
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001328                       # Number of seconds simulated
sim_ticks                                  1327719600                       # Number of ticks simulated
final_tick                                 1327719600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220602                       # Simulator instruction rate (inst/s)
host_op_rate                                   220601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108991877                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694736                       # Number of bytes of host memory used
host_seconds                                    12.18                       # Real time elapsed on the host
sim_insts                                     2687324                       # Number of instructions simulated
sim_ops                                       2687324                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             623552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        78848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           78848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         92983488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        285168646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8580125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5205918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           530232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4916701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           578435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4772092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          3277801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5109513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           289218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4145454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          2651162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4916701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           964059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4820295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           626638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4049048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           144609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4145454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           530232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4386468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           674841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4193657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst            96406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4097251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1397886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4290062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          1253277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4916701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           819450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5109513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             469641331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     92983488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8580125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       530232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       578435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      3277801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       289218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      2651162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       964059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       626638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       144609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       530232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       674841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst        96406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1397886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      1253277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       819450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115397860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59386033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59386033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59386033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        92983488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       285168646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8580125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5205918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          530232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4916701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          578435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4772092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         3277801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5109513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          289218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4145454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         2651162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4916701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          964059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4820295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          626638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4049048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          144609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4145454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          530232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4386468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          674841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4193657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst           96406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4097251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1397886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4290062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         1253277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4916701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          819450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5109513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            529027364                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133737                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74718                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5784                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              89431                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 67093                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.022084                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26641                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               94                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3674                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2896                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            778                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          250                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     183585                       # DTB read hits
system.cpu00.dtb.read_misses                      627                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 184212                       # DTB read accesses
system.cpu00.dtb.write_hits                    128015                       # DTB write hits
system.cpu00.dtb.write_misses                    1130                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129145                       # DTB write accesses
system.cpu00.dtb.data_hits                     311600                       # DTB hits
system.cpu00.dtb.data_misses                     1757                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 313357                       # DTB accesses
system.cpu00.itb.fetch_hits                    150527                       # ITB hits
system.cpu00.itb.fetch_misses                     150                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                150677                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               3107                       # Number of system calls
system.cpu00.numCycles                        1051775                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            89017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1196924                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133737                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96630                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      738204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12946                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                535                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6394                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          791                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  150527                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2725                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           841414                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.422515                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.694734                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 621024     73.81%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16647      1.98%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18698      2.22%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17450      2.07%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38042      4.52%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16197      1.92%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18909      2.25%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11652      1.38%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82795      9.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             841414                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.127154                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.138004                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  95559                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              577728                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128407                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34977                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4743                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26494                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1774                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1128229                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7291                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4743                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 111839                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 94151                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       223660                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147108                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              259913                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1108632                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2889                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                25842                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2599                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               221413                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            760238                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1372550                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1214463                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155800                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668998                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  91240                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4086                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1712                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  156046                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             180418                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135539                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32235                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12604                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   971553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2799                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  956105                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1908                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        104229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          420                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       841414                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.136307                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.900825                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            537565     63.89%     63.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             76418      9.08%     72.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             63565      7.55%     80.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             46693      5.55%     86.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43573      5.18%     91.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29296      3.48%     94.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             25760      3.06%     97.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11206      1.33%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7338      0.87%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        841414                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4567     14.81%     14.81% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.28%     28.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                 100      0.32%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5940     19.26%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.67% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9927     32.18%     79.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6213     20.14%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              552318     57.77%     57.77% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12787      1.34%     59.10% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.10% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35754      3.74%     62.84% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.85% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.85% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37103      3.88%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             187494     19.61%     86.34% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130625     13.66%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               956105                       # Type of FU issued
system.cpu00.iq.rate                         0.909039                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30844                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032260                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2542682                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          955644                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       815282                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243694                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123362                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       117018                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               861752                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125197                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21405                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        19397                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        16007                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          215                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        12429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4743                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22990                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               61273                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1082192                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1503                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              180418                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135539                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1627                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  233                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               60961                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          436                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1676                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3152                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4828                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              948524                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              184230                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7581                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107840                       # number of nop insts executed
system.cpu00.iew.exec_refs                     313382                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110642                       # Number of branches executed
system.cpu00.iew.exec_stores                   129152                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.901832                       # Inst execution rate
system.cpu00.iew.wb_sent                       935658                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      932300                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545950                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778467                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.886406                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701314                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        109031                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            4054                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       824249                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.175372                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.283977                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       575638     69.84%     69.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52200      6.33%     76.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51305      6.22%     82.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29914      3.63%     86.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34904      4.23%     90.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9037      1.10%     91.36% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12880      1.56%     92.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4802      0.58%     93.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53569      6.50%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       824249                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968799                       # Number of instructions committed
system.cpu00.commit.committedOps               968799                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280553                       # Number of memory references committed
system.cpu00.commit.loads                      161021                       # Number of loads committed
system.cpu00.commit.membars                      1041                       # Number of memory barriers committed
system.cpu00.commit.branches                   100175                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792247                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22225                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98677     10.19%     10.19% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503401     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162062     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119533     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968799                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53569                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1844519                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2172934                       # The number of ROB writes
system.cpu00.timesIdled                          1459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        210361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      91826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870122                       # Number of Instructions Simulated
system.cpu00.committedOps                      870122                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.208767                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.208767                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.827289                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.827289                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1145330                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613596                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151864                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102947                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4808                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2256                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17295                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          62.925559                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219349                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17359                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.636039                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        62818227                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    62.925559                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.983212                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.983212                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          560212                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         560212                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136547                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136547                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80762                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80762                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          841                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1113                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217309                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217309                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217309                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217309                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        14083                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14083                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37646                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37646                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          350                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          350                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           11                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51729                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51729                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51729                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51729                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    491481486                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    491481486                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5522923940                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5522923940                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3847554                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3847554                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       333207                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       333207                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   6014405426                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   6014405426                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   6014405426                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   6014405426                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150630                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150630                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118408                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118408                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       269038                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       269038                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       269038                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       269038                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093494                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093494                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.317935                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.317935                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.293871                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.293871                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.009786                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.009786                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.192274                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.192274                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.192274                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.192274                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 34898.919690                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 34898.919690                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 146706.793285                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 146706.793285                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10993.011429                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10993.011429                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 30291.545455                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 30291.545455                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 116267.575751                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 116267.575751                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 116267.575751                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 116267.575751                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       165159                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3557                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    46.432106                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12746                       # number of writebacks
system.cpu00.dcache.writebacks::total           12746                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4463                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4463                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29893                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29893                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          159                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34356                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34356                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34356                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34356                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9620                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9620                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7753                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7753                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           10                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17373                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17373                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17373                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17373                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    287301060                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    287301060                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1173352900                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1173352900                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1875015                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1875015                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       321597                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       321597                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1460653960                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1460653960                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1460653960                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1460653960                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.063865                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.063865                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065477                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065477                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008897                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008897                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064575                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064575                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064575                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064575                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 29864.975052                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 29864.975052                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 151341.790275                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 151341.790275                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9816.832461                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9816.832461                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 32159.700000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 32159.700000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 84076.092788                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 84076.092788                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 84076.092788                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 84076.092788                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7380                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.734724                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            141538                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7892                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.934364                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       798239745                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.734724                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.923310                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.923310                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          308926                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         308926                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       141538                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141538                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       141538                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141538                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       141538                       # number of overall hits
system.cpu00.icache.overall_hits::total        141538                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8979                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8979                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8979                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8979                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8979                       # number of overall misses
system.cpu00.icache.overall_misses::total         8979                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    688704018                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    688704018                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    688704018                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    688704018                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    688704018                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    688704018                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       150517                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       150517                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       150517                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       150517                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       150517                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       150517                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059654                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059654                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059654                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059654                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059654                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059654                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 76701.639158                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 76701.639158                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 76701.639158                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 76701.639158                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 76701.639158                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 76701.639158                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          867                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              25                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    34.680000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7380                       # number of writebacks
system.cpu00.icache.writebacks::total            7380                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1087                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1087                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1087                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1087                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1087                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7892                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7892                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7892                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7892                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7892                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7892                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    500993538                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    500993538                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    500993538                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    500993538                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    500993538                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    500993538                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052433                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052433                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052433                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052433                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052433                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052433                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63481.188292                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63481.188292                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63481.188292                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63481.188292                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63481.188292                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63481.188292                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 45334                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           37094                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1415                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              31479                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 24755                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           78.639728                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3708                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             82                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      35360                       # DTB read hits
system.cpu01.dtb.read_misses                      470                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  35830                       # DTB read accesses
system.cpu01.dtb.write_hits                      9501                       # DTB write hits
system.cpu01.dtb.write_misses                      23                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  9524                       # DTB write accesses
system.cpu01.dtb.data_hits                      44861                       # DTB hits
system.cpu01.dtb.data_misses                      493                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  45354                       # DTB accesses
system.cpu01.itb.fetch_hits                     41698                       # ITB hits
system.cpu01.itb.fetch_misses                      57                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 41755                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         177469                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       248067                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     45334                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            28472                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       84646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3123                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        50210                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2201                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   41698                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 560                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           150793                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.645083                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.611354                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  99846     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2088      1.38%     67.60% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3848      2.55%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   9209      6.11%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  13003      8.62%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1260      0.84%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   8741      5.80%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2486      1.65%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10312      6.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             150793                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.255447                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.397805                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14174                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               41923                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   40528                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2857                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1101                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3864                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 470                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               229277                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1938                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1101                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15927                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 12251                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        25881                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   41499                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3924                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               224119                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 415                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  823                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1236                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  418                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            146928                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              266011                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         253299                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12704                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              121051                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  25877                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              646                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          625                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   10904                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              36618                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             11531                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3492                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2932                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   191884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1147                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  185641                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             475                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         29606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        14915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          270                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       150793                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.231098                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.037008                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             99686     66.11%     66.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6303      4.18%     70.29% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             11559      7.67%     77.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             10207      6.77%     84.72% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5541      3.67%     88.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4724      3.13%     91.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             10572      7.01%     98.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1225      0.81%     99.35% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               976      0.65%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        150793                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1160     25.32%     25.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     25.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     25.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  91      1.99%     27.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     27.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     27.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                388      8.47%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     35.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1902     41.52%     77.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1040     22.70%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              134005     72.19%     72.19% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                192      0.10%     72.29% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.29% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2934      1.58%     73.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1925      1.04%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.91% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              36672     19.75%     94.66% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9909      5.34%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               185641                       # Type of FU issued
system.cpu01.iq.rate                         1.046047                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4581                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.024677                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           502946                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          209206                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       170964                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             24185                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13470                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10373                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               177747                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12471                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            881                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5451                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3314                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1101                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4602                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1534                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            218151                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             249                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               36618                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              11531                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              585                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1487                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          346                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          791                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1137                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              183737                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               35832                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1904                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       25120                       # number of nop insts executed
system.cpu01.iew.exec_refs                      45356                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  38969                       # Number of branches executed
system.cpu01.iew.exec_stores                     9524                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.035319                       # Inst execution rate
system.cpu01.iew.wb_sent                       182216                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      181337                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  104234                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  123854                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.021795                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.841588                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         31560                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             955                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        95919                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.934862                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.786223                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        52788     55.03%     55.03% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        11722     12.22%     67.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3958      4.13%     71.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2187      2.28%     73.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2856      2.98%     76.64% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         7414      7.73%     84.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          816      0.85%     85.22% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         7423      7.74%     92.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6755      7.04%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        95919                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             185590                       # Number of instructions committed
system.cpu01.commit.committedOps               185590                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        39384                       # Number of memory references committed
system.cpu01.commit.loads                       31167                       # Number of loads committed
system.cpu01.commit.membars                       414                       # Number of memory barriers committed
system.cpu01.commit.branches                    35513                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  158053                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2413                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        22169     11.95%     11.95% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         118695     63.96%     75.90% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.06%     75.96% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.55%     77.51% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.51% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.51% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.03%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         31581     17.02%     95.56% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         8232      4.44%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          185590                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6755                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     304897                       # The number of ROB reads
system.cpu01.rob.rob_writes                    438958                       # The number of ROB writes
system.cpu01.timesIdled                           272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     966131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    163425                       # Number of Instructions Simulated
system.cpu01.committedOps                      163425                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.085935                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.085935                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.920865                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.920865                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 234354                       # number of integer regfile reads
system.cpu01.int_regfile_writes                127941                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8132                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1006                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  347                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1298                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          21.382854                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             36977                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1355                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           27.289299                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1183878666                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    21.382854                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.334107                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.334107                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           85063                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          85063                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        30381                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         30381                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5838                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5838                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          117                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          109                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          109                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        36219                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          36219                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        36219                       # number of overall hits
system.cpu01.dcache.overall_hits::total         36219                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2846                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2846                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2221                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2221                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           76                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           44                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         5067                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         5067                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         5067                       # number of overall misses
system.cpu01.dcache.overall_misses::total         5067                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    139732155                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    139732155                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    112398643                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    112398643                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1443123                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1443123                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       560763                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       560763                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       103329                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       103329                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    252130798                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    252130798                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    252130798                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    252130798                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        33227                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        33227                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         8059                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8059                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        41286                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        41286                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        41286                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        41286                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.085653                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.085653                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.275593                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.275593                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.393782                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.393782                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.287582                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.287582                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.122729                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.122729                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.122729                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.122729                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 49097.735418                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 49097.735418                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 50607.223323                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 50607.223323                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 18988.460526                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 18988.460526                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12744.613636                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12744.613636                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 49759.383856                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 49759.383856                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 49759.383856                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 49759.383856                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3849                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             161                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    23.906832                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu01.dcache.writebacks::total             883                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1536                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1536                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1498                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1498                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         3034                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         3034                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         3034                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         3034                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1310                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1310                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          723                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          723                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           61                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         2033                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         2033                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         2033                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         2033                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     52445853                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     52445853                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     33630663                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     33630663                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       647838                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       647838                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       513162                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       513162                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       101007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       101007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     86076516                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     86076516                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     86076516                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     86076516                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.039426                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.039426                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.089713                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.089713                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.316062                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.316062                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.281046                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.281046                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.049242                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.049242                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.049242                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.049242                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 40035.002290                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 40035.002290                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 46515.439834                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 46515.439834                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10620.295082                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10620.295082                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data        11934                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total        11934                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 42339.653714                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 42339.653714                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 42339.653714                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 42339.653714                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             433                       # number of replacements
system.cpu01.icache.tags.tagsinuse         125.986491                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             40541                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             916                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           44.258734                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   125.986491                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.246067                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.246067                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           84310                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          84310                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        40541                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         40541                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        40541                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          40541                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        40541                       # number of overall hits
system.cpu01.icache.overall_hits::total         40541                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1156                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1156                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1156                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1156                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1156                       # number of overall misses
system.cpu01.icache.overall_misses::total         1156                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87508053                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87508053                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87508053                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87508053                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87508053                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87508053                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        41697                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        41697                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        41697                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        41697                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        41697                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        41697                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.027724                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.027724                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.027724                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.027724                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.027724                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.027724                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 75699.007785                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 75699.007785                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 75699.007785                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 75699.007785                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 75699.007785                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 75699.007785                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          433                       # number of writebacks
system.cpu01.icache.writebacks::total             433                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          240                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          240                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          240                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          916                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          916                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          916                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     63109638                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     63109638                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     63109638                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     63109638                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     63109638                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     63109638                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.021968                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.021968                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.021968                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.021968                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.021968                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.021968                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 68896.984716                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 68896.984716                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 68896.984716                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 68896.984716                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 68896.984716                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 68896.984716                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 50850                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           38789                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1628                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              34932                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 27092                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           77.556395                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  5444                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           121                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               28                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      42310                       # DTB read hits
system.cpu02.dtb.read_misses                      445                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  42755                       # DTB read accesses
system.cpu02.dtb.write_hits                     13507                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 13538                       # DTB write accesses
system.cpu02.dtb.data_hits                      55817                       # DTB hits
system.cpu02.dtb.data_misses                      476                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  56293                       # DTB accesses
system.cpu02.itb.fetch_hits                     46212                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 46275                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         167632                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       286384                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     50850                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            32564                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       94261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3581                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        49526                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2406                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   46212                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 562                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           159414                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.796480                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.707195                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                 101017     63.37%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2847      1.79%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   4949      3.10%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   9089      5.70%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  14880      9.33%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1911      1.20%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   8714      5.47%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   3043      1.91%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  12964      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             159414                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.303343                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.708409                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  14430                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               45457                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   45287                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3460                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1254                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               5750                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 555                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               263232                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2435                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1254                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  16678                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 12411                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        28279                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   46362                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                4904                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               257088                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 396                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  864                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1647                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  602                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            168311                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              303692                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         290937                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12747                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              138941                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  29370                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              882                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          856                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   13383                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              43769                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             15884                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            5096                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           3920                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   219347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1629                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  212367                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             448                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         33855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        16833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          336                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       159414                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.332173                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.089759                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0            100734     63.19%     63.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              8287      5.20%     68.39% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             12191      7.65%     76.04% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             10822      6.79%     82.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              7563      4.74%     87.57% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              6255      3.92%     91.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             10573      6.63%     98.13% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1645      1.03%     99.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1344      0.84%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        159414                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1320     22.46%     22.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     22.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     22.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  96      1.63%     24.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     24.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     24.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                374      6.36%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     30.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2531     43.07%     73.52% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1556     26.48%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              149498     70.40%     70.40% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                179      0.08%     70.48% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     70.48% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2939      1.38%     71.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1931      0.91%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.78% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              43820     20.63%     93.41% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             13996      6.59%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               212367                       # Type of FU issued
system.cpu02.iq.rate                         1.266864                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      5877                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.027674                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           566586                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          241347                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       197423                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23887                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10426                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               205922                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12318                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           1766                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         6165                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         4250                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1094                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1254                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  5138                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1767                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            250113                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             351                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               43769                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              15884                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              826                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1698                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          408                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          892                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1300                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              210309                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               42755                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2058                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       29137                       # number of nop insts executed
system.cpu02.iew.exec_refs                      56293                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  43172                       # Number of branches executed
system.cpu02.iew.exec_stores                    13538                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.254587                       # Inst execution rate
system.cpu02.iew.wb_sent                       208830                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      207849                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  116853                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  142276                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.239912                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.821312                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         36083                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1092                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       104599                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.031951                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.858541                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        55888     53.43%     53.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        12499     11.95%     65.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         5130      4.90%     70.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2980      2.85%     73.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3759      3.59%     76.73% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         6757      6.46%     83.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1088      1.04%     84.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         6492      6.21%     90.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        10006      9.57%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       104599                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             212540                       # Number of instructions committed
system.cpu02.commit.committedOps               212540                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        49238                       # Number of memory references committed
system.cpu02.commit.loads                       37604                       # Number of loads committed
system.cpu02.commit.membars                       636                       # Number of memory barriers committed
system.cpu02.commit.branches                    39251                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  181415                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               3950                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        25423     11.96%     11.96% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         132310     62.25%     74.21% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.05%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.35%     75.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      0.90%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         38240     17.99%     94.52% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        11654      5.48%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          212540                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               10006                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     341812                       # The number of ROB reads
system.cpu02.rob.rob_writes                    502522                       # The number of ROB writes
system.cpu02.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     975968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    187121                       # Number of Instructions Simulated
system.cpu02.committedOps                      187121                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.895848                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.895848                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.116261                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.116261                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 269071                       # number of integer regfile reads
system.cpu02.int_regfile_writes                148077                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1408                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  585                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1413                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          20.220399                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             46960                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1470                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           31.945578                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1178610048                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    20.220399                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.315944                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.315944                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          104427                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         104427                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        35908                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         35908                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        10153                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        10153                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          216                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          189                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          189                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        46061                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          46061                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        46061                       # number of overall hits
system.cpu02.dcache.overall_hits::total         46061                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         3346                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         3346                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1209                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1209                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data          102                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           77                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4555                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4555                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4555                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4555                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    142427997                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    142427997                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     96744892                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     96744892                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1718280                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1718280                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data      1062315                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total      1062315                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        70821                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        70821                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    239172889                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    239172889                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    239172889                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    239172889                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        39254                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        39254                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        11362                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        11362                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        50616                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        50616                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        50616                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        50616                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.085240                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.085240                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.106407                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.106407                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.320755                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.320755                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.289474                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.289474                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.089991                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.089991                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.089991                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.089991                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 42566.645846                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 42566.645846                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 80020.588916                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 80020.588916                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 16845.882353                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 16845.882353                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 13796.298701                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 13796.298701                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 52507.769265                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 52507.769265                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 52507.769265                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 52507.769265                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3011                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             156                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    19.301282                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          800                       # number of writebacks
system.cpu02.dcache.writebacks::total             800                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1651                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          701                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          701                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           19                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2352                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2352                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2352                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2352                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1695                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1695                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          508                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          508                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           83                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         2203                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         2203                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         2203                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         2203                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     52748874                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     52748874                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     28968090                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     28968090                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       842886                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       842886                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       978723                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       978723                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        67338                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        67338                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     81716964                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     81716964                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     81716964                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     81716964                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.043180                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.043180                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.044710                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.044710                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.261006                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.261006                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.281955                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.281955                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.043524                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.043524                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.043524                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.043524                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 31120.279646                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 31120.279646                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 57023.799213                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 57023.799213                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10155.253012                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10155.253012                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 13049.640000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 13049.640000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 37093.492510                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 37093.492510                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 37093.492510                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 37093.492510                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             609                       # number of replacements
system.cpu02.icache.tags.tagsinuse         122.124074                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             44938                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1094                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           41.076782                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   122.124074                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.238524                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.238524                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           93510                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          93510                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        44938                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         44938                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        44938                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          44938                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        44938                       # number of overall hits
system.cpu02.icache.overall_hits::total         44938                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1270                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1270                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1270                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1270                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1270                       # number of overall misses
system.cpu02.icache.overall_misses::total         1270                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     39271985                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     39271985                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     39271985                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     39271985                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     39271985                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     39271985                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        46208                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        46208                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        46208                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        46208                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        46208                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        46208                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.027484                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.027484                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.027484                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.027484                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.027484                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.027484                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 30922.822835                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 30922.822835                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 30922.822835                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 30922.822835                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 30922.822835                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 30922.822835                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          609                       # number of writebacks
system.cpu02.icache.writebacks::total             609                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          176                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          176                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          176                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1094                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1094                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1094                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1094                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1094                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1094                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     31560623                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     31560623                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     31560623                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     31560623                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     31560623                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     31560623                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.023676                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.023676                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.023676                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.023676                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.023676                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.023676                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 28848.832724                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 28848.832724                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 28848.832724                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 28848.832724                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 28848.832724                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 28848.832724                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 52344                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           41131                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1570                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              35495                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 28365                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           79.912664                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  5060                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      41399                       # DTB read hits
system.cpu03.dtb.read_misses                      431                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  41830                       # DTB read accesses
system.cpu03.dtb.write_hits                     11901                       # DTB write hits
system.cpu03.dtb.write_misses                      35                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                 11936                       # DTB write accesses
system.cpu03.dtb.data_hits                      53300                       # DTB hits
system.cpu03.dtb.data_misses                      466                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  53766                       # DTB accesses
system.cpu03.itb.fetch_hits                     48397                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 48468                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         113796                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       285031                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     52344                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            33448                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       89953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3457                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2358                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   48397                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 556                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           105737                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.695660                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.871834                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  46771     44.23%     44.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2659      2.51%     46.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   4331      4.10%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  10418      9.85%     60.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  15485     14.64%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1875      1.77%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   9995      9.45%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2453      2.32%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  11750     11.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             105737                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.459981                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.504754                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14311                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               39606                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   47478                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3141                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1191                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               5341                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 551                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               264230                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2435                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1191                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  16368                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 11848                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        22496                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   48444                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                5380                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               258480                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 414                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 1306                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 2603                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  460                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            168450                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              302765                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         289946                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              139964                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  28486                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              691                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          664                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   12119                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              42794                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             14123                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            4138                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2751                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   220396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              1237                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  213294                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             507                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         32880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        16496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          288                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       105737                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.017213                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.282385                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             46599     44.07%     44.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              7531      7.12%     51.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             13473     12.74%     63.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             12089     11.43%     75.37% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              6375      6.03%     81.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              5316      5.03%     86.42% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             11359     10.74%     97.17% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1644      1.55%     98.72% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1351      1.28%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        105737                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1280     26.18%     26.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  90      1.84%     28.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     28.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     28.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                385      7.87%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     35.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1880     38.45%     74.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                1255     25.66%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              153117     71.79%     71.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                181      0.08%     71.87% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2939      1.38%     73.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1935      0.91%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              42743     20.04%     94.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             12375      5.80%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               213294                       # Type of FU issued
system.cpu03.iq.rate                         1.874354                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4890                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.022926                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           513601                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          241013                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       198342                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24121                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13558                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10435                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               205746                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12434                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1720                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         5976                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         4093                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1191                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4642                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1175                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            251746                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             281                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               42794                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              14123                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              624                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1127                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          384                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          845                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1229                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              211281                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               41830                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2013                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       30113                       # number of nop insts executed
system.cpu03.iew.exec_refs                      53766                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  45166                       # Number of branches executed
system.cpu03.iew.exec_stores                    11936                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.856665                       # Inst execution rate
system.cpu03.iew.wb_sent                       209767                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      208777                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  120058                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  143418                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.834660                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.837119                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         35301                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1033                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples       100569                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.140739                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.898170                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        51919     51.63%     51.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        12492     12.42%     64.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         4670      4.64%     68.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         2395      2.38%     71.07% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         3121      3.10%     74.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         8087      8.04%     82.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          988      0.98%     83.20% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         7748      7.70%     90.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         9149      9.10%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total       100569                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             215292                       # Number of instructions committed
system.cpu03.commit.committedOps               215292                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        46848                       # Number of memory references committed
system.cpu03.commit.loads                       36818                       # Number of loads committed
system.cpu03.commit.membars                       461                       # Number of memory barriers committed
system.cpu03.commit.branches                    41362                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  183376                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               3544                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        26543     12.33%     12.33% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         136504     63.40%     75.73% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.05%     75.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.34%     77.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      0.89%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.01% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         37279     17.32%     95.33% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        10053      4.67%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          215292                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                9149                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     340648                       # The number of ROB reads
system.cpu03.rob.rob_writes                    506338                       # The number of ROB writes
system.cpu03.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          8059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     979781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    188753                       # Number of Instructions Simulated
system.cpu03.committedOps                      188753                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.602883                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.602883                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.658696                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.658696                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 268260                       # number of integer regfile reads
system.cpu03.int_regfile_writes                148192                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  1290                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  536                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1582                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          19.423238                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             44342                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1641                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.021328                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1173787254                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    19.423238                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.303488                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.303488                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           99522                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          99522                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        34925                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         34925                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         8528                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8528                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          175                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          180                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        43453                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          43453                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        43453                       # number of overall hits
system.cpu03.dcache.overall_hits::total         43453                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         3460                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         3460                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1250                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1250                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data          118                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           69                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         4710                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4710                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         4710                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4710                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    157610394                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    157610394                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    102414054                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    102414054                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1959768                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1959768                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       835920                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       835920                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        18576                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        18576                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    260024448                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    260024448                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    260024448                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    260024448                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        38385                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        38385                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         9778                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         9778                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        48163                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        48163                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        48163                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        48163                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.090139                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.090139                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.127838                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.127838                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.402730                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.402730                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.277108                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.277108                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.097793                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.097793                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.097793                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.097793                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 45552.136994                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 45552.136994                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 81931.243200                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 81931.243200                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 16608.203390                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 16608.203390                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 12114.782609                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 12114.782609                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 55206.889172                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 55206.889172                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 55206.889172                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 55206.889172                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3381                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             156                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.673077                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          888                       # number of writebacks
system.cpu03.dcache.writebacks::total             888                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1691                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1691                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          727                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          727                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           25                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2418                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2418                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2418                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2418                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1769                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1769                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          523                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          523                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           93                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           68                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         2292                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         2292                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         2292                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         2292                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     54867699                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     54867699                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     30776928                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     30776928                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       947376                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       947376                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       758133                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       758133                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        17415                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        17415                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     85644627                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     85644627                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     85644627                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     85644627                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.046086                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.046086                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.053487                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.053487                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.317406                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.317406                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.273092                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.273092                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.047588                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.047588                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.047588                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.047588                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 31016.223290                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 31016.223290                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 58846.898662                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 58846.898662                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10186.838710                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10186.838710                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 11149.014706                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 11149.014706                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 37366.765707                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 37366.765707                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 37366.765707                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 37366.765707                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             603                       # number of replacements
system.cpu03.icache.tags.tagsinuse         118.563982                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             47123                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1086                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           43.391344                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   118.563982                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.231570                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.231570                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           97876                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          97876                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        47123                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         47123                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        47123                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          47123                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        47123                       # number of overall hits
system.cpu03.icache.overall_hits::total         47123                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1272                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1272                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1272                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1272                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1272                       # number of overall misses
system.cpu03.icache.overall_misses::total         1272                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     38292100                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     38292100                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     38292100                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     38292100                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     38292100                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     38292100                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        48395                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        48395                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        48395                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        48395                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        48395                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        48395                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.026284                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.026284                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.026284                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.026284                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.026284                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.026284                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 30103.852201                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 30103.852201                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 30103.852201                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 30103.852201                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 30103.852201                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 30103.852201                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          603                       # number of writebacks
system.cpu03.icache.writebacks::total             603                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          186                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          186                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          186                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1086                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1086                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1086                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1086                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1086                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1086                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     30663169                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     30663169                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     30663169                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     30663169                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     30663169                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     30663169                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.022440                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.022440                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.022440                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.022440                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.022440                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.022440                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 28234.962247                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 28234.962247                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 28234.962247                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 28234.962247                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 28234.962247                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 28234.962247                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 16817                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           12804                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1109                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              13429                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  6920                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           51.530270                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1663                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      12605                       # DTB read hits
system.cpu04.dtb.read_misses                      368                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  12973                       # DTB read accesses
system.cpu04.dtb.write_hits                      4823                       # DTB write hits
system.cpu04.dtb.write_misses                      32                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  4855                       # DTB write accesses
system.cpu04.dtb.data_hits                      17428                       # DTB hits
system.cpu04.dtb.data_misses                      400                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  17828                       # DTB accesses
system.cpu04.itb.fetch_hits                     13964                       # ITB hits
system.cpu04.itb.fetch_misses                      79                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 14043                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          64562                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       103115                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     16817                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             8583                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       34096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2447                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2529                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   13964                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 527                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            48864                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.110245                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.037888                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  29637     60.65%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1275      2.61%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1713      3.51%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2171      4.44%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   3570      7.31%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    625      1.28%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   1790      3.66%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    908      1.86%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   7175     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              48864                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.260478                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.597147                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12443                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               19590                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   14445                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1567                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  809                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1811                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 428                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                90692                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1695                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  809                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  13458                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9107                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         7178                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   14900                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3402                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                87681                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 357                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  764                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1998                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  257                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             60756                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              112300                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          99636                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12655                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               44059                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  16697                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              185                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    5755                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              12932                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              5860                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             601                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            268                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    76683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               221                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   73287                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             345                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         18495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         8423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        48864                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.499816                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.251987                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             29334     60.03%     60.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              3109      6.36%     66.39% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              3965      8.11%     74.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              2727      5.58%     80.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              2256      4.62%     84.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              2438      4.99%     89.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              3165      6.48%     96.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1097      2.25%     98.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               773      1.58%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         48864                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1093     46.59%     46.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     46.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     46.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  87      3.71%     50.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     50.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     50.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                318     13.55%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     63.85% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  573     24.42%     88.28% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 275     11.72%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               49888     68.07%     68.08% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                184      0.25%     68.33% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     68.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2919      3.98%     72.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1926      2.63%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.94% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              13302     18.15%     93.09% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              5064      6.91%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                73287                       # Type of FU issued
system.cpu04.iq.rate                         1.135141                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      2346                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.032011                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           174698                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           82112                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        59847                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23431                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13318                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10377                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                63589                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12040                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            411                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         3106                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1844                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          948                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  809                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2985                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1376                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             83610                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             225                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               12932                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               5860                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              139                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1345                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          191                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          616                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                807                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               72104                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               12973                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1183                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        6706                       # number of nop insts executed
system.cpu04.iew.exec_refs                      17828                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  13038                       # Number of branches executed
system.cpu04.iew.exec_stores                     4855                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.116818                       # Inst execution rate
system.cpu04.iew.wb_sent                        70880                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       70224                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   40669                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   53169                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.087699                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.764901                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         19073                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             695                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        45938                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.384192                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.590195                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        31912     69.47%     69.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         2766      6.02%     75.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2336      5.09%     80.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          957      2.08%     82.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1184      2.58%     85.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1232      2.68%     87.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          436      0.95%     88.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1154      2.51%     91.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         3961      8.62%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        45938                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              63587                       # Number of instructions committed
system.cpu04.commit.committedOps                63587                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        13842                       # Number of memory references committed
system.cpu04.commit.loads                        9826                       # Number of loads committed
system.cpu04.commit.membars                        58                       # Number of memory barriers committed
system.cpu04.commit.branches                    10752                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   53667                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                959                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         5182      8.15%      8.15% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          39589     62.26%     70.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.18%     70.59% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     70.59% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      4.53%     75.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      3.02%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          9884     15.54%     93.68% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         4019      6.32%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           63587                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                3961                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     123467                       # The number of ROB reads
system.cpu04.rob.rob_writes                    168233                       # The number of ROB writes
system.cpu04.timesIdled                           229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                         15698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1027537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     58409                       # Number of Instructions Simulated
system.cpu04.committedOps                       58409                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.105343                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.105343                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.904696                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.904696                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  88314                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 45449                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8131                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   266                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  121                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             803                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          18.419319                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             12885                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             861                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.965157                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1148410116                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    18.419319                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.287802                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.287802                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31687                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31687                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         9484                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          9484                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         3268                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         3268                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           56                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           41                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        12752                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          12752                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        12752                       # number of overall hits
system.cpu04.dcache.overall_hits::total         12752                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1801                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1801                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          692                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          692                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           20                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           15                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2493                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2493                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2493                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2493                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    150614208                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    150614208                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     86797449                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     86797449                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       659448                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       659448                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       163701                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       163701                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    237411657                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    237411657                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    237411657                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    237411657                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        11285                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        11285                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         3960                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         3960                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        15245                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        15245                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        15245                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        15245                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.159592                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.159592                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.174747                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.174747                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.267857                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.267857                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.163529                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.163529                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.163529                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.163529                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 83628.099944                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 83628.099944                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 125429.839595                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 125429.839595                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 32972.400000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 32972.400000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10913.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10913.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 95231.310469                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 95231.310469                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 95231.310469                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 95231.310469                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2952                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             144                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          503                       # number of writebacks
system.cpu04.dcache.writebacks::total             503                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1060                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          482                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1542                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1542                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1542                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1542                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          741                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          741                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          210                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          210                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           14                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          951                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          951                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          951                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          951                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     45380007                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     45380007                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     23332598                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     23332598                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       189243                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       189243                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       147447                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       147447                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     68712605                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     68712605                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     68712605                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     68712605                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.065662                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.065662                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.053030                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.053030                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.197368                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.197368                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.062381                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.062381                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.062381                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.062381                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 61241.574899                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 61241.574899                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 111107.609524                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 111107.609524                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12616.200000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12616.200000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10531.928571                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10531.928571                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 72253.002103                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 72253.002103                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 72253.002103                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 72253.002103                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             420                       # number of replacements
system.cpu04.icache.tags.tagsinuse         115.192095                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             12887                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           14.366778                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   115.192095                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.224985                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.224985                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           28811                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          28811                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        12887                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         12887                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        12887                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          12887                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        12887                       # number of overall hits
system.cpu04.icache.overall_hits::total         12887                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1070                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1070                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1070                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1070                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1070                       # number of overall misses
system.cpu04.icache.overall_misses::total         1070                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     61705983                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     61705983                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     61705983                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     61705983                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     61705983                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     61705983                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        13957                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        13957                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        13957                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        13957                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        13957                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        13957                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.076664                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.076664                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.076664                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.076664                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.076664                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.076664                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 57669.142991                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 57669.142991                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 57669.142991                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 57669.142991                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 57669.142991                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 57669.142991                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          420                       # number of writebacks
system.cpu04.icache.writebacks::total             420                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          173                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          173                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          173                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          897                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          897                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          897                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          897                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          897                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          897                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     44351355                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     44351355                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     44351355                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     44351355                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     44351355                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     44351355                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.064269                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.064269                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.064269                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.064269                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.064269                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.064269                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 49444.096990                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 49444.096990                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 49444.096990                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 49444.096990                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 49444.096990                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 49444.096990                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7286                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5793                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             672                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5918                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1959                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           33.102399                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   568                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            77                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             77                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6332                       # DTB read hits
system.cpu05.dtb.read_misses                      341                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6673                       # DTB read accesses
system.cpu05.dtb.write_hits                      3241                       # DTB write hits
system.cpu05.dtb.write_misses                      26                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3267                       # DTB write accesses
system.cpu05.dtb.data_hits                       9573                       # DTB hits
system.cpu05.dtb.data_misses                      367                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9940                       # DTB accesses
system.cpu05.itb.fetch_hits                      6041                       # ITB hits
system.cpu05.itb.fetch_misses                      75                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6116                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          91391                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        56076                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7286                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2527                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       23382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1501                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                271                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        50700                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2606                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6041                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 282                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            82728                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.677836                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.071771                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  73368     88.69%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    568      0.69%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    660      0.80%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    767      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1180      1.43%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    342      0.41%     92.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    453      0.55%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    381      0.46%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5009      6.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              82728                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.079723                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.613583                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7685                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               16763                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    5798                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1266                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  516                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                598                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47239                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 976                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  516                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8417                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9280                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4820                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6249                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2746                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45297                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 407                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  901                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1354                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  139                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33514                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               64686                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          51975                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12705                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22362                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11152                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              106                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    5311                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6209                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3934                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             268                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            150                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   39003                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             224                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         11985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         5889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        82728                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.471461                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.475359                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             72598     87.76%     87.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2029      2.45%     90.21% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1495      1.81%     92.01% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1181      1.43%     93.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1466      1.77%     95.21% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               996      1.20%     96.42% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1719      2.08%     98.50% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               669      0.81%     99.30% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               575      0.70%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         82728                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   928     47.08%     47.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     47.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     47.08% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  90      4.57%     51.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     51.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     51.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                380     19.28%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.93% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  447     22.68%     93.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 126      6.39%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23703     60.77%     60.78% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                186      0.48%     61.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2920      7.49%     68.75% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     68.75% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     68.75% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      4.94%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6908     17.71%     91.40% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3355      8.60%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                39003                       # Type of FU issued
system.cpu05.iq.rate                         0.426771                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1971                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.050535                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           138621                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           39616                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        26088                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             24308                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13434                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                28435                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12535                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1735                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1102                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  516                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2080                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1255                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42522                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             170                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6209                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3934                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               81                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1227                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          113                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                508                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               38203                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6673                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             800                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1476                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9940                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4919                       # Number of branches executed
system.cpu05.iew.exec_stores                     3267                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.418017                       # Inst execution rate
system.cpu05.iew.wb_sent                        36991                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36469                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21472                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30440                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.399044                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.705388                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12263                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             438                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        30146                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.993797                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.326920                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        23909     79.31%     79.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          923      3.06%     82.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1095      3.63%     86.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          584      1.94%     87.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          619      2.05%     90.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          290      0.96%     90.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          209      0.69%     91.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          222      0.74%     92.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2295      7.61%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        30146                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29959                       # Number of instructions committed
system.cpu05.commit.committedOps                29959                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7306                       # Number of memory references committed
system.cpu05.commit.loads                        4474                       # Number of loads committed
system.cpu05.commit.membars                        19                       # Number of memory barriers committed
system.cpu05.commit.branches                     3563                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24406                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                225                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          902      3.01%      3.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16821     56.15%     59.16% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.53% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.61%     69.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.14% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.41%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4493     15.00%     90.55% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2832      9.45%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29959                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2295                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      69241                       # The number of ROB reads
system.cpu05.rob.rob_writes                     86311                       # The number of ROB writes
system.cpu05.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1052209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     29061                       # Number of Instructions Simulated
system.cpu05.committedOps                       29061                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             3.144799                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       3.144799                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.317985                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.317985                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  44872                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 20280                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8130                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   101                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             499                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          17.245529                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              5847                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             556                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           10.516187                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    17.245529                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.269461                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.269461                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           16486                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          16486                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3573                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3573                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2239                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2239                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           26                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         5812                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           5812                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         5812                       # number of overall hits
system.cpu05.dcache.overall_hits::total          5812                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1516                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1516                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          569                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          569                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           10                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2085                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2085                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2085                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2085                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    134047899                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    134047899                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     89291267                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     89291267                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       283284                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       283284                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       124227                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       124227                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    223339166                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    223339166                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    223339166                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    223339166                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5089                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5089                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2808                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2808                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7897                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7897                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7897                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7897                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.297897                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.297897                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.202635                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.202635                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.264024                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.264024                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.264024                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.264024                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 88422.096966                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 88422.096966                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 156926.655536                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 156926.655536                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        94428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        94428                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 12422.700000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 12422.700000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 107117.105995                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 107117.105995                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 107117.105995                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 107117.105995                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3936                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             143                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    27.524476                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          301                       # number of writebacks
system.cpu05.dcache.writebacks::total             301                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1057                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1057                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          429                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          429                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            1                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1486                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1486                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1486                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1486                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          459                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          140                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          599                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          599                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     39230190                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     39230190                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     22608133                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     22608133                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       112617                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       112617                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     61838323                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     61838323                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     61838323                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     61838323                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.090195                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.090195                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.049858                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.049858                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.075852                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.075852                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.075852                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.075852                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 85468.823529                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 85468.823529                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 161486.664286                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 161486.664286                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 11261.700000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 11261.700000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 103235.931553                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 103235.931553                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 103235.931553                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 103235.931553                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              82                       # number of replacements
system.cpu05.icache.tags.tagsinuse          98.819166                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5487                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             478                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           11.479079                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    98.819166                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.193006                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.193006                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12554                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12554                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5487                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5487                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5487                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5487                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5487                       # number of overall hits
system.cpu05.icache.overall_hits::total          5487                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          551                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          551                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          551                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          551                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          551                       # number of overall misses
system.cpu05.icache.overall_misses::total          551                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     26366310                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     26366310                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     26366310                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     26366310                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     26366310                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     26366310                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6038                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6038                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6038                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6038                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6038                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6038                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.091255                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.091255                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.091255                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.091255                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.091255                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.091255                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 47851.742287                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 47851.742287                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 47851.742287                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 47851.742287                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 47851.742287                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 47851.742287                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu05.icache.writebacks::total              82                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           73                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           73                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           73                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          478                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          478                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          478                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     20581047                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     20581047                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     20581047                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     20581047                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     20581047                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     20581047                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.079165                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.079165                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.079165                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.079165                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.079165                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.079165                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 43056.583682                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 43056.583682                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 43056.583682                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 43056.583682                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 43056.583682                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 43056.583682                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 17256                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           14699                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             960                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              15320                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  7725                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           50.424282                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   985                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      12432                       # DTB read hits
system.cpu06.dtb.read_misses                      360                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  12792                       # DTB read accesses
system.cpu06.dtb.write_hits                      3994                       # DTB write hits
system.cpu06.dtb.write_misses                      46                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  4040                       # DTB write accesses
system.cpu06.dtb.data_hits                      16426                       # DTB hits
system.cpu06.dtb.data_misses                      406                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  16832                       # DTB accesses
system.cpu06.itb.fetch_hits                     15261                       # ITB hits
system.cpu06.itb.fetch_misses                      83                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 15344                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          58789                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       102755                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     17256                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             8712                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       33587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2131                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2925                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   15261                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 462                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            46483                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.210593                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.987588                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  27070     58.24%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    833      1.79%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    991      2.13%     62.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3298      7.10%     69.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4036      8.68%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    445      0.96%     78.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3029      6.52%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    745      1.60%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6036     12.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              46483                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.293524                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.747861                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10886                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               18237                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   15249                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1390                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  711                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1058                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 367                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                91190                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1455                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  711                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  11791                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8153                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7074                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   15636                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3108                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                88425                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 341                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  534                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1590                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  375                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             60660                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              113187                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         100444                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12731                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               46262                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  14398                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          137                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    5126                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              12564                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4959                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             397                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            287                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    77326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               193                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   74455                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         15715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         7653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        46483                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.601768                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.277268                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             26680     57.40%     57.40% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2588      5.57%     62.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4311      9.27%     72.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3772      8.11%     80.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1773      3.81%     84.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1487      3.20%     87.37% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              4396      9.46%     96.82% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               782      1.68%     98.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               694      1.49%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         46483                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1000     46.27%     46.27% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     46.27% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     46.27% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  89      4.12%     50.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     50.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     50.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                327     15.13%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     65.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  529     24.48%     90.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 216     10.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               52115     70.00%     70.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                186      0.25%     70.25% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.25% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2931      3.94%     74.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 2      0.00%     74.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      2.59%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.78% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              13077     17.56%     94.34% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              4212      5.66%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                74455                       # Type of FU issued
system.cpu06.iq.rate                         1.266478                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2161                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.029024                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           173836                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           79709                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        61075                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23990                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13551                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                64260                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            270                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2506                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1661                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  711                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2466                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1075                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             84765                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               12564                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4959                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              130                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1036                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          168                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                721                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               73390                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               12792                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1065                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        7246                       # number of nop insts executed
system.cpu06.iew.exec_refs                      16832                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  13925                       # Number of branches executed
system.cpu06.iew.exec_stores                     4040                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.248363                       # Inst execution rate
system.cpu06.iew.wb_sent                        72115                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       71468                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   42728                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   53384                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.215670                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.800390                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         15920                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             606                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        44005                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.549051                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.633584                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        28732     65.29%     65.29% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         3631      8.25%     73.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1604      3.65%     77.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          723      1.64%     78.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          994      2.26%     81.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2639      6.00%     87.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          374      0.85%     87.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2721      6.18%     94.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2587      5.88%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        44005                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              68166                       # Number of instructions committed
system.cpu06.commit.committedOps                68166                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        13356                       # Number of memory references committed
system.cpu06.commit.loads                       10058                       # Number of loads committed
system.cpu06.commit.membars                        41                       # Number of memory barriers committed
system.cpu06.commit.branches                    12170                       # Number of branches committed
system.cpu06.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   57081                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                461                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         6366      9.34%      9.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          43475     63.78%     73.12% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           116      0.17%     73.29% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2887      4.24%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            2      0.00%     77.53% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     77.53% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1921      2.82%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         10099     14.82%     95.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         3300      4.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           68166                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2587                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     124412                       # The number of ROB reads
system.cpu06.rob.rob_writes                    170631                       # The number of ROB writes
system.cpu06.timesIdled                           213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         12306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1033311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     61804                       # Number of Instructions Simulated
system.cpu06.committedOps                       61804                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.951217                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.951217                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.051285                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.051285                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  90461                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 45940                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   213                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   97                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             636                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.775183                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             12267                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             694                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           17.675793                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1155210093                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.775183                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.262112                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.262112                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           29814                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          29814                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         9531                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          9531                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2638                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2638                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           40                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           24                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        12169                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          12169                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        12169                       # number of overall hits
system.cpu06.dcache.overall_hits::total         12169                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1644                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          616                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          616                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           18                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           19                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2260                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2260                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2260                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2260                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    124951464                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    124951464                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     85538921                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     85538921                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       703566                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       703566                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       233361                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       233361                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       212463                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       212463                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    210490385                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    210490385                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    210490385                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    210490385                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        11175                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        11175                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         3254                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3254                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        14429                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        14429                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        14429                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        14429                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.147114                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.147114                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.189305                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.189305                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.441860                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.441860                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.156629                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.156629                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.156629                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.156629                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 76004.540146                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 76004.540146                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 138861.884740                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 138861.884740                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        39087                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        39087                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12282.157895                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12282.157895                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 93137.338496                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 93137.338496                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 93137.338496                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 93137.338496                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3903                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             139                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    28.079137                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          416                       # number of writebacks
system.cpu06.dcache.writebacks::total             416                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1045                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1045                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          445                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1490                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1490                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1490                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1490                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          599                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          171                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           10                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           18                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          770                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          770                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     40531671                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     40531671                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     20959514                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     20959514                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        61533                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        61533                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     61491185                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     61491185                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     61491185                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     61491185                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.053602                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.053602                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.052551                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.052551                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.053365                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.053365                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.053365                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.053365                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 67665.560935                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 67665.560935                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 122570.257310                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 122570.257310                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6153.300000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6153.300000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        11868                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        11868                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 79858.681818                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 79858.681818                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 79858.681818                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 79858.681818                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             297                       # number of replacements
system.cpu06.icache.tags.tagsinuse         106.672210                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             14332                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             778                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           18.421594                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   106.672210                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.208344                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.208344                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           31296                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          31296                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        14332                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         14332                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        14332                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          14332                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        14332                       # number of overall hits
system.cpu06.icache.overall_hits::total         14332                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          927                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          927                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          927                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          927                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          927                       # number of overall misses
system.cpu06.icache.overall_misses::total          927                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     49226398                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     49226398                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     49226398                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     49226398                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     49226398                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     49226398                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        15259                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        15259                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        15259                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        15259                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        15259                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        15259                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.060751                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.060751                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.060751                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.060751                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.060751                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.060751                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 53102.910464                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 53102.910464                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 53102.910464                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 53102.910464                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 53102.910464                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 53102.910464                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          297                       # number of writebacks
system.cpu06.icache.writebacks::total             297                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          149                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          149                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          149                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          778                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          778                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          778                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          778                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          778                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     35678689                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     35678689                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     35678689                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     35678689                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     35678689                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     35678689                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.050986                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.050986                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.050986                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.050986                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.050986                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.050986                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 45859.497429                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 45859.497429                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 45859.497429                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 45859.497429                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 45859.497429                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 45859.497429                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 38407                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           28282                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1467                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              26954                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 19573                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           72.616309                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4558                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      32583                       # DTB read hits
system.cpu07.dtb.read_misses                      426                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  33009                       # DTB read accesses
system.cpu07.dtb.write_hits                     11531                       # DTB write hits
system.cpu07.dtb.write_misses                      36                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 11567                       # DTB write accesses
system.cpu07.dtb.data_hits                      44114                       # DTB hits
system.cpu07.dtb.data_misses                      462                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  44576                       # DTB accesses
system.cpu07.itb.fetch_hits                     34263                       # ITB hits
system.cpu07.itb.fetch_misses                      70                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 34333                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         101099                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       223733                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     38407                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            24150                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       76271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3239                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2298                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   34263                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 533                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            91525                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.444502                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.960212                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  46696     51.02%     51.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2560      2.80%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   4145      4.53%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6120      6.69%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  10690     11.68%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1593      1.74%     78.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5624      6.14%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2722      2.97%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11375     12.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              91525                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.379895                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.213009                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14054                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               39944                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   33247                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3150                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1120                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4805                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 517                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               204153                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2221                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1120                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  16049                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 11941                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        22560                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   34271                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                5574                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               198918                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 417                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  876                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 2654                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  404                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            131856                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              239030                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         226487                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12535                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              105126                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  26730                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              735                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          712                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   12582                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              33688                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             13451                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            4208                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           3333                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   170299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1327                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  164298                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             430                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         30630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          265                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        91525                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.795116                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.261807                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             46150     50.42%     50.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              7093      7.75%     58.17% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              8888      9.71%     67.88% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              7577      8.28%     76.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              6433      7.03%     83.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5259      5.75%     88.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7422      8.11%     97.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1485      1.62%     98.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1218      1.33%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         91525                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1253     24.05%     24.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     24.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     24.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  89      1.71%     25.76% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     25.76% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     25.76% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                380      7.30%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     33.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 2180     41.85%     74.91% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1307     25.09%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              113379     69.01%     69.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                196      0.12%     69.13% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2919      1.78%     70.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     70.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     70.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1924      1.17%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.08% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              33931     20.65%     92.73% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             11945      7.27%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               164298                       # Type of FU issued
system.cpu07.iq.rate                         1.625120                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      5209                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.031705                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           401987                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          189110                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       149740                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23773                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13194                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10359                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               157250                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12253                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1358                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         5503                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3576                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1120                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4876                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1320                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            192655                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             338                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               33688                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              13451                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              676                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1251                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          364                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          799                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1163                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              162493                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               33009                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1805                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       21029                       # number of nop insts executed
system.cpu07.iew.exec_refs                      44576                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  31779                       # Number of branches executed
system.cpu07.iew.exec_stores                    11567                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.607266                       # Inst execution rate
system.cpu07.iew.wb_sent                       160993                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      160099                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   88818                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  111403                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.583586                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.797268                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         32571                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1062                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             968                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        86753                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.829723                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.786983                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        50377     58.07%     58.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         8741     10.08%     68.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4534      5.23%     73.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2566      2.96%     76.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3297      3.80%     80.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4058      4.68%     84.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          969      1.12%     85.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3753      4.33%     90.25% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         8458      9.75%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        86753                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             158734                       # Number of instructions committed
system.cpu07.commit.committedOps               158734                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        38060                       # Number of memory references committed
system.cpu07.commit.loads                       28185                       # Number of loads committed
system.cpu07.commit.membars                       511                       # Number of memory barriers committed
system.cpu07.commit.branches                    28110                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  135487                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3235                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        17742     11.18%     11.18% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          97487     61.42%     72.59% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.07%     72.66% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.66% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.81%     74.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.21%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         28696     18.08%     93.77% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         9896      6.23%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          158734                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                8458                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     268170                       # The number of ROB reads
system.cpu07.rob.rob_writes                    387362                       # The number of ROB writes
system.cpu07.timesIdled                           187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          9574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     991360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    140996                       # Number of Instructions Simulated
system.cpu07.committedOps                      140996                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.717035                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.717035                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.394633                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.394633                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 207556                       # number of integer regfile reads
system.cpu07.int_regfile_writes                112842                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8102                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1286                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  460                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1249                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.718568                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             36131                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1307                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           27.644223                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1158371496                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.718568                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.245603                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.245603                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           81871                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          81871                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        26885                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         26885                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8549                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8549                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          181                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          160                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        35434                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          35434                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        35434                       # number of overall hits
system.cpu07.dcache.overall_hits::total         35434                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         3038                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         3038                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1107                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1107                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           73                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           56                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4145                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4145                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4145                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4145                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    147983382                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    147983382                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     98898541                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     98898541                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1329345                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1329345                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       722142                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       722142                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       140481                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       140481                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    246881923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    246881923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    246881923                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    246881923                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        29923                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        29923                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         9656                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9656                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        39579                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        39579                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        39579                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        39579                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.101527                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.101527                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.114644                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.114644                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.287402                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.287402                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.259259                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.259259                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.104727                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.104727                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.104727                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.104727                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 48710.790652                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 48710.790652                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 89339.242096                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 89339.242096                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 18210.205479                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 18210.205479                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 12895.392857                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 12895.392857                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 59561.380700                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 59561.380700                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 59561.380700                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 59561.380700                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         4262                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             181                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    23.546961                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          704                       # number of writebacks
system.cpu07.dcache.writebacks::total             704                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1570                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1570                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          697                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          697                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2267                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2267                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2267                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2267                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1468                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1468                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          410                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          410                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           60                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           54                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1878                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1878                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1878                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1878                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     53693928                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     53693928                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     28352761                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     28352761                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       681507                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       681507                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       665253                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       665253                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       134676                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       134676                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     82046689                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     82046689                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     82046689                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     82046689                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.049059                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.049059                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.042461                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.042461                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.236220                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.236220                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.047449                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.047449                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.047449                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.047449                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 36576.245232                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 36576.245232                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 69153.075610                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 69153.075610                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 11358.450000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11358.450000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 12319.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 12319.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 43688.332801                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 43688.332801                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 43688.332801                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 43688.332801                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             531                       # number of replacements
system.cpu07.icache.tags.tagsinuse         100.549733                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             33068                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1015                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           32.579310                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   100.549733                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.196386                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.196386                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           69535                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          69535                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        33068                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         33068                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        33068                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          33068                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        33068                       # number of overall hits
system.cpu07.icache.overall_hits::total         33068                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1192                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1192                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1192                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1192                       # number of overall misses
system.cpu07.icache.overall_misses::total         1192                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     42402042                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     42402042                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     42402042                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     42402042                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     42402042                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     42402042                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        34260                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        34260                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        34260                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        34260                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        34260                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        34260                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.034793                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.034793                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.034793                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.034793                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.034793                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.034793                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 35572.182886                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 35572.182886                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 35572.182886                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 35572.182886                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 35572.182886                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 35572.182886                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          531                       # number of writebacks
system.cpu07.icache.writebacks::total             531                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          177                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          177                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          177                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1015                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1015                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1015                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1015                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1015                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1015                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     31684851                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     31684851                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     31684851                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     31684851                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     31684851                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     31684851                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.029626                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.029626                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.029626                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.029626                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.029626                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.029626                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 31216.601970                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 31216.601970                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 31216.601970                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 31216.601970                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 31216.601970                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 31216.601970                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 25164                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           20459                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1049                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              18682                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 12365                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           66.186704                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2015                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      18739                       # DTB read hits
system.cpu08.dtb.read_misses                      413                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  19152                       # DTB read accesses
system.cpu08.dtb.write_hits                      5372                       # DTB write hits
system.cpu08.dtb.write_misses                      38                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  5410                       # DTB write accesses
system.cpu08.dtb.data_hits                      24111                       # DTB hits
system.cpu08.dtb.data_misses                      451                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  24562                       # DTB accesses
system.cpu08.itb.fetch_hits                     22310                       # ITB hits
system.cpu08.itb.fetch_misses                      72                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 22382                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         118310                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             8834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       142883                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     25164                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            14382                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       46261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2355                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        50546                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2459                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   22310                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 454                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           109341                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.306765                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.495997                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  81120     74.19%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1470      1.34%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2126      1.94%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   4433      4.05%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   6591      6.03%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    608      0.56%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   4057      3.71%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1372      1.25%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7564      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             109341                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.212695                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.207700                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  10997                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               23067                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   22112                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1812                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  807                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               2116                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 381                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               129340                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1544                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  807                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  12109                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10218                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        10531                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   22710                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2420                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               125930                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 405                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  485                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  808                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  222                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             84880                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              155808                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         143111                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12689                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               65998                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  18882                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              301                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          275                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6925                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              19181                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              6684                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            1296                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1362                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   109373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               452                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  104983                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         21555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        10602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          154                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       109341                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.960143                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.896292                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             80988     74.07%     74.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3537      3.23%     77.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              6385      5.84%     83.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              5027      4.60%     87.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3059      2.80%     90.54% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3038      2.78%     93.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5710      5.22%     98.54% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               867      0.79%     99.33% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               730      0.67%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        109341                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1063     37.75%     37.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1      0.04%     37.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  85      3.02%     40.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     40.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     40.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                320     11.36%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     52.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  938     33.31%     85.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 409     14.52%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               74760     71.21%     71.22% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                187      0.18%     71.39% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2925      2.79%     74.18% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.18% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.18% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      1.83%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              19574     18.64%     94.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              5607      5.34%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               104983                       # Type of FU issued
system.cpu08.iq.rate                         0.887355                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2816                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.026823                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           298521                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          118065                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        91300                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23980                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13348                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10376                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                95467                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            420                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         3752                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2222                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1216                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  807                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3394                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                2036                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            121943                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             176                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               19181                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               6684                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              257                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                2010                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          200                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          589                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                789                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              103836                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               19156                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1147                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       12118                       # number of nop insts executed
system.cpu08.iew.exec_refs                      24566                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  20838                       # Number of branches executed
system.cpu08.iew.exec_stores                     5410                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.877660                       # Inst execution rate
system.cpu08.iew.wb_sent                       102359                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      101676                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   59396                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   73204                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.859403                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.811376                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         22197                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             679                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        55457                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.776728                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.750116                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        33092     59.67%     59.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5484      9.89%     69.56% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2496      4.50%     74.06% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1137      2.05%     76.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1620      2.92%     79.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3409      6.15%     85.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          552      1.00%     86.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3528      6.36%     92.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4139      7.46%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        55457                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              98532                       # Number of instructions committed
system.cpu08.commit.committedOps                98532                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        19891                       # Number of memory references committed
system.cpu08.commit.loads                       15429                       # Number of loads committed
system.cpu08.commit.membars                       124                       # Number of memory barriers committed
system.cpu08.commit.branches                    18280                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   83394                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1164                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        10266     10.42%     10.42% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          63337     64.28%     74.70% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           113      0.11%     74.81% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.92%     77.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     77.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     77.74% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.95%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         15553     15.78%     95.47% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         4465      4.53%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           98532                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4139                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     170747                       # The number of ROB reads
system.cpu08.rob.rob_writes                    244793                       # The number of ROB writes
system.cpu08.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1025290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     88270                       # Number of Instructions Simulated
system.cpu08.committedOps                       88270                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.340319                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.340319                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.746091                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.746091                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 130532                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 68845                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11113                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   385                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             771                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          15.122903                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             18965                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           22.904589                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1162964412                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    15.122903                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.236295                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.236295                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           44364                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          44364                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        15141                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         15141                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         3546                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         3546                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           47                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           36                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        18687                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          18687                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        18687                       # number of overall hits
system.cpu08.dcache.overall_hits::total         18687                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2010                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2010                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          866                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          866                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           23                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           11                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2876                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2876                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2876                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2876                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    124786602                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    124786602                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     87963083                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     87963083                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       871911                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       871911                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       104490                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       104490                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    212749685                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    212749685                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    212749685                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    212749685                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        17151                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        17151                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         4412                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         4412                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        21563                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        21563                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        21563                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        21563                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.117194                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.117194                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.196283                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.196283                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.328571                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.328571                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.234043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.234043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.133377                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.133377                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.133377                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.133377                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 62082.886567                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 62082.886567                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 101573.998845                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 101573.998845                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 37909.173913                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 37909.173913                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  9499.090909                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  9499.090909                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 73974.160292                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 73974.160292                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 73974.160292                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 73974.160292                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3132                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             158                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    19.822785                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          475                       # number of writebacks
system.cpu08.dcache.writebacks::total             475                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1196                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1196                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          566                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          566                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1762                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1762                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          814                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          300                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            9                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1114                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1114                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1114                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1114                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     41357142                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     41357142                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     23988563                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     23988563                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       210141                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       210141                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        94041                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        94041                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     65345705                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     65345705                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     65345705                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     65345705                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.047461                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.047461                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.067996                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.067996                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.191489                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.191489                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.051663                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.051663                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.051663                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.051663                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 50807.299754                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 50807.299754                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 79961.876667                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 79961.876667                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 15010.071429                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15010.071429                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data        10449                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total        10449                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 58658.622083                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 58658.622083                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 58658.622083                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 58658.622083                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             325                       # number of replacements
system.cpu08.icache.tags.tagsinuse          94.766134                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             21390                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             783                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           27.318008                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    94.766134                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.185090                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.185090                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           45401                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          45401                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        21390                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         21390                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        21390                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          21390                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        21390                       # number of overall hits
system.cpu08.icache.overall_hits::total         21390                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          919                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          919                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          919                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          919                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          919                       # number of overall misses
system.cpu08.icache.overall_misses::total          919                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     38285134                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     38285134                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     38285134                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     38285134                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     38285134                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     38285134                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        22309                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        22309                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        22309                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        22309                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        22309                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        22309                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.041194                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.041194                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.041194                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.041194                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.041194                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.041194                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 41659.558215                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 41659.558215                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 41659.558215                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 41659.558215                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 41659.558215                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 41659.558215                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          325                       # number of writebacks
system.cpu08.icache.writebacks::total             325                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          136                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          136                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          136                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          783                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          783                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          783                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          783                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          783                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          783                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28237840                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28237840                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28237840                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28237840                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28237840                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28237840                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.035098                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.035098                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.035098                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.035098                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.035098                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.035098                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 36063.652618                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 36063.652618                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 36063.652618                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 36063.652618                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 36063.652618                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 36063.652618                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 43232                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           31505                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1579                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              30030                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 22286                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.212454                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  5280                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               19                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      37687                       # DTB read hits
system.cpu09.dtb.read_misses                      448                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  38135                       # DTB read accesses
system.cpu09.dtb.write_hits                     13550                       # DTB write hits
system.cpu09.dtb.write_misses                      39                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 13589                       # DTB write accesses
system.cpu09.dtb.data_hits                      51237                       # DTB hits
system.cpu09.dtb.data_misses                      487                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  51724                       # DTB accesses
system.cpu09.itb.fetch_hits                     38615                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 38685                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         110766                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       253419                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     43232                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            27585                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       87088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3469                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2409                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   38615                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 538                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           103048                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.459233                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.963437                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  52303     50.76%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2860      2.78%     53.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   4831      4.69%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   6689      6.49%     64.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  12159     11.80%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1886      1.83%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   6276      6.09%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   3244      3.15%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  12800     12.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             103048                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.390300                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.287877                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  14796                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               46013                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   37465                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                3547                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1217                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               5618                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 537                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               231626                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2296                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1217                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  17019                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 13042                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        28407                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   38638                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4715                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               225745                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 408                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  893                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1441                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  448                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            149151                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              270350                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         257477                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12865                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps              120299                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  28852                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              923                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          898                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   14202                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              39048                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             15798                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            5414                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           4290                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   193157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              1699                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  186191                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             504                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         33317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        16930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          335                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       103048                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.806838                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.254379                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             51558     50.03%     50.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              8135      7.89%     57.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              9736      9.45%     67.38% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              8493      8.24%     75.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              7824      7.59%     83.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              6057      5.88%     89.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              8430      8.18%     97.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1576      1.53%     98.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1239      1.20%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        103048                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1311     21.58%     21.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     21.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     21.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  86      1.42%     23.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     23.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     23.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                380      6.26%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     29.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 2686     44.22%     73.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1611     26.52%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              127875     68.68%     68.68% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                188      0.10%     68.78% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     68.78% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2935      1.58%     70.36% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     70.36% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     70.36% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1933      1.04%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.40% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              39220     21.06%     92.46% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             14036      7.54%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               186191                       # Type of FU issued
system.cpu09.iq.rate                         1.680940                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      6074                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.032622                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           457901                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          214564                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       171293                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             24107                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13666                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               179848                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12413                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1624                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         5970                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         4064                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1217                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  5447                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1845                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            219094                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             333                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               39048                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              15798                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              854                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   40                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1774                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          410                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          865                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1275                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              184241                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               38135                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1950                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       24238                       # number of nop insts executed
system.cpu09.iew.exec_refs                      51724                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  35833                       # Number of branches executed
system.cpu09.iew.exec_stores                    13589                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.663335                       # Inst execution rate
system.cpu09.iew.wb_sent                       182635                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      181717                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   99663                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  125178                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.640549                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.796170                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         35397                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          1364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1062                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        97874                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.861679                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.798911                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        55955     57.17%     57.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        10159     10.38%     67.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         5172      5.28%     72.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3101      3.17%     76.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         3968      4.05%     80.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4449      4.55%     84.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         1045      1.07%     85.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4183      4.27%     89.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         9842     10.06%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        97874                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             182210                       # Number of instructions committed
system.cpu09.commit.committedOps               182210                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        44812                       # Number of memory references committed
system.cpu09.commit.loads                       33078                       # Number of loads committed
system.cpu09.commit.membars                       668                       # Number of memory barriers committed
system.cpu09.commit.branches                    32029                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  155755                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               3871                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        20675     11.35%     11.35% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         111119     60.98%     72.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.06%     72.39% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      1.58%     73.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     73.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.05%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         33746     18.52%     93.55% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite        11757      6.45%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          182210                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                9842                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     304274                       # The number of ROB reads
system.cpu09.rob.rob_writes                    440376                       # The number of ROB writes
system.cpu09.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     983140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    161539                       # Number of Instructions Simulated
system.cpu09.committedOps                      161539                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.685692                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.685692                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.458381                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.458381                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 236549                       # number of integer regfile reads
system.cpu09.int_regfile_writes                129047                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  1382                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  541                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            1442                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          14.131185                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             42468                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1499                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           28.330887                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1167195096                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    14.131185                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.220800                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.220800                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           95382                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          95382                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        31332                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         31332                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        10311                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        10311                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          195                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          177                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        41643                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          41643                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        41643                       # number of overall hits
system.cpu09.dcache.overall_hits::total         41643                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         3319                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         3319                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1167                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1167                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data          100                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           76                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         4486                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         4486                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         4486                       # number of overall misses
system.cpu09.dcache.overall_misses::total         4486                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    145164474                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    145164474                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     99794831                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     99794831                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1738017                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1738017                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data      1086696                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total      1086696                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        81270                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        81270                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    244959305                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    244959305                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    244959305                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    244959305                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        34651                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        34651                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data        11478                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        11478                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        46129                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        46129                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        46129                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        46129                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.095784                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.095784                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.101673                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.101673                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.338983                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.338983                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.300395                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.300395                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.097249                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.097249                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.097249                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.097249                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 43737.413076                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 43737.413076                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 85513.994002                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 85513.994002                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 17380.170000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 17380.170000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 14298.631579                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 14298.631579                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 54605.284218                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 54605.284218                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 54605.284218                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 54605.284218                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3468                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             166                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.891566                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          774                       # number of writebacks
system.cpu09.dcache.writebacks::total             774                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1616                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          679                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           34                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         2295                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         2295                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         2295                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         2295                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1703                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1703                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          488                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          488                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           66                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           73                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         2191                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         2191                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         2191                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         2191                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     53960958                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     53960958                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     29382565                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     29382565                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       745362                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       745362                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data      1006587                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total      1006587                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        76626                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        76626                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     83343523                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     83343523                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     83343523                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     83343523                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.049147                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.049147                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.042516                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.042516                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.223729                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.223729                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.288538                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.288538                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047497                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047497                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047497                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047497                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 31685.823840                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 31685.823840                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 60210.174180                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 60210.174180                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11293.363636                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11293.363636                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 13788.863014                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 13788.863014                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 38039.033775                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 38039.033775                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 38039.033775                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 38039.033775                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             577                       # number of replacements
system.cpu09.icache.tags.tagsinuse          91.058206                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             37371                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1059                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           35.288952                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    91.058206                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.177848                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.177848                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           78281                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          78281                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        37371                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         37371                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        37371                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          37371                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        37371                       # number of overall hits
system.cpu09.icache.overall_hits::total         37371                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1240                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1240                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1240                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1240                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1240                       # number of overall misses
system.cpu09.icache.overall_misses::total         1240                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     37041704                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     37041704                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     37041704                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     37041704                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     37041704                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     37041704                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        38611                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        38611                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        38611                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        38611                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        38611                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        38611                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.032115                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.032115                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.032115                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.032115                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.032115                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.032115                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 29872.341935                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 29872.341935                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 29872.341935                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 29872.341935                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 29872.341935                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 29872.341935                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          577                       # number of writebacks
system.cpu09.icache.writebacks::total             577                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          181                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          181                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          181                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1059                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1059                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1059                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1059                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1059                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1059                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     28576853                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     28576853                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     28576853                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     28576853                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     28576853                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     28576853                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.027427                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.027427                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.027427                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.027427                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.027427                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.027427                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 26984.752597                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 26984.752597                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 26984.752597                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 26984.752597                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 26984.752597                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 26984.752597                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 41053                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           31976                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1404                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              30784                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 21575                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           70.085109                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  4046                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      31886                       # DTB read hits
system.cpu10.dtb.read_misses                      390                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  32276                       # DTB read accesses
system.cpu10.dtb.write_hits                      9700                       # DTB write hits
system.cpu10.dtb.write_misses                      36                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  9736                       # DTB write accesses
system.cpu10.dtb.data_hits                      41586                       # DTB hits
system.cpu10.dtb.data_misses                      426                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  42012                       # DTB accesses
system.cpu10.itb.fetch_hits                     37788                       # ITB hits
system.cpu10.itb.fetch_misses                      71                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 37859                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          95888                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       226536                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     41053                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            25641                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       72767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3117                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2068                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   37788                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 525                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            87972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.575092                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.899186                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  41543     47.22%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2408      2.74%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3332      3.79%     53.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   7958      9.05%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  11687     13.28%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1550      1.76%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   7478      8.50%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1904      2.16%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  10112     11.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              87972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.428135                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.362506                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13466                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               34192                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   36427                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2825                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1052                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               4269                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 516                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               208179                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2242                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1052                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  15289                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                 12110                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        16579                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   37311                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5621                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               203206                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 374                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 1530                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 3008                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  443                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            133557                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              240824                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         228121                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12695                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              108916                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  24641                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              512                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          487                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   11352                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              32682                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             11422                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2789                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1907                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   173695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               883                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  168302                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             448                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         28115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        87972                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.913131                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.285989                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             41384     47.04%     47.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              6354      7.22%     54.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10637     12.09%     66.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              8921     10.14%     76.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              4742      5.39%     81.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              4573      5.20%     87.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              8678      9.86%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1454      1.65%     98.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1229      1.40%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         87972                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1332     32.52%     32.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     32.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     32.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  93      2.27%     34.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     34.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     34.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                373      9.11%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     43.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1356     33.11%     77.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 942     23.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              120178     71.41%     71.41% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                175      0.10%     71.51% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     71.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2925      1.74%     73.25% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.25% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.25% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1926      1.14%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.39% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              32966     19.59%     93.98% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10128      6.02%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               168302                       # Type of FU issued
system.cpu10.iq.rate                         1.755194                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      4096                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.024337                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           405428                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          189314                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       153896                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23692                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13434                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               160193                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12201                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1376                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4803                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3339                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1151                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1052                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  6109                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1290                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            197254                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             212                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               32682                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              11422                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              449                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1215                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          333                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          745                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1078                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              166538                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               32276                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1764                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       22676                       # number of nop insts executed
system.cpu10.iew.exec_refs                      42012                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  34985                       # Number of branches executed
system.cpu10.iew.exec_stores                     9736                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.736797                       # Inst execution rate
system.cpu10.iew.wb_sent                       165100                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      164291                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   94883                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  114988                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.713364                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.825156                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         29761                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           673                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             898                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        83617                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.987048                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.857447                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        46451     55.55%     55.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         8985     10.75%     66.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3959      4.73%     71.03% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1940      2.32%     73.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2536      3.03%     76.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5788      6.92%     83.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          903      1.08%     84.39% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         5514      6.59%     90.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         7541      9.02%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        83617                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             166151                       # Number of instructions committed
system.cpu10.commit.committedOps               166151                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        35962                       # Number of memory references committed
system.cpu10.commit.loads                       27879                       # Number of loads committed
system.cpu10.commit.membars                       321                       # Number of memory barriers committed
system.cpu10.commit.branches                    31508                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  141332                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2809                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        19692     11.85%     11.85% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         105243     63.34%     75.19% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.07%     75.26% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.73%     77.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.16%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         28200     16.97%     95.12% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         8103      4.88%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          166151                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                7541                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     270610                       # The number of ROB reads
system.cpu10.rob.rob_writes                    396161                       # The number of ROB writes
system.cpu10.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     998375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    146463                       # Number of Instructions Simulated
system.cpu10.committedOps                      146463                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.654691                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.654691                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.527438                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.527438                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 210192                       # number of integer regfile reads
system.cpu10.int_regfile_writes                115057                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11122                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1056                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  424                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            1311                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          13.382240                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             33866                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1369                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           24.737765                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1201299471                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    13.382240                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.209098                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.209098                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           76887                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          76887                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        26405                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         26405                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         6816                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         6816                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          159                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          141                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          141                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        33221                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          33221                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        33221                       # number of overall hits
system.cpu10.dcache.overall_hits::total         33221                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2873                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2873                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1065                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1065                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           72                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           59                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3938                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3938                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3938                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3938                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    154765944                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    154765944                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     99283989                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     99283989                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1156356                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1156356                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       811539                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       811539                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       236844                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       236844                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    254049933                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    254049933                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    254049933                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    254049933                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        29278                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        29278                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         7881                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         7881                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        37159                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        37159                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        37159                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        37159                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.098128                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.098128                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.135135                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.135135                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.311688                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.311688                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.295000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.295000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.105977                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.105977                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.105977                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.105977                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 53869.106857                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 53869.106857                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 93224.402817                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 93224.402817                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 16060.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 16060.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 13754.898305                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 13754.898305                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 64512.425851                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 64512.425851                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 64512.425851                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 64512.425851                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3174                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             158                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.088608                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          708                       # number of writebacks
system.cpu10.dcache.writebacks::total             708                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1472                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1472                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          656                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          656                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           14                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2128                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2128                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2128                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2128                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1401                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1401                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          409                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          409                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           58                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           58                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1810                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1810                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1810                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1810                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     56726460                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     56726460                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     28288901                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     28288901                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       577017                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       577017                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       746523                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       746523                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       234522                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       234522                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     85015361                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     85015361                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     85015361                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     85015361                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.047852                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.047852                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.051897                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.051897                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.251082                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.251082                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.290000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.290000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.048710                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.048710                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.048710                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.048710                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 40489.978587                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 40489.978587                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 69166.017115                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 69166.017115                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  9948.568966                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9948.568966                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 12871.086207                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 12871.086207                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 46969.812707                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 46969.812707                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 46969.812707                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 46969.812707                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             539                       # number of replacements
system.cpu10.icache.tags.tagsinuse          88.015410                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             36585                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1021                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           35.832517                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    88.015410                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.171905                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.171905                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           76591                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          76591                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        36585                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         36585                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        36585                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          36585                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        36585                       # number of overall hits
system.cpu10.icache.overall_hits::total         36585                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1200                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1200                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1200                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1200                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1200                       # number of overall misses
system.cpu10.icache.overall_misses::total         1200                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     37061442                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     37061442                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     37061442                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     37061442                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     37061442                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     37061442                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        37785                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        37785                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        37785                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        37785                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        37785                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        37785                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.031759                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.031759                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.031759                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.031759                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.031759                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.031759                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 30884.535000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 30884.535000                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 30884.535000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 30884.535000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 30884.535000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 30884.535000                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          539                       # number of writebacks
system.cpu10.icache.writebacks::total             539                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          179                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          179                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          179                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1021                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1021                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1021                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     29216565                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     29216565                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     29216565                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     29216565                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     29216565                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     29216565                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.027021                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.027021                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.027021                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.027021                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.027021                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.027021                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28615.636631                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28615.636631                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28615.636631                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28615.636631                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28615.636631                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28615.636631                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 56901                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           42936                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1633                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              36903                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 30659                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           83.079966                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  6380                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               40                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             83                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      46074                       # DTB read hits
system.cpu11.dtb.read_misses                      421                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  46495                       # DTB read accesses
system.cpu11.dtb.write_hits                     14396                       # DTB write hits
system.cpu11.dtb.write_misses                      33                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 14429                       # DTB write accesses
system.cpu11.dtb.data_hits                      60470                       # DTB hits
system.cpu11.dtb.data_misses                      454                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  60924                       # DTB accesses
system.cpu11.itb.fetch_hits                     52944                       # ITB hits
system.cpu11.itb.fetch_misses                      66                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 53010                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         170096                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            12502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       312411                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     56901                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            37079                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       95634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3613                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        49192                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2115                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   52944                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 503                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           161418                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.935416                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.718916                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  96496     59.78%     59.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   3353      2.08%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   4739      2.94%     64.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  11167      6.92%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  17081     10.58%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   2516      1.56%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  10492      6.50%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2369      1.47%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  13205      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             161418                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.334523                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.836675                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  15023                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               40254                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   52251                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                3458                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1240                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               6718                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 584                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               290695                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2617                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1240                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  17351                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 12254                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        22897                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   53269                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                5215                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               284475                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 386                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  983                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 2253                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  375                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            185291                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              331088                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         318183                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12898                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              154607                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  30684                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              717                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          697                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   12966                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              47456                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             16594                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            4738                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2530                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   241669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1319                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  234756                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             642                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         35023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        16596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          243                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       161418                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.454336                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.153040                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             96678     59.89%     59.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              8443      5.23%     65.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             14521      9.00%     74.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             12951      8.02%     82.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              6958      4.31%     86.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              6266      3.88%     90.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             11714      7.26%     97.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2124      1.32%     98.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1763      1.09%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        161418                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1522     28.25%     28.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     28.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     28.25% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  78      1.45%     29.70% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     29.70% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     29.70% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                382      7.09%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     36.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1913     35.50%     72.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1493     27.71%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              167154     71.20%     71.20% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                218      0.09%     71.30% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2956      1.26%     72.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      0.82%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.38% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              47503     20.24%     93.61% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             14992      6.39%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               234756                       # Type of FU issued
system.cpu11.iq.rate                         1.380138                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      5388                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.022951                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           612960                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          264658                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       219501                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             24000                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13426                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               227774                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12366                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2547                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         6072                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4554                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1240                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  5861                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1273                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            276426                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             323                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               47456                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              16594                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              661                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   71                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1172                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          435                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          869                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1304                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              232480                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               46495                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2276                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       33438                       # number of nop insts executed
system.cpu11.iew.exec_refs                      60924                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  49480                       # Number of branches executed
system.cpu11.iew.exec_stores                    14429                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.366758                       # Inst execution rate
system.cpu11.iew.wb_sent                       231023                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      229905                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  131762                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  158944                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.351619                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.828984                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         37777                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          1076                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1067                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples       106785                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.223917                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.960684                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        54362     50.91%     50.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        12677     11.87%     62.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         5283      4.95%     67.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2746      2.57%     70.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         3446      3.23%     73.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         7982      7.47%     81.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         1277      1.20%     82.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         7452      6.98%     89.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        11560     10.83%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total       106785                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             237481                       # Number of instructions committed
system.cpu11.commit.committedOps               237481                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        53424                       # Number of memory references committed
system.cpu11.commit.loads                       41384                       # Number of loads committed
system.cpu11.commit.membars                       510                       # Number of memory barriers committed
system.cpu11.commit.branches                    45251                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  202555                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               4785                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        29520     12.43%     12.43% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         149042     62.76%     75.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           153      0.06%     75.25% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.21%     76.47% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      0.81%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.27% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         41894     17.64%     94.92% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        12074      5.08%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          237481                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               11560                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     369105                       # The number of ROB reads
system.cpu11.rob.rob_writes                    555963                       # The number of ROB writes
system.cpu11.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     973504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    207965                       # Number of Instructions Simulated
system.cpu11.committedOps                      207965                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.817907                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.817907                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.222633                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.222633                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 294679                       # number of integer regfile reads
system.cpu11.int_regfile_writes                164042                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8157                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1589                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  749                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1704                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          12.834265                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             50220                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1766                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           28.437146                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1155508470                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    12.834265                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.200535                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.200535                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          111430                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         111430                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        38671                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         38671                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        10530                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        10530                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          290                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          265                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          265                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        49201                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          49201                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        49201                       # number of overall hits
system.cpu11.dcache.overall_hits::total         49201                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         3498                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         3498                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1150                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1150                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data          106                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           91                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         4648                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         4648                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         4648                       # number of overall misses
system.cpu11.dcache.overall_misses::total         4648                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    153848754                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    153848754                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     95365617                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     95365617                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1675323                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1675323                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data      1183059                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total      1183059                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        25542                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        25542                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    249214371                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    249214371                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    249214371                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    249214371                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        42169                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        42169                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        11680                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        11680                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        53849                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        53849                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        53849                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        53849                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.082952                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.082952                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.098459                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.098459                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.267677                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.267677                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.255618                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.255618                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.086315                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.086315                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.086315                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.086315                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 43981.919383                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 43981.919383                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 82926.623478                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 82926.623478                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 15804.933962                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 15804.933962                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 13000.648352                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 13000.648352                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 53617.549699                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 53617.549699                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 53617.549699                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 53617.549699                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3013                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             140                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    21.521429                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu11.dcache.writebacks::total             940                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1616                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          706                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          706                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           16                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         2322                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         2322                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         2322                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         2322                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1882                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1882                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          444                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          444                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           90                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           90                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         2326                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         2326                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         2326                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         2326                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     57212919                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     57212919                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     26632156                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     26632156                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       936927                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       936927                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data      1079730                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total      1079730                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        24381                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        24381                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     83845075                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     83845075                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     83845075                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     83845075                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.044630                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.044630                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.038014                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.038014                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.252809                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.252809                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.043195                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.043195                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.043195                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.043195                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 30400.063231                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 30400.063231                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 59982.333333                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 59982.333333                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10410.300000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10410.300000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data        11997                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total        11997                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 36046.893809                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 36046.893809                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 36046.893809                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 36046.893809                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             677                       # number of replacements
system.cpu11.icache.tags.tagsinuse          80.920038                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             51638                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1134                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           45.536155                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    80.920038                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.158047                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.158047                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          107018                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         107018                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        51638                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         51638                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        51638                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          51638                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        51638                       # number of overall hits
system.cpu11.icache.overall_hits::total         51638                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1304                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1304                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1304                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1304                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1304                       # number of overall misses
system.cpu11.icache.overall_misses::total         1304                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     40807988                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     40807988                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     40807988                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     40807988                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     40807988                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     40807988                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        52942                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        52942                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        52942                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        52942                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        52942                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        52942                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.024631                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.024631                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.024631                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.024631                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.024631                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.024631                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 31294.469325                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 31294.469325                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 31294.469325                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 31294.469325                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 31294.469325                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 31294.469325                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          677                       # number of writebacks
system.cpu11.icache.writebacks::total             677                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          170                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          170                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          170                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1134                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1134                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1134                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1134                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31539725                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31539725                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31539725                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31539725                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31539725                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31539725                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.021420                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.021420                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.021420                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.021420                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.021420                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.021420                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 27812.808642                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 27812.808642                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 27812.808642                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 27812.808642                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 27812.808642                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 27812.808642                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  8971                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            7081                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             666                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               7372                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2808                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           38.090071                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   770                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6323                       # DTB read hits
system.cpu12.dtb.read_misses                      290                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6613                       # DTB read accesses
system.cpu12.dtb.write_hits                      3226                       # DTB write hits
system.cpu12.dtb.write_misses                      26                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3252                       # DTB write accesses
system.cpu12.dtb.data_hits                       9549                       # DTB hits
system.cpu12.dtb.data_misses                      316                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                   9865                       # DTB accesses
system.cpu12.itb.fetch_hits                      6964                       # ITB hits
system.cpu12.itb.fetch_misses                      65                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  7029                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          91594                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             5207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        62675                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      8971                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3578                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       26109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1489                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        49880                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2456                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    6964                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 278                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            84536                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.741400                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.136762                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  73755     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    810      0.96%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    806      0.95%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    790      0.93%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1587      1.88%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    330      0.39%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    510      0.60%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    759      0.90%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5189      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              84536                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.097943                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.684270                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   7390                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               18334                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    7102                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1321                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  509                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                783                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                53531                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 981                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  509                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   8176                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 10689                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         4761                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    7539                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2982                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                51471                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 346                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1181                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1056                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  420                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             37595                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               72667                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          60032                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12629                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               26399                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  11196                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              112                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           93                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    5945                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6359                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              3939                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             257                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            292                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    46457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   44177                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             253                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         12192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        84536                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.522582                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.534759                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             73036     86.40%     86.40% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              2067      2.45%     88.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              2048      2.42%     91.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1181      1.40%     92.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1612      1.91%     94.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1425      1.69%     96.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1892      2.24%     98.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               654      0.77%     99.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               621      0.73%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         84536                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1006     49.93%     49.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  82      4.07%     54.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     54.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     54.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                401     19.90%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     73.90% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  409     20.30%     94.19% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 117      5.81%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               28990     65.62%     65.63% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.39%     66.02% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     66.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2920      6.61%     72.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.63% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      4.36%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.99% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6826     15.45%     92.44% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3338      7.56%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                44177                       # Type of FU issued
system.cpu12.iq.rate                         0.482313                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2015                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.045612                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           151449                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           45401                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        31583                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23709                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13380                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10374                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                33972                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12216                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1720                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1122                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          936                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  509                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4681                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1603                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             48781                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             147                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6359                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               3939                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               89                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1536                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          118                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          385                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                503                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               43430                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6613                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             747                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        2211                       # number of nop insts executed
system.cpu12.iew.exec_refs                       9865                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   6471                       # Number of branches executed
system.cpu12.iew.exec_stores                     3252                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.474158                       # Inst execution rate
system.cpu12.iew.wb_sent                        42428                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       41957                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   25018                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   34966                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.458076                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.715495                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         12205                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             431                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        32796                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.097146                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.385365                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        25225     76.91%     76.91% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          908      2.77%     79.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1498      4.57%     84.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          645      1.97%     86.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          975      2.97%     89.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          314      0.96%     90.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          383      1.17%     91.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          409      1.25%     92.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2439      7.44%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        32796                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              35982                       # Number of instructions committed
system.cpu12.commit.committedOps                35982                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7456                       # Number of memory references committed
system.cpu12.commit.loads                        4639                       # Number of loads committed
system.cpu12.commit.membars                        17                       # Number of memory barriers committed
system.cpu12.commit.branches                     5042                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   29728                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                408                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         1608      4.47%      4.47% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          21990     61.11%     65.58% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.31%     65.90% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     65.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      8.00%     73.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     73.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      5.34%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4656     12.94%     92.17% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2817      7.83%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           35982                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2439                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      77712                       # The number of ROB reads
system.cpu12.rob.rob_writes                     98222                       # The number of ROB writes
system.cpu12.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1052006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     34378                       # Number of Instructions Simulated
system.cpu12.committedOps                       34378                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.664320                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.664320                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.375330                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.375330                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  52677                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 24425                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8125                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   119                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             516                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          11.547323                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              5800                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             572                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           10.139860                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    11.547323                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.180427                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.180427                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           16864                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          16864                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3724                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3724                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2249                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2249                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           27                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         5973                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           5973                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         5973                       # number of overall hits
system.cpu12.dcache.overall_hits::total          5973                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1551                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1551                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          546                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          546                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            9                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2097                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2097                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2097                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2097                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    161908416                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    161908416                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     87336138                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     87336138                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       580500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       580500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        92880                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        92880                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    249244554                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    249244554                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    249244554                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    249244554                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5275                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5275                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2795                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2795                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8070                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8070                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8070                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8070                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.294028                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.294028                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.195349                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.195349                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.259851                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.259851                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.259851                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.259851                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 104389.694391                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 104389.694391                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 159956.296703                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 159956.296703                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        64500                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        64500                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 13268.571429                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 13268.571429                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 118857.679542                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 118857.679542                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 118857.679542                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 118857.679542                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3607                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             133                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    27.120301                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          367                       # number of writebacks
system.cpu12.dcache.writebacks::total             367                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1060                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          413                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          413                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            5                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1473                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1473                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1473                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1473                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          491                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          133                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          624                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          624                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     46772046                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     46772046                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     21711833                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     21711833                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        55728                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        55728                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     68483879                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     68483879                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     68483879                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     68483879                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.093081                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.093081                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.047585                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.047585                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.077323                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.077323                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.077323                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.077323                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 95258.749491                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 95258.749491                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 163246.864662                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 163246.864662                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        13932                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13932                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 12107.571429                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 12107.571429                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 109749.806090                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 109749.806090                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 109749.806090                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 109749.806090                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              82                       # number of replacements
system.cpu12.icache.tags.tagsinuse          68.729738                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              6406                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             477                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           13.429769                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    68.729738                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.134238                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.134238                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           14397                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          14397                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         6406                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          6406                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         6406                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           6406                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         6406                       # number of overall hits
system.cpu12.icache.overall_hits::total          6406                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          554                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          554                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          554                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          554                       # number of overall misses
system.cpu12.icache.overall_misses::total          554                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     24170859                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     24170859                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     24170859                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     24170859                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     24170859                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     24170859                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6960                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6960                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6960                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6960                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6960                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6960                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.079598                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.079598                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.079598                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.079598                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.079598                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.079598                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 43629.709386                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 43629.709386                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 43629.709386                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 43629.709386                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 43629.709386                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 43629.709386                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu12.icache.writebacks::total              82                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           77                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           77                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           77                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          477                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          477                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          477                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     17855019                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     17855019                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     17855019                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     17855019                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     17855019                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     17855019                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.068534                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.068534                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.068534                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.068534                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.068534                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.068534                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 37431.905660                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 37431.905660                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 37431.905660                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 37431.905660                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 37431.905660                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 37431.905660                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 32954                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           25068                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1394                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24447                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 16714                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           68.368307                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  3487                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      27284                       # DTB read hits
system.cpu13.dtb.read_misses                      419                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  27703                       # DTB read accesses
system.cpu13.dtb.write_hits                      8830                       # DTB write hits
system.cpu13.dtb.write_misses                      30                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  8860                       # DTB write accesses
system.cpu13.dtb.data_hits                      36114                       # DTB hits
system.cpu13.dtb.data_misses                      449                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  36563                       # DTB accesses
system.cpu13.itb.fetch_hits                     30458                       # ITB hits
system.cpu13.itb.fetch_misses                      71                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 30529                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          90816                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       189149                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     32954                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            20216                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       60770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3077                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2552                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   30458                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 539                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            76552                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.470856                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.944096                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  38574     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2025      2.65%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2874      3.75%     56.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   6031      7.88%     64.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   9032     11.80%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1458      1.90%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5696      7.44%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1207      1.58%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   9655     12.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              76552                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.362866                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.082772                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13846                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               29926                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   29156                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2566                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1048                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3697                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 501                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               171840                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2192                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1048                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15524                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 11635                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        14364                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   29942                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4029                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               167046                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 423                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  762                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1724                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  393                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            110726                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              198926                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         186132                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12786                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               87591                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  23135                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              447                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          419                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    9854                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              27914                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             10514                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2454                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1564                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   142768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               766                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  137979                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             443                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         25925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        12409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        76552                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.802422                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.270969                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             38178     49.87%     49.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5770      7.54%     57.41% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8437     11.02%     68.43% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              7029      9.18%     77.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4315      5.64%     83.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              3629      4.74%     87.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6584      8.60%     96.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1541      2.01%     98.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1069      1.40%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         76552                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1196     32.27%     32.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     32.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     32.27% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  82      2.21%     34.48% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     34.48% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     34.48% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                408     11.01%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     45.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1237     33.38%     78.87% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 783     21.13%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               95311     69.08%     69.08% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                193      0.14%     69.22% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2925      2.12%     71.34% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.34% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.34% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1927      1.40%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.74% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              28396     20.58%     93.32% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              9223      6.68%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               137979                       # Type of FU issued
system.cpu13.iq.rate                         1.519325                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3706                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.026859                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           332403                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          156016                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       123312                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24256                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13496                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               129181                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12500                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1273                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4648                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3041                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1048                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3905                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1692                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            161157                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             296                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               27914                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              10514                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              386                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1628                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          319                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          729                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              136221                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               27703                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1758                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       17623                       # number of nop insts executed
system.cpu13.iew.exec_refs                      36563                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  27261                       # Number of branches executed
system.cpu13.iew.exec_stores                     8860                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.499967                       # Inst execution rate
system.cpu13.iew.wb_sent                       134518                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      133684                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   76482                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   94147                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.472031                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.812368                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         27520                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           576                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             904                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        72463                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.829817                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.822149                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        43043     59.40%     59.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7095      9.79%     69.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3231      4.46%     73.65% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1743      2.41%     76.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1814      2.50%     78.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         4265      5.89%     84.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          610      0.84%     85.29% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         3729      5.15%     90.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         6933      9.57%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        72463                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             132594                       # Number of instructions committed
system.cpu13.commit.committedOps               132594                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        30739                       # Number of memory references committed
system.cpu13.commit.loads                       23266                       # Number of loads committed
system.cpu13.commit.membars                       277                       # Number of memory barriers committed
system.cpu13.commit.branches                    24181                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  112558                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2342                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        14989     11.30%     11.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          81660     61.59%     72.89% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.09%     72.98% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     72.98% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.17%     75.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.45%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.60% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         23543     17.76%     94.35% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         7489      5.65%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          132594                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                6933                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     224357                       # The number of ROB reads
system.cpu13.rob.rob_writes                    324294                       # The number of ROB writes
system.cpu13.timesIdled                           214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         14264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1001945                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    117609                       # Number of Instructions Simulated
system.cpu13.committedOps                      117609                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.772186                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.772186                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.295025                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.295025                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 169272                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 92513                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8117                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   893                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  380                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1246                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          10.588249                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             28710                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1302                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           22.050691                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1149719724                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    10.588249                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.165441                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.165441                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           66125                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          66125                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        21838                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         21838                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6299                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6299                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          151                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          151                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          131                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          131                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        28137                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          28137                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        28137                       # number of overall hits
system.cpu13.dcache.overall_hits::total         28137                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2757                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2757                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          991                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          991                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           58                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           51                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3748                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3748                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3748                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3748                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    140797953                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    140797953                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     98093964                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     98093964                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1064637                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1064637                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       662931                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       662931                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    238891917                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    238891917                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    238891917                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    238891917                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        24595                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        24595                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7290                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7290                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          182                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        31885                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        31885                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        31885                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        31885                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.112096                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.112096                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.135940                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.135940                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.277512                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.277512                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.280220                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.280220                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.117547                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.117547                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.117547                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.117547                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 51069.261153                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 51069.261153                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 98984.827447                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 98984.827447                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 18355.810345                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 18355.810345                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12998.647059                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12998.647059                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 63738.505069                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 63738.505069                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 63738.505069                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 63738.505069                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3613                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             175                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.645714                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          803                       # number of writebacks
system.cpu13.dcache.writebacks::total             803                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1449                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1449                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          641                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          641                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2090                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2090                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2090                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2090                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1308                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1308                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          350                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          350                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           51                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           51                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1658                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1658                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1658                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     52551504                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     52551504                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     26895707                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     26895707                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       611847                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       611847                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       603720                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       603720                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     79447211                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     79447211                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     79447211                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     79447211                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.053182                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.053182                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.048011                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.048011                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.244019                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.244019                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.280220                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.280220                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.051999                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.051999                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.051999                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.051999                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 40176.990826                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 40176.990826                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 76844.877143                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 76844.877143                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data        11997                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11997                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 11837.647059                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 11837.647059                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 47917.497587                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 47917.497587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 47917.497587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 47917.497587                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             523                       # number of replacements
system.cpu13.icache.tags.tagsinuse          75.019054                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             29258                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1006                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           29.083499                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    75.019054                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.146522                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.146522                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           61918                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          61918                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        29258                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         29258                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        29258                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          29258                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        29258                       # number of overall hits
system.cpu13.icache.overall_hits::total         29258                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1198                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1198                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1198                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1198                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1198                       # number of overall misses
system.cpu13.icache.overall_misses::total         1198                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     54193156                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     54193156                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     54193156                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     54193156                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     54193156                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     54193156                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        30456                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        30456                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        30456                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        30456                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        30456                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        30456                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.039335                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.039335                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.039335                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.039335                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.039335                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.039335                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 45236.357262                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 45236.357262                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 45236.357262                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 45236.357262                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 45236.357262                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 45236.357262                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          523                       # number of writebacks
system.cpu13.icache.writebacks::total             523                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          192                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          192                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          192                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1006                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1006                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1006                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     39734062                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     39734062                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     39734062                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     39734062                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     39734062                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     39734062                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.033031                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.033031                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.033031                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.033031                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.033031                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.033031                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 39497.079523                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 39497.079523                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 39497.079523                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 39497.079523                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 39497.079523                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 39497.079523                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 24234                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           20314                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             859                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              18686                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 12639                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           67.638874                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1737                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            82                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      23796                       # DTB read hits
system.cpu14.dtb.read_misses                      324                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  24120                       # DTB read accesses
system.cpu14.dtb.write_hits                      8081                       # DTB write hits
system.cpu14.dtb.write_misses                      31                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  8112                       # DTB write accesses
system.cpu14.dtb.data_hits                      31877                       # DTB hits
system.cpu14.dtb.data_misses                      355                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  32232                       # DTB accesses
system.cpu14.itb.fetch_hits                     21780                       # ITB hits
system.cpu14.itb.fetch_misses                      70                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 21850                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          80324                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             7556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       150072                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     24234                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            14377                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       57787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1909                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2719                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   21780                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 409                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            69170                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.169611                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.926581                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  40003     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    988      1.43%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2122      3.07%     62.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5204      7.52%     69.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   6684      9.66%     79.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    621      0.90%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3562      5.15%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1873      2.71%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   8113     11.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              69170                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.301703                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.868333                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  10262                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               34788                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   21113                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2371                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  626                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1782                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 338                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               139634                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1326                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  626                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  11621                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8744                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        22479                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   22045                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3645                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               137312                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 390                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  673                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1001                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  303                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             92236                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              170805                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         158115                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12682                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               79711                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12525                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              626                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          601                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   10026                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              23752                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              8882                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            3295                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           3740                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   119802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1135                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  118522                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             268                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         13598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         6512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        69170                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.713489                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.266357                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             37651     54.43%     54.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4441      6.42%     60.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              4838      6.99%     67.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              6495      9.39%     77.24% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4364      6.31%     83.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3015      4.36%     87.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              6789      9.81%     97.72% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               961      1.39%     99.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               616      0.89%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         69170                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   968     19.47%     19.47% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     19.47% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     19.47% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  93      1.87%     21.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                401      8.06%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     29.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 2380     47.86%     77.26% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1131     22.74%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               80384     67.82%     67.83% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                186      0.16%     67.98% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     67.98% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2933      2.47%     70.46% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     70.46% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     70.46% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1927      1.63%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.08% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              24856     20.97%     93.05% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              8232      6.95%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               118522                       # Type of FU issued
system.cpu14.iq.rate                         1.475549                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      4973                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.041958                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           287363                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          121246                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       105355                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24092                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13314                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               111070                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12421                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            266                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2157                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1352                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  626                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2286                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1427                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            134140                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             181                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               23752                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               8882                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              586                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1384                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          132                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          488                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                620                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              117583                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               24120                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             939                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       13203                       # number of nop insts executed
system.cpu14.iew.exec_refs                      32232                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  21425                       # Number of branches executed
system.cpu14.iew.exec_stores                     8112                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.463859                       # Inst execution rate
system.cpu14.iew.wb_sent                       116284                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      115750                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   63430                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   77622                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.441039                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.817165                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         14009                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          1078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             531                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        67006                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.787288                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.689191                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        38336     57.21%     57.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         7857     11.73%     68.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2544      3.80%     72.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1861      2.78%     75.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         3321      4.96%     80.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3899      5.82%     86.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          481      0.72%     87.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4090      6.10%     93.11% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         4617      6.89%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        67006                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             119759                       # Number of instructions committed
system.cpu14.commit.committedOps               119759                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        29125                       # Number of memory references committed
system.cpu14.commit.loads                       21595                       # Number of loads committed
system.cpu14.commit.membars                       518                       # Number of memory barriers committed
system.cpu14.commit.branches                    19888                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  101693                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1278                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        12424     10.37%     10.37% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          72777     60.77%     71.14% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.10%     71.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     71.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.40%     73.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.60%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         22113     18.46%     93.71% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         7532      6.29%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          119759                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                4617                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     195169                       # The number of ROB reads
system.cpu14.rob.rob_writes                    269678                       # The number of ROB writes
system.cpu14.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         11154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1012287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    107339                       # Number of Instructions Simulated
system.cpu14.committedOps                      107339                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.748321                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.748321                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.336325                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.336325                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 152279                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 79372                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8124                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   248                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   91                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             628                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           9.733218                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             27609                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             685                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           40.305109                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1186379460                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     9.733218                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.152082                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.152082                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           60871                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          60871                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        20679                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         20679                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6578                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6578                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           38                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           30                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        27257                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          27257                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        27257                       # number of overall hits
system.cpu14.dcache.overall_hits::total         27257                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1789                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1789                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          909                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          909                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           13                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           13                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2698                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2698                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2698                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2698                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    135074223                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    135074223                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     94577296                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     94577296                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       445824                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       445824                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       186921                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       186921                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    229651519                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    229651519                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    229651519                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    229651519                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        22468                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        22468                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         7487                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         7487                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        29955                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        29955                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        29955                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        29955                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.079624                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.079624                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.121410                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.121410                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.254902                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.254902                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.302326                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.302326                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.090068                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.090068                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.090068                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.090068                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 75502.640022                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 75502.640022                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 104045.430143                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 104045.430143                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 34294.153846                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 34294.153846                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 14378.538462                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 14378.538462                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 85119.169385                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 85119.169385                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 85119.169385                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 85119.169385                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4227                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             147                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.755102                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu14.dcache.writebacks::total             461                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1175                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1175                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          587                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          587                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            4                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1762                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1762                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          614                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          322                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           13                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          936                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          936                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          936                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          936                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     42162876                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     42162876                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     26521864                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     26521864                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        66177                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        66177                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       171828                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       171828                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     68684740                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     68684740                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     68684740                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     68684740                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.027328                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.027328                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.043008                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.043008                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.031247                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.031247                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.031247                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.031247                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 68669.179153                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 68669.179153                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 82366.037267                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 82366.037267                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 13217.538462                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 13217.538462                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 73381.132479                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 73381.132479                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 73381.132479                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 73381.132479                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             211                       # number of replacements
system.cpu14.icache.tags.tagsinuse          67.637786                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             20969                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             674                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           31.111276                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    67.637786                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.132105                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.132105                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           44228                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          44228                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        20969                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         20969                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        20969                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          20969                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        20969                       # number of overall hits
system.cpu14.icache.overall_hits::total         20969                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          808                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          808                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          808                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          808                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          808                       # number of overall misses
system.cpu14.icache.overall_misses::total          808                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     39202325                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     39202325                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     39202325                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     39202325                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     39202325                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     39202325                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        21777                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        21777                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        21777                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        21777                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        21777                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        21777                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.037103                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.037103                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.037103                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.037103                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.037103                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.037103                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 48517.728960                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 48517.728960                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 48517.728960                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 48517.728960                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 48517.728960                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 48517.728960                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          211                       # number of writebacks
system.cpu14.icache.writebacks::total             211                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          134                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          134                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          134                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          674                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          674                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          674                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     29311766                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     29311766                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     29311766                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     29311766                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     29311766                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     29311766                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.030950                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.030950                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.030950                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.030950                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.030950                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.030950                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 43489.267062                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 43489.267062                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 43489.267062                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 43489.267062                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 43489.267062                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 43489.267062                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 35222                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           27368                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1390                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              26265                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 17946                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           68.326670                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  3440                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      27137                       # DTB read hits
system.cpu15.dtb.read_misses                      419                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  27556                       # DTB read accesses
system.cpu15.dtb.write_hits                      8363                       # DTB write hits
system.cpu15.dtb.write_misses                      33                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  8396                       # DTB write accesses
system.cpu15.dtb.data_hits                      35500                       # DTB hits
system.cpu15.dtb.data_misses                      452                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  35952                       # DTB accesses
system.cpu15.itb.fetch_hits                     31613                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 31690                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         136351                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       196947                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     35222                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            21395                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       61981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3069                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                442                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50389                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2444                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   31613                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 541                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           128105                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.537387                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.609162                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  88449     69.04%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2212      1.73%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2941      2.30%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6316      4.93%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   9535      7.44%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1260      0.98%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5989      4.68%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1693      1.32%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   9710      7.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             128105                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.258319                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.444412                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13800                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               29308                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   31075                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2481                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1052                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               3672                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 491                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               179164                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2130                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1052                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15415                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                 11125                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        13767                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   31823                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                4534                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               174295                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 418                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  859                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 2302                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  391                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            115383                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              208620                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         195882                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12730                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               92431                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  22952                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              448                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          416                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9627                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              27735                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             10038                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            2221                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1565                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   149316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               727                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  144475                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             426                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         25973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        12217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       128105                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.127786                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.994270                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             88191     68.84%     68.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              5555      4.34%     73.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8963      7.00%     80.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7377      5.76%     85.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4324      3.38%     89.31% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              4112      3.21%     92.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7090      5.53%     98.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1477      1.15%     99.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1016      0.79%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        128105                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1201     33.20%     33.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  90      2.49%     35.68% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     35.68% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     35.68% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                376     10.39%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     46.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1200     33.17%     79.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 751     20.76%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              102480     70.93%     70.94% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                188      0.13%     71.07% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     71.07% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2928      2.03%     73.09% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.09% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.09% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1930      1.34%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.43% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              28172     19.50%     93.93% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              8773      6.07%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               144475                       # Type of FU issued
system.cpu15.iq.rate                         1.059582                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3618                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.025042                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           396806                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          162618                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       129889                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             24293                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13444                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               135567                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12522                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1117                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4552                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3053                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1052                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3916                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1458                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            168623                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             263                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               27735                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              10038                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              383                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1399                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          329                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          763                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1092                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              142721                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               27556                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1754                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       18580                       # number of nop insts executed
system.cpu15.iew.exec_refs                      35952                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  29423                       # Number of branches executed
system.cpu15.iew.exec_stores                     8396                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.046718                       # Inst execution rate
system.cpu15.iew.wb_sent                       141103                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      140289                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   81036                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   99178                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.028881                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.817076                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         27352                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             908                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        73640                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.901752                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.833862                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        42446     57.64%     57.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7294      9.90%     67.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3600      4.89%     72.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1715      2.33%     74.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2204      2.99%     77.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4545      6.17%     83.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          766      1.04%     84.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4291      5.83%     90.79% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         6779      9.21%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        73640                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             140045                       # Number of instructions committed
system.cpu15.commit.committedOps               140045                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        30168                       # Number of memory references committed
system.cpu15.commit.loads                       23183                       # Number of loads committed
system.cpu15.commit.membars                       249                       # Number of memory barriers committed
system.cpu15.commit.branches                    26297                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  119046                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2346                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        15979     11.41%     11.41% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          88721     63.35%     74.76% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.08%     74.84% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.06%     76.90% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.90% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.90% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.37%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         23432     16.73%     95.00% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         7000      5.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          140045                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                6779                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     232919                       # The number of ROB reads
system.cpu15.rob.rob_writes                    338863                       # The number of ROB writes
system.cpu15.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1007249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    124070                       # Number of Instructions Simulated
system.cpu15.committedOps                      124070                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.098984                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.098984                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.909931                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.909931                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 179304                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 97342                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   797                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  349                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1204                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.978197                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             28286                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1262                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           22.413629                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1137056697                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.978197                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.140284                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.140284                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           65212                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          65212                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        21957                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         21957                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         5860                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         5860                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          132                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          111                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          111                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        27817                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          27817                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        27817                       # number of overall hits
system.cpu15.dcache.overall_hits::total         27817                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2708                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2708                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          963                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          963                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           69                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           47                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3671                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3671                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3671                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3671                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    164016792                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    164016792                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     99753027                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     99753027                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1267812                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1267812                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       727947                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       727947                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        67338                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        67338                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    263769819                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    263769819                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    263769819                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    263769819                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        24665                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        24665                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         6823                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         6823                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        31488                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        31488                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        31488                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        31488                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.109791                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.109791                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.141140                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.141140                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.343284                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.343284                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.297468                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.297468                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.116584                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.116584                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.116584                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.116584                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 60567.500739                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 60567.500739                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 103585.697819                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 103585.697819                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 18374.086957                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 18374.086957                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 15488.234043                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 15488.234043                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 71852.307001                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 71852.307001                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 71852.307001                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 71852.307001                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         4992                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             192                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          651                       # number of writebacks
system.cpu15.dcache.writebacks::total             651                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1460                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          638                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          638                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           22                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2098                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2098                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2098                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2098                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1248                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1248                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          325                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           47                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           47                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1573                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1573                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1573                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1573                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     56084427                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     56084427                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     26221166                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     26221166                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       553797                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       553797                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       675702                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       675702                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        65016                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        65016                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     82305593                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     82305593                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     82305593                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     82305593                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.050598                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.050598                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.047633                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.047633                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.233831                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.233831                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.297468                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.297468                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.049956                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.049956                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.049956                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.049956                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 44939.444712                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 44939.444712                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 80680.510769                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 80680.510769                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 11782.914894                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11782.914894                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 14376.638298                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 14376.638298                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 52323.962492                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 52323.962492                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 52323.962492                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 52323.962492                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             512                       # number of replacements
system.cpu15.icache.tags.tagsinuse          66.187771                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             30444                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             992                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           30.689516                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    66.187771                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.129273                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.129273                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           64202                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          64202                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        30444                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         30444                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        30444                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          30444                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        30444                       # number of overall hits
system.cpu15.icache.overall_hits::total         30444                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1161                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1161                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1161                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1161                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1161                       # number of overall misses
system.cpu15.icache.overall_misses::total         1161                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     39381119                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     39381119                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     39381119                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     39381119                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     39381119                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     39381119                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        31605                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        31605                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        31605                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        31605                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        31605                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        31605                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.036735                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.036735                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.036735                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.036735                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.036735                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.036735                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 33919.999139                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 33919.999139                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 33919.999139                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 33919.999139                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 33919.999139                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 33919.999139                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          512                       # number of writebacks
system.cpu15.icache.writebacks::total             512                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          169                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          169                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          169                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          992                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          992                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          992                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          992                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          992                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     30670136                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     30670136                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     30670136                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     30670136                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     30670136                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     30670136                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031387                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031387                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031387                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031387                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031387                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031387                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 30917.475806                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 30917.475806                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 30917.475806                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 30917.475806                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 30917.475806                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 30917.475806                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1600                       # number of replacements
system.l2.tags.tagsinuse                  4231.067685                       # Cycle average of tags in use
system.l2.tags.total_refs                       65884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.865777                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2400.784521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1217.873495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      446.245743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       60.353749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.657153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.819400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.716505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.650957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.930563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        8.480377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        6.918736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.003929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.515966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        6.864642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.827209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        2.039729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.102300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.968440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.364193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.231195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.196479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.203269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.112363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.596813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.987456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.104794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        5.190340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        3.567934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.488370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        3.197221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.664277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.964518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        4.445050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.146532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.258244                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1982                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.488037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2870554                       # Number of tag accesses
system.l2.tags.data_accesses                  2870554                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        22417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22417                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6816                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 53                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               80                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4538                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          1024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18175                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data         1096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          423                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data         1123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19273                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5927                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 693                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                1100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1042                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                1083                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1024                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                1231                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 767                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 646                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 352                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 679                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 933                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 719                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 616                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                1090                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 969                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1086                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                1249                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 453                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 430                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 901                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                1011                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 602                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 524                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 880                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41986                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5927                       # number of overall hits
system.l2.overall_hits::cpu00.data              11210                       # number of overall hits
system.l2.overall_hits::cpu01.inst                693                       # number of overall hits
system.l2.overall_hits::cpu01.data               1100                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1042                       # number of overall hits
system.l2.overall_hits::cpu02.data               1083                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1024                       # number of overall hits
system.l2.overall_hits::cpu03.data               1231                       # number of overall hits
system.l2.overall_hits::cpu04.inst                767                       # number of overall hits
system.l2.overall_hits::cpu04.data                646                       # number of overall hits
system.l2.overall_hits::cpu05.inst                434                       # number of overall hits
system.l2.overall_hits::cpu05.data                352                       # number of overall hits
system.l2.overall_hits::cpu06.inst                679                       # number of overall hits
system.l2.overall_hits::cpu06.data                503                       # number of overall hits
system.l2.overall_hits::cpu07.inst                939                       # number of overall hits
system.l2.overall_hits::cpu07.data                933                       # number of overall hits
system.l2.overall_hits::cpu08.inst                719                       # number of overall hits
system.l2.overall_hits::cpu08.data                616                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1006                       # number of overall hits
system.l2.overall_hits::cpu09.data               1090                       # number of overall hits
system.l2.overall_hits::cpu10.inst                969                       # number of overall hits
system.l2.overall_hits::cpu10.data                953                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1086                       # number of overall hits
system.l2.overall_hits::cpu11.data               1249                       # number of overall hits
system.l2.overall_hits::cpu12.inst                453                       # number of overall hits
system.l2.overall_hits::cpu12.data                430                       # number of overall hits
system.l2.overall_hits::cpu13.inst                901                       # number of overall hits
system.l2.overall_hits::cpu13.data               1011                       # number of overall hits
system.l2.overall_hits::cpu14.inst                602                       # number of overall hits
system.l2.overall_hits::cpu14.data                524                       # number of overall hits
system.l2.overall_hits::cpu15.inst                934                       # number of overall hits
system.l2.overall_hits::cpu15.data                880                       # number of overall hits
system.l2.overall_hits::total                   41986                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           229                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           191                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data           151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1335                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              138                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5867                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3127                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1550                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5920                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               223                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst               130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10544                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1965                       # number of overall misses
system.l2.overall_misses::cpu00.data             5920                       # number of overall misses
system.l2.overall_misses::cpu01.inst              223                       # number of overall misses
system.l2.overall_misses::cpu01.data              113                       # number of overall misses
system.l2.overall_misses::cpu02.inst               52                       # number of overall misses
system.l2.overall_misses::cpu02.data              106                       # number of overall misses
system.l2.overall_misses::cpu03.inst               62                       # number of overall misses
system.l2.overall_misses::cpu03.data              103                       # number of overall misses
system.l2.overall_misses::cpu04.inst              130                       # number of overall misses
system.l2.overall_misses::cpu04.data              110                       # number of overall misses
system.l2.overall_misses::cpu05.inst               44                       # number of overall misses
system.l2.overall_misses::cpu05.data               90                       # number of overall misses
system.l2.overall_misses::cpu06.inst               99                       # number of overall misses
system.l2.overall_misses::cpu06.data              106                       # number of overall misses
system.l2.overall_misses::cpu07.inst               76                       # number of overall misses
system.l2.overall_misses::cpu07.data              106                       # number of overall misses
system.l2.overall_misses::cpu08.inst               64                       # number of overall misses
system.l2.overall_misses::cpu08.data               90                       # number of overall misses
system.l2.overall_misses::cpu09.inst               53                       # number of overall misses
system.l2.overall_misses::cpu09.data               91                       # number of overall misses
system.l2.overall_misses::cpu10.inst               52                       # number of overall misses
system.l2.overall_misses::cpu10.data               94                       # number of overall misses
system.l2.overall_misses::cpu11.inst               48                       # number of overall misses
system.l2.overall_misses::cpu11.data               89                       # number of overall misses
system.l2.overall_misses::cpu12.inst               24                       # number of overall misses
system.l2.overall_misses::cpu12.data               87                       # number of overall misses
system.l2.overall_misses::cpu13.inst              105                       # number of overall misses
system.l2.overall_misses::cpu13.data               96                       # number of overall misses
system.l2.overall_misses::cpu14.inst               72                       # number of overall misses
system.l2.overall_misses::cpu14.data              107                       # number of overall misses
system.l2.overall_misses::cpu15.inst               58                       # number of overall misses
system.l2.overall_misses::cpu15.data              109                       # number of overall misses
system.l2.overall_misses::total                 10544                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data       142803                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data       118422                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        96363                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        78948                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        40635                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        77787                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        99846                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data       140481                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        77787                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        95202                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        80109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        56889                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        81270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1264329                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        81270                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data       178794                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        20898                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        81270                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        19737                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        38313                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        19737                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        39474                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       560763                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1126484631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12003579                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12702501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11598042                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11161854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10221444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10907595                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     12291507                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     10718352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11563560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11114253                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11374317                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9337923                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11540340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11973393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11801565                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1296794856                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    432969408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47327785                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      9372753                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     11341809                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     26968869                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7049592                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     19865871                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     14163039                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     12087171                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9565479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     10198224                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9809289                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      4147092                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     20801637                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     13164579                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     10238859                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    659071456                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    183609828                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12393675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     10260918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     10465254                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     13173867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9236916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12105747                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10522143                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8527545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8065467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      9557352                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8171118                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9912618                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      9038385                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11182752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data     12000096                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    338223681                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    432969408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1310094459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47327785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     24397254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      9372753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     22963419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     11341809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     22063296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     26968869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     24335721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7049592                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19458360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     19865871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23013342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     14163039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     22813650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     12087171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19245897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9565479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19629027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     10198224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     20671605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9809289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19545435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      4147092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19250541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     20801637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     20578725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     13164579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23156145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     10238859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     23801661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2294089993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    432969408                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1310094459                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47327785                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     24397254                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      9372753                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     22963419                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     11341809                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     22063296                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     26968869                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     24335721                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7049592                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19458360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     19865871                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23013342                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     14163039                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     22813650                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     12087171                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19245897                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9565479                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19629027                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     10198224                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     20671605                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9809289                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19545435                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      4147092                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19250541                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     20801637                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     20578725                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     13164579                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23156145                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     10238859                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     23801661                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2294089993                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        22417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6816                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1375                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data         1145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data         1160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7892                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             916                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data            1213                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1094                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data            1189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1086                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data            1334                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             897                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             478                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             442                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             778                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             609                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1015                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1039                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             783                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             706                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1059                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data            1181                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1021                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data            1047                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data            1338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             477                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             674                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             992                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52530                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7892                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            916                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data           1213                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1094                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data           1189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1086                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data           1334                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            897                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            478                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            442                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            778                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            609                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1015                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1039                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            783                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            706                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1059                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data           1181                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1021                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data           1047                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data           1338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            477                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            674                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            992                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52530                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.978632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.975155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.989637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.965909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.980583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.986014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.964706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.938272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.953846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.970909                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722513                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.661813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.142857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.310160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.285714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.303030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.382114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.384615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.291667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.308642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.274611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.253807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.292135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.368421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.299435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.382979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.292818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563864                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.248986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.243450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.047532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.057090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.144928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.092050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.127249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.074877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.081737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.050047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.050930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.042328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.050314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.104374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.106825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.058468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.146794                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.070048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.047904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.042795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.101523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.134796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.116910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.059032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.073529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.038462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.051765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.031897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.111663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.046237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.108163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.069307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074437                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.248986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.345593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.243450                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.093157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.047532                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.089151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.057090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.077211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.144928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.145503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.092050                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.203620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.127249                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.174056                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.074877                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.102021                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.081737                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.127479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.050047                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.077053                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.050930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.089780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.042328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.066517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.050314                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.168279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.104374                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.086721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.106825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.169572                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.058468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.110212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.200723                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.248986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.345593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.243450                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.093157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.047532                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.089151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.057090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.077211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.144928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.145503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.092050                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.203620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.127249                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.174056                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.074877                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.102021                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.081737                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.127479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.050047                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.077053                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.050930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.089780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.042328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.066517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.050314                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.168279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.104374                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.086721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.106825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.169572                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.058468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.110212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.200723                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   623.593886                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   754.280255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   504.518325                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  9868.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data         8127                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   915.141176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   988.574257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   996.319149                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   948.621951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  1252.657895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  1292.080645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   376.748344                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data         1935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   947.062921                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         9030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  7449.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  1492.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         5805                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data   986.850000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  2947.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  1038.789474                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         4515                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data        13545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  4934.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4063.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221313.287033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 218246.890909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219008.637931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 214778.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 223237.080000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217477.531915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218151.900000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219491.196429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214367.040000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 218180.377358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 222285.060000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 218736.865385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 222331.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 217742.264151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221729.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 222671.037736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 221032.019090                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220340.665649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 212232.219731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 180245.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 182932.403226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 207452.838462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst       160218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 200665.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 186355.776316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 188862.046875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 180480.735849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 196119.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 204360.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 172795.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 198110.828571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 182841.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 176532.051724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210767.974416                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221216.660241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 213684.051724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 213769.125000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 213576.612245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 219564.450000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data       214812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216174.053571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 210442.860000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 213188.625000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 212249.131579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217212.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 220841.027027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 220280.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data       210195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 210995.320755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 214287.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218208.826452                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220340.665649                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221299.739696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 212232.219731                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215904.902655                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 180245.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216636.028302                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 182932.403226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214206.757282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 207452.838462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 221233.827273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       160218                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       216204                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 200665.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       217107                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 186355.776316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 215223.113208                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 188862.046875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 213843.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 180480.735849                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 215703.593407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 196119.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 219910.691489                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 204360.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219611.629213                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 172795.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221270.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 198110.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 214361.718750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 182841.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216412.570093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 176532.051724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 218363.862385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217573.026650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220340.665649                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221299.739696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 212232.219731                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215904.902655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 180245.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216636.028302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 182932.403226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214206.757282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 207452.838462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 221233.827273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       160218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       216204                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 200665.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       217107                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 186355.776316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 215223.113208                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 188862.046875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 213843.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 180480.735849                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 215703.593407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 196119.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 219910.691489                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 204360.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219611.629213                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 172795.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221270.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 198110.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 214361.718750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 182841.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216412.570093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 176532.051724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 218363.862385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217573.026650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                183                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5642                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                      43                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             61                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   131.209302                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1232                       # number of writebacks
system.l2.writebacks::total                      1232                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           733                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           55                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 788                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                788                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          229                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          191                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data          151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1335                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          138                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5867                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2394                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1495                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9756                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        14270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3466067                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      2341986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2853310                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       118111                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        28828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        75503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      1289094                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1523393                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      2121522                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      1231243                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1134307                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        27730                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       934377                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      2269390                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       633555                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20062686                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       133934                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       355366                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       210814                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        28089                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        17840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        29072                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       212909                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       299126                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       189835                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       281253                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       135684                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        42994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       121496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2058412                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1099687799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11714169                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12391691                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11312584                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10897025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10642660                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11995337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10450613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11283763                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10852851                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11104981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9116889                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11260717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11690527                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11525558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1265900664                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    415886341                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38376924                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      2366344                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2625614                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     14695532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1294888                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     11878872                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      4307384                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      2803803                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       646311                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      2380435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3018876                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       431254                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      6263789                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      5625760                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3684138                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    516286265                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    178703829                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11667896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9720932                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     10137964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     12094003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8667041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11430487                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9709669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7781052                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7335187                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      8856725                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7772573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9290900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7993633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10369239                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data     11429574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    322960704                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    415886341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1278391628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38376924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     23382065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      2366344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     22112623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2625614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     21450548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     14695532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     22991028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1294888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18640541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     11878872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22073147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      4307384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     21705006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      2803803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18231665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       646311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18618950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2380435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     19709576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3018876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     18877554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       431254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18407789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      6263789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19254350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      5625760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     22059766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3684138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     22955132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2105147633                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    415886341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1278391628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38376924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     23382065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      2366344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     22112623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2625614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     21450548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     14695532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     22991028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1294888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18640541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     11878872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22073147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      4307384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     21705006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      2803803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18231665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       646311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18618950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2380435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     19709576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3018876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     18877554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       431254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18407789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      6263789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19254350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      5625760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     22059766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3684138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     22955132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2105147633                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.978632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.975155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.989637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.965909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.980583                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.986014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.964706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.938272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.953846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.970909                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.827586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722513                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.661813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.142857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.310160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.303030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.382114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.384615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.291667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.308642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.274611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.253807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.292135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.368421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.299435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.382979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.292818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.563864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.244425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.194323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.010055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.011050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.075808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.012552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.070694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.019704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.016603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.002833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.010774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.012346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.004193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.028827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.038576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.017137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.087615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.065217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.044910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.041048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.094755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.125392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.110647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.053129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.066176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.034413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.048235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.031034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.106700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.039785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.097959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.065594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071796                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.244425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.345417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.194323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.089860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.010055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.086627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.011050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.075712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.075808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.140212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.012552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.196833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.070694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.169130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.019704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.097209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.016603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.121813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.002833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.073666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.010774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.086915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.012346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.065770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.004193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.164410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.028827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.081301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.038576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.161648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.017137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.107179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.244425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.345417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.194323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.089860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.010055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.086627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.011050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.075712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.075808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.140212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.012552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.196833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.070694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.169130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.019704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.097209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.016603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.121813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.002833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.073666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.010774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.086915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.012346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.065770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.004193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.164410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.028827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.081301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.038576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.161648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.017137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.107179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185722                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14270                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15135.663755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14917.108280                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14938.795812                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 14763.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15100.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15165.811765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15083.099010                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 15046.255319                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 15015.158537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14925.092105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15070.596774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 15029.072848                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 15084.642857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15028.229213                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 14881.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 14806.916667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 15058.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 14044.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        17840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        14536                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 15207.785714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 14956.300000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 14602.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 14802.789474                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        15076                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 14331.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        15187                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14916.028986                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 216048.683497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212984.890909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213649.844828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 209492.296296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 217940.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 212202.127660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 212853.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214202.446429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 209012.260000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 212901.188679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 217057.020000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213557.326923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 217068.785714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212466.358491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216491.240741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 217463.358491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215766.262826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215596.858994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215600.696629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215122.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 218801.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216110.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215814.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215979.490909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215369.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215677.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       215437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216403.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       215627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215992.724138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216375.384615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       216714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215658.423141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216086.854897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216072.148148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216020.711111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215701.361702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215964.339286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216676.025000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215669.566038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215770.422222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216140.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215740.794118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216017.682927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215904.805556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216067.441860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216044.135135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216025.812500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215652.339623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216027.226756                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215596.858994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 216054.018591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215600.696629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214514.357798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215122.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214685.660194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 218801.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212381.663366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216110.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 216896.490566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215814.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214259.091954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215979.490909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214302.398058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215369.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214901.049505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215677.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 211996.104651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       215437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214010.919540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216403.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216588.747253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214517.659091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       215627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216562.223529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215992.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213937.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216375.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216272.215686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       216714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216557.849057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215779.790180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215596.858994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 216054.018591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215600.696629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214514.357798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215122.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214685.660194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 218801.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212381.663366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216110.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 216896.490566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215814.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214259.091954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215979.490909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214302.398058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215369.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214901.049505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215677.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 211996.104651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       215437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214010.919540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216403.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216588.747253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214517.659091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       215627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216562.223529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215992.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213937.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216375.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216272.215686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       216714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216557.849057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215779.790180                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1232                       # Transaction distribution
system.membus.trans_dist::CleanEvict              245                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2280                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            566                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5980                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3889                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       702400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  702400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1487                       # Total snoops (count)
system.membus.snoop_fanout::samples             16169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16169                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25981965                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48715000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       110601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33552                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            126                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             49271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11544                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2307                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27969                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         5156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         5590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         5121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         4389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         5653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                164652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       977408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1912064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        86336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       134144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       108992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       127296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       108096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       142208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        84288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        80576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        35840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        47552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        68800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        65536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        98944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       111488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        75584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       104704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       125056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        99840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       112320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       115904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       145792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        56576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        97856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       122240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        56640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        69888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        96256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5679872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10666                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            64797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.078275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.704672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  37289     57.55%     57.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9980     15.40%     72.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2637      4.07%     77.02% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1660      2.56%     79.58% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1487      2.29%     81.88% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1407      2.17%     84.05% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1379      2.13%     86.18% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1338      2.06%     88.24% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1276      1.97%     90.21% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1181      1.82%     92.03% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1083      1.67%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   949      1.46%     95.17% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   905      1.40%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   883      1.36%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   783      1.21%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   558      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              64797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          212647076                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27858900                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61336289                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3266011                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6892627                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3883882                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           7606658                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3855295                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           7958952                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3233156                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3429903                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1713384                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2124568                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2808599                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          2767731                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3618672                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          6627924                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2802508                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3795167                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3759350                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          7603663                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3625048                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          6400897                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4007591                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          8266876                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1691844                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2222090                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3618288                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          5881628                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2424814                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3025425                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3530026                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5626040                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
