#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  6 14:13:04 2019
# Process ID: 4016
# Current directory: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13152 C:\Users\Engenieer\Documents\LCSEL_git\LCSEL\ShiftRegister\ShiftRegister\ShiftRegister.xpr
# Log file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/vivado.log
# Journal file: C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_ShiftRegister.tcl
close_sim
launch_simulation
source tb_ShiftRegister.tcl
run 100 us
close_sim
close_project
open_project C:/Users/Engenieer/Documents/CLK_FIFO/CLK_FIFO.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
upgrade_ip -srcset fifo -vlnv xilinx.com:ip:fifo_generator:13.2 [get_ips  fifo] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips fifo] -no_script -sync -force -quiet
file mkdir C:/Users/Engenieer/Documents/CLK_FIFO/CLK_FIFO.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Engenieer/Documents/CLK_FIFO/CLK_FIFO.srcs/sim_1/new/tb_fifo.vhd w ]
add_files -fileset sim_1 C:/Users/Engenieer/Documents/CLK_FIFO/CLK_FIFO.srcs/sim_1/new/tb_fifo.vhd
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_ShiftRegister.tcl
close_sim
launch_simulation
source tb_ShiftRegister.tcl
current_wave_config {Untitled 4}
add_wave {{/tb_ShiftRegister/s0/i}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {40ns} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb_ShiftRegister/s0/i}} 
relaunch_sim
close_sim
launch_simulation
source tb_ShiftRegister.tcl
relaunch_sim
close_sim
set_property -name {xsim.simulate.runtime} -value {120ns} -objects [get_filesets sim_1]
launch_simulation
source tb_ShiftRegister.tcl
current_wave_config {Untitled 7}
add_wave {{/tb_ShiftRegister/s0/i}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/tb_ShiftRegister/s0/register_aux}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/tb_ShiftRegister_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/tb_ShiftRegister_behav.wcfg
set_property xsim.view C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/tb_ShiftRegister_behav.wcfg [get_filesets sim_1]
close_sim
close_project
open_project C:/Users/Engenieer/Documents/CLK_FIFO/CLK_FIFO.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
relaunch_sim
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-implementation -type functional
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
current_sim simulation_8
close_sim
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
launch_simulation
close_sim
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
source PICtop_tb.tcl
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
set_property xsim.view {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
close_sim
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.xpr
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg
source RS232top_TB.tcl
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {193.154} CONFIG.CLKOUT1_PHASE_ERROR {109.126}] [get_ips Clk_Gen]
generate_target all [get_files  C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen.xci]
catch { config_ip_cache -export [get_ips -all Clk_Gen] }
export_ip_user_files -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen.xci] -no_script -sync -force -quiet
reset_run Clk_Gen_synth_1
launch_runs -jobs 4 Clk_Gen_synth_1
wait_on_run Clk_Gen_synth_1
export_simulation -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/Clk_Gen_1/Clk_Gen.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
run 100 us
relaunch_sim
run 100 us
relaunch_sim
run 100 us
relaunch_sim
run 100 us
relaunch_sim
run 100 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
close_sim
set_property -name {xsim.simulate.runtime} -value {150us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg
source RS232top_TB.tcl
relaunch_sim
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo]
generate_target all [get_files  C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_2/fifo.xci]
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_2/fifo.xci] -no_script -sync -force -quiet
reset_run fifo_synth_1
launch_runs -jobs 4 fifo_synth_1
wait_on_run fifo_synth_1
export_simulation -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.srcs/sources_1/ip/fifo_2/fifo.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 100 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 100 us
run 100 us
run 100 us
relaunch_sim
run 100 us
run 100 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
close_sim
set_property -name {xsim.simulate.runtime} -value {300us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg
source RS232top_TB.tcl
relaunch_sim
relaunch_sim
run 200 us
relaunch_sim
relaunch_sim
relaunch_sim
run 200 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
close_sim
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
run 200 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
run 200 us
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
relaunch_sim
run 200 us
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
close_sim
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232_COMPLETE.xpr
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg
source RS232top_TB.tcl
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_COMPLETE/RS232top_TB_behav.wcfg}
close_sim
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
run 200 us
relaunch_sim
run 200 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PICtop_tb_behav.wcfg}
close_sim
close_project
create_project PICTOP_RS232_DMA_RAM C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RAM.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232top.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICtop.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_PICtop.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_test.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_PICtop.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_PICtop.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICtop.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICtop.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/tb_PICtop.vhd
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICtop.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name Clk_gen -dir c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Clk_gen} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {193.154} CONFIG.CLKOUT1_PHASE_ERROR {109.126}] [get_ips Clk_gen]
generate_target {instantiation_template} [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci]
generate_target all [get_files  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci]
catch { config_ip_cache -export [get_ips -all Clk_gen] }
export_ip_user_files -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci]
launch_runs -jobs 4 Clk_gen_synth_1
wait_on_run Clk_gen_synth_1
export_simulation -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo -dir c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo]
generate_target {instantiation_template} [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo.xci]
generate_target all [get_files  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo.xci]
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo.xci]
launch_runs -jobs 4 fifo_synth_1
wait_on_run fifo_synth_1
export_simulation -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/fifo/fifo.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/DMA.vhd
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {20} CONFIG.CLKIN1_JITTER_PS {500.0} CONFIG.MMCM_CLKFBOUT_MULT_F {42.500} CONFIG.MMCM_CLKIN1_PERIOD {50.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {466.207} CONFIG.CLKOUT1_PHASE_ERROR {306.244}] [get_ips Clk_gen]
generate_target all [get_files  C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci]
catch { config_ip_cache -export [get_ips -all Clk_gen] }
export_ip_user_files -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci] -no_script -sync -force -quiet
reset_run Clk_gen_synth_1
launch_runs -jobs 4 Clk_gen_synth_1
wait_on_run Clk_gen_synth_1
export_simulation -of_objects [get_files C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name Clk_PIC_TOP -dir c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Clk_PIC_TOP} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {193.154} CONFIG.CLKOUT1_PHASE_ERROR {109.126}] [get_ips Clk_PIC_TOP]
generate_target {instantiation_template} [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.xci]
generate_target all [get_files  c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.xci]
catch { config_ip_cache -export [get_ips -all Clk_PIC_TOP] }
export_ip_user_files -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.xci]
launch_runs -jobs 4 Clk_PIC_TOP_synth_1
wait_on_run Clk_PIC_TOP_synth_1
export_simulation -of_objects [get_files c:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.xci] -directory C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files -ipstatic_source_dir C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/modelsim} {questa=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/questa} {riviera=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/riviera} {activehdl=C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_files -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PIC_pkg.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
launch_simulation
add_files -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_test.vhd
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICTOP_RS232_DMA_RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
source PICtop_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg
close_sim
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {150us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
run 200 us
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
close_sim
set_property -name {xsim.simulate.runtime} -value {250us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg
source PICtop_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 200 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/PICTOP_RS232_DMA_RAM/PICtop_tb_behav.wcfg}
close_sim
