# Simple-Scalar-Processor-Simulator
Simulate a 5 stage - Instrcuton Fetch | Decode | Execute | Memory | Write back  Simple processor with Instruction Level Parallelism (ILP) including buffers, handling data and control hazards by stalling.
