// Seed: 1796910952
module module_0 (
    output id_0,
    input  id_1
);
  always @(posedge 1) id_0 = 1;
  reg   id_2;
  logic id_3;
  logic id_4 = 1;
  always @(posedge 1'b0) begin
    id_0 <= id_2;
  end
  assign id_3 = 1'b0;
endmodule
module module_1 ();
  assign id_0 = 1 - id_1;
endmodule
