#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 17 14:05:21 2019
# Process ID: 14740
# Current directory: C:/Users/16bml1/Desktop/PBaseFinal.xpr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14464 C:\Users\16bml1\Desktop\PBaseFinal.xpr\pbasejb.xpr
# Log file: C:/Users/16bml1/Desktop/PBaseFinal.xpr/vivado.log
# Journal file: C:/Users/16bml1/Desktop/PBaseFinal.xpr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.xpr
INFO: [Project 1-313] Project file moved from 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/.Xil/Vivado-6348-DESKTOP-UM0OUKV/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 854.344 ; gain = 157.605
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.sdk -hwspec C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.sdk -hwspec C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messagesCRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v:1110]
ynth_1

update_module_reference design_1_sevenseg_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:module_ref:piezo:1.0 - piezo_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:module_ref:sevenseg:1.0 - sevenseg_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/design_1_sevenseg_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_sevenseg_0_0 from sevenseg_v1_0 1.0 to sevenseg_v1_0 1.0
Wrote  : <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.758 ; gain = 125.707
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.758 ; gain = 128.402
launch_runs synth_1 -jobs 3
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
Wrote  : <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block piezo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
Exporting to file C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 15:15:08 2019] Launched design_1_sevenseg_0_0_synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
[Sun Nov 17 15:15:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.930 ; gain = 130.172
launch_runs impl_1 -jobs 3
[Sun Nov 17 15:15:16 2019] Launched design_1_sevenseg_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_sevenseg_0_0_synth_1: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
synth_1: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/runme.log
[Sun Nov 17 15:15:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4689A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1

update_module_reference design_1_sevenseg_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/design_1_sevenseg_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_sevenseg_0_0 from sevenseg_v1_0 1.0 to sevenseg_v1_0 1.0
Wrote  : <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 3
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
Wrote  : <C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block piezo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
Exporting to file C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Nov 17 15:24:46 2019] Launched design_1_sevenseg_0_0_synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
[Sun Nov 17 15:24:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.379 ; gain = 49.910
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sun Nov 17 15:28:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/runme.log
[Sun Nov 17 15:28:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Sun Nov 17 15:33:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/synth_1/runme.log
[Sun Nov 17 15:33:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/16bml1/Desktop/PBaseFinal.xpr/pbasejb.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4689A
