From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <sleighinspector@outlook.com>
Date: Thu, 16 May 2024 15:00:22 +0930
Subject: [PATCH] 6519: AArch64: Separate fmls vector subtraction into vector
 elements

AA64: Separate vector subtraction into components
---
 Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
index 7fc5e327b5..b0dbdc0522 100644
--- a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
+++ b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
@@ -7738,7 +7738,9 @@ is b_3131=0 & q=0 & u=0 & b_2428=0xe & advSIMD3.size=2 & b_2121=1 & Rm_VPR64.2S
 	# simd infix TMPD1 = Rn_VPR64.2S f* Rm_VPR64.2S on lane size 4
 	TMPD1[0,32] = Rn_VPR64.2S[0,32] f* Rm_VPR64.2S[0,32];
 	TMPD1[32,32] = Rn_VPR64.2S[32,32] f* Rm_VPR64.2S[32,32];
-	Rd_VPR64.2S = Rd_VPR64.2S f- TMPD1;
+	# simd infix Rd_VPR64.2S = Rd_VPR64.2S f- TMPD1 on lane size 4
+	Rd_VPR64.2S[0,32] = Rd_VPR64.2S[0,32] f- TMPD1[0,32];
+	Rd_VPR64.2S[32,32] = Rd_VPR64.2S[32,32] f- TMPD1[32,32];
 	zext_zd(Zd); # zero upper 24 bytes of Zd
 }
 
-- 
2.45.1

