WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 07 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6307500 cumulative IPC: 0.1585 (Simulation time: 00 hr 00 min 47 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6307500 cumulative IPC: 0.1585 (Simulation time: 00 hr 00 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1585 instructions: 1000002 cycles: 6307500
CPU 0 Branch Prediction Accuracy: 93.17% MPKI: 18.71 Average ROB Occupancy at Mispredict: 27.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71687 HIT:      35513 MISS:      36174
LLC LOAD         ACCESS:      65090 HIT:      29830 MISS:      35260
LLC RFO          ACCESS:        411 HIT:        202 MISS:        209
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4452 HIT:       4414 MISS:         38
LLC TRANSLATION  ACCESS:       1734 HIT:       1067 MISS:        667
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1024 cycles
cpu0_DTLB TOTAL        ACCESS:     258985 HIT:     132193 MISS:     126792
cpu0_DTLB LOAD         ACCESS:     258985 HIT:     132193 MISS:     126792
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.88 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     307718 HIT:     158704 MISS:     149014
cpu0_L1D LOAD         ACCESS:     254188 HIT:     115165 MISS:     139023
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51460 HIT:      43487 MISS:       7973
cpu0_L1D TRANSLATION  ACCESS:       2070 HIT:         52 MISS:       2018
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 266.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137774 HIT:      70538 MISS:      67236
cpu0_L2C LOAD         ACCESS:     112915 HIT:      47825 MISS:      65090
cpu0_L2C RFO          ACCESS:       3618 HIT:       3207 MISS:        411
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19223 HIT:      19222 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2018 HIT:        284 MISS:       1734
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 571.5 cycles
cpu0_STLB TOTAL        ACCESS:     100859 HIT:      99234 MISS:       1625
cpu0_STLB LOAD         ACCESS:     100859 HIT:      99234 MISS:       1625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 703.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        297
  ROW_BUFFER_MISS:      35830
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        201
  FULL:       1016
