<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64_t InstrOffset, MachineMemOperand *MMO, RegScavenger *RS, LivePhysRegs *LiveRegs=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a>(SGPRSpillBuilder &amp;SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#acd7a7dc7a2d3ba79fe5ee12378638317">eliminateFrameIndex</a>(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac2ab829b21a18819836efa18cb9553cd">eliminateSGPRToVGPRSpillFrameIndex</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a96cdbab4e65a936880975a58e0dde922">findReachingDef</a>(Register Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a18b7e735a8aa6ece99bb5e9ea399c7f4">findUnusedRegister</a>(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF, bool ReserveHighestVGPR=false) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a>(MCPhysReg Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a>(unsigned BitWidth) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abb2b27ba8592dbf1220ca840abdda38e">getAllAGPRRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa8124351ef6dec4eeea242717aa9398c">getAllSGPR128</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4c8ff148cc4e90b6ae0362db6bb48bf1">getAllSGPR32</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a14decdeb6229c84439416eddcebafc29">getAllSGPR64</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7a02e51c998cca0b6edec7728bde9479">getAllVectorRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a>(const MachineFunction *MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(const MachineFunction *MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(const MachineFunction &amp;MF, CallingConv::ID) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a>(unsigned SubReg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a>(const TargetRegisterClass *SuperRC, const TargetRegisterClass *SubRC, unsigned SubIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4861767cf942190a83cf6083003bba05">getCrossCopyRegClass</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(const TargetRegisterClass *SRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(const TargetRegisterClass *VRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(const TargetRegisterClass *SRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad9528c639f619ab6f7cee1a52e3a7472">getExec</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a>(const MachineInstr *MI, int Idx) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a>(MCRegister Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a>(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6927f52a74df8a472aae164cffd527b1">getNoPreservedMask</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a>(unsigned SubReg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a>(LaneBitmask LM)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a>(const MachineFunction &amp;MF, unsigned Kind=0) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d23e7ce3b1f81486f99bad83a5d71a2">getRegAsmName</a>(MCRegister Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(unsigned RCID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae4eaf548fa62f15dc35f4018fef3707">getRegClassForOperandReg</a>(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a>(const MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a>(unsigned Size, const RegisterBank &amp;Bank) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab6cb9985c2491273897fc21e7a400fea">getRegClassForTypeOnBank</a>(LLT Ty, const RegisterBank &amp;Bank) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(const MachineFunction &amp;MF, unsigned Idx) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(const TargetRegisterClass *RC, unsigned EltSize) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(unsigned RegUnit) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a>(const MachineInstr *MI) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a>(unsigned BitWidth)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(unsigned Channel, unsigned NumRegs=1)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adbdf0119b398fd6464742936fe420056">getVCC</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a>(unsigned BitWidth) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a>(unsigned BitWidth) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#acc61376f4183268183912910024e1f2c">isAGPR</a>(const MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5c4a909a1725cc86437f4f350ab35cdb">isAsmClobberable</a>(const MachineFunction &amp;MF, MCRegister PhysReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac1c2077ba7c905d8271fd4d7b9af0fe7">isDivergentRegClass</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0989f99e854e569e8096a89e73f2e046">isFrameOffsetLegal</a>(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a>(const TargetRegisterClass &amp;RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a>(unsigned RCID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(const MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d63c5cc5bfab2094fae30cf9472d436">isVectorRegister</a>(const MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a549e07395027c7b32774e27e9f28bc91">isVGPR</a>(const MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a>(const TargetRegisterClass *RC)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad38d8f2d6815113e60a7a04012e465a5">isVSSuperClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a06c8d8abacb01c870f729e8d2027364f">materializeFrameBaseRegister</a>(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a>(MachineInstr *MI, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a>(unsigned OpType) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a>(unsigned OpType) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a>(const MachineFunction &amp;Fn) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a>(const MachineFunction &amp;Fn) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a51db99e6baa393260b874d1d04e7ecdc">reservedPrivateSegmentBufferReg</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae803619fba0f2282f638ddd36ba004de">resolveFrameIndex</a>(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ad8fbec56bf14eeec5756c118ea1c59de">restoreSGPR</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a>(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a>(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a>(const GCNSubtarget &amp;ST)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3d4103d19eae05425cf7aee3ad915250">spillEmergencySGPR</a>(MachineBasicBlock::iterator MI, MachineBasicBlock &amp;RestoreMBB, Register SGPR, RegScavenger *RS) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9e595daa767aa0d59a292ad50f2ffa31">spillSGPR</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, SlotIndexes *Indexes=nullptr, LiveIntervals *LIS=nullptr, bool OnlyToVGPR=false) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abbe169e950debcfaf689841df5511a28">supportsBackwardScavenger</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:45:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
