verilog work "j:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/ip/clk_wiz_v3_6_2/clk_wiz_v3_6_2.v"
verilog work "j:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/ip/clk_wiz_v3_6_1/clk_wiz_v3_6_1/example_design/clk_wiz_v3_6_1_exdes.v"
verilog work "j:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/ip/clk_wiz_v3_6_1/clk_wiz_v3_6_1.v"
verilog work "j:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/ip/chipscope_ila_v1_05_a_0/ila_v1_05_a_0.v"
verilog work "j:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/ip/chipscope_icon_v1_06_a_1/icon_v1_06_a_1.v"
verilog work "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/edk/cpu0/hdl/cpu0.v"
verilog work "J:/zing_pro/snowleo/SnowLeo_SDR_v14_7_rls/pldma.srcs/sources_1/new/dma_demo.v"
