-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sat Mar 13 18:35:04 2021
-- Host        : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/hdl_projects/ZynqBerryZero/ZynqBerryZero.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_2/design_1_v_demosaic_0_2_sim_netlist.vhdl
-- Design      : design_1_v_demosaic_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Block_split1_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    bayer_phase_c_empty_n : in STD_LOGIC;
    Block_split1_proc_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Block_split1_proc_U0_ap_continue : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Block_split1_proc : entity is "design_1_v_demosaic_0_2_Block_split1_proc";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Block_split1_proc;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Block_split1_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_2 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => bayer_phase_c_empty_n,
      I2 => Block_split1_proc_U0_ap_start,
      I3 => ap_rst_n,
      I4 => Block_split1_proc_U0_ap_continue,
      O => ap_done_reg_i_1_n_2
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_2,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_split1_proc_U0_ap_start,
      I2 => bayer_phase_c_empty_n,
      O => \^ap_done_reg_reg_0\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[0]_0\,
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[10]_0\,
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[11]_0\,
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[12]_0\,
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[13]_0\,
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[14]_0\,
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[15]_0\,
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[1]_0\,
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[2]_0\,
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[3]_0\,
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[4]_0\,
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[5]_0\,
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[6]_0\,
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[7]_0\,
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[8]_0\,
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_preg_reg[9]_0\,
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_CTRL_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    loopHeight_fu_666_p2 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \int_width_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_height_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[1]_0\ : out STD_LOGIC;
    \int_height_reg[5]_0\ : out STD_LOGIC;
    \int_height_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_ready : out STD_LOGIC;
    \int_height_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln830_fu_430_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \int_bayer_phase_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_height_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_170_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \int_width_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_width_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[8]_0\ : out STD_LOGIC;
    \int_height_reg[9]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sub_i_i_fu_180_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    \icmp_ln269_reg_3704_reg[0]\ : in STD_LOGIC;
    \icmp_ln269_reg_3704_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln269_reg_3704_reg[0]_1\ : in STD_LOGIC;
    \cmp47_i_reg_3688_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp47_i_reg_3688_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp47_i_reg_3688_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp47_i_reg_3688_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln585_reg_2151_reg[0]\ : in STD_LOGIC;
    \icmp_ln585_reg_2151_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln585_reg_2151_reg[0]_1\ : in STD_LOGIC;
    \cmp37_i_i_reg_2135_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cmp37_i_i_reg_2135_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp37_i_i_reg_1934_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cmp37_i_i_reg_1934_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmp37_i_i_reg_1934_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    internal_empty_n_reg : in STD_LOGIC;
    start_for_v_demosaic_entry48_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln1049_fu_217_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln878_fu_206_p2_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_V_1_reg_2580 : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_CTRL_s_axi : entity is "design_1_v_demosaic_0_2_CTRL_s_axi";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_CTRL_s_axi;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_CTRL_s_axi is
  signal \Debayer_U0/DebayerG_U0/add_ln266_fu_690_p2\ : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal \Debayer_U0/DebayerRatBorBatR_U0/add_ln582_fu_679_p2\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ZipperRemoval_U0/loopWidth_fu_185_p2\ : STD_LOGIC_VECTOR ( 16 downto 15 );
  signal \ap_CS_fsm[2]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_2\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_10_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_11_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_12_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_13_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_14_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_15_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_16_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_17_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_18_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_5_n_4 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_5_n_5 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_6_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_6_n_3 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_6_n_4 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_6_n_5 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_7_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_7_n_3 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_7_n_4 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_7_n_5 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_8_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_9_n_2 : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_10_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_14_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_7_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_8_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934[0]_i_9_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp37_i_i_reg_1934_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_6_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_7_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_13_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_14_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_15_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_16_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_5_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_6_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_7_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688[0]_i_8_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \cmp47_i_reg_3688_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \icmp_ln1051_fu_228_p2_carry__0_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1051_fu_228_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_5_n_4 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_6_n_4 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_7_n_4 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_22_n_5\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_done_i_2_n_2 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_bayer_phase0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bayer_phase[15]_i_1_n_2\ : STD_LOGIC;
  signal \int_bayer_phase[15]_i_3_n_2\ : STD_LOGIC;
  signal \^int_bayer_phase_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_height_reg[10]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_height_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^int_height_reg[1]_0\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_2\ : STD_LOGIC;
  signal \int_width[15]_i_3_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_10_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_11_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_4_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_5_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_6_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_8_n_2\ : STD_LOGIC;
  signal \z_2_reg_280[11]_i_9_n_2\ : STD_LOGIC;
  signal \z_2_reg_280_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \z_2_reg_280_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \z_2_reg_280_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_16_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_12_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_12_n_3\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_12_n_4\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_12_n_5\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_13_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_13_n_3\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_13_n_4\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_13_n_5\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_14_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_14_n_3\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_14_n_4\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_14_n_5\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_15_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_15_n_3\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_15_n_4\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_15_n_5\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_222_p2_carry_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_axi_last_V_fu_222_p2_carry_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp37_i_i_reg_1934_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmp37_i_i_reg_1934_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp37_i_i_reg_1934_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp37_i_i_reg_2135_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmp37_i_i_reg_2135_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp47_i_reg_3688_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp47_i_reg_3688_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp47_i_reg_3688_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp47_i_reg_3688_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1051_fu_228_p2_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_icmp_ln1051_fu_228_p2_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln269_reg_3704_reg[0]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln269_reg_3704_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln585_reg_2151_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln585_reg_2151_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln833_reg_1950_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln833_reg_1950_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z_2_reg_280_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_3_reg_470_reg[16]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_z_3_reg_470_reg[16]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair25";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_11\ : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of axi_last_V_fu_222_p2_carry_i_5 : label is 35;
  attribute ADDER_THRESHOLD of axi_last_V_fu_222_p2_carry_i_6 : label is 35;
  attribute ADDER_THRESHOLD of axi_last_V_fu_222_p2_carry_i_7 : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp37_i_i_reg_1934_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp37_i_i_reg_1934_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp37_i_i_reg_2135_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp47_i_reg_3688_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp47_i_reg_3688_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp47_i_reg_3688_reg[0]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \icmp_ln585_reg_2151_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln585_reg_2151_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln585_reg_2151_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln833_reg_1950_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln833_reg_1950_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln833_reg_1950_reg[0]_i_8\ : label is 35;
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_bayer_phase[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_bayer_phase[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_bayer_phase[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_bayer_phase[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_bayer_phase[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_bayer_phase[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_bayer_phase[15]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_bayer_phase[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_bayer_phase[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_bayer_phase[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_bayer_phase[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_bayer_phase[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_bayer_phase[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_bayer_phase[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_bayer_phase[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_bayer_phase[9]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair29";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  \int_bayer_phase_reg[15]_0\(15 downto 0) <= \^int_bayer_phase_reg[15]_0\(15 downto 0);
  \int_height_reg[10]_2\(0) <= \^int_height_reg[10]_2\(0);
  \int_height_reg[15]_0\(15 downto 0) <= \^int_height_reg[15]_0\(15 downto 0);
  \int_height_reg[1]_0\ <= \^int_height_reg[1]_0\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \^int_height_reg[15]_0\(2),
      O => \^int_height_reg[1]_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009900906909009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(10),
      I2 => \cmp37_i_i_reg_2135_reg[0]\(9),
      I3 => \^int_height_reg[15]_0\(9),
      I4 => \^int_height_reg[15]_0\(8),
      I5 => \ap_CS_fsm[2]_i_7_n_2\,
      O => \int_height_reg[10]_0\(0)
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \^int_height_reg[15]_0\(4),
      I2 => \^int_height_reg[1]_0\,
      I3 => \^int_height_reg[15]_0\(3),
      I4 => \^int_height_reg[15]_0\(6),
      I5 => \^int_height_reg[15]_0\(7),
      O => \ap_CS_fsm[2]_i_7_n_2\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \^int_height_reg[15]_0\(4),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \^int_height_reg[15]_0\(0),
      I4 => \^int_height_reg[15]_0\(1),
      I5 => \^int_height_reg[15]_0\(3),
      O => \int_height_reg[5]_0\
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \ap_CS_fsm[3]_i_4_n_2\,
      I5 => \ap_CS_fsm[3]_i_5_n_2\,
      O => \int_width_reg[8]_0\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => \^q\(11),
      I3 => \^q\(6),
      O => \ap_CS_fsm[3]_i_4_n_2\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(0),
      O => \ap_CS_fsm[3]_i_5_n_2\
    );
axi_last_V_fu_222_p2_carry_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => axi_last_V_fu_222_p2_carry_i_10_n_2
    );
axi_last_V_fu_222_p2_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => axi_last_V_fu_222_p2_carry_i_11_n_2
    );
axi_last_V_fu_222_p2_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => axi_last_V_fu_222_p2_carry_i_12_n_2
    );
axi_last_V_fu_222_p2_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => axi_last_V_fu_222_p2_carry_i_13_n_2
    );
axi_last_V_fu_222_p2_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => axi_last_V_fu_222_p2_carry_i_14_n_2
    );
axi_last_V_fu_222_p2_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => axi_last_V_fu_222_p2_carry_i_15_n_2
    );
axi_last_V_fu_222_p2_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => axi_last_V_fu_222_p2_carry_i_16_n_2
    );
axi_last_V_fu_222_p2_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => axi_last_V_fu_222_p2_carry_i_17_n_2
    );
axi_last_V_fu_222_p2_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => axi_last_V_fu_222_p2_carry_i_18_n_2
    );
axi_last_V_fu_222_p2_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_222_p2_carry_i_6_n_2,
      CO(3 downto 2) => NLW_axi_last_V_fu_222_p2_carry_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => axi_last_V_fu_222_p2_carry_i_5_n_4,
      CO(0) => axi_last_V_fu_222_p2_carry_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(10 downto 9),
      O(3) => NLW_axi_last_V_fu_222_p2_carry_i_5_O_UNCONNECTED(3),
      O(2 downto 0) => sub_i_i_fu_180_p2(10 downto 8),
      S(3) => '0',
      S(2) => axi_last_V_fu_222_p2_carry_i_8_n_2,
      S(1) => axi_last_V_fu_222_p2_carry_i_9_n_2,
      S(0) => axi_last_V_fu_222_p2_carry_i_10_n_2
    );
axi_last_V_fu_222_p2_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_222_p2_carry_i_7_n_2,
      CO(3) => axi_last_V_fu_222_p2_carry_i_6_n_2,
      CO(2) => axi_last_V_fu_222_p2_carry_i_6_n_3,
      CO(1) => axi_last_V_fu_222_p2_carry_i_6_n_4,
      CO(0) => axi_last_V_fu_222_p2_carry_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3 downto 0) => sub_i_i_fu_180_p2(7 downto 4),
      S(3) => axi_last_V_fu_222_p2_carry_i_11_n_2,
      S(2) => axi_last_V_fu_222_p2_carry_i_12_n_2,
      S(1) => axi_last_V_fu_222_p2_carry_i_13_n_2,
      S(0) => axi_last_V_fu_222_p2_carry_i_14_n_2
    );
axi_last_V_fu_222_p2_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_222_p2_carry_i_7_n_2,
      CO(2) => axi_last_V_fu_222_p2_carry_i_7_n_3,
      CO(1) => axi_last_V_fu_222_p2_carry_i_7_n_4,
      CO(0) => axi_last_V_fu_222_p2_carry_i_7_n_5,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => sub_i_i_fu_180_p2(3 downto 0),
      S(3) => axi_last_V_fu_222_p2_carry_i_15_n_2,
      S(2) => axi_last_V_fu_222_p2_carry_i_16_n_2,
      S(1) => axi_last_V_fu_222_p2_carry_i_17_n_2,
      S(0) => axi_last_V_fu_222_p2_carry_i_18_n_2
    );
axi_last_V_fu_222_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => axi_last_V_fu_222_p2_carry_i_8_n_2
    );
axi_last_V_fu_222_p2_carry_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => axi_last_V_fu_222_p2_carry_i_9_n_2
    );
\cmp37_i_i_reg_1934[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp37_i_i_reg_1934_reg[0]\(0),
      O => \cmp37_i_i_reg_1934[0]_i_10_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(0),
      I2 => \cmp37_i_i_reg_1934_reg[0]\(1),
      I3 => \^int_height_reg[15]_0\(1),
      O => \cmp37_i_i_reg_1934[0]_i_14_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(10),
      O => \cmp37_i_i_reg_1934[0]_i_3_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(8),
      I2 => \^int_height_reg[15]_0\(9),
      I3 => \cmp37_i_i_reg_1934_reg[0]\(9),
      O => \cmp37_i_i_reg_1934[0]_i_4_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(7),
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \cmp37_i_i_reg_1934_reg[0]\(6),
      O => \cmp37_i_i_reg_1934[0]_i_7_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp37_i_i_reg_1934_reg[0]\(4),
      O => \cmp37_i_i_reg_1934[0]_i_8_n_2\
    );
\cmp37_i_i_reg_1934[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp37_i_i_reg_1934_reg[0]\(2),
      O => \cmp37_i_i_reg_1934[0]_i_9_n_2\
    );
\cmp37_i_i_reg_1934_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp37_i_i_reg_1934_reg[0]_i_2_n_2\,
      CO(3 downto 2) => \NLW_cmp37_i_i_reg_1934_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \int_height_reg[10]_3\(0),
      CO(0) => \cmp37_i_i_reg_1934_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cmp37_i_i_reg_1934[0]_i_3_n_2\,
      DI(0) => \cmp37_i_i_reg_1934[0]_i_4_n_2\,
      O(3 downto 0) => \NLW_cmp37_i_i_reg_1934_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \cmp37_i_i_reg_1934_reg[0]_1\(1 downto 0)
    );
\cmp37_i_i_reg_1934_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp37_i_i_reg_1934_reg[0]_i_2_n_2\,
      CO(2) => \cmp37_i_i_reg_1934_reg[0]_i_2_n_3\,
      CO(1) => \cmp37_i_i_reg_1934_reg[0]_i_2_n_4\,
      CO(0) => \cmp37_i_i_reg_1934_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \cmp37_i_i_reg_1934[0]_i_7_n_2\,
      DI(2) => \cmp37_i_i_reg_1934[0]_i_8_n_2\,
      DI(1) => \cmp37_i_i_reg_1934[0]_i_9_n_2\,
      DI(0) => \cmp37_i_i_reg_1934[0]_i_10_n_2\,
      O(3 downto 0) => \NLW_cmp37_i_i_reg_1934_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \cmp37_i_i_reg_1934_reg[0]_0\(2 downto 0),
      S(0) => \cmp37_i_i_reg_1934[0]_i_14_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(6),
      I2 => \^int_height_reg[15]_0\(7),
      I3 => \cmp37_i_i_reg_2135_reg[0]\(7),
      O => \int_height_reg[6]_0\(3)
    );
\cmp37_i_i_reg_2135[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp37_i_i_reg_2135_reg[0]\(4),
      O => \int_height_reg[6]_0\(2)
    );
\cmp37_i_i_reg_2135[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp37_i_i_reg_2135_reg[0]\(2),
      O => \int_height_reg[6]_0\(1)
    );
\cmp37_i_i_reg_2135[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp37_i_i_reg_2135_reg[0]\(0),
      O => \int_height_reg[6]_0\(0)
    );
\cmp37_i_i_reg_2135[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(10),
      O => \cmp37_i_i_reg_2135[0]_i_4_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(10),
      O => \cmp37_i_i_reg_2135[0]_i_6_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \cmp37_i_i_reg_2135_reg[0]\(8),
      I2 => \^int_height_reg[15]_0\(9),
      I3 => \cmp37_i_i_reg_2135_reg[0]\(9),
      O => \cmp37_i_i_reg_2135[0]_i_7_n_2\
    );
\cmp37_i_i_reg_2135_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp37_i_i_reg_2135_reg[0]_0\(0),
      CO(3 downto 2) => \NLW_cmp37_i_i_reg_2135_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \int_height_reg[10]_1\(0),
      CO(0) => \cmp37_i_i_reg_2135_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cmp37_i_i_reg_2135[0]_i_4_n_2\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_cmp37_i_i_reg_2135_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \cmp37_i_i_reg_2135[0]_i_6_n_2\,
      S(0) => \cmp37_i_i_reg_2135[0]_i_7_n_2\
    );
\cmp47_i_reg_3688[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(7),
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(6),
      O => \cmp47_i_reg_3688[0]_i_13_n_2\
    );
\cmp47_i_reg_3688[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(4),
      O => \cmp47_i_reg_3688[0]_i_14_n_2\
    );
\cmp47_i_reg_3688[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(2),
      O => \cmp47_i_reg_3688[0]_i_15_n_2\
    );
\cmp47_i_reg_3688[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(0),
      O => \cmp47_i_reg_3688[0]_i_16_n_2\
    );
\cmp47_i_reg_3688[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(15),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(15),
      I2 => \^int_height_reg[15]_0\(14),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(14),
      O => \cmp47_i_reg_3688[0]_i_5_n_2\
    );
\cmp47_i_reg_3688[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(13),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(13),
      I2 => \^int_height_reg[15]_0\(12),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(12),
      O => \cmp47_i_reg_3688[0]_i_6_n_2\
    );
\cmp47_i_reg_3688[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(11),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(11),
      I2 => \^int_height_reg[15]_0\(10),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(10),
      O => \cmp47_i_reg_3688[0]_i_7_n_2\
    );
\cmp47_i_reg_3688[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2_0\(9),
      I2 => \^int_height_reg[15]_0\(8),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2_0\(8),
      O => \cmp47_i_reg_3688[0]_i_8_n_2\
    );
\cmp47_i_reg_3688_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp47_i_reg_3688_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_cmp47_i_reg_3688_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp47_i_reg_3688_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cmp47_i_reg_3688_reg[0]_0\(0)
    );
\cmp47_i_reg_3688_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp47_i_reg_3688_reg[0]_i_4_n_2\,
      CO(3) => \cmp47_i_reg_3688_reg[0]_i_2_n_2\,
      CO(2) => \cmp47_i_reg_3688_reg[0]_i_2_n_3\,
      CO(1) => \cmp47_i_reg_3688_reg[0]_i_2_n_4\,
      CO(0) => \cmp47_i_reg_3688_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \cmp47_i_reg_3688[0]_i_5_n_2\,
      DI(2) => \cmp47_i_reg_3688[0]_i_6_n_2\,
      DI(1) => \cmp47_i_reg_3688[0]_i_7_n_2\,
      DI(0) => \cmp47_i_reg_3688[0]_i_8_n_2\,
      O(3 downto 0) => \NLW_cmp47_i_reg_3688_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp47_i_reg_3688_reg[0]\(3 downto 0)
    );
\cmp47_i_reg_3688_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp47_i_reg_3688_reg[0]_i_4_n_2\,
      CO(2) => \cmp47_i_reg_3688_reg[0]_i_4_n_3\,
      CO(1) => \cmp47_i_reg_3688_reg[0]_i_4_n_4\,
      CO(0) => \cmp47_i_reg_3688_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => \cmp47_i_reg_3688[0]_i_13_n_2\,
      DI(2) => \cmp47_i_reg_3688[0]_i_14_n_2\,
      DI(1) => \cmp47_i_reg_3688[0]_i_15_n_2\,
      DI(0) => \cmp47_i_reg_3688[0]_i_16_n_2\,
      O(3 downto 0) => \NLW_cmp47_i_reg_3688_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp47_i_reg_3688_reg[0]_i_2_1\(3 downto 0)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(6),
      I2 => \^int_height_reg[15]_0\(10),
      I3 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(7),
      O => \int_height_reg[9]_1\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(3),
      I2 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(5),
      I3 => \^int_height_reg[15]_0\(8),
      I4 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(4),
      I5 => \^int_height_reg[15]_0\(7),
      O => \int_height_reg[9]_1\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(1),
      I2 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(2),
      I3 => \^int_height_reg[15]_0\(5),
      I4 => \icmp_ln878_fu_206_p2_inferred__0/i__carry\(0),
      I5 => \^int_height_reg[15]_0\(3),
      O => \int_height_reg[9]_1\(0)
    );
\icmp_ln1049_fu_217_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(15),
      I1 => \icmp_ln1049_fu_217_p2_carry__0\(3),
      O => \int_height_reg[15]_1\(0)
    );
icmp_ln1049_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \icmp_ln1049_fu_217_p2_carry__0\(0),
      I2 => \icmp_ln1049_fu_217_p2_carry__0\(2),
      I3 => \^int_height_reg[15]_0\(11),
      I4 => \icmp_ln1049_fu_217_p2_carry__0\(1),
      I5 => \^int_height_reg[15]_0\(10),
      O => \int_height_reg[9]_0\(0)
    );
\icmp_ln1051_fu_228_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ZipperRemoval_U0/loopWidth_fu_185_p2\(16),
      I1 => \out\(14),
      I2 => \ZipperRemoval_U0/loopWidth_fu_185_p2\(15),
      I3 => \out\(13),
      O => \x_reg_170_reg[16]\(0)
    );
\icmp_ln1051_fu_228_p2_carry__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1051_fu_228_p2_carry_i_5_n_2,
      CO(3) => \ZipperRemoval_U0/loopWidth_fu_185_p2\(16),
      CO(2) => \NLW_icmp_ln1051_fu_228_p2_carry__0_i_3_CO_UNCONNECTED\(2),
      CO(1) => \icmp_ln1051_fu_228_p2_carry__0_i_3_n_4\,
      CO(0) => \icmp_ln1051_fu_228_p2_carry__0_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln1051_fu_228_p2_carry__0_i_3_O_UNCONNECTED\(3),
      O(2) => \ZipperRemoval_U0/loopWidth_fu_185_p2\(15),
      O(1 downto 0) => \int_width_reg[15]_1\(13 downto 12),
      S(3) => '1',
      S(2 downto 0) => \^q\(15 downto 13)
    );
icmp_ln1051_fu_228_p2_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1051_fu_228_p2_carry_i_6_n_2,
      CO(3) => icmp_ln1051_fu_228_p2_carry_i_5_n_2,
      CO(2) => icmp_ln1051_fu_228_p2_carry_i_5_n_3,
      CO(1) => icmp_ln1051_fu_228_p2_carry_i_5_n_4,
      CO(0) => icmp_ln1051_fu_228_p2_carry_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[15]_1\(11 downto 8),
      S(3 downto 0) => \^q\(12 downto 9)
    );
icmp_ln1051_fu_228_p2_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1051_fu_228_p2_carry_i_7_n_2,
      CO(3) => icmp_ln1051_fu_228_p2_carry_i_6_n_2,
      CO(2) => icmp_ln1051_fu_228_p2_carry_i_6_n_3,
      CO(1) => icmp_ln1051_fu_228_p2_carry_i_6_n_4,
      CO(0) => icmp_ln1051_fu_228_p2_carry_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[15]_1\(7 downto 4),
      S(3 downto 0) => \^q\(8 downto 5)
    );
icmp_ln1051_fu_228_p2_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1051_fu_228_p2_carry_i_7_n_2,
      CO(2) => icmp_ln1051_fu_228_p2_carry_i_7_n_3,
      CO(1) => icmp_ln1051_fu_228_p2_carry_i_7_n_4,
      CO(0) => icmp_ln1051_fu_228_p2_carry_i_7_n_5,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[15]_1\(3 downto 0),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\icmp_ln1057_fu_233_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out\(13),
      I2 => \^q\(14),
      I3 => \out\(12),
      O => \int_width_reg[15]_2\(3)
    );
\icmp_ln1057_fu_233_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out\(11),
      I2 => \^q\(12),
      I3 => \out\(10),
      O => \int_width_reg[15]_2\(2)
    );
\icmp_ln1057_fu_233_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \out\(9),
      I2 => \^q\(10),
      I3 => \out\(8),
      O => \int_width_reg[15]_2\(1)
    );
\icmp_ln1057_fu_233_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out\(7),
      I2 => \^q\(8),
      I3 => \out\(6),
      O => \int_width_reg[15]_2\(0)
    );
icmp_ln1057_fu_233_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out\(5),
      I2 => \^q\(6),
      I3 => \out\(4),
      O => \int_width_reg[7]_0\(2)
    );
icmp_ln1057_fu_233_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out\(3),
      I2 => \^q\(4),
      I3 => \out\(2),
      O => \int_width_reg[7]_0\(1)
    );
icmp_ln1057_fu_233_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out\(1),
      I2 => \^q\(2),
      I3 => \out\(0),
      O => \int_width_reg[7]_0\(0)
    );
\icmp_ln269_reg_3704[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \icmp_ln269_reg_3704[0]_i_24_n_2\
    );
\icmp_ln269_reg_3704[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Debayer_U0/DebayerG_U0/add_ln266_fu_690_p2\(14),
      I1 => \icmp_ln269_reg_3704_reg[0]\,
      I2 => \Debayer_U0/DebayerG_U0/add_ln266_fu_690_p2\(12),
      I3 => \icmp_ln269_reg_3704_reg[0]_0\,
      I4 => \icmp_ln269_reg_3704_reg[0]_1\,
      I5 => \Debayer_U0/DebayerG_U0/add_ln266_fu_690_p2\(13),
      O => S(0)
    );
\icmp_ln269_reg_3704_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln269_reg_3704_reg[0]_i_13_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln269_reg_3704_reg[0]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \int_width_reg[15]_0\(13),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln269_reg_3704_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\icmp_ln269_reg_3704_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln269_reg_3704_reg[0]_i_17_n_2\,
      CO(3) => \icmp_ln269_reg_3704_reg[0]_i_13_n_2\,
      CO(2) => \icmp_ln269_reg_3704_reg[0]_i_13_n_3\,
      CO(1) => \icmp_ln269_reg_3704_reg[0]_i_13_n_4\,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \int_width_reg[15]_0\(12),
      O(2 downto 0) => \Debayer_U0/DebayerG_U0/add_ln266_fu_690_p2\(14 downto 12),
      S(3 downto 0) => \^q\(15 downto 12)
    );
\icmp_ln269_reg_3704_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln269_reg_3704_reg[0]_i_19_n_2\,
      CO(3) => \icmp_ln269_reg_3704_reg[0]_i_17_n_2\,
      CO(2) => \icmp_ln269_reg_3704_reg[0]_i_17_n_3\,
      CO(1) => \icmp_ln269_reg_3704_reg[0]_i_17_n_4\,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_17_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[15]_0\(11 downto 8),
      S(3 downto 0) => \^q\(11 downto 8)
    );
\icmp_ln269_reg_3704_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln269_reg_3704_reg[0]_i_22_n_2\,
      CO(3) => \icmp_ln269_reg_3704_reg[0]_i_19_n_2\,
      CO(2) => \icmp_ln269_reg_3704_reg[0]_i_19_n_3\,
      CO(1) => \icmp_ln269_reg_3704_reg[0]_i_19_n_4\,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_19_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[15]_0\(7 downto 4),
      S(3 downto 0) => \^q\(7 downto 4)
    );
\icmp_ln269_reg_3704_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln269_reg_3704_reg[0]_i_22_n_2\,
      CO(2) => \icmp_ln269_reg_3704_reg[0]_i_22_n_3\,
      CO(1) => \icmp_ln269_reg_3704_reg[0]_i_22_n_4\,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_22_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(1),
      DI(0) => '0',
      O(3 downto 0) => \int_width_reg[15]_0\(3 downto 0),
      S(3 downto 2) => \^q\(3 downto 2),
      S(1) => \icmp_ln269_reg_3704[0]_i_24_n_2\,
      S(0) => \^q\(0)
    );
\icmp_ln585_reg_2151[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \Debayer_U0/DebayerRatBorBatR_U0/add_ln582_fu_679_p2\(2),
      I1 => \icmp_ln585_reg_2151_reg[0]\,
      I2 => \Debayer_U0/DebayerRatBorBatR_U0/add_ln582_fu_679_p2\(1),
      I3 => \icmp_ln585_reg_2151_reg[0]_0\,
      I4 => \icmp_ln585_reg_2151_reg[0]_1\,
      I5 => \^q\(0),
      O => \int_width_reg[0]_0\(0)
    );
\icmp_ln585_reg_2151_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln585_reg_2151_reg[0]_i_14_n_2\,
      CO(3) => \icmp_ln585_reg_2151_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln585_reg_2151_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln585_reg_2151_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln585_reg_2151_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \int_width_reg[11]_0\(5 downto 2),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\icmp_ln585_reg_2151_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln585_reg_2151_reg[0]_i_14_n_2\,
      CO(2) => \icmp_ln585_reg_2151_reg[0]_i_14_n_3\,
      CO(1) => \icmp_ln585_reg_2151_reg[0]_i_14_n_4\,
      CO(0) => \icmp_ln585_reg_2151_reg[0]_i_14_n_5\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \int_width_reg[11]_0\(1 downto 0),
      O(1 downto 0) => \Debayer_U0/DebayerRatBorBatR_U0/add_ln582_fu_679_p2\(2 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\icmp_ln585_reg_2151_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln585_reg_2151_reg[0]_i_11_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln585_reg_2151_reg[0]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln585_reg_2151_reg[0]_i_8_n_4\,
      CO(0) => \icmp_ln585_reg_2151_reg[0]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln585_reg_2151_reg[0]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => \int_width_reg[11]_0\(8 downto 6),
      S(3) => '0',
      S(2 downto 0) => \^q\(11 downto 9)
    );
\icmp_ln833_reg_1950_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln833_reg_1950_reg[0]_i_14_n_2\,
      CO(3) => \icmp_ln833_reg_1950_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln833_reg_1950_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln833_reg_1950_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln833_reg_1950_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln830_fu_430_p2(7 downto 4),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\icmp_ln833_reg_1950_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln833_reg_1950_reg[0]_i_14_n_2\,
      CO(2) => \icmp_ln833_reg_1950_reg[0]_i_14_n_3\,
      CO(1) => \icmp_ln833_reg_1950_reg[0]_i_14_n_4\,
      CO(0) => \icmp_ln833_reg_1950_reg[0]_i_14_n_5\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln830_fu_430_p2(3 downto 0),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\icmp_ln833_reg_1950_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln833_reg_1950_reg[0]_i_11_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln833_reg_1950_reg[0]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln833_reg_1950_reg[0]_i_8_n_4\,
      CO(0) => \icmp_ln833_reg_1950_reg[0]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln833_reg_1950_reg[0]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln830_fu_430_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \^q\(11 downto 9)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF88888888"
    )
        port map (
      I0 => i_V_1_reg_2580,
      I1 => \int_isr_reg[0]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ar_hs,
      I4 => int_ap_done_i_2_n_2,
      I5 => data0(1),
      O => int_ap_done_i_1_n_2
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_2_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_ier[1]_i_2_n_2\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => data0(7),
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(0),
      O => int_bayer_phase0(0)
    );
\int_bayer_phase[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(10),
      O => int_bayer_phase0(10)
    );
\int_bayer_phase[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(11),
      O => int_bayer_phase0(11)
    );
\int_bayer_phase[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(12),
      O => int_bayer_phase0(12)
    );
\int_bayer_phase[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(13),
      O => int_bayer_phase0(13)
    );
\int_bayer_phase[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(14),
      O => int_bayer_phase0(14)
    );
\int_bayer_phase[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \int_bayer_phase[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[5]\,
      O => \int_bayer_phase[15]_i_1_n_2\
    );
\int_bayer_phase[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(15),
      O => int_bayer_phase0(15)
    );
\int_bayer_phase[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_2_[0]\,
      I4 => \waddr_reg_n_2_[1]\,
      O => \int_bayer_phase[15]_i_3_n_2\
    );
\int_bayer_phase[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(1),
      O => int_bayer_phase0(1)
    );
\int_bayer_phase[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(2),
      O => int_bayer_phase0(2)
    );
\int_bayer_phase[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(3),
      O => int_bayer_phase0(3)
    );
\int_bayer_phase[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(4),
      O => int_bayer_phase0(4)
    );
\int_bayer_phase[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(5),
      O => int_bayer_phase0(5)
    );
\int_bayer_phase[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(6),
      O => int_bayer_phase0(6)
    );
\int_bayer_phase[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_0\(7),
      O => int_bayer_phase0(7)
    );
\int_bayer_phase[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(8),
      O => int_bayer_phase0(8)
    );
\int_bayer_phase[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_0\(9),
      O => int_bayer_phase0(9)
    );
\int_bayer_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(0),
      Q => \^int_bayer_phase_reg[15]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(10),
      Q => \^int_bayer_phase_reg[15]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(11),
      Q => \^int_bayer_phase_reg[15]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(12),
      Q => \^int_bayer_phase_reg[15]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(13),
      Q => \^int_bayer_phase_reg[15]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(14),
      Q => \^int_bayer_phase_reg[15]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(15),
      Q => \^int_bayer_phase_reg[15]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(1),
      Q => \^int_bayer_phase_reg[15]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(2),
      Q => \^int_bayer_phase_reg[15]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(3),
      Q => \^int_bayer_phase_reg[15]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(4),
      Q => \^int_bayer_phase_reg[15]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(5),
      Q => \^int_bayer_phase_reg[15]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(6),
      Q => \^int_bayer_phase_reg[15]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(7),
      Q => \^int_bayer_phase_reg[15]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(8),
      Q => \^int_bayer_phase_reg[15]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_bayer_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_2\,
      D => int_bayer_phase0(9),
      Q => \^int_bayer_phase_reg[15]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \int_width[15]_i_3_n_2\,
      O => \int_height[15]_i_1_n_2\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(15),
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(0),
      Q => \^int_height_reg[15]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(10),
      Q => \^int_height_reg[15]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(11),
      Q => \^int_height_reg[15]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(12),
      Q => \^int_height_reg[15]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(13),
      Q => \^int_height_reg[15]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(14),
      Q => \^int_height_reg[15]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(15),
      Q => \^int_height_reg[15]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(1),
      Q => \^int_height_reg[15]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(2),
      Q => \^int_height_reg[15]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(3),
      Q => \^int_height_reg[15]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(4),
      Q => \^int_height_reg[15]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(5),
      Q => \^int_height_reg[15]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(6),
      Q => \^int_height_reg[15]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(7),
      Q => \^int_height_reg[15]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(8),
      Q => \^int_height_reg[15]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(9),
      Q => \^int_height_reg[15]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_ier[1]_i_2_n_2\,
      I5 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_ier[1]_i_2_n_2\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_2_[5]\,
      I1 => \waddr_reg_n_2_[1]\,
      I2 => \waddr_reg_n_2_[0]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_isr_reg[0]_0\(0),
      I3 => i_V_1_reg_2580,
      I4 => \int_ier_reg_n_2_[0]\,
      I5 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \int_ier[1]_i_2_n_2\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_width[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => \waddr_reg_n_2_[3]\,
      O => \int_width[15]_i_1_n_2\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(15),
      O => int_width0(15)
    );
\int_width[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[5]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[1]\,
      O => \int_width[15]_i_3_n_2\
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(10),
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(11),
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(12),
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(13),
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(14),
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(15),
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => internal_empty_n_reg,
      I1 => \^ap_start\,
      I2 => start_for_v_demosaic_entry48_U0_full_n,
      I3 => start_once_reg,
      O => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_2_[0]\,
      O => interrupt
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_height_reg[10]_2\(0),
      I1 => \mOutPtr_reg[0]\(0),
      O => DebayerRandBatG_U0_ap_ready
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_bayer_phase_reg[15]_0\(0),
      I4 => \rdata[15]_i_4_n_2\,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => int_gie_reg_n_2,
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \int_ier_reg_n_2_[0]\,
      I4 => \rdata[15]_i_4_n_2\,
      I5 => \int_isr_reg_n_2_[0]\,
      O => \rdata[0]_i_3_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(10),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(10),
      I4 => \^q\(10),
      O => \rdata[10]_i_1_n_2\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(11),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(11),
      I4 => \^q\(11),
      O => \rdata[11]_i_1_n_2\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(12),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(12),
      I4 => \^q\(12),
      O => \rdata[12]_i_1_n_2\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(13),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(13),
      I4 => \^q\(13),
      O => \rdata[13]_i_1_n_2\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(14),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(14),
      I4 => \^q\(14),
      O => \rdata[14]_i_1_n_2\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_CTRL_ARVALID,
      O => \rdata[15]_i_1_n_2\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(15),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(15),
      I4 => \^q\(15),
      O => \rdata[15]_i_3_n_2\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000010101"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_4_n_2\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000131"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(1),
      O => \rdata[15]_i_5_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]_0\(1),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_bayer_phase_reg[15]_0\(1),
      I4 => \rdata[15]_i_4_n_2\,
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => data0(1),
      I1 => \rdata[15]_i_5_n_2\,
      I2 => p_0_in,
      I3 => \rdata[15]_i_4_n_2\,
      I4 => p_1_in,
      O => \rdata[1]_i_3_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => data0(2),
      I1 => \rdata[7]_i_2_n_2\,
      I2 => \rdata[2]_i_2_n_2\,
      I3 => \rdata[15]_i_5_n_2\,
      I4 => \^int_bayer_phase_reg[15]_0\(2),
      I5 => \rdata[15]_i_4_n_2\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rdata[15]_i_4_n_2\,
      I2 => \^int_height_reg[15]_0\(2),
      O => \rdata[2]_i_2_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => data0(3),
      I1 => \rdata[7]_i_2_n_2\,
      I2 => \rdata[3]_i_2_n_2\,
      I3 => \rdata[15]_i_5_n_2\,
      I4 => \^int_bayer_phase_reg[15]_0\(3),
      I5 => \rdata[15]_i_4_n_2\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rdata[15]_i_4_n_2\,
      I2 => \^int_height_reg[15]_0\(3),
      O => \rdata[3]_i_2_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(4),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(4),
      I4 => \^q\(4),
      O => \rdata[4]_i_1_n_2\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(5),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(5),
      I4 => \^q\(5),
      O => \rdata[5]_i_1_n_2\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(6),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(6),
      I4 => \^q\(6),
      O => \rdata[6]_i_1_n_2\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => data0(7),
      I1 => \rdata[7]_i_2_n_2\,
      I2 => \rdata[7]_i_3_n_2\,
      I3 => \rdata[15]_i_5_n_2\,
      I4 => \^int_bayer_phase_reg[15]_0\(7),
      I5 => \rdata[15]_i_4_n_2\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rdata[15]_i_4_n_2\,
      I2 => \^int_height_reg[15]_0\(7),
      O => \rdata[7]_i_3_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(8),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(8),
      I4 => \^q\(8),
      O => \rdata[8]_i_1_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => \^int_bayer_phase_reg[15]_0\(9),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \^int_height_reg[15]_0\(9),
      I4 => \^q\(9),
      O => \rdata[9]_i_1_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => \rdata[0]_i_3_n_2\,
      O => rdata(0),
      S => \rdata[7]_i_2_n_2\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_2\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_2\,
      I1 => \rdata[1]_i_3_n_2\,
      O => rdata(1),
      S => \rdata[7]_i_2_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_2\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[15]_i_1_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
\z_2_reg_280[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \^int_height_reg[15]_0\(4),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \^int_height_reg[15]_0\(0),
      I4 => \^int_height_reg[15]_0\(2),
      I5 => \^int_height_reg[15]_0\(5),
      O => \z_2_reg_280[11]_i_10_n_2\
    );
\z_2_reg_280[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(5),
      O => \z_2_reg_280[11]_i_11_n_2\
    );
\z_2_reg_280[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009600909"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(10),
      I2 => \^int_height_reg[15]_0\(9),
      I3 => \z_2_reg_280[11]_i_8_n_2\,
      I4 => \^int_height_reg[15]_0\(8),
      I5 => \cmp37_i_i_reg_1934_reg[0]\(9),
      O => \z_2_reg_280[11]_i_4_n_2\
    );
\z_2_reg_280[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900094200"
    )
        port map (
      I0 => \cmp37_i_i_reg_1934_reg[0]\(7),
      I1 => \^int_height_reg[15]_0\(7),
      I2 => \z_2_reg_280[11]_i_9_n_2\,
      I3 => \^int_height_reg[15]_0\(6),
      I4 => \z_2_reg_280[11]_i_10_n_2\,
      I5 => \cmp37_i_i_reg_1934_reg[0]\(6),
      O => \z_2_reg_280[11]_i_5_n_2\
    );
\z_2_reg_280[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900094200"
    )
        port map (
      I0 => \cmp37_i_i_reg_1934_reg[0]\(4),
      I1 => \^int_height_reg[15]_0\(4),
      I2 => \z_2_reg_280[11]_i_11_n_2\,
      I3 => \^int_height_reg[15]_0\(3),
      I4 => \^int_height_reg[1]_0\,
      I5 => \cmp37_i_i_reg_1934_reg[0]\(3),
      O => \z_2_reg_280[11]_i_6_n_2\
    );
\z_2_reg_280[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \^int_height_reg[1]_0\,
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \^int_height_reg[15]_0\(3),
      I4 => \^int_height_reg[15]_0\(7),
      I5 => \^int_height_reg[15]_0\(6),
      O => \z_2_reg_280[11]_i_8_n_2\
    );
\z_2_reg_280[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \cmp37_i_i_reg_1934_reg[0]\(8),
      O => \z_2_reg_280[11]_i_9_n_2\
    );
\z_2_reg_280_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^int_height_reg[10]_2\(0),
      CO(2) => \z_2_reg_280_reg[11]_i_3_n_3\,
      CO(1) => \z_2_reg_280_reg[11]_i_3_n_4\,
      CO(0) => \z_2_reg_280_reg[11]_i_3_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_z_2_reg_280_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \z_2_reg_280[11]_i_4_n_2\,
      S(2) => \z_2_reg_280[11]_i_5_n_2\,
      S(1) => \z_2_reg_280[11]_i_6_n_2\,
      S(0) => \mOutPtr_reg[1]\(0)
    );
\z_3_reg_470[16]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      O => \z_3_reg_470[16]_i_16_n_2\
    );
\z_3_reg_470_reg[16]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_3_reg_470_reg[16]_i_12_n_2\,
      CO(3 downto 1) => \NLW_z_3_reg_470_reg[16]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => loopHeight_fu_666_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_z_3_reg_470_reg[16]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\z_3_reg_470_reg[16]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_3_reg_470_reg[16]_i_13_n_2\,
      CO(3) => \z_3_reg_470_reg[16]_i_12_n_2\,
      CO(2) => \z_3_reg_470_reg[16]_i_12_n_3\,
      CO(1) => \z_3_reg_470_reg[16]_i_12_n_4\,
      CO(0) => \z_3_reg_470_reg[16]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => loopHeight_fu_666_p2(15 downto 12),
      S(3 downto 0) => \^int_height_reg[15]_0\(15 downto 12)
    );
\z_3_reg_470_reg[16]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_3_reg_470_reg[16]_i_14_n_2\,
      CO(3) => \z_3_reg_470_reg[16]_i_13_n_2\,
      CO(2) => \z_3_reg_470_reg[16]_i_13_n_3\,
      CO(1) => \z_3_reg_470_reg[16]_i_13_n_4\,
      CO(0) => \z_3_reg_470_reg[16]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => loopHeight_fu_666_p2(11 downto 8),
      S(3 downto 0) => \^int_height_reg[15]_0\(11 downto 8)
    );
\z_3_reg_470_reg[16]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_3_reg_470_reg[16]_i_15_n_2\,
      CO(3) => \z_3_reg_470_reg[16]_i_14_n_2\,
      CO(2) => \z_3_reg_470_reg[16]_i_14_n_3\,
      CO(1) => \z_3_reg_470_reg[16]_i_14_n_4\,
      CO(0) => \z_3_reg_470_reg[16]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => loopHeight_fu_666_p2(7 downto 4),
      S(3 downto 0) => \^int_height_reg[15]_0\(7 downto 4)
    );
\z_3_reg_470_reg[16]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_3_reg_470_reg[16]_i_15_n_2\,
      CO(2) => \z_3_reg_470_reg[16]_i_15_n_3\,
      CO(1) => \z_3_reg_470_reg[16]_i_15_n_4\,
      CO(0) => \z_3_reg_470_reg[16]_i_15_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^int_height_reg[15]_0\(1),
      DI(0) => '0',
      O(3 downto 0) => loopHeight_fu_666_p2(3 downto 0),
      S(3 downto 2) => \^int_height_reg[15]_0\(3 downto 2),
      S(1) => \z_3_reg_470[16]_i_16_n_2\,
      S(0) => \^int_height_reg[15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    lshr_ln445_3_reg_4129 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q3_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q3_reg_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    q3_reg_3 : in STD_LOGIC;
    icmp_ln390_reg_3764_pp0_iter6_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom : entity is "design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom is
  signal DIV1_TABLE_ce0 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q1_reg_n_16 : STD_LOGIC;
  signal q1_reg_n_17 : STD_LOGIC;
  signal q3_reg_n_17 : STD_LOGIC;
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q3_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q3_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "DIV1_TABLE_U/design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom_U/q1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q3_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS of q3_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q3_reg : label is 10240;
  attribute RTL_RAM_NAME of q3_reg : label is "DIV1_TABLE_U/design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom_U/q3";
  attribute RTL_RAM_TYPE of q3_reg : label is "RAM_SP";
  attribute ram_addr_begin of q3_reg : label is 0;
  attribute ram_addr_end of q3_reg : label is 1023;
  attribute ram_offset of q3_reg : label is 0;
  attribute ram_slice_begin of q3_reg : label is 0;
  attribute ram_slice_end of q3_reg : label is 9;
begin
  E(0) <= \^e\(0);
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => q1_reg_1(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000001111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 10) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 10),
      DOADO(9 downto 2) => D(7 downto 0),
      DOADO(1) => q1_reg_n_16,
      DOADO(0) => q1_reg_n_17,
      DOBDO(15 downto 10) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 10),
      DOBDO(9 downto 2) => q1_reg_0(7 downto 0),
      DOBDO(1 downto 0) => NLW_q1_reg_DOBDO_UNCONNECTED(1 downto 0),
      DOPADOP(1 downto 0) => NLW_q1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => DIV1_TABLE_ce0,
      ENBWREN => DIV1_TABLE_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => q3_reg_3,
      O => DIV1_TABLE_ce0
    );
q3_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => q3_reg_1(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => q3_reg_2(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000001111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 10) => NLW_q3_reg_DOADO_UNCONNECTED(15 downto 10),
      DOADO(9 downto 1) => q3_reg_0(8 downto 0),
      DOADO(0) => q3_reg_n_17,
      DOBDO(15 downto 10) => NLW_q3_reg_DOBDO_UNCONNECTED(15 downto 10),
      DOBDO(9 downto 1) => lshr_ln445_3_reg_4129(8 downto 0),
      DOBDO(0) => NLW_q3_reg_DOBDO_UNCONNECTED(0),
      DOPADOP(1 downto 0) => NLW_q3_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q3_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => DIV1_TABLE_ce0,
      ENBWREN => DIV1_TABLE_ce0,
      REGCEAREGCE => '0',
      REGCEB => \^e\(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q3_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter6_reg,
      I1 => q3_reg_3,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    q0_reg_0_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_out1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom : entity is "design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom is
  signal DIV2_TABLE_ce0 : STD_LOGIC;
  signal NLW_q0_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_q0_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_q0_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_q0_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg_0 : label is 73728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg_0 : label is "DIV2_TABLE_U/design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of q0_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q0_reg_1 : label is 73728;
  attribute RTL_RAM_NAME of q0_reg_1 : label is "DIV2_TABLE_U/design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0";
  attribute RTL_RAM_TYPE of q0_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of q0_reg_1 : label is 0;
  attribute ram_addr_end of q0_reg_1 : label is 4095;
  attribute ram_offset of q0_reg_1 : label is 0;
  attribute ram_slice_begin of q0_reg_1 : label is 9;
  attribute ram_slice_end of q0_reg_1 : label is 17;
begin
q0_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000001FFFFFFFF8000007FFFF0003FF803FC07C1F1E31992BAC195B1F",
      INITP_01 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"08224F92ED62F5AA858BC333E5E33CFF4424C4551766C7FF49AACCFF55FFFFFF",
      INIT_01 => X"4184C9115BA7F7499EF652B1147AE555C942C145D061F99941F2AC71411E07FF",
      INIT_02 => X"C7E40221406081A2C5E80C30567CA4CCF6204C79A7D607386CA0D70F4883C0FF",
      INIT_03 => X"10203142536476889AADC0D3E7FB0F24394F647B91A9C0D8F10A233D57728EAA",
      INIT_04 => X"707B85909BA6B1BCC8D3DFEBF7030F1C293643505D6B798795A4B3C1D1E0F0FF",
      INIT_05 => X"5C636B727981889098A0A8B0B8C0C9D1D9E2EBF4FD060F18212B343E48525C66",
      INIT_06 => X"979CA2A7ADB2B8BDC3C8CED4DAE0E6ECF2F8FE050B11181E252B323940474E55",
      INIT_07 => X"04080C1014181C2125292D32363B3F44484D52565B6065696E73787D82878D92",
      INIT_08 => X"9194979B9EA1A4A8ABAEB2B5B9BCC0C3C7CACED2D5D9DDE0E4E8ECF0F4F8FCFF",
      INIT_09 => X"35383A3D404245484A4D505355585B5E616466696C6F7275787B7E8184878B8E",
      INIT_0A => X"EAECEFF1F3F5F7FAFCFE00030507090C0E101315171A1C1F212426292B2E3033",
      INIT_0B => X"ACAEB0B1B3B5B7B9BBBCBEC0C2C4C6C8CACCCED0D2D4D6D8DADCDEE0E2E4E6E8",
      INIT_0C => X"77797A7C7D7F8082848587888A8C8D8F9192949597999B9C9EA0A1A3A5A7A8AA",
      INIT_0D => X"4A4B4D4E4F515253555657595A5C5D5E606163646567686A6B6D6E7071737476",
      INIT_0E => X"2324252627292A2B2C2D2E3031323334363738393B3C3D3E4041424345464749",
      INIT_0F => X"0102030405060708090A0B0C0D0E0F1011121314151618191A1B1C1D1E1F2022",
      INIT_10 => X"E2E3E4E5E6E7E8E9E9EAEBECEDEEEFF0F1F2F3F4F5F6F7F8F9FAFBFCFDFEFFFF",
      INIT_11 => X"C7C8C9CACBCBCCCDCECFCFD0D1D2D3D4D4D5D6D7D8D9DADADBDCDDDEDFE0E0E1",
      INIT_12 => X"AFB0B1B2B2B3B4B4B5B6B7B7B8B9BABABBBCBDBDBEBFC0C0C1C2C3C3C4C5C6C7",
      INIT_13 => X"9A9A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8A9AAAAABACADADAEAF",
      INIT_14 => X"8687878889898A8A8B8B8C8D8D8E8F8F90909192929393949595969797989899",
      INIT_15 => X"747575767777787879797A7A7B7B7C7D7D7E7E7F7F8080818282838384848586",
      INIT_16 => X"64656566666767686869696A6A6B6B6C6C6D6D6E6E6F6F707071717272737374",
      INIT_17 => X"555656575758585859595A5A5B5B5C5C5D5D5D5E5E5F5F606061616262636364",
      INIT_18 => X"48484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F50505051515252535354545455",
      INIT_19 => X"3B3B3C3C3C3D3D3E3E3E3F3F4040404141424242434344444445454646464747",
      INIT_1A => X"2F303030313131323232333334343435353536363637373838383939393A3A3B",
      INIT_1B => X"242525252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F",
      INIT_1C => X"1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F1F202020212121212222222323232424",
      INIT_1D => X"1111111212121313131314141415151515161616171717181818181919191A1A",
      INIT_1E => X"0808090909090A0A0A0A0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10101011",
      INIT_1F => X"0000000101010102020202030303030404040405050505060606060707070708",
      INIT_20 => X"F8F8F8F9F9F9F9FAFAFAFAFBFBFBFBFCFCFCFCFDFDFDFDFEFEFEFEFFFFFFFFFF",
      INIT_21 => X"F1F1F1F1F2F2F2F2F2F3F3F3F3F4F4F4F4F4F5F5F5F5F6F6F6F6F7F7F7F7F8F8",
      INIT_22 => X"EAEAEAEAEBEBEBEBEBECECECECEDEDEDEDEDEEEEEEEEEEEFEFEFEFF0F0F0F0F0",
      INIT_23 => X"E3E3E4E4E4E4E4E5E5E5E5E5E6E6E6E6E6E7E7E7E7E7E8E8E8E8E9E9E9E9E9EA",
      INIT_24 => X"DDDDDDDEDEDEDEDEDFDFDFDFDFE0E0E0E0E0E1E1E1E1E1E1E2E2E2E2E2E3E3E3",
      INIT_25 => X"D7D7D8D8D8D8D8D9D9D9D9D9D9DADADADADADBDBDBDBDBDBDCDCDCDCDCDDDDDD",
      INIT_26 => X"D2D2D2D2D2D3D3D3D3D3D3D4D4D4D4D4D4D5D5D5D5D5D5D6D6D6D6D6D7D7D7D7",
      INIT_27 => X"CCCDCDCDCDCDCDCECECECECECECFCFCFCFCFCFD0D0D0D0D0D0D1D1D1D1D1D1D2",
      INIT_28 => X"C7C8C8C8C8C8C8C9C9C9C9C9C9C9CACACACACACACBCBCBCBCBCBCCCCCCCCCCCC",
      INIT_29 => X"C3C3C3C3C3C3C4C4C4C4C4C4C4C5C5C5C5C5C5C5C6C6C6C6C6C6C7C7C7C7C7C7",
      INIT_2A => X"BEBEBEBFBFBFBFBFBFBFC0C0C0C0C0C0C0C1C1C1C1C1C1C1C2C2C2C2C2C2C2C3",
      INIT_2B => X"BABABABABABABBBBBBBBBBBBBBBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_2C => X"B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B8B8B8B8B8B8B8B8B9B9B9B9B9B9B9BABA",
      INIT_2D => X"B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B6",
      INIT_2E => X"AEAEAEAEAEAEAFAFAFAFAFAFAFAFB0B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B2",
      INIT_2F => X"AAAAABABABABABABABABABACACACACACACACACACADADADADADADADADADAEAEAE",
      INIT_30 => X"A7A7A7A7A7A7A7A8A8A8A8A8A8A8A8A8A9A9A9A9A9A9A9A9A9AAAAAAAAAAAAAA",
      INIT_31 => X"A3A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5A5A6A6A6A6A6A6A6A6A6A6A7A7",
      INIT_32 => X"A0A0A0A1A1A1A1A1A1A1A1A1A1A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"9D9D9D9D9E9E9E9E9E9E9E9E9E9E9E9F9F9F9F9F9F9F9F9F9FA0A0A0A0A0A0A0",
      INIT_34 => X"9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9C9C9C9C9C9C9C9C9C9C9C9D9D9D9D9D9D",
      INIT_35 => X"979797989898989898989898989899999999999999999999999A9A9A9A9A9A9A",
      INIT_36 => X"9595959595959595959595959696969696969696969696979797979797979797",
      INIT_37 => X"9292929292929292939393939393939393939393949494949494949494949494",
      INIT_38 => X"8F8F8F9090909090909090909090909091919191919191919191919192929292",
      INIT_39 => X"8D8D8D8D8D8D8D8D8D8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F",
      INIT_3A => X"8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D",
      INIT_3B => X"88888888888889898989898989898989898989898A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3C => X"8686868686868686868687878787878787878787878787878888888888888888",
      INIT_3D => X"8484848484848484848484848585858585858585858585858585858686868686",
      INIT_3E => X"8282828282828282828282828282838383838383838383838383838383838484",
      INIT_3F => X"8080808080808080808080808080808181818181818181818181818181818182",
      INIT_40 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_41 => X"7C7C7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7E",
      INIT_42 => X"7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7C7C7C",
      INIT_43 => X"7878787878787878787979797979797979797979797979797979797A7A7A7A7A",
      INIT_44 => X"7676767676777777777777777777777777777777777777787878787878787878",
      INIT_45 => X"7575757575757575757575757575757575757676767676767676767676767676",
      INIT_46 => X"7373737373737373737373737474747474747474747474747474747474747475",
      INIT_47 => X"7171717172727272727272727272727272727272727272727373737373737373",
      INIT_48 => X"7070707070707070707070707070707071717171717171717171717171717171",
      INIT_49 => X"6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7070707070",
      INIT_4A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_4B => X"6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D",
      INIT_4C => X"6A6A6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_4D => X"696969696969696969696969696969696969696969696A6A6A6A6A6A6A6A6A6A",
      INIT_4E => X"6767676767676768686868686868686868686868686868686868686868686869",
      INIT_4F => X"6666666666666666666666666666676767676767676767676767676767676767",
      INIT_50 => X"6565656565656565656565656565656565656565656666666666666666666666",
      INIT_51 => X"6363646464646464646464646464646464646464646464646464646465656565",
      INIT_52 => X"6262626262626262636363636363636363636363636363636363636363636363",
      INIT_53 => X"6161616161616161616161616162626262626262626262626262626262626262",
      INIT_54 => X"6060606060606060606060606060606060616161616161616161616161616161",
      INIT_55 => X"5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F6060606060606060606060",
      INIT_56 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F",
      INIT_57 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E",
      INIT_58 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5D5D5D",
      INIT_59 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B",
      INIT_5B => X"595959595959595959595959595959595959595959595959595959595959595A",
      INIT_5C => X"5858585858585858585858585858585858585858585858585858585858585959",
      INIT_5D => X"5757575757575757575757575757575757575757575757575757575757585858",
      INIT_5E => X"5656565656565656565656565656565656565656565656565656575757575757",
      INIT_5F => X"5555555555555555555555555555555555555555555555565656565656565656",
      INIT_60 => X"5454545454545454545454545454545454545455555555555555555555555555",
      INIT_61 => X"5353535353535353535353535353535454545454545454545454545454545454",
      INIT_62 => X"5252525252525252525353535353535353535353535353535353535353535353",
      INIT_63 => X"5151515252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_65 => X"5050505050505050505050505050505050505050505050505050505151515151",
      INIT_66 => X"4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F50505050505050505050505050",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F",
      INIT_68 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_69 => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E",
      INIT_6A => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_6B => X"4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_6C => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_6D => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B",
      INIT_6E => X"4949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_6F => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_70 => X"4848484848484848484848484848484848484848484848484949494949494949",
      INIT_71 => X"4747474747474748484848484848484848484848484848484848484848484848",
      INIT_72 => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_73 => X"4646464646464646464646464646464646464647474747474747474747474747",
      INIT_74 => X"4646464646464646464646464646464646464646464646464646464646464646",
      INIT_75 => X"4545454545454545454545454545454545454545454545454545454545454546",
      INIT_76 => X"4444444444444444454545454545454545454545454545454545454545454545",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"4343434343434343434343434343434344444444444444444444444444444444",
      INIT_79 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_7A => X"4242424242424242424242424242424242424242424242434343434343434343",
      INIT_7B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7C => X"4141414141414141414141414141414141414141414141414141414142424242",
      INIT_7D => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_7E => X"4040404040404040404040404040404040404040404040404040404040404041",
      INIT_7F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 3) => p_0_out1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_q0_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_q0_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_q0_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000011111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0001",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_q0_reg_0_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => \out\(7 downto 0),
      DOBDO(31 downto 0) => NLW_q0_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 1) => NLW_q0_reg_0_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => \out\(8),
      DOPBDOP(3 downto 0) => NLW_q0_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_q0_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => DIV2_TABLE_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_q0_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_q0_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_q0_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_q0_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
q0_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => q0_reg_0_0,
      O => DIV2_TABLE_ce0
    );
q0_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1011111212131415161718191A1C1E1F2224272A2E33383F4955667FAAFFFFFF",
      INIT_01 => X"0808080808080809090909090A0A0A0A0A0B0B0B0B0C0C0C0D0D0D0E0E0F0F0F",
      INIT_02 => X"0505050505050505050506060606060606060606060607070707070707070707",
      INIT_03 => X"0404040404040404040404040404040404040404040404040405050505050505",
      INIT_04 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_05 => X"0202020202020202020202020202020202020202020303030303030303030303",
      INIT_06 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_07 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_08 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_09 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 3) => p_0_out1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_q0_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_q0_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_q0_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000011111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0001",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_q0_reg_1_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => \out\(16 downto 9),
      DOBDO(31 downto 0) => NLW_q0_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 1) => NLW_q0_reg_1_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => \out\(17),
      DOPBDOP(3 downto 0) => NLW_q0_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_q0_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => DIV2_TABLE_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_q0_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_q0_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_q0_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_q0_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    linebuf_yuv_val_V_1_we0 : out STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : out STD_LOGIC;
    \icmp_ln279_reg_3715_reg[0]\ : out STD_LOGIC;
    \z_reg_3699_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ : out STD_LOGIC;
    trunc_ln277_fu_761_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_0_fu_156_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln279_reg_3715 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    tmp_56_reg_3771_pp0_iter17_reg : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    ram_reg_i_16_0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_3699_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bayerWindow_val_V_0_0_fu_156_reg[1]\ : in STD_LOGIC;
    \K_V_12_reg_3793_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[1]\ : in STD_LOGIC;
    \bayerWindow_val_V_0_0_fu_156_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln69_1_reg_3775_reg[0]\ : in STD_LOGIC;
    \zext_ln69_1_reg_3775_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_2_reg_3803_reg[9]\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_2_reg_3803_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_2_reg_3803_reg[7]\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_0\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_1\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_2\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[3]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \K_V_reg_3788_reg[7]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_0\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_1\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_2\ : in STD_LOGIC;
    \K_V_reg_3788_reg[3]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_12_reg_3793_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_12_reg_3793_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_2_reg_3803_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_2_reg_3803_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[9]_2\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    icmp_ln279_reg_3715_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \K_V_11_reg_3858[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_11_reg_3858_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_10_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_11_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_12_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_13_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_11_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_12_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_13_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_14_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_15_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_16_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_17_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_12_reg_3793_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \K_V_2_reg_3803[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_2_reg_3803_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_reg_3788_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln279_reg_3715_reg[0]\ : STD_LOGIC;
  signal \^linebuf_yuv_val_v_0_ce1\ : STD_LOGIC;
  signal \^linebuf_yuv_val_v_1_we0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal ram_reg_i_17_n_2 : STD_LOGIC;
  signal ram_reg_i_18_n_2 : STD_LOGIC;
  signal ram_reg_i_19_n_2 : STD_LOGIC;
  signal ram_reg_i_20_n_2 : STD_LOGIC;
  signal ram_reg_i_21_n_2 : STD_LOGIC;
  signal ram_reg_i_22_n_2 : STD_LOGIC;
  signal ram_reg_i_23_n_2 : STD_LOGIC;
  signal ram_reg_i_25_n_2 : STD_LOGIC;
  signal ram_reg_i_26_n_2 : STD_LOGIC;
  signal ram_reg_i_27_n_2 : STD_LOGIC;
  signal ram_reg_i_28_n_2 : STD_LOGIC;
  signal ram_reg_i_29_n_2 : STD_LOGIC;
  signal \ram_reg_i_3__2_n_4\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_5\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_2\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_3\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_4\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_5\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_2\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_3\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_4\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_5\ : STD_LOGIC;
  signal \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ : STD_LOGIC;
  signal \^trunc_ln277_fu_761_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^z_reg_3699_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_K_V_11_reg_3858_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_11_reg_3858_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_12_reg_3793_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_12_reg_3793_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_2_reg_3803_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_2_reg_3803_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_reg_3788_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_reg_3788_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \K_V_11_reg_3858[3]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \K_V_11_reg_3858[3]_i_8\ : label is "lutpair7";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[3]_i_10\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[3]_i_11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[3]_i_12\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[3]_i_13\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_12\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_13\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_14\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_15\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_16\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \K_V_12_reg_3793[7]_i_17\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_0_fu_156[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_1_fu_160[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_0_2_fu_164[7]_i_1\ : label is "soft_lutpair94";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16392;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_yuv_val_V_3_U/design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  WEA(0) <= \^wea\(0);
  \icmp_ln279_reg_3715_reg[0]\ <= \^icmp_ln279_reg_3715_reg[0]\;
  linebuf_yuv_val_V_0_ce1 <= \^linebuf_yuv_val_v_0_ce1\;
  linebuf_yuv_val_V_1_we0 <= \^linebuf_yuv_val_v_1_we0\;
  ram_reg_1 <= \^ram_reg_1\;
  \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ <= \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\;
  trunc_ln277_fu_761_p1(0) <= \^trunc_ln277_fu_761_p1\(0);
  \z_reg_3699_reg[11]\(11 downto 0) <= \^z_reg_3699_reg[11]\(11 downto 0);
\K_V_10_reg_3853[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(0),
      O => DI(0)
    );
\K_V_10_reg_3853[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \K_V_2_reg_3803_reg[3]_0\(0),
      O => ram_reg_2(0)
    );
\K_V_11_reg_3858[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(2),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \^dobdo\(2),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(1),
      O => \K_V_11_reg_3858[3]_i_2_n_2\
    );
\K_V_11_reg_3858[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \^dobdo\(1),
      O => \K_V_11_reg_3858[3]_i_3_n_2\
    );
\K_V_11_reg_3858[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \^dobdo\(1),
      O => \K_V_11_reg_3858[3]_i_4_n_2\
    );
\K_V_11_reg_3858[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(0),
      O => \K_V_11_reg_3858[3]_i_5_n_2\
    );
\K_V_11_reg_3858[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[3]_i_2_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(3),
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I3 => \^dobdo\(3),
      I4 => \^dobdo\(2),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(2),
      O => \K_V_11_reg_3858[3]_i_6_n_2\
    );
\K_V_11_reg_3858[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[3]_i_3_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(2),
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I3 => \^dobdo\(2),
      I4 => \^dobdo\(1),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(1),
      O => \K_V_11_reg_3858[3]_i_7_n_2\
    );
\K_V_11_reg_3858[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1221DEED"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \^dobdo\(1),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(0),
      I4 => \^dobdo\(0),
      O => \K_V_11_reg_3858[3]_i_8_n_2\
    );
\K_V_11_reg_3858[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(0),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \^dobdo\(0),
      O => \K_V_11_reg_3858[3]_i_9_n_2\
    );
\K_V_11_reg_3858[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(6),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(6),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(5),
      O => \K_V_11_reg_3858[7]_i_2_n_2\
    );
\K_V_11_reg_3858[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(5),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(5),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(4),
      O => \K_V_11_reg_3858[7]_i_3_n_2\
    );
\K_V_11_reg_3858[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(4),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(3),
      O => \K_V_11_reg_3858[7]_i_4_n_2\
    );
\K_V_11_reg_3858[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(3),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(3),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(2),
      O => \K_V_11_reg_3858[7]_i_5_n_2\
    );
\K_V_11_reg_3858[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[7]_i_2_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(7),
      I4 => \^dobdo\(6),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(6),
      O => \K_V_11_reg_3858[7]_i_6_n_2\
    );
\K_V_11_reg_3858[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[7]_i_3_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(6),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(6),
      I4 => \^dobdo\(5),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(5),
      O => \K_V_11_reg_3858[7]_i_7_n_2\
    );
\K_V_11_reg_3858[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[7]_i_4_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(5),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(5),
      I4 => \^dobdo\(4),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(4),
      O => \K_V_11_reg_3858[7]_i_8_n_2\
    );
\K_V_11_reg_3858[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_11_reg_3858[7]_i_5_n_2\,
      I1 => \zext_ln69_1_reg_3775_reg[7]\(4),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(4),
      I4 => \^dobdo\(3),
      I5 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(3),
      O => \K_V_11_reg_3858[7]_i_9_n_2\
    );
\K_V_11_reg_3858[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(7),
      I3 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(6),
      O => \K_V_11_reg_3858[9]_i_2_n_2\
    );
\K_V_11_reg_3858[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2FF4B"
    )
        port map (
      I0 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(6),
      I1 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(7),
      I3 => \zext_ln69_1_reg_3775_reg[0]\,
      I4 => \^dobdo\(7),
      O => \K_V_11_reg_3858[9]_i_3_n_2\
    );
\K_V_11_reg_3858_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_11_reg_3858_reg[3]_i_1_n_2\,
      CO(2) => \K_V_11_reg_3858_reg[3]_i_1_n_3\,
      CO(1) => \K_V_11_reg_3858_reg[3]_i_1_n_4\,
      CO(0) => \K_V_11_reg_3858_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_11_reg_3858[3]_i_2_n_2\,
      DI(2) => \K_V_11_reg_3858[3]_i_3_n_2\,
      DI(1) => \K_V_11_reg_3858[3]_i_4_n_2\,
      DI(0) => \K_V_11_reg_3858[3]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(3 downto 0),
      S(3) => \K_V_11_reg_3858[3]_i_6_n_2\,
      S(2) => \K_V_11_reg_3858[3]_i_7_n_2\,
      S(1) => \K_V_11_reg_3858[3]_i_8_n_2\,
      S(0) => \K_V_11_reg_3858[3]_i_9_n_2\
    );
\K_V_11_reg_3858_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_11_reg_3858_reg[3]_i_1_n_2\,
      CO(3) => \K_V_11_reg_3858_reg[7]_i_1_n_2\,
      CO(2) => \K_V_11_reg_3858_reg[7]_i_1_n_3\,
      CO(1) => \K_V_11_reg_3858_reg[7]_i_1_n_4\,
      CO(0) => \K_V_11_reg_3858_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_11_reg_3858[7]_i_2_n_2\,
      DI(2) => \K_V_11_reg_3858[7]_i_3_n_2\,
      DI(1) => \K_V_11_reg_3858[7]_i_4_n_2\,
      DI(0) => \K_V_11_reg_3858[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(7 downto 4),
      S(3) => \K_V_11_reg_3858[7]_i_6_n_2\,
      S(2) => \K_V_11_reg_3858[7]_i_7_n_2\,
      S(1) => \K_V_11_reg_3858[7]_i_8_n_2\,
      S(0) => \K_V_11_reg_3858[7]_i_9_n_2\
    );
\K_V_11_reg_3858_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_11_reg_3858_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_11_reg_3858_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_11_reg_3858_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_11_reg_3858[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_11_reg_3858_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_11_reg_3858[9]_i_3_n_2\
    );
\K_V_12_reg_3793[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(3),
      O => \K_V_12_reg_3793[3]_i_10_n_2\
    );
\K_V_12_reg_3793[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \K_V_12_reg_3793_reg[9]\(3),
      O => \K_V_12_reg_3793[3]_i_11_n_2\
    );
\K_V_12_reg_3793[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(2),
      O => \K_V_12_reg_3793[3]_i_12_n_2\
    );
\K_V_12_reg_3793[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \K_V_12_reg_3793_reg[9]\(2),
      O => \K_V_12_reg_3793[3]_i_13_n_2\
    );
\K_V_12_reg_3793[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(2),
      I1 => \K_V_12_reg_3793_reg[9]\(2),
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I3 => \^dobdo\(2),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(1),
      O => \K_V_12_reg_3793[3]_i_2_n_2\
    );
\K_V_12_reg_3793[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \K_V_12_reg_3793_reg[9]\(1),
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I3 => \^dobdo\(1),
      O => \K_V_12_reg_3793[3]_i_3_n_2\
    );
\K_V_12_reg_3793[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \K_V_12_reg_3793_reg[9]\(0),
      O => \K_V_12_reg_3793[3]_i_5_n_2\
    );
\K_V_12_reg_3793[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[3]_i_2_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_10_n_2\,
      I2 => \K_V_12_reg_3793[3]_i_11_n_2\,
      I3 => \^dobdo\(2),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(2),
      O => \K_V_12_reg_3793[3]_i_6_n_2\
    );
\K_V_12_reg_3793[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[3]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_12_n_2\,
      I2 => \K_V_12_reg_3793[3]_i_13_n_2\,
      I3 => \^dobdo\(1),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(1),
      O => \K_V_12_reg_3793[3]_i_7_n_2\
    );
\K_V_12_reg_3793[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(1),
      I1 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(0),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \^dobdo\(0),
      O => \K_V_12_reg_3793[3]_i_8_n_2\
    );
\K_V_12_reg_3793[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(7),
      O => \^ram_reg_1\
    );
\K_V_12_reg_3793[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \K_V_12_reg_3793_reg[9]\(7),
      O => \K_V_12_reg_3793[7]_i_11_n_2\
    );
\K_V_12_reg_3793[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(6),
      O => \K_V_12_reg_3793[7]_i_12_n_2\
    );
\K_V_12_reg_3793[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \K_V_12_reg_3793_reg[9]\(6),
      O => \K_V_12_reg_3793[7]_i_13_n_2\
    );
\K_V_12_reg_3793[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(5),
      O => \K_V_12_reg_3793[7]_i_14_n_2\
    );
\K_V_12_reg_3793[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \K_V_12_reg_3793_reg[9]\(5),
      O => \K_V_12_reg_3793[7]_i_15_n_2\
    );
\K_V_12_reg_3793[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(4),
      O => \K_V_12_reg_3793[7]_i_16_n_2\
    );
\K_V_12_reg_3793[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \K_V_12_reg_3793_reg[9]\(4),
      O => \K_V_12_reg_3793[7]_i_17_n_2\
    );
\K_V_12_reg_3793[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(6),
      I1 => \K_V_12_reg_3793_reg[9]\(6),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(6),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(5),
      O => \K_V_12_reg_3793[7]_i_2_n_2\
    );
\K_V_12_reg_3793[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(5),
      I1 => \K_V_12_reg_3793_reg[9]\(5),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(5),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(4),
      O => \K_V_12_reg_3793[7]_i_3_n_2\
    );
\K_V_12_reg_3793[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(4),
      I1 => \K_V_12_reg_3793_reg[9]\(4),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(4),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(3),
      O => \K_V_12_reg_3793[7]_i_4_n_2\
    );
\K_V_12_reg_3793[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(3),
      I1 => \K_V_12_reg_3793_reg[9]\(3),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(3),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(2),
      O => \K_V_12_reg_3793[7]_i_5_n_2\
    );
\K_V_12_reg_3793[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[7]_i_2_n_2\,
      I1 => \^ram_reg_1\,
      I2 => \K_V_12_reg_3793[7]_i_11_n_2\,
      I3 => \^dobdo\(6),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(6),
      O => \K_V_12_reg_3793[7]_i_6_n_2\
    );
\K_V_12_reg_3793[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[7]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_12_n_2\,
      I2 => \K_V_12_reg_3793[7]_i_13_n_2\,
      I3 => \^dobdo\(5),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(5),
      O => \K_V_12_reg_3793[7]_i_7_n_2\
    );
\K_V_12_reg_3793[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[7]_i_4_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_14_n_2\,
      I2 => \K_V_12_reg_3793[7]_i_15_n_2\,
      I3 => \^dobdo\(4),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(4),
      O => \K_V_12_reg_3793[7]_i_8_n_2\
    );
\K_V_12_reg_3793[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_12_reg_3793[7]_i_5_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_16_n_2\,
      I2 => \K_V_12_reg_3793[7]_i_17_n_2\,
      I3 => \^dobdo\(3),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(3),
      O => \K_V_12_reg_3793[7]_i_9_n_2\
    );
\K_V_12_reg_3793[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I1 => \K_V_12_reg_3793_reg[9]\(7),
      I2 => \zext_ln69_1_reg_3775_reg[0]\,
      I3 => \^dobdo\(7),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(6),
      O => \K_V_12_reg_3793[9]_i_3_n_2\
    );
\K_V_12_reg_3793_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_12_reg_3793_reg[3]_i_1_n_2\,
      CO(2) => \K_V_12_reg_3793_reg[3]_i_1_n_3\,
      CO(1) => \K_V_12_reg_3793_reg[3]_i_1_n_4\,
      CO(0) => \K_V_12_reg_3793_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_12_reg_3793[3]_i_2_n_2\,
      DI(2) => \K_V_12_reg_3793[3]_i_3_n_2\,
      DI(1) => \K_V_12_reg_3793_reg[3]\(0),
      DI(0) => \K_V_12_reg_3793[3]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(3 downto 0),
      S(3) => \K_V_12_reg_3793[3]_i_6_n_2\,
      S(2) => \K_V_12_reg_3793[3]_i_7_n_2\,
      S(1) => \K_V_12_reg_3793[3]_i_8_n_2\,
      S(0) => S(0)
    );
\K_V_12_reg_3793_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_12_reg_3793_reg[3]_i_1_n_2\,
      CO(3) => \K_V_12_reg_3793_reg[7]_i_1_n_2\,
      CO(2) => \K_V_12_reg_3793_reg[7]_i_1_n_3\,
      CO(1) => \K_V_12_reg_3793_reg[7]_i_1_n_4\,
      CO(0) => \K_V_12_reg_3793_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_12_reg_3793[7]_i_2_n_2\,
      DI(2) => \K_V_12_reg_3793[7]_i_3_n_2\,
      DI(1) => \K_V_12_reg_3793[7]_i_4_n_2\,
      DI(0) => \K_V_12_reg_3793[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(7 downto 4),
      S(3) => \K_V_12_reg_3793[7]_i_6_n_2\,
      S(2) => \K_V_12_reg_3793[7]_i_7_n_2\,
      S(1) => \K_V_12_reg_3793[7]_i_8_n_2\,
      S(0) => \K_V_12_reg_3793[7]_i_9_n_2\
    );
\K_V_12_reg_3793_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_12_reg_3793_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_12_reg_3793_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_12_reg_3793_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_12_reg_3793[9]_i_3_n_2\,
      O(3 downto 2) => \NLW_K_V_12_reg_3793_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_12_reg_3793_reg[9]_0\(0)
    );
\K_V_2_reg_3803[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(2),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(2),
      I3 => \K_V_2_reg_3803_reg[3]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(0),
      I5 => \K_V_2_reg_3803_reg[9]_1\(0),
      O => \K_V_2_reg_3803[3]_i_2_n_2\
    );
\K_V_2_reg_3803[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_2_reg_3803_reg[3]_1\(0),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \K_V_2_reg_3803_reg[3]_0\(1),
      O => \K_V_2_reg_3803[3]_i_3_n_2\
    );
\K_V_2_reg_3803[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_2_reg_3803_reg[3]_1\(0),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \K_V_2_reg_3803_reg[3]_0\(1),
      O => \K_V_2_reg_3803[3]_i_4_n_2\
    );
\K_V_2_reg_3803[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[3]_i_2_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_11_n_2\,
      I2 => \K_V_2_reg_3803_reg[7]_2\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(1),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(1),
      O => \K_V_2_reg_3803[3]_i_6_n_2\
    );
\K_V_2_reg_3803[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[3]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_13_n_2\,
      I2 => \K_V_2_reg_3803_reg[3]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(0),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(0),
      O => \K_V_2_reg_3803[3]_i_7_n_2\
    );
\K_V_2_reg_3803[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(6),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(6),
      I3 => \K_V_2_reg_3803_reg[7]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(4),
      I5 => \K_V_2_reg_3803_reg[9]_1\(4),
      O => \K_V_2_reg_3803[7]_i_2_n_2\
    );
\K_V_2_reg_3803[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(5),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(5),
      I3 => \K_V_2_reg_3803_reg[7]_0\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(3),
      I5 => \K_V_2_reg_3803_reg[9]_1\(3),
      O => \K_V_2_reg_3803[7]_i_3_n_2\
    );
\K_V_2_reg_3803[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(4),
      I3 => \K_V_2_reg_3803_reg[7]_1\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(2),
      I5 => \K_V_2_reg_3803_reg[9]_1\(2),
      O => \K_V_2_reg_3803[7]_i_4_n_2\
    );
\K_V_2_reg_3803[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(3),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(3),
      I3 => \K_V_2_reg_3803_reg[7]_2\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(1),
      I5 => \K_V_2_reg_3803_reg[9]_1\(1),
      O => \K_V_2_reg_3803[7]_i_5_n_2\
    );
\K_V_2_reg_3803[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[7]_i_2_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_11_n_2\,
      I2 => \K_V_2_reg_3803_reg[9]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(5),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(5),
      O => \K_V_2_reg_3803[7]_i_6_n_2\
    );
\K_V_2_reg_3803[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[7]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_13_n_2\,
      I2 => \K_V_2_reg_3803_reg[7]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(4),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(4),
      O => \K_V_2_reg_3803[7]_i_7_n_2\
    );
\K_V_2_reg_3803[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[7]_i_4_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_15_n_2\,
      I2 => \K_V_2_reg_3803_reg[7]_0\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(3),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(3),
      O => \K_V_2_reg_3803[7]_i_8_n_2\
    );
\K_V_2_reg_3803[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_2_reg_3803[7]_i_5_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_17_n_2\,
      I2 => \K_V_2_reg_3803_reg[7]_1\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(2),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_2_reg_3803_reg[9]_1\(2),
      O => \K_V_2_reg_3803[7]_i_9_n_2\
    );
\K_V_2_reg_3803[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_12_reg_3793_reg[9]\(7),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(7),
      I3 => \K_V_2_reg_3803_reg[9]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(5),
      I5 => \K_V_2_reg_3803_reg[9]_1\(5),
      O => \K_V_2_reg_3803[9]_i_2_n_2\
    );
\K_V_2_reg_3803[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \K_V_2_reg_3803[9]_i_2_n_2\,
      I1 => \K_V_2_reg_3803_reg[9]_1\(6),
      I2 => \K_V_2_reg_3803_reg[9]_2\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(6),
      O => \K_V_2_reg_3803[9]_i_3_n_2\
    );
\K_V_2_reg_3803_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_2_reg_3803_reg[3]_i_1_n_2\,
      CO(2) => \K_V_2_reg_3803_reg[3]_i_1_n_3\,
      CO(1) => \K_V_2_reg_3803_reg[3]_i_1_n_4\,
      CO(0) => \K_V_2_reg_3803_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_2_reg_3803[3]_i_2_n_2\,
      DI(2) => \K_V_2_reg_3803[3]_i_3_n_2\,
      DI(1) => \K_V_2_reg_3803[3]_i_4_n_2\,
      DI(0) => \K_V_2_reg_3803_reg[3]_2\(0),
      O(3 downto 0) => \bayerWindow_val_V_0_0_fu_156_reg[7]\(3 downto 0),
      S(3) => \K_V_2_reg_3803[3]_i_6_n_2\,
      S(2) => \K_V_2_reg_3803[3]_i_7_n_2\,
      S(1 downto 0) => \K_V_2_reg_3803_reg[3]_3\(1 downto 0)
    );
\K_V_2_reg_3803_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_2_reg_3803_reg[3]_i_1_n_2\,
      CO(3) => \K_V_2_reg_3803_reg[7]_i_1_n_2\,
      CO(2) => \K_V_2_reg_3803_reg[7]_i_1_n_3\,
      CO(1) => \K_V_2_reg_3803_reg[7]_i_1_n_4\,
      CO(0) => \K_V_2_reg_3803_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_2_reg_3803[7]_i_2_n_2\,
      DI(2) => \K_V_2_reg_3803[7]_i_3_n_2\,
      DI(1) => \K_V_2_reg_3803[7]_i_4_n_2\,
      DI(0) => \K_V_2_reg_3803[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_0_fu_156_reg[7]\(7 downto 4),
      S(3) => \K_V_2_reg_3803[7]_i_6_n_2\,
      S(2) => \K_V_2_reg_3803[7]_i_7_n_2\,
      S(1) => \K_V_2_reg_3803[7]_i_8_n_2\,
      S(0) => \K_V_2_reg_3803[7]_i_9_n_2\
    );
\K_V_2_reg_3803_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_2_reg_3803_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_2_reg_3803_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_2_reg_3803_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_2_reg_3803[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_2_reg_3803_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_0_0_fu_156_reg[7]\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_2_reg_3803[9]_i_3_n_2\
    );
\K_V_reg_3788[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(2),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(2),
      I3 => \K_V_reg_3788_reg[3]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(0),
      I5 => \K_V_reg_3788_reg[9]_0\(0),
      O => \K_V_reg_3788[3]_i_2_n_2\
    );
\K_V_reg_3788[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_reg_3788_reg[3]_0\(1),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \K_V_2_reg_3803_reg[3]_0\(1),
      O => \K_V_reg_3788[3]_i_3_n_2\
    );
\K_V_reg_3788[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_reg_3788_reg[3]_0\(1),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \K_V_2_reg_3803_reg[3]_0\(1),
      O => \K_V_reg_3788[3]_i_4_n_2\
    );
\K_V_reg_3788[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(0),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(0),
      O => p_1_out(0)
    );
\K_V_reg_3788[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[3]_i_2_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_10_n_2\,
      I2 => \K_V_reg_3788_reg[7]_2\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(1),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \K_V_reg_3788_reg[9]_0\(1),
      O => \K_V_reg_3788[3]_i_6_n_2\
    );
\K_V_reg_3788[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[3]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[3]_i_12_n_2\,
      I2 => \K_V_reg_3788_reg[3]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(0),
      I4 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I5 => \K_V_reg_3788_reg[9]_0\(0),
      O => \K_V_reg_3788[3]_i_7_n_2\
    );
\K_V_reg_3788[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(0),
      I1 => \^dobdo\(0),
      I2 => \K_V_reg_3788_reg[3]_0\(0),
      I3 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I4 => \K_V_2_reg_3803_reg[3]_0\(0),
      O => \K_V_reg_3788[3]_i_9_n_2\
    );
\K_V_reg_3788[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(6),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(6),
      I3 => \K_V_reg_3788_reg[7]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(4),
      I5 => \K_V_reg_3788_reg[9]_0\(4),
      O => \K_V_reg_3788[7]_i_2_n_2\
    );
\K_V_reg_3788[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(5),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(5),
      I3 => \K_V_reg_3788_reg[7]_0\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(3),
      I5 => \K_V_reg_3788_reg[9]_0\(3),
      O => \K_V_reg_3788[7]_i_3_n_2\
    );
\K_V_reg_3788[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \^dobdo\(4),
      I3 => \K_V_reg_3788_reg[7]_1\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(2),
      I5 => \K_V_reg_3788_reg[9]_0\(2),
      O => \K_V_reg_3788[7]_i_4_n_2\
    );
\K_V_reg_3788[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(3),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(3),
      I3 => \K_V_reg_3788_reg[7]_2\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(1),
      I5 => \K_V_reg_3788_reg[9]_0\(1),
      O => \K_V_reg_3788[7]_i_5_n_2\
    );
\K_V_reg_3788[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[7]_i_2_n_2\,
      I1 => \^ram_reg_1\,
      I2 => \K_V_reg_3788_reg[9]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(5),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_reg_3788_reg[9]_0\(5),
      O => \K_V_reg_3788[7]_i_6_n_2\
    );
\K_V_reg_3788[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[7]_i_3_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_12_n_2\,
      I2 => \K_V_reg_3788_reg[7]\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(4),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_reg_3788_reg[9]_0\(4),
      O => \K_V_reg_3788[7]_i_7_n_2\
    );
\K_V_reg_3788[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[7]_i_4_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_14_n_2\,
      I2 => \K_V_reg_3788_reg[7]_0\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(3),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_reg_3788_reg[9]_0\(3),
      O => \K_V_reg_3788[7]_i_8_n_2\
    );
\K_V_reg_3788[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_reg_3788[7]_i_5_n_2\,
      I1 => \K_V_12_reg_3793[7]_i_16_n_2\,
      I2 => \K_V_reg_3788_reg[7]_1\,
      I3 => \K_V_2_reg_3803_reg[9]_0\(2),
      I4 => \zext_ln69_1_reg_3775_reg[0]\,
      I5 => \K_V_reg_3788_reg[9]_0\(2),
      O => \K_V_reg_3788[7]_i_9_n_2\
    );
\K_V_reg_3788[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(7),
      I3 => \K_V_reg_3788_reg[9]\,
      I4 => \K_V_2_reg_3803_reg[9]_0\(5),
      I5 => \K_V_reg_3788_reg[9]_0\(5),
      O => \K_V_reg_3788[9]_i_2_n_2\
    );
\K_V_reg_3788_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_reg_3788_reg[3]_i_1_n_2\,
      CO(2) => \K_V_reg_3788_reg[3]_i_1_n_3\,
      CO(1) => \K_V_reg_3788_reg[3]_i_1_n_4\,
      CO(0) => \K_V_reg_3788_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_reg_3788[3]_i_2_n_2\,
      DI(2) => \K_V_reg_3788[3]_i_3_n_2\,
      DI(1) => \K_V_reg_3788[3]_i_4_n_2\,
      DI(0) => p_1_out(0),
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(3 downto 0),
      S(3) => \K_V_reg_3788[3]_i_6_n_2\,
      S(2) => \K_V_reg_3788[3]_i_7_n_2\,
      S(1) => \K_V_reg_3788_reg[3]_1\(0),
      S(0) => \K_V_reg_3788[3]_i_9_n_2\
    );
\K_V_reg_3788_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_reg_3788_reg[3]_i_1_n_2\,
      CO(3) => \K_V_reg_3788_reg[7]_i_1_n_2\,
      CO(2) => \K_V_reg_3788_reg[7]_i_1_n_3\,
      CO(1) => \K_V_reg_3788_reg[7]_i_1_n_4\,
      CO(0) => \K_V_reg_3788_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_reg_3788[7]_i_2_n_2\,
      DI(2) => \K_V_reg_3788[7]_i_3_n_2\,
      DI(1) => \K_V_reg_3788[7]_i_4_n_2\,
      DI(0) => \K_V_reg_3788[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(7 downto 4),
      S(3) => \K_V_reg_3788[7]_i_6_n_2\,
      S(2) => \K_V_reg_3788[7]_i_7_n_2\,
      S(1) => \K_V_reg_3788[7]_i_8_n_2\,
      S(0) => \K_V_reg_3788[7]_i_9_n_2\
    );
\K_V_reg_3788_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_reg_3788_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_reg_3788_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_reg_3788_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_reg_3788[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_reg_3788_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_reg_3788_reg[9]_1\(0)
    );
\bayerWindow_val_V_0_0_fu_156[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(0),
      O => D(0)
    );
\bayerWindow_val_V_0_0_fu_156[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(1),
      O => D(1)
    );
\bayerWindow_val_V_0_0_fu_156[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(2),
      O => D(2)
    );
\bayerWindow_val_V_0_0_fu_156[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(3),
      O => D(3)
    );
\bayerWindow_val_V_0_0_fu_156[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(4),
      O => D(4)
    );
\bayerWindow_val_V_0_0_fu_156[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(5),
      O => D(5)
    );
\bayerWindow_val_V_0_0_fu_156[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(6),
      O => D(6)
    );
\bayerWindow_val_V_0_0_fu_156[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(7),
      O => D(7)
    );
\bayerWindow_val_V_0_1_fu_160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \zext_ln69_1_reg_3775_reg[0]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(0),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(0)
    );
\bayerWindow_val_V_0_1_fu_160[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \zext_ln69_1_reg_3775_reg[7]\(1),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(1)
    );
\bayerWindow_val_V_0_1_fu_160[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(2),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(2),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(2)
    );
\bayerWindow_val_V_0_1_fu_160[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(3),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(3),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(3)
    );
\bayerWindow_val_V_0_1_fu_160[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(4),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(4),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(4)
    );
\bayerWindow_val_V_0_1_fu_160[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(5),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(5),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(5)
    );
\bayerWindow_val_V_0_1_fu_160[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(6),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(6),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(6)
    );
\bayerWindow_val_V_0_1_fu_160[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg[7]\(7),
      I1 => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      I2 => \^dobdo\(7),
      O => \bayerWindow_val_V_0_2_fu_164_reg[7]\(7)
    );
\bayerWindow_val_V_0_2_fu_164[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(0),
      O => ram_reg_0(0)
    );
\bayerWindow_val_V_0_2_fu_164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(1),
      O => ram_reg_0(1)
    );
\bayerWindow_val_V_0_2_fu_164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(2),
      O => ram_reg_0(2)
    );
\bayerWindow_val_V_0_2_fu_164[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(3),
      O => ram_reg_0(3)
    );
\bayerWindow_val_V_0_2_fu_164[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(4),
      O => ram_reg_0(4)
    );
\bayerWindow_val_V_0_2_fu_164[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(5),
      O => ram_reg_0(5)
    );
\bayerWindow_val_V_0_2_fu_164[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(6),
      O => ram_reg_0(6)
    );
\bayerWindow_val_V_0_2_fu_164[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      I2 => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(7),
      O => ram_reg_0(7)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^z_reg_3699_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^linebuf_yuv_val_v_1_we0\,
      ENBWREN => \^linebuf_yuv_val_v_0_ce1\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln279_reg_3715_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\,
      O => \^wea\(0)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => tmp_56_reg_3771_pp0_iter17_reg,
      I1 => ram_reg_6,
      I2 => imgG_full_n,
      I3 => ram_reg_i_29_n_2,
      O => \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\
    );
ram_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(11),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(11),
      O => ram_reg_i_17_n_2
    );
ram_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(10),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(10),
      O => ram_reg_i_18_n_2
    );
ram_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(9),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(9),
      O => ram_reg_i_19_n_2
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\,
      I2 => ram_reg_8,
      I3 => icmp_ln279_reg_3715_pp0_iter1_reg,
      O => \^linebuf_yuv_val_v_1_we0\
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_4(0),
      I2 => \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\,
      O => \^linebuf_yuv_val_v_0_ce1\
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => ram_reg_7(8),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => z_reg_3699_reg(8),
      O => ram_reg_i_20_n_2
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(7),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(7),
      O => ram_reg_i_21_n_2
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => z_reg_3699_reg(6),
      O => ram_reg_i_22_n_2
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ram_reg_5,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_4(0),
      I4 => z_reg_3699_reg(5),
      O => ram_reg_i_23_n_2
    );
ram_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(0),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(0),
      O => \^trunc_ln277_fu_761_p1\(0)
    );
ram_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(4),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(4),
      O => ram_reg_i_25_n_2
    );
ram_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(3),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(3),
      O => ram_reg_i_26_n_2
    );
ram_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => z_reg_3699_reg(2),
      O => ram_reg_i_27_n_2
    );
ram_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(1),
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => ram_reg_7(1),
      O => ram_reg_i_28_n_2
    );
ram_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => imgBayer_empty_n,
      I1 => icmp_ln279_reg_3715,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_i_16_0,
      I4 => ram_reg_5,
      O => ram_reg_i_29_n_2
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => icmp_ln279_reg_3715,
      I1 => ram_reg_4(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_5,
      I4 => \^tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\,
      O => \^icmp_ln279_reg_3715_reg[0]\
    );
\ram_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_4__2_n_2\,
      CO(3 downto 2) => \NLW_ram_reg_i_3__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_i_3__2_n_4\,
      CO(0) => \ram_reg_i_3__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_i_3__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^z_reg_3699_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2) => ram_reg_i_17_n_2,
      S(1) => ram_reg_i_18_n_2,
      S(0) => ram_reg_i_19_n_2
    );
\ram_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_5__2_n_2\,
      CO(3) => \ram_reg_i_4__2_n_2\,
      CO(2) => \ram_reg_i_4__2_n_3\,
      CO(1) => \ram_reg_i_4__2_n_4\,
      CO(0) => \ram_reg_i_4__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^z_reg_3699_reg[11]\(8 downto 5),
      S(3) => ram_reg_i_20_n_2,
      S(2) => ram_reg_i_21_n_2,
      S(1) => ram_reg_i_22_n_2,
      S(0) => ram_reg_i_23_n_2
    );
\ram_reg_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_5__2_n_2\,
      CO(2) => \ram_reg_i_5__2_n_3\,
      CO(1) => \ram_reg_i_5__2_n_4\,
      CO(0) => \ram_reg_i_5__2_n_5\,
      CYINIT => \^trunc_ln277_fu_761_p1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^z_reg_3699_reg[11]\(4 downto 1),
      S(3) => ram_reg_i_25_n_2,
      S(2) => ram_reg_i_26_n_2,
      S(1) => ram_reg_i_27_n_2,
      S(0) => ram_reg_i_28_n_2
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_5,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_4(0),
      I4 => z_reg_3699_reg(0),
      O => \^z_reg_3699_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_28 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_1_2_fu_180_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_1_we0 : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bayerWindow_val_V_1_1_fu_176_reg[7]\ : in STD_LOGIC;
    \bayerWindow_val_V_1_0_fu_172_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_0_fu_172_reg[7]_0\ : in STD_LOGIC;
    \bayerWindow_val_V_1_1_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_2_fu_180_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_1_fu_176_reg[6]\ : in STD_LOGIC;
    cmp101_i_reg_3692 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \K_V_reg_3788_reg[9]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_0\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_1\ : in STD_LOGIC;
    \K_V_10_reg_3853_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \K_V_10_reg_3853_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_28 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_28;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_28 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \K_V_10_reg_3853[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_10_reg_3853_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_K_V_10_reg_3853_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_10_reg_3853_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \K_V_10_reg_3853[3]_i_2\ : label is "lutpair11";
  attribute HLUTNM of \K_V_10_reg_3853[3]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_2\ : label is "lutpair15";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_3\ : label is "lutpair14";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_7\ : label is "lutpair15";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_8\ : label is "lutpair14";
  attribute HLUTNM of \K_V_10_reg_3853[7]_i_9\ : label is "lutpair13";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_0_fu_172[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_1_fu_176[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_1_2_fu_180[7]_i_1\ : label is "soft_lutpair82";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16392;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_yuv_val_V_2_U/design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\K_V_10_reg_3853[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \K_V_10_reg_3853_reg[9]\(0),
      I2 => \K_V_10_reg_3853_reg[9]_0\(0),
      O => \K_V_10_reg_3853[3]_i_2_n_2\
    );
\K_V_10_reg_3853[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \K_V_10_reg_3853_reg[9]\(1),
      I2 => \K_V_10_reg_3853_reg[9]_0\(1),
      I3 => \K_V_10_reg_3853[3]_i_2_n_2\,
      O => \K_V_10_reg_3853[3]_i_5_n_2\
    );
\K_V_10_reg_3853[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \K_V_10_reg_3853_reg[9]\(4),
      I2 => \K_V_10_reg_3853_reg[9]_0\(4),
      O => \K_V_10_reg_3853[7]_i_2_n_2\
    );
\K_V_10_reg_3853[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \K_V_10_reg_3853_reg[9]\(3),
      I2 => \K_V_10_reg_3853_reg[9]_0\(3),
      O => \K_V_10_reg_3853[7]_i_3_n_2\
    );
\K_V_10_reg_3853[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \K_V_10_reg_3853_reg[9]\(2),
      I2 => \K_V_10_reg_3853_reg[9]_0\(2),
      O => \K_V_10_reg_3853[7]_i_4_n_2\
    );
\K_V_10_reg_3853[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \K_V_10_reg_3853_reg[9]\(1),
      I2 => \K_V_10_reg_3853_reg[9]_0\(1),
      O => \K_V_10_reg_3853[7]_i_5_n_2\
    );
\K_V_10_reg_3853[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \K_V_10_reg_3853[7]_i_2_n_2\,
      I1 => \^dobdo\(6),
      I2 => \K_V_10_reg_3853_reg[9]\(5),
      I3 => \K_V_10_reg_3853_reg[9]_0\(5),
      O => \K_V_10_reg_3853[7]_i_6_n_2\
    );
\K_V_10_reg_3853[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \K_V_10_reg_3853_reg[9]\(4),
      I2 => \K_V_10_reg_3853_reg[9]_0\(4),
      I3 => \K_V_10_reg_3853[7]_i_3_n_2\,
      O => \K_V_10_reg_3853[7]_i_7_n_2\
    );
\K_V_10_reg_3853[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \K_V_10_reg_3853_reg[9]\(3),
      I2 => \K_V_10_reg_3853_reg[9]_0\(3),
      I3 => \K_V_10_reg_3853[7]_i_4_n_2\,
      O => \K_V_10_reg_3853[7]_i_8_n_2\
    );
\K_V_10_reg_3853[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \K_V_10_reg_3853_reg[9]\(2),
      I2 => \K_V_10_reg_3853_reg[9]_0\(2),
      I3 => \K_V_10_reg_3853[7]_i_5_n_2\,
      O => \K_V_10_reg_3853[7]_i_9_n_2\
    );
\K_V_10_reg_3853[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \K_V_10_reg_3853_reg[9]_0\(5),
      I1 => \K_V_10_reg_3853_reg[9]\(5),
      I2 => \^dobdo\(6),
      I3 => \^dobdo\(7),
      O => \K_V_10_reg_3853[9]_i_2_n_2\
    );
\K_V_10_reg_3853_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_10_reg_3853_reg[3]_i_1_n_2\,
      CO(2) => \K_V_10_reg_3853_reg[3]_i_1_n_3\,
      CO(1) => \K_V_10_reg_3853_reg[3]_i_1_n_4\,
      CO(0) => \K_V_10_reg_3853_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_10_reg_3853[3]_i_2_n_2\,
      DI(2) => DI(1),
      DI(1) => \^dobdo\(0),
      DI(0) => DI(0),
      O(3 downto 0) => ram_reg_3(3 downto 0),
      S(3) => \K_V_10_reg_3853[3]_i_5_n_2\,
      S(2 downto 0) => S(2 downto 0)
    );
\K_V_10_reg_3853_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_10_reg_3853_reg[3]_i_1_n_2\,
      CO(3) => \K_V_10_reg_3853_reg[7]_i_1_n_2\,
      CO(2) => \K_V_10_reg_3853_reg[7]_i_1_n_3\,
      CO(1) => \K_V_10_reg_3853_reg[7]_i_1_n_4\,
      CO(0) => \K_V_10_reg_3853_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_10_reg_3853[7]_i_2_n_2\,
      DI(2) => \K_V_10_reg_3853[7]_i_3_n_2\,
      DI(1) => \K_V_10_reg_3853[7]_i_4_n_2\,
      DI(0) => \K_V_10_reg_3853[7]_i_5_n_2\,
      O(3 downto 0) => ram_reg_3(7 downto 4),
      S(3) => \K_V_10_reg_3853[7]_i_6_n_2\,
      S(2) => \K_V_10_reg_3853[7]_i_7_n_2\,
      S(1) => \K_V_10_reg_3853[7]_i_8_n_2\,
      S(0) => \K_V_10_reg_3853[7]_i_9_n_2\
    );
\K_V_10_reg_3853_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_10_reg_3853_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_10_reg_3853_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_10_reg_3853_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^dobdo\(7),
      O(3 downto 2) => \NLW_K_V_10_reg_3853_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ram_reg_3(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_10_reg_3853[9]_i_2_n_2\
    );
\K_V_reg_3788[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E8E8E817E8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \K_V_reg_3788_reg[9]\,
      I2 => \K_V_reg_3788_reg[9]_0\,
      I3 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(7),
      I4 => \K_V_reg_3788_reg[9]_1\,
      I5 => \^dobdo\(7),
      O => \bayerWindow_val_V_1_2_fu_180_reg[7]\(0)
    );
\bayerWindow_val_V_1_0_fu_172[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(0),
      O => D(0)
    );
\bayerWindow_val_V_1_0_fu_172[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(1),
      O => D(1)
    );
\bayerWindow_val_V_1_0_fu_172[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(2),
      O => D(2)
    );
\bayerWindow_val_V_1_0_fu_172[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(3),
      O => D(3)
    );
\bayerWindow_val_V_1_0_fu_172[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(4),
      O => D(4)
    );
\bayerWindow_val_V_1_0_fu_172[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(5),
      O => D(5)
    );
\bayerWindow_val_V_1_0_fu_172[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(6),
      O => D(6)
    );
\bayerWindow_val_V_1_0_fu_172[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bayerWindow_val_V_1_0_fu_172_reg[7]_0\,
      I2 => \bayerWindow_val_V_1_0_fu_172_reg[7]\(7),
      O => D(7)
    );
\bayerWindow_val_V_1_1_fu_176[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(0),
      O => \^ram_reg_0\(0)
    );
\bayerWindow_val_V_1_1_fu_176[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(1),
      O => \^ram_reg_0\(1)
    );
\bayerWindow_val_V_1_1_fu_176[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(2),
      O => \^ram_reg_0\(2)
    );
\bayerWindow_val_V_1_1_fu_176[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(3),
      O => \^ram_reg_0\(3)
    );
\bayerWindow_val_V_1_1_fu_176[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(4),
      O => \^ram_reg_0\(4)
    );
\bayerWindow_val_V_1_1_fu_176[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(5),
      O => \^ram_reg_0\(5)
    );
\bayerWindow_val_V_1_1_fu_176[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[6]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(6),
      O => \^ram_reg_0\(6)
    );
\bayerWindow_val_V_1_1_fu_176[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(7),
      O => \^ram_reg_0\(7)
    );
\bayerWindow_val_V_1_2_fu_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(0),
      O => ram_reg_1(0)
    );
\bayerWindow_val_V_1_2_fu_180[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(1),
      O => ram_reg_1(1)
    );
\bayerWindow_val_V_1_2_fu_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(2),
      O => ram_reg_1(2)
    );
\bayerWindow_val_V_1_2_fu_180[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(3),
      O => ram_reg_1(3)
    );
\bayerWindow_val_V_1_2_fu_180[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(4),
      O => ram_reg_1(4)
    );
\bayerWindow_val_V_1_2_fu_180[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(5),
      O => ram_reg_1(5)
    );
\bayerWindow_val_V_1_2_fu_180[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(6),
      O => ram_reg_1(6)
    );
\bayerWindow_val_V_1_2_fu_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      I2 => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(7),
      O => ram_reg_1(7)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_5(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuf_yuv_val_V_1_we0,
      ENBWREN => linebuf_yuv_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ram_reg_4,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(7),
      O => ram_reg_2(7)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(6),
      O => ram_reg_2(6)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(5),
      O => ram_reg_2(5)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(4),
      O => ram_reg_2(4)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(3),
      O => ram_reg_2(3)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(2),
      O => ram_reg_2(2)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(1),
      O => ram_reg_2(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_6(0),
      O => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_29 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_0_fu_188_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_4_2_fu_228_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_4_0_fu_220_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_3_4_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_1_we0 : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln69_8_reg_3798_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln69_8_reg_3798_reg[1]\ : in STD_LOGIC;
    \zext_ln69_8_reg_3798_reg[0]\ : in STD_LOGIC;
    \zext_ln69_3_reg_3780_reg[1]\ : in STD_LOGIC;
    \bayerWindow_val_V_2_0_fu_188_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_1_reg_562_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_4_reg_3813_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_4_reg_3813_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_6_reg_3828_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_6_reg_3828_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp88_i_reg_3740_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln279_reg_3715_pp0_iter1_reg : in STD_LOGIC;
    \g_1_reg_562_reg[7]_0\ : in STD_LOGIC;
    cmp101_i_reg_3692 : in STD_LOGIC;
    \K_V_3_reg_3808_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_3_reg_3808_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_10_reg_3853_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \K_V_reg_3788_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_10_reg_3853_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[3]_0\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[7]\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[7]_0\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[7]_1\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[9]_1\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[3]_0\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[3]_1\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_0\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_1\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_2\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[9]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_29 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_29;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_29 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \K_V_3_reg_3808[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_3_reg_3808_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_4_reg_3813_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_6_reg_3828_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_8_reg_3843_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_9_reg_3848_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \^bayerwindow_val_v_2_2_fu_196_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_val_V_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_10\ : STD_LOGIC;
  signal \^ram_reg_11\ : STD_LOGIC;
  signal \^ram_reg_12\ : STD_LOGIC;
  signal \^ram_reg_13\ : STD_LOGIC;
  signal \^ram_reg_17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \^ram_reg_9\ : STD_LOGIC;
  signal \NLW_K_V_3_reg_3808_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_3_reg_3808_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_4_reg_3813_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_4_reg_3813_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_6_reg_3828_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_6_reg_3828_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_8_reg_3843_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_8_reg_3843_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_9_reg_3848_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_9_reg_3848_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \K_V_10_reg_3853[3]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \K_V_10_reg_3853[3]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \K_V_10_reg_3853[3]_i_7\ : label is "lutpair10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[3]_i_10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[3]_i_11\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[3]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[3]_i_13\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_13\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_15\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_16\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \K_V_3_reg_3808[7]_i_17\ : label is "soft_lutpair51";
  attribute HLUTNM of \K_V_8_reg_3843[3]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \K_V_8_reg_3843[3]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \K_V_8_reg_3843[3]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \K_V_8_reg_3843[3]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \K_V_8_reg_3843[3]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_2\ : label is "lutpair21";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \K_V_8_reg_3843[7]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \K_V_9_reg_3848[3]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \K_V_9_reg_3848[3]_i_8\ : label is "lutpair8";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_0_fu_188[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_1_fu_192[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_2_2_fu_196[7]_i_1\ : label is "soft_lutpair61";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16392;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_yuv_val_V_1_U/design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \zext_ln69_8_reg_3798[7]_i_1\ : label is "soft_lutpair68";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \bayerWindow_val_V_2_2_fu_196_reg[7]\(7 downto 0) <= \^bayerwindow_val_v_2_2_fu_196_reg[7]\(7 downto 0);
  ram_reg_10 <= \^ram_reg_10\;
  ram_reg_11 <= \^ram_reg_11\;
  ram_reg_12 <= \^ram_reg_12\;
  ram_reg_13 <= \^ram_reg_13\;
  ram_reg_17(0) <= \^ram_reg_17\(0);
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
  ram_reg_9 <= \^ram_reg_9\;
\K_V_10_reg_3853[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \K_V_10_reg_3853_reg[3]\(1),
      O => \^ram_reg_17\(0)
    );
\K_V_10_reg_3853[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \K_V_10_reg_3853_reg[3]_0\(1),
      I1 => \K_V_10_reg_3853_reg[3]\(2),
      I2 => \^dobdo\(2),
      I3 => \^ram_reg_17\(0),
      O => ram_reg_18(1)
    );
\K_V_10_reg_3853[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \K_V_10_reg_3853_reg[3]\(1),
      I2 => \K_V_10_reg_3853_reg[3]_0\(0),
      O => ram_reg_18(0)
    );
\K_V_2_reg_3803[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(0),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \^dobdo\(0),
      O => DI(0)
    );
\K_V_2_reg_3803[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \^d\(1),
      I1 => \K_V_10_reg_3853_reg[3]\(1),
      I2 => \K_V_2_reg_3803_reg[3]\(1),
      I3 => \K_V_2_reg_3803_reg[3]_0\(0),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_10_reg_3853_reg[3]_0\(0),
      O => ram_reg_16(1)
    );
\K_V_2_reg_3803[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(0),
      I1 => \^dobdo\(0),
      I2 => \K_V_2_reg_3803_reg[3]\(0),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => \K_V_10_reg_3853_reg[3]\(0),
      O => ram_reg_16(0)
    );
\K_V_3_reg_3808[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(3),
      O => \^ram_reg_6\
    );
\K_V_3_reg_3808[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(3),
      O => \^ram_reg_12\
    );
\K_V_3_reg_3808[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(2),
      O => \^ram_reg_7\
    );
\K_V_3_reg_3808[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(2),
      O => \^ram_reg_13\
    );
\K_V_3_reg_3808[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(2),
      I1 => \g_1_reg_562_reg[7]\(2),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => \^dobdo\(2),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(1),
      O => \K_V_3_reg_3808[3]_i_2_n_2\
    );
\K_V_3_reg_3808[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \zext_ln69_8_reg_3798_reg[7]\(1),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => \^dobdo\(1),
      O => \K_V_3_reg_3808[3]_i_3_n_2\
    );
\K_V_3_reg_3808[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(0),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \^dobdo\(0),
      O => \K_V_3_reg_3808[3]_i_5_n_2\
    );
\K_V_3_reg_3808[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[3]_i_2_n_2\,
      I1 => \^ram_reg_6\,
      I2 => \^ram_reg_12\,
      I3 => \^dobdo\(2),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(2),
      O => \K_V_3_reg_3808[3]_i_6_n_2\
    );
\K_V_3_reg_3808[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[3]_i_3_n_2\,
      I1 => \^ram_reg_7\,
      I2 => \^ram_reg_13\,
      I3 => \^dobdo\(1),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(1),
      O => \K_V_3_reg_3808[3]_i_7_n_2\
    );
\K_V_3_reg_3808[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(1),
      I1 => \g_1_reg_562_reg[7]\(1),
      I2 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(0),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => \^dobdo\(0),
      O => \K_V_3_reg_3808[3]_i_8_n_2\
    );
\K_V_3_reg_3808[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(7),
      O => \^ram_reg_2\
    );
\K_V_3_reg_3808[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(7),
      O => \^ram_reg_8\
    );
\K_V_3_reg_3808[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(6),
      O => \^ram_reg_3\
    );
\K_V_3_reg_3808[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(6),
      O => \^ram_reg_9\
    );
\K_V_3_reg_3808[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(5),
      O => \^ram_reg_4\
    );
\K_V_3_reg_3808[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(5),
      O => \^ram_reg_10\
    );
\K_V_3_reg_3808[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \g_1_reg_562_reg[7]\(4),
      O => \^ram_reg_11\
    );
\K_V_3_reg_3808[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(4),
      O => \^ram_reg_5\
    );
\K_V_3_reg_3808[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(6),
      I1 => \^dobdo\(6),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \g_1_reg_562_reg[7]\(6),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(5),
      O => \K_V_3_reg_3808[7]_i_2_n_2\
    );
\K_V_3_reg_3808[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(5),
      I1 => \^dobdo\(5),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \g_1_reg_562_reg[7]\(5),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(4),
      O => \K_V_3_reg_3808[7]_i_3_n_2\
    );
\K_V_3_reg_3808[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(4),
      I1 => \^dobdo\(4),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \g_1_reg_562_reg[7]\(4),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(3),
      O => \K_V_3_reg_3808[7]_i_4_n_2\
    );
\K_V_3_reg_3808[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(3),
      I1 => \^dobdo\(3),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \g_1_reg_562_reg[7]\(3),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(2),
      O => \K_V_3_reg_3808[7]_i_5_n_2\
    );
\K_V_3_reg_3808[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[7]_i_2_n_2\,
      I1 => \^ram_reg_2\,
      I2 => \^ram_reg_8\,
      I3 => \^dobdo\(6),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(6),
      O => \K_V_3_reg_3808[7]_i_6_n_2\
    );
\K_V_3_reg_3808[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[7]_i_3_n_2\,
      I1 => \^ram_reg_3\,
      I2 => \^ram_reg_9\,
      I3 => \^dobdo\(5),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(5),
      O => \K_V_3_reg_3808[7]_i_7_n_2\
    );
\K_V_3_reg_3808[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[7]_i_4_n_2\,
      I1 => \^ram_reg_4\,
      I2 => \^ram_reg_10\,
      I3 => \^dobdo\(4),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(4),
      O => \K_V_3_reg_3808[7]_i_8_n_2\
    );
\K_V_3_reg_3808[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_3_reg_3808[7]_i_5_n_2\,
      I1 => \^ram_reg_11\,
      I2 => \^ram_reg_5\,
      I3 => \^dobdo\(3),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(3),
      O => \K_V_3_reg_3808[7]_i_9_n_2\
    );
\K_V_3_reg_3808[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \g_1_reg_562_reg[7]\(7),
      I4 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(6),
      O => \K_V_3_reg_3808[9]_i_2_n_2\
    );
\K_V_3_reg_3808_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_3_reg_3808_reg[3]_i_1_n_2\,
      CO(2) => \K_V_3_reg_3808_reg[3]_i_1_n_3\,
      CO(1) => \K_V_3_reg_3808_reg[3]_i_1_n_4\,
      CO(0) => \K_V_3_reg_3808_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_3_reg_3808[3]_i_2_n_2\,
      DI(2) => \K_V_3_reg_3808[3]_i_3_n_2\,
      DI(1) => \K_V_3_reg_3808_reg[3]\(0),
      DI(0) => \K_V_3_reg_3808[3]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_2_0_fu_188_reg[7]\(3 downto 0),
      S(3) => \K_V_3_reg_3808[3]_i_6_n_2\,
      S(2) => \K_V_3_reg_3808[3]_i_7_n_2\,
      S(1) => \K_V_3_reg_3808[3]_i_8_n_2\,
      S(0) => S(0)
    );
\K_V_3_reg_3808_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_3_reg_3808_reg[3]_i_1_n_2\,
      CO(3) => \K_V_3_reg_3808_reg[7]_i_1_n_2\,
      CO(2) => \K_V_3_reg_3808_reg[7]_i_1_n_3\,
      CO(1) => \K_V_3_reg_3808_reg[7]_i_1_n_4\,
      CO(0) => \K_V_3_reg_3808_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_3_reg_3808[7]_i_2_n_2\,
      DI(2) => \K_V_3_reg_3808[7]_i_3_n_2\,
      DI(1) => \K_V_3_reg_3808[7]_i_4_n_2\,
      DI(0) => \K_V_3_reg_3808[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_2_0_fu_188_reg[7]\(7 downto 4),
      S(3) => \K_V_3_reg_3808[7]_i_6_n_2\,
      S(2) => \K_V_3_reg_3808[7]_i_7_n_2\,
      S(1) => \K_V_3_reg_3808[7]_i_8_n_2\,
      S(0) => \K_V_3_reg_3808[7]_i_9_n_2\
    );
\K_V_3_reg_3808_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_3_reg_3808_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_3_reg_3808_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_3_reg_3808_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_3_reg_3808[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_3_reg_3808_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_2_0_fu_188_reg[7]\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_3_reg_3808_reg[9]\(0)
    );
\K_V_4_reg_3813[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \K_V_4_reg_3813_reg[9]\(2),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(2),
      I4 => ram_reg_22(1),
      I5 => \K_V_4_reg_3813_reg[9]_0\(1),
      O => \K_V_4_reg_3813[3]_i_2_n_2\
    );
\K_V_4_reg_3813[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_4_reg_3813_reg[9]\(1),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => ram_reg_21(1),
      O => \K_V_4_reg_3813[3]_i_3_n_2\
    );
\K_V_4_reg_3813[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_4_reg_3813_reg[9]\(1),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => ram_reg_21(1),
      O => \K_V_4_reg_3813[3]_i_4_n_2\
    );
\K_V_4_reg_3813[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[3]_i_2_n_2\,
      I1 => \^ram_reg_6\,
      I2 => \K_V_4_reg_3813_reg[3]_1\,
      I3 => ram_reg_22(2),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(2),
      O => \K_V_4_reg_3813[3]_i_6_n_2\
    );
\K_V_4_reg_3813[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[3]_i_3_n_2\,
      I1 => \^ram_reg_7\,
      I2 => \K_V_4_reg_3813_reg[3]_0\,
      I3 => ram_reg_22(1),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(1),
      O => \K_V_4_reg_3813[3]_i_7_n_2\
    );
\K_V_4_reg_3813[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => ram_reg_21(1),
      I1 => \K_V_4_reg_3813_reg[9]\(1),
      I2 => \^d\(1),
      I3 => \K_V_4_reg_3813_reg[9]_0\(0),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => ram_reg_22(0),
      O => \K_V_4_reg_3813[3]_i_8_n_2\
    );
\K_V_4_reg_3813[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \K_V_4_reg_3813_reg[9]\(0),
      I1 => ram_reg_21(0),
      I2 => \zext_ln69_8_reg_3798_reg[7]\(0),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => \^dobdo\(0),
      O => \K_V_4_reg_3813[3]_i_9_n_2\
    );
\K_V_4_reg_3813[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \K_V_4_reg_3813_reg[9]\(6),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(6),
      I4 => ram_reg_22(5),
      I5 => \K_V_4_reg_3813_reg[9]_0\(5),
      O => \K_V_4_reg_3813[7]_i_2_n_2\
    );
\K_V_4_reg_3813[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \K_V_4_reg_3813_reg[9]\(5),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(5),
      I4 => ram_reg_22(4),
      I5 => \K_V_4_reg_3813_reg[9]_0\(4),
      O => \K_V_4_reg_3813[7]_i_3_n_2\
    );
\K_V_4_reg_3813[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \K_V_4_reg_3813_reg[9]\(4),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => ram_reg_21(4),
      I4 => ram_reg_22(3),
      I5 => \K_V_4_reg_3813_reg[9]_0\(3),
      O => \K_V_4_reg_3813[7]_i_4_n_2\
    );
\K_V_4_reg_3813[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \K_V_4_reg_3813_reg[9]\(3),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(3),
      I4 => ram_reg_22(2),
      I5 => \K_V_4_reg_3813_reg[9]_0\(2),
      O => \K_V_4_reg_3813[7]_i_5_n_2\
    );
\K_V_4_reg_3813[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[7]_i_2_n_2\,
      I1 => \^ram_reg_2\,
      I2 => \K_V_4_reg_3813_reg[7]_2\,
      I3 => ram_reg_22(6),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(6),
      O => \K_V_4_reg_3813[7]_i_6_n_2\
    );
\K_V_4_reg_3813[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[7]_i_3_n_2\,
      I1 => \^ram_reg_3\,
      I2 => \K_V_4_reg_3813_reg[7]_1\,
      I3 => ram_reg_22(5),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(5),
      O => \K_V_4_reg_3813[7]_i_7_n_2\
    );
\K_V_4_reg_3813[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[7]_i_4_n_2\,
      I1 => \^ram_reg_4\,
      I2 => \K_V_4_reg_3813_reg[7]_0\,
      I3 => ram_reg_22(4),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(4),
      O => \K_V_4_reg_3813[7]_i_8_n_2\
    );
\K_V_4_reg_3813[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_4_reg_3813[7]_i_5_n_2\,
      I1 => \^ram_reg_5\,
      I2 => \K_V_4_reg_3813_reg[7]\,
      I3 => ram_reg_22(3),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \K_V_4_reg_3813_reg[9]_0\(3),
      O => \K_V_4_reg_3813[7]_i_9_n_2\
    );
\K_V_4_reg_3813[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \K_V_4_reg_3813_reg[9]\(7),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(7),
      I4 => ram_reg_22(6),
      I5 => \K_V_4_reg_3813_reg[9]_0\(6),
      O => \K_V_4_reg_3813[9]_i_2_n_2\
    );
\K_V_4_reg_3813[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \K_V_4_reg_3813[9]_i_2_n_2\,
      I1 => \K_V_4_reg_3813_reg[9]_0\(7),
      I2 => \K_V_4_reg_3813_reg[9]_1\,
      I3 => ram_reg_22(7),
      O => \K_V_4_reg_3813[9]_i_3_n_2\
    );
\K_V_4_reg_3813_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_4_reg_3813_reg[3]_i_1_n_2\,
      CO(2) => \K_V_4_reg_3813_reg[3]_i_1_n_3\,
      CO(1) => \K_V_4_reg_3813_reg[3]_i_1_n_4\,
      CO(0) => \K_V_4_reg_3813_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_4_reg_3813[3]_i_2_n_2\,
      DI(2) => \K_V_4_reg_3813[3]_i_3_n_2\,
      DI(1) => \K_V_4_reg_3813[3]_i_4_n_2\,
      DI(0) => \K_V_4_reg_3813_reg[3]\(0),
      O(3 downto 0) => \bayerWindow_val_V_4_0_fu_220_reg[7]\(3 downto 0),
      S(3) => \K_V_4_reg_3813[3]_i_6_n_2\,
      S(2) => \K_V_4_reg_3813[3]_i_7_n_2\,
      S(1) => \K_V_4_reg_3813[3]_i_8_n_2\,
      S(0) => \K_V_4_reg_3813[3]_i_9_n_2\
    );
\K_V_4_reg_3813_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_4_reg_3813_reg[3]_i_1_n_2\,
      CO(3) => \K_V_4_reg_3813_reg[7]_i_1_n_2\,
      CO(2) => \K_V_4_reg_3813_reg[7]_i_1_n_3\,
      CO(1) => \K_V_4_reg_3813_reg[7]_i_1_n_4\,
      CO(0) => \K_V_4_reg_3813_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_4_reg_3813[7]_i_2_n_2\,
      DI(2) => \K_V_4_reg_3813[7]_i_3_n_2\,
      DI(1) => \K_V_4_reg_3813[7]_i_4_n_2\,
      DI(0) => \K_V_4_reg_3813[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_4_0_fu_220_reg[7]\(7 downto 4),
      S(3) => \K_V_4_reg_3813[7]_i_6_n_2\,
      S(2) => \K_V_4_reg_3813[7]_i_7_n_2\,
      S(1) => \K_V_4_reg_3813[7]_i_8_n_2\,
      S(0) => \K_V_4_reg_3813[7]_i_9_n_2\
    );
\K_V_4_reg_3813_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_4_reg_3813_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_4_reg_3813_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_4_reg_3813_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_4_reg_3813[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_4_reg_3813_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_4_0_fu_220_reg[7]\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_4_reg_3813[9]_i_3_n_2\
    );
\K_V_6_reg_3828[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_13\,
      I1 => \K_V_6_reg_3828_reg[9]\(2),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(2),
      I4 => ram_reg_22(1),
      I5 => \K_V_6_reg_3828_reg[9]_0\(1),
      O => \K_V_6_reg_3828[3]_i_2_n_2\
    );
\K_V_6_reg_3828[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_6_reg_3828_reg[9]\(1),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => ram_reg_21(1),
      O => \K_V_6_reg_3828[3]_i_3_n_2\
    );
\K_V_6_reg_3828[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => \K_V_6_reg_3828_reg[9]\(1),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => ram_reg_21(1),
      O => \K_V_6_reg_3828[3]_i_4_n_2\
    );
\K_V_6_reg_3828[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \K_V_6_reg_3828[3]_i_2_n_2\,
      I1 => \^ram_reg_12\,
      I2 => \K_V_6_reg_3828_reg[3]_1\(0),
      I3 => ram_reg_22(2),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(2),
      O => \K_V_6_reg_3828[3]_i_6_n_2\
    );
\K_V_6_reg_3828[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_6_reg_3828[3]_i_3_n_2\,
      I1 => \^ram_reg_13\,
      I2 => \K_V_6_reg_3828_reg[3]_0\,
      I3 => ram_reg_22(1),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(1),
      O => \K_V_6_reg_3828[3]_i_7_n_2\
    );
\K_V_6_reg_3828[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => ram_reg_21(1),
      I1 => \K_V_6_reg_3828_reg[9]\(1),
      I2 => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(1),
      I3 => \K_V_6_reg_3828_reg[9]_0\(0),
      I4 => \zext_ln69_3_reg_3780_reg[1]\,
      I5 => ram_reg_22(0),
      O => \K_V_6_reg_3828[3]_i_8_n_2\
    );
\K_V_6_reg_3828[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \K_V_6_reg_3828_reg[9]\(0),
      I1 => ram_reg_21(0),
      I2 => \g_1_reg_562_reg[7]\(0),
      I3 => \zext_ln69_8_reg_3798_reg[1]\,
      I4 => \^dobdo\(0),
      O => \K_V_6_reg_3828[3]_i_9_n_2\
    );
\K_V_6_reg_3828[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_9\,
      I1 => \K_V_6_reg_3828_reg[9]\(6),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(6),
      I4 => ram_reg_22(5),
      I5 => \K_V_6_reg_3828_reg[9]_0\(5),
      O => \K_V_6_reg_3828[7]_i_2_n_2\
    );
\K_V_6_reg_3828[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_10\,
      I1 => \K_V_6_reg_3828_reg[9]\(5),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => ram_reg_21(5),
      I4 => ram_reg_22(4),
      I5 => \K_V_6_reg_3828_reg[9]_0\(4),
      O => \K_V_6_reg_3828[7]_i_3_n_2\
    );
\K_V_6_reg_3828[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_11\,
      I1 => \K_V_6_reg_3828_reg[9]\(4),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => ram_reg_21(4),
      I4 => ram_reg_22(3),
      I5 => \K_V_6_reg_3828_reg[9]_0\(3),
      O => \K_V_6_reg_3828[7]_i_4_n_2\
    );
\K_V_6_reg_3828[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D3F11DD0C1D00"
    )
        port map (
      I0 => \K_V_6_reg_3828_reg[9]\(3),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => ram_reg_21(3),
      I3 => \^ram_reg_12\,
      I4 => ram_reg_22(2),
      I5 => \K_V_6_reg_3828_reg[9]_0\(2),
      O => \K_V_6_reg_3828[7]_i_5_n_2\
    );
\K_V_6_reg_3828[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_6_reg_3828[7]_i_2_n_2\,
      I1 => \^ram_reg_8\,
      I2 => \K_V_6_reg_3828_reg[9]_1\,
      I3 => ram_reg_22(6),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(6),
      O => \K_V_6_reg_3828[7]_i_6_n_2\
    );
\K_V_6_reg_3828[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_6_reg_3828[7]_i_3_n_2\,
      I1 => \^ram_reg_9\,
      I2 => \K_V_6_reg_3828_reg[7]_1\,
      I3 => ram_reg_22(5),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(5),
      O => \K_V_6_reg_3828[7]_i_7_n_2\
    );
\K_V_6_reg_3828[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_6_reg_3828[7]_i_4_n_2\,
      I1 => \^ram_reg_10\,
      I2 => \K_V_6_reg_3828_reg[7]_0\,
      I3 => ram_reg_22(4),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(4),
      O => \K_V_6_reg_3828[7]_i_8_n_2\
    );
\K_V_6_reg_3828[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_6_reg_3828[7]_i_5_n_2\,
      I1 => \^ram_reg_11\,
      I2 => \K_V_6_reg_3828_reg[7]\,
      I3 => ram_reg_22(3),
      I4 => \zext_ln69_8_reg_3798_reg[0]\,
      I5 => \K_V_6_reg_3828_reg[9]_0\(3),
      O => \K_V_6_reg_3828[7]_i_9_n_2\
    );
\K_V_6_reg_3828[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0BABA2F202A2"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \K_V_6_reg_3828_reg[9]\(7),
      I2 => \zext_ln69_8_reg_3798_reg[1]\,
      I3 => ram_reg_21(7),
      I4 => ram_reg_22(6),
      I5 => \K_V_6_reg_3828_reg[9]_0\(6),
      O => \K_V_6_reg_3828[9]_i_2_n_2\
    );
\K_V_6_reg_3828[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E8E8E817E8"
    )
        port map (
      I0 => \K_V_6_reg_3828_reg[9]_2\(0),
      I1 => \K_V_6_reg_3828_reg[9]_1\,
      I2 => \^ram_reg_8\,
      I3 => \K_V_6_reg_3828_reg[9]_0\(7),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => ram_reg_22(7),
      O => \K_V_6_reg_3828[9]_i_3_n_2\
    );
\K_V_6_reg_3828_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_6_reg_3828_reg[3]_i_1_n_2\,
      CO(2) => \K_V_6_reg_3828_reg[3]_i_1_n_3\,
      CO(1) => \K_V_6_reg_3828_reg[3]_i_1_n_4\,
      CO(0) => \K_V_6_reg_3828_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_6_reg_3828[3]_i_2_n_2\,
      DI(2) => \K_V_6_reg_3828[3]_i_3_n_2\,
      DI(1) => \K_V_6_reg_3828[3]_i_4_n_2\,
      DI(0) => \K_V_6_reg_3828_reg[3]\(0),
      O(3 downto 0) => \bayerWindow_val_V_4_2_fu_228_reg[7]\(3 downto 0),
      S(3) => \K_V_6_reg_3828[3]_i_6_n_2\,
      S(2) => \K_V_6_reg_3828[3]_i_7_n_2\,
      S(1) => \K_V_6_reg_3828[3]_i_8_n_2\,
      S(0) => \K_V_6_reg_3828[3]_i_9_n_2\
    );
\K_V_6_reg_3828_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_6_reg_3828_reg[3]_i_1_n_2\,
      CO(3) => \K_V_6_reg_3828_reg[7]_i_1_n_2\,
      CO(2) => \K_V_6_reg_3828_reg[7]_i_1_n_3\,
      CO(1) => \K_V_6_reg_3828_reg[7]_i_1_n_4\,
      CO(0) => \K_V_6_reg_3828_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_6_reg_3828[7]_i_2_n_2\,
      DI(2) => \K_V_6_reg_3828[7]_i_3_n_2\,
      DI(1) => \K_V_6_reg_3828[7]_i_4_n_2\,
      DI(0) => \K_V_6_reg_3828[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_4_2_fu_228_reg[7]\(7 downto 4),
      S(3) => \K_V_6_reg_3828[7]_i_6_n_2\,
      S(2) => \K_V_6_reg_3828[7]_i_7_n_2\,
      S(1) => \K_V_6_reg_3828[7]_i_8_n_2\,
      S(0) => \K_V_6_reg_3828[7]_i_9_n_2\
    );
\K_V_6_reg_3828_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_6_reg_3828_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_6_reg_3828_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_6_reg_3828_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_6_reg_3828[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_6_reg_3828_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_4_2_fu_228_reg[7]\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_6_reg_3828[9]_i_3_n_2\
    );
\K_V_8_reg_3843[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ram_reg_22(1),
      I1 => \^dobdo\(2),
      I2 => ram_reg_21(2),
      O => \K_V_8_reg_3843[3]_i_2_n_2\
    );
\K_V_8_reg_3843[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_reg_21(1),
      I1 => \^dobdo\(1),
      O => \K_V_8_reg_3843[3]_i_3_n_2\
    );
\K_V_8_reg_3843[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(0),
      O => \K_V_8_reg_3843[3]_i_4_n_2\
    );
\K_V_8_reg_3843[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_22(2),
      I1 => \^dobdo\(3),
      I2 => ram_reg_21(3),
      I3 => \K_V_8_reg_3843[3]_i_2_n_2\,
      O => \K_V_8_reg_3843[3]_i_5_n_2\
    );
\K_V_8_reg_3843[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_22(1),
      I1 => \^dobdo\(2),
      I2 => ram_reg_21(2),
      I3 => \K_V_8_reg_3843[3]_i_3_n_2\,
      O => \K_V_8_reg_3843[3]_i_6_n_2\
    );
\K_V_8_reg_3843[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ram_reg_21(1),
      I1 => \^dobdo\(1),
      I2 => ram_reg_22(0),
      O => \K_V_8_reg_3843[3]_i_7_n_2\
    );
\K_V_8_reg_3843[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => ram_reg_21(0),
      O => \K_V_8_reg_3843[3]_i_8_n_2\
    );
\K_V_8_reg_3843[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ram_reg_22(5),
      I1 => \^dobdo\(6),
      I2 => ram_reg_21(6),
      O => \K_V_8_reg_3843[7]_i_2_n_2\
    );
\K_V_8_reg_3843[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ram_reg_22(4),
      I1 => \^dobdo\(5),
      I2 => ram_reg_21(5),
      O => \K_V_8_reg_3843[7]_i_3_n_2\
    );
\K_V_8_reg_3843[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ram_reg_22(3),
      I1 => \^dobdo\(4),
      I2 => ram_reg_21(4),
      O => \K_V_8_reg_3843[7]_i_4_n_2\
    );
\K_V_8_reg_3843[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ram_reg_22(2),
      I1 => \^dobdo\(3),
      I2 => ram_reg_21(3),
      O => \K_V_8_reg_3843[7]_i_5_n_2\
    );
\K_V_8_reg_3843[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \K_V_8_reg_3843[7]_i_2_n_2\,
      I1 => ram_reg_22(6),
      I2 => \^dobdo\(7),
      I3 => ram_reg_21(7),
      O => \K_V_8_reg_3843[7]_i_6_n_2\
    );
\K_V_8_reg_3843[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_22(5),
      I1 => \^dobdo\(6),
      I2 => ram_reg_21(6),
      I3 => \K_V_8_reg_3843[7]_i_3_n_2\,
      O => \K_V_8_reg_3843[7]_i_7_n_2\
    );
\K_V_8_reg_3843[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_22(4),
      I1 => \^dobdo\(5),
      I2 => ram_reg_21(5),
      I3 => \K_V_8_reg_3843[7]_i_4_n_2\,
      O => \K_V_8_reg_3843[7]_i_8_n_2\
    );
\K_V_8_reg_3843[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_22(3),
      I1 => \^dobdo\(4),
      I2 => ram_reg_21(4),
      I3 => \K_V_8_reg_3843[7]_i_5_n_2\,
      O => \K_V_8_reg_3843[7]_i_9_n_2\
    );
\K_V_8_reg_3843[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => ram_reg_21(7),
      I1 => \^dobdo\(7),
      I2 => ram_reg_22(6),
      I3 => ram_reg_22(7),
      O => \K_V_8_reg_3843[9]_i_2_n_2\
    );
\K_V_8_reg_3843_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_8_reg_3843_reg[3]_i_1_n_2\,
      CO(2) => \K_V_8_reg_3843_reg[3]_i_1_n_3\,
      CO(1) => \K_V_8_reg_3843_reg[3]_i_1_n_4\,
      CO(0) => \K_V_8_reg_3843_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_8_reg_3843[3]_i_2_n_2\,
      DI(2) => \K_V_8_reg_3843[3]_i_3_n_2\,
      DI(1) => ram_reg_22(0),
      DI(0) => \K_V_8_reg_3843[3]_i_4_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_3_4_fu_240_reg[7]\(3 downto 0),
      S(3) => \K_V_8_reg_3843[3]_i_5_n_2\,
      S(2) => \K_V_8_reg_3843[3]_i_6_n_2\,
      S(1) => \K_V_8_reg_3843[3]_i_7_n_2\,
      S(0) => \K_V_8_reg_3843[3]_i_8_n_2\
    );
\K_V_8_reg_3843_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_8_reg_3843_reg[3]_i_1_n_2\,
      CO(3) => \K_V_8_reg_3843_reg[7]_i_1_n_2\,
      CO(2) => \K_V_8_reg_3843_reg[7]_i_1_n_3\,
      CO(1) => \K_V_8_reg_3843_reg[7]_i_1_n_4\,
      CO(0) => \K_V_8_reg_3843_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_8_reg_3843[7]_i_2_n_2\,
      DI(2) => \K_V_8_reg_3843[7]_i_3_n_2\,
      DI(1) => \K_V_8_reg_3843[7]_i_4_n_2\,
      DI(0) => \K_V_8_reg_3843[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_3_4_fu_240_reg[7]\(7 downto 4),
      S(3) => \K_V_8_reg_3843[7]_i_6_n_2\,
      S(2) => \K_V_8_reg_3843[7]_i_7_n_2\,
      S(1) => \K_V_8_reg_3843[7]_i_8_n_2\,
      S(0) => \K_V_8_reg_3843[7]_i_9_n_2\
    );
\K_V_8_reg_3843_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_8_reg_3843_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_8_reg_3843_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_8_reg_3843_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_22(7),
      O(3 downto 2) => \NLW_K_V_8_reg_3843_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_3_4_fu_240_reg[7]\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_8_reg_3843[9]_i_2_n_2\
    );
\K_V_9_reg_3848[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(2),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(2),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(1),
      O => \K_V_9_reg_3848[3]_i_2_n_2\
    );
\K_V_9_reg_3848[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(1),
      O => \K_V_9_reg_3848[3]_i_3_n_2\
    );
\K_V_9_reg_3848[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(1),
      O => \K_V_9_reg_3848[3]_i_4_n_2\
    );
\K_V_9_reg_3848[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(0),
      O => \K_V_9_reg_3848[3]_i_5_n_2\
    );
\K_V_9_reg_3848[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[3]_i_2_n_2\,
      I1 => \g_1_reg_562_reg[7]\(3),
      I2 => \zext_ln69_3_reg_3780_reg[1]\,
      I3 => \^dobdo\(3),
      I4 => \^dobdo\(2),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(2),
      O => \K_V_9_reg_3848[3]_i_6_n_2\
    );
\K_V_9_reg_3848[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[3]_i_3_n_2\,
      I1 => \g_1_reg_562_reg[7]\(2),
      I2 => \zext_ln69_3_reg_3780_reg[1]\,
      I3 => \^dobdo\(2),
      I4 => \^dobdo\(1),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(1),
      O => \K_V_9_reg_3848[3]_i_7_n_2\
    );
\K_V_9_reg_3848[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1221DEED"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(1),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(1),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(0),
      I4 => \^dobdo\(0),
      O => \K_V_9_reg_3848[3]_i_8_n_2\
    );
\K_V_9_reg_3848[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(0),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(0),
      O => \K_V_9_reg_3848[3]_i_9_n_2\
    );
\K_V_9_reg_3848[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(6),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(6),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(5),
      O => \K_V_9_reg_3848[7]_i_2_n_2\
    );
\K_V_9_reg_3848[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(5),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(5),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(4),
      O => \K_V_9_reg_3848[7]_i_3_n_2\
    );
\K_V_9_reg_3848[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(4),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(4),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(3),
      O => \K_V_9_reg_3848[7]_i_4_n_2\
    );
\K_V_9_reg_3848[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(3),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(3),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(2),
      O => \K_V_9_reg_3848[7]_i_5_n_2\
    );
\K_V_9_reg_3848[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[7]_i_2_n_2\,
      I1 => \g_1_reg_562_reg[7]\(7),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \^dobdo\(7),
      I4 => \^dobdo\(6),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(6),
      O => \K_V_9_reg_3848[7]_i_6_n_2\
    );
\K_V_9_reg_3848[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[7]_i_3_n_2\,
      I1 => \g_1_reg_562_reg[7]\(6),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \^dobdo\(6),
      I4 => \^dobdo\(5),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(5),
      O => \K_V_9_reg_3848[7]_i_7_n_2\
    );
\K_V_9_reg_3848[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[7]_i_4_n_2\,
      I1 => \g_1_reg_562_reg[7]\(5),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \^dobdo\(5),
      I4 => \^dobdo\(4),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(4),
      O => \K_V_9_reg_3848[7]_i_8_n_2\
    );
\K_V_9_reg_3848[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_9_reg_3848[7]_i_5_n_2\,
      I1 => \g_1_reg_562_reg[7]\(4),
      I2 => \zext_ln69_8_reg_3798_reg[0]\,
      I3 => \^dobdo\(4),
      I4 => \^dobdo\(3),
      I5 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(3),
      O => \K_V_9_reg_3848[7]_i_9_n_2\
    );
\K_V_9_reg_3848[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(7),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(7),
      I3 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(6),
      O => \K_V_9_reg_3848[9]_i_2_n_2\
    );
\K_V_9_reg_3848[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2FF4B"
    )
        port map (
      I0 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(6),
      I1 => \g_1_reg_562_reg[7]\(7),
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(7),
      I3 => \zext_ln69_8_reg_3798_reg[0]\,
      I4 => \^dobdo\(7),
      O => \K_V_9_reg_3848[9]_i_3_n_2\
    );
\K_V_9_reg_3848_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_9_reg_3848_reg[3]_i_1_n_2\,
      CO(2) => \K_V_9_reg_3848_reg[3]_i_1_n_3\,
      CO(1) => \K_V_9_reg_3848_reg[3]_i_1_n_4\,
      CO(0) => \K_V_9_reg_3848_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_9_reg_3848[3]_i_2_n_2\,
      DI(2) => \K_V_9_reg_3848[3]_i_3_n_2\,
      DI(1) => \K_V_9_reg_3848[3]_i_4_n_2\,
      DI(0) => \K_V_9_reg_3848[3]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(3 downto 0),
      S(3) => \K_V_9_reg_3848[3]_i_6_n_2\,
      S(2) => \K_V_9_reg_3848[3]_i_7_n_2\,
      S(1) => \K_V_9_reg_3848[3]_i_8_n_2\,
      S(0) => \K_V_9_reg_3848[3]_i_9_n_2\
    );
\K_V_9_reg_3848_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_9_reg_3848_reg[3]_i_1_n_2\,
      CO(3) => \K_V_9_reg_3848_reg[7]_i_1_n_2\,
      CO(2) => \K_V_9_reg_3848_reg[7]_i_1_n_3\,
      CO(1) => \K_V_9_reg_3848_reg[7]_i_1_n_4\,
      CO(0) => \K_V_9_reg_3848_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_9_reg_3848[7]_i_2_n_2\,
      DI(2) => \K_V_9_reg_3848[7]_i_3_n_2\,
      DI(1) => \K_V_9_reg_3848[7]_i_4_n_2\,
      DI(0) => \K_V_9_reg_3848[7]_i_5_n_2\,
      O(3 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(7 downto 4),
      S(3) => \K_V_9_reg_3848[7]_i_6_n_2\,
      S(2) => \K_V_9_reg_3848[7]_i_7_n_2\,
      S(1) => \K_V_9_reg_3848[7]_i_8_n_2\,
      S(0) => \K_V_9_reg_3848[7]_i_9_n_2\
    );
\K_V_9_reg_3848_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_9_reg_3848_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_9_reg_3848_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_9_reg_3848_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_9_reg_3848[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_9_reg_3848_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_9_reg_3848[9]_i_3_n_2\
    );
\K_V_reg_3788[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(1),
      I1 => \K_V_10_reg_3853_reg[3]\(1),
      I2 => \K_V_reg_3788_reg[3]\(0),
      I3 => \K_V_reg_3788_reg[3]_0\(0),
      I4 => \zext_ln69_8_reg_3798_reg[1]\,
      I5 => \K_V_10_reg_3853_reg[3]_0\(0),
      O => ram_reg_15(0)
    );
\bayerWindow_val_V_2_0_fu_188[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(0),
      O => ram_reg_0(0)
    );
\bayerWindow_val_V_2_0_fu_188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(1),
      O => ram_reg_0(1)
    );
\bayerWindow_val_V_2_0_fu_188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(2),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(2),
      O => ram_reg_0(2)
    );
\bayerWindow_val_V_2_0_fu_188[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(3),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(3),
      O => ram_reg_0(3)
    );
\bayerWindow_val_V_2_0_fu_188[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(4),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(4),
      O => ram_reg_0(4)
    );
\bayerWindow_val_V_2_0_fu_188[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(5),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(5),
      O => ram_reg_0(5)
    );
\bayerWindow_val_V_2_0_fu_188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(6),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(6),
      O => ram_reg_0(6)
    );
\bayerWindow_val_V_2_0_fu_188[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(7),
      O => ram_reg_0(7)
    );
\bayerWindow_val_V_2_1_fu_192[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \g_1_reg_562_reg[7]\(0),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(0)
    );
\bayerWindow_val_V_2_1_fu_192[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \g_1_reg_562_reg[7]\(1),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(1)
    );
\bayerWindow_val_V_2_1_fu_192[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(2),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(2),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(2)
    );
\bayerWindow_val_V_2_1_fu_192[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(3),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(3),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(3)
    );
\bayerWindow_val_V_2_1_fu_192[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(4),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(4),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(4)
    );
\bayerWindow_val_V_2_1_fu_192[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(5),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(5),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(5)
    );
\bayerWindow_val_V_2_1_fu_192[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(6),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(6),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(6)
    );
\bayerWindow_val_V_2_1_fu_192[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \g_1_reg_562_reg[7]\(7),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(7),
      O => \^bayerwindow_val_v_2_2_fu_196_reg[7]\(7)
    );
\bayerWindow_val_V_2_2_fu_196[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(0),
      O => ram_reg_1(0)
    );
\bayerWindow_val_V_2_2_fu_196[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(1),
      O => ram_reg_1(1)
    );
\bayerWindow_val_V_2_2_fu_196[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(2),
      O => ram_reg_1(2)
    );
\bayerWindow_val_V_2_2_fu_196[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(3),
      O => ram_reg_1(3)
    );
\bayerWindow_val_V_2_2_fu_196[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(4),
      O => ram_reg_1(4)
    );
\bayerWindow_val_V_2_2_fu_196[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(5),
      O => ram_reg_1(5)
    );
\bayerWindow_val_V_2_2_fu_196[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(6),
      O => ram_reg_1(6)
    );
\bayerWindow_val_V_2_2_fu_196[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(7),
      O => ram_reg_1(7)
    );
\g_1_reg_562[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(0),
      O => ram_reg_14(0)
    );
\g_1_reg_562[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(1),
      O => ram_reg_14(1)
    );
\g_1_reg_562[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(2),
      O => ram_reg_14(2)
    );
\g_1_reg_562[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(3),
      O => ram_reg_14(3)
    );
\g_1_reg_562[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(4),
      O => ram_reg_14(4)
    );
\g_1_reg_562[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(5),
      O => ram_reg_14(5)
    );
\g_1_reg_562[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(6),
      O => ram_reg_14(6)
    );
\g_1_reg_562[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      I2 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I3 => \g_1_reg_562_reg[7]_0\,
      I4 => \g_1_reg_562_reg[7]\(7),
      O => ram_reg_14(7)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_20(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => linebuf_yuv_val_V_1_d0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuf_yuv_val_V_1_we0,
      ENBWREN => linebuf_yuv_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ram_reg_19,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(0),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(0),
      O => linebuf_yuv_val_V_1_d0(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(7),
      O => DIADI(7)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(6),
      O => DIADI(6)
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(7),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(7),
      O => linebuf_yuv_val_V_1_d0(7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(5),
      O => DIADI(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(6),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(6),
      O => linebuf_yuv_val_V_1_d0(6)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(4),
      O => DIADI(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(5),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(5),
      O => linebuf_yuv_val_V_1_d0(5)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(3),
      O => DIADI(3)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(4),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(4),
      O => linebuf_yuv_val_V_1_d0(4)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(2),
      O => DIADI(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(3),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(3),
      O => linebuf_yuv_val_V_1_d0(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(1),
      O => DIADI(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(2),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(2),
      O => linebuf_yuv_val_V_1_d0(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(0),
      O => DIADI(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_22(1),
      I1 => cmp101_i_reg_3692,
      I2 => ram_reg_21(1),
      O => linebuf_yuv_val_V_1_d0(1)
    );
\zext_ln69_8_reg_3798[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(0),
      O => \^d\(0)
    );
\zext_ln69_8_reg_3798[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \zext_ln69_8_reg_3798_reg[1]\,
      I2 => \zext_ln69_8_reg_3798_reg[7]\(1),
      O => \^d\(1)
    );
\zext_ln69_8_reg_3798[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(2),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(2),
      O => \^d\(2)
    );
\zext_ln69_8_reg_3798[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(3),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(3),
      O => \^d\(3)
    );
\zext_ln69_8_reg_3798[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(4),
      I1 => \zext_ln69_8_reg_3798_reg[0]\,
      I2 => \^dobdo\(4),
      O => \^d\(4)
    );
\zext_ln69_8_reg_3798[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(5),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(5),
      O => \^d\(5)
    );
\zext_ln69_8_reg_3798[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(6),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(6),
      O => \^d\(6)
    );
\zext_ln69_8_reg_3798[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \zext_ln69_8_reg_3798_reg[7]\(7),
      I1 => \zext_ln69_3_reg_3780_reg[1]\,
      I2 => \^dobdo\(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_30 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_30;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_30 is
  signal Debayer_U0_imgBayer_read : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16392;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuf_yuv_val_V_0_U/design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => Debayer_U0_imgBayer_read,
      ENBWREN => linebuf_yuv_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => p_18_in,
      WEA(2) => p_18_in,
      WEA(1) => p_18_in,
      WEA(0) => p_18_in,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4,
      O => Debayer_U0_imgBayer_read
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_1(0),
      I2 => ram_reg_2,
      O => p_18_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram is
  port (
    addr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_2146_reg_0_sp_1 : out STD_LOGIC;
    \icmp_ln595_reg_2160_reg[0]\ : out STD_LOGIC;
    \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    ram_reg_1_0 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_1_1 : out STD_LOGIC;
    ram_reg_2_0 : out STD_LOGIC;
    ram_reg_2_1 : out STD_LOGIC;
    ram_reg_2_2 : out STD_LOGIC;
    ram_reg_2_3 : out STD_LOGIC;
    ram_reg_2_4 : out STD_LOGIC;
    ram_reg_2_5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_0 : out STD_LOGIC;
    ram_reg_0_1 : out STD_LOGIC;
    ram_reg_0_2 : out STD_LOGIC;
    ram_reg_0_3 : out STD_LOGIC;
    ram_reg_0_4 : out STD_LOGIC;
    ram_reg_0_5 : out STD_LOGIC;
    ram_reg_0_6 : out STD_LOGIC;
    ram_reg_0_7 : out STD_LOGIC;
    ram_reg_0_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_2_reg_2294_reg[7]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    z_reg_2146_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln595_reg_2160 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    tmp_9_reg_2198_pp0_iter6_reg : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    cmp37_i_i_reg_2135 : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    icmp_ln595_reg_2160_pp0_iter1_reg : in STD_LOGIC;
    cmp110_i_i_reg_2175_pp0_iter1_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln1347_1_reg_2262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp140_i_i_reg_2139 : in STD_LOGIC;
    ram_reg_2_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_reg_2267_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_2_reg_2294_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_2_reg_2294_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln180_2_reg_2294_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_13 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2_9 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram is
  signal \^addr1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ce0\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal \^icmp_ln595_reg_2160_reg[0]\ : STD_LOGIC;
  signal lineBuffer_val_V_1_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_val_V_1_we0 : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ram_reg_0_i_18_n_2 : STD_LOGIC;
  signal ram_reg_0_i_19_n_2 : STD_LOGIC;
  signal ram_reg_0_i_20_n_2 : STD_LOGIC;
  signal ram_reg_0_i_21_n_2 : STD_LOGIC;
  signal ram_reg_0_i_22_n_2 : STD_LOGIC;
  signal ram_reg_0_i_23_n_2 : STD_LOGIC;
  signal ram_reg_0_i_24_n_2 : STD_LOGIC;
  signal ram_reg_0_i_26_n_2 : STD_LOGIC;
  signal ram_reg_0_i_27_n_2 : STD_LOGIC;
  signal ram_reg_0_i_28_n_2 : STD_LOGIC;
  signal ram_reg_0_i_29_n_2 : STD_LOGIC;
  signal ram_reg_0_i_30_n_2 : STD_LOGIC;
  signal \ram_reg_0_i_3__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_4__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_4__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_4__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_5__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_5__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_5__0_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_5__0_n_5\ : STD_LOGIC;
  signal \ret_23_reg_2316[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_23_reg_2316_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal z_reg_2146_reg_0_sn_1 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_0_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ret_23_reg_2316_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_23_reg_2316_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_2_reg_2300_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_reg_2300_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_2273_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_2273_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_0_fu_184[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_1_fu_188[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[6]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \pixWindow_val_val_V_0_0_2_fu_192[7]_i_1\ : label is "soft_lutpair227";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 49176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_5__0\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \zext_ln1347_1_reg_2262[7]_i_1\ : label is "soft_lutpair243";
begin
  addr1(11 downto 0) <= \^addr1\(11 downto 0);
  ce0 <= \^ce0\;
  ce1 <= \^ce1\;
  \icmp_ln595_reg_2160_reg[0]\ <= \^icmp_ln595_reg_2160_reg[0]\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
  \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ <= \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\;
  z_reg_2146_reg_0_sp_1 <= z_reg_2146_reg_0_sn_1;
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(0),
      O => ram_reg_0_0
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(1),
      O => ram_reg_0_1
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(2),
      O => ram_reg_0_2
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(3),
      O => ram_reg_0_3
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(4),
      O => ram_reg_0_4
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(5),
      O => ram_reg_0_5
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(6),
      O => ram_reg_0_6
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(7),
      O => ram_reg_0_7
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(16),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(0),
      O => ram_reg_1_0
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(17),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(1),
      O => ram_reg_1_1
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(18),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(2),
      O => ram_reg_2_0
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(19),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(3),
      O => ram_reg_2_1
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(20),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(4),
      O => ram_reg_2_2
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(21),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(5),
      O => ram_reg_2_3
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(22),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(6),
      O => ram_reg_2_4
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(23),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(7),
      O => ram_reg_2_5
    );
\pixWindow_val_val_V_0_0_0_fu_184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(0),
      O => ram_reg_0_8(0)
    );
\pixWindow_val_val_V_0_0_0_fu_184[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(1),
      O => ram_reg_0_8(1)
    );
\pixWindow_val_val_V_0_0_0_fu_184[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(2),
      O => ram_reg_0_8(2)
    );
\pixWindow_val_val_V_0_0_0_fu_184[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(3),
      O => ram_reg_0_8(3)
    );
\pixWindow_val_val_V_0_0_0_fu_184[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(4),
      O => ram_reg_0_8(4)
    );
\pixWindow_val_val_V_0_0_0_fu_184[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(5),
      O => ram_reg_0_8(5)
    );
\pixWindow_val_val_V_0_0_0_fu_184[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(6),
      O => ram_reg_0_8(6)
    );
\pixWindow_val_val_V_0_0_0_fu_184[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(7),
      O => ram_reg_0_8(7)
    );
\pixWindow_val_val_V_0_0_1_fu_188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(8),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(0),
      O => ram_reg_1_3(0)
    );
\pixWindow_val_val_V_0_0_1_fu_188[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(9),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(1),
      O => ram_reg_1_3(1)
    );
\pixWindow_val_val_V_0_0_1_fu_188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(10),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(2),
      O => ram_reg_1_3(2)
    );
\pixWindow_val_val_V_0_0_1_fu_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(11),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(3),
      O => ram_reg_1_3(3)
    );
\pixWindow_val_val_V_0_0_1_fu_188[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(12),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(4),
      O => ram_reg_1_3(4)
    );
\pixWindow_val_val_V_0_0_1_fu_188[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(13),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(5),
      O => ram_reg_1_3(5)
    );
\pixWindow_val_val_V_0_0_1_fu_188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(14),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(6),
      O => ram_reg_1_3(6)
    );
\pixWindow_val_val_V_0_0_1_fu_188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(15),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(7),
      O => ram_reg_1_3(7)
    );
\pixWindow_val_val_V_0_0_2_fu_192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(16),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(0),
      O => D(0)
    );
\pixWindow_val_val_V_0_0_2_fu_192[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(17),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(1),
      O => D(1)
    );
\pixWindow_val_val_V_0_0_2_fu_192[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(18),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(2),
      O => D(2)
    );
\pixWindow_val_val_V_0_0_2_fu_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(19),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(3),
      O => D(3)
    );
\pixWindow_val_val_V_0_0_2_fu_192[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(20),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(4),
      O => D(4)
    );
\pixWindow_val_val_V_0_0_2_fu_192[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(21),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(5),
      O => D(5)
    );
\pixWindow_val_val_V_0_0_2_fu_192[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(22),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(6),
      O => D(6)
    );
\pixWindow_val_val_V_0_0_2_fu_192[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(23),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(7),
      O => D(7)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_9(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => lineBuffer_val_V_1_d0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => lineBuffer_val_V_1_d0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^q1\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^q1\(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln595_reg_2160_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(0),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(0),
      O => lineBuffer_val_V_1_d0(0)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(0),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(0),
      O => lineBuffer_val_V_1_d0(8)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\,
      O => \^ce0\
    );
ram_reg_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => tmp_9_reg_2198_pp0_iter6_reg,
      I1 => ram_reg_0_10,
      I2 => imgRB_full_n,
      I3 => ram_reg_0_i_30_n_2,
      O => \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(11),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(11),
      O => ram_reg_0_i_18_n_2
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(10),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(10),
      O => ram_reg_0_i_19_n_2
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_0_13,
      O => lineBuffer_val_V_1_we0
    );
ram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => icmp_ln595_reg_2160,
      I1 => \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\,
      I2 => ram_reg_2_6,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ram_reg_0_9(0),
      O => \^icmp_ln595_reg_2160_reg[0]\
    );
ram_reg_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(9),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(9),
      O => ram_reg_0_i_20_n_2
    );
ram_reg_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(8),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(8),
      O => ram_reg_0_i_21_n_2
    );
ram_reg_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(7),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(7),
      O => ram_reg_0_i_22_n_2
    );
ram_reg_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(6),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(6),
      O => ram_reg_0_i_23_n_2
    );
ram_reg_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(5),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(5),
      O => ram_reg_0_i_24_n_2
    );
ram_reg_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(0),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(0),
      O => z_reg_2146_reg_0_sn_1
    );
ram_reg_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(4),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(4),
      O => ram_reg_0_i_26_n_2
    );
ram_reg_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(3),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(3),
      O => ram_reg_0_i_27_n_2
    );
ram_reg_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(2),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(2),
      O => ram_reg_0_i_28_n_2
    );
ram_reg_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(1),
      I1 => ram_reg_0_9(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_6,
      I4 => Q(1),
      O => ram_reg_0_i_29_n_2
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0_9(0),
      I2 => \^tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\,
      O => \^ce1\
    );
ram_reg_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(7),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(7),
      O => lineBuffer_val_V_1_d0(7)
    );
ram_reg_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => cmp37_i_i_reg_2135,
      I1 => icmp_ln595_reg_2160,
      I2 => imgG_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ram_reg_2_6,
      O => ram_reg_0_i_30_n_2
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_4__0_n_2\,
      CO(3 downto 2) => \NLW_ram_reg_0_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_i_3__0_n_4\,
      CO(0) => \ram_reg_0_i_3__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_i_3__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^addr1\(11 downto 9),
      S(3) => '0',
      S(2) => ram_reg_0_i_18_n_2,
      S(1) => ram_reg_0_i_19_n_2,
      S(0) => ram_reg_0_i_20_n_2
    );
ram_reg_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(6),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(6),
      O => lineBuffer_val_V_1_d0(6)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_5__0_n_2\,
      CO(3) => \ram_reg_0_i_4__0_n_2\,
      CO(2) => \ram_reg_0_i_4__0_n_3\,
      CO(1) => \ram_reg_0_i_4__0_n_4\,
      CO(0) => \ram_reg_0_i_4__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^addr1\(8 downto 5),
      S(3) => ram_reg_0_i_21_n_2,
      S(2) => ram_reg_0_i_22_n_2,
      S(1) => ram_reg_0_i_23_n_2,
      S(0) => ram_reg_0_i_24_n_2
    );
ram_reg_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(5),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(5),
      O => lineBuffer_val_V_1_d0(5)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_5__0_n_2\,
      CO(2) => \ram_reg_0_i_5__0_n_3\,
      CO(1) => \ram_reg_0_i_5__0_n_4\,
      CO(0) => \ram_reg_0_i_5__0_n_5\,
      CYINIT => z_reg_2146_reg_0_sn_1,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^addr1\(4 downto 1),
      S(3) => ram_reg_0_i_26_n_2,
      S(2) => ram_reg_0_i_27_n_2,
      S(1) => ram_reg_0_i_28_n_2,
      S(0) => ram_reg_0_i_29_n_2
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_6,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_0_9(0),
      I4 => z_reg_2146_reg(0),
      O => \^addr1\(0)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(4),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(4),
      O => lineBuffer_val_V_1_d0(4)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(3),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(3),
      O => lineBuffer_val_V_1_d0(3)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(2),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(2),
      O => lineBuffer_val_V_1_d0(2)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_11(1),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_0_12(1),
      O => lineBuffer_val_V_1_d0(1)
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_9(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => lineBuffer_val_V_1_d0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => lineBuffer_val_V_1_d0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^q1\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^q1\(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln595_reg_2160_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(0),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(0),
      O => lineBuffer_val_V_1_d0(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(7),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(7),
      O => lineBuffer_val_V_1_d0(15)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(6),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(6),
      O => lineBuffer_val_V_1_d0(14)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(5),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(5),
      O => lineBuffer_val_V_1_d0(13)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(4),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(4),
      O => lineBuffer_val_V_1_d0(12)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(3),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(3),
      O => lineBuffer_val_V_1_d0(11)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(2),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(2),
      O => lineBuffer_val_V_1_d0(10)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_5(1),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_1_6(1),
      O => lineBuffer_val_V_1_d0(9)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(1),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(1),
      O => lineBuffer_val_V_1_d0(17)
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_9(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => lineBuffer_val_V_1_d0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln595_reg_2160_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(7),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(7),
      O => lineBuffer_val_V_1_d0(23)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(6),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(6),
      O => lineBuffer_val_V_1_d0(22)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(5),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(5),
      O => lineBuffer_val_V_1_d0(21)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(4),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(4),
      O => lineBuffer_val_V_1_d0(20)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(3),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(3),
      O => lineBuffer_val_V_1_d0(19)
    );
ram_reg_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_7(2),
      I1 => cmp140_i_i_reg_2139,
      I2 => ram_reg_2_8(2),
      O => lineBuffer_val_V_1_d0(18)
    );
\ret_23_reg_2316[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \^q1\(3),
      I2 => din3(0),
      I3 => \^q1\(19),
      O => \ret_23_reg_2316[3]_i_2_n_2\
    );
\ret_23_reg_2316[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \^q1\(2),
      I2 => din3(0),
      I3 => \^q1\(18),
      O => \ret_23_reg_2316[3]_i_3_n_2\
    );
\ret_23_reg_2316[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \^q1\(1),
      I2 => din3(0),
      I3 => \^q1\(17),
      O => \ret_23_reg_2316[3]_i_4_n_2\
    );
\ret_23_reg_2316[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \^q1\(0),
      I2 => din3(0),
      I3 => \^q1\(16),
      O => \ret_23_reg_2316[3]_i_5_n_2\
    );
\ret_23_reg_2316[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \^q1\(7),
      I2 => din3(0),
      I3 => \^q1\(23),
      O => \ret_23_reg_2316[7]_i_2_n_2\
    );
\ret_23_reg_2316[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \^q1\(6),
      I2 => din3(0),
      I3 => \^q1\(22),
      O => \ret_23_reg_2316[7]_i_3_n_2\
    );
\ret_23_reg_2316[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \^q1\(5),
      I2 => din3(0),
      I3 => \^q1\(21),
      O => \ret_23_reg_2316[7]_i_4_n_2\
    );
\ret_23_reg_2316[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \^q1\(4),
      I2 => din3(0),
      I3 => \^q1\(20),
      O => \ret_23_reg_2316[7]_i_5_n_2\
    );
\ret_23_reg_2316_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_23_reg_2316_reg[3]_i_1_n_2\,
      CO(2) => \ret_23_reg_2316_reg[3]_i_1_n_3\,
      CO(1) => \ret_23_reg_2316_reg[3]_i_1_n_4\,
      CO(0) => \ret_23_reg_2316_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \^q1\(11 downto 8),
      O(3 downto 0) => ram_reg_1_4(3 downto 0),
      S(3) => \ret_23_reg_2316[3]_i_2_n_2\,
      S(2) => \ret_23_reg_2316[3]_i_3_n_2\,
      S(1) => \ret_23_reg_2316[3]_i_4_n_2\,
      S(0) => \ret_23_reg_2316[3]_i_5_n_2\
    );
\ret_23_reg_2316_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_23_reg_2316_reg[3]_i_1_n_2\,
      CO(3) => \ret_23_reg_2316_reg[7]_i_1_n_2\,
      CO(2) => \ret_23_reg_2316_reg[7]_i_1_n_3\,
      CO(1) => \ret_23_reg_2316_reg[7]_i_1_n_4\,
      CO(0) => \ret_23_reg_2316_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^q1\(15 downto 12),
      O(3 downto 0) => ram_reg_1_4(7 downto 4),
      S(3) => \ret_23_reg_2316[7]_i_2_n_2\,
      S(2) => \ret_23_reg_2316[7]_i_3_n_2\,
      S(1) => \ret_23_reg_2316[7]_i_4_n_2\,
      S(0) => \ret_23_reg_2316[7]_i_5_n_2\
    );
\ret_23_reg_2316_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_23_reg_2316_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_23_reg_2316_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_23_reg_2316_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ram_reg_1_4(8),
      S(3 downto 0) => B"0001"
    );
\tmp_2_reg_2300_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_2_reg_2294_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_2_reg_2300_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_2_reg_2300_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \trunc_ln180_2_reg_2294_reg[7]_i_1_0\(0),
      S(3 downto 0) => B"0001"
    );
\tmp_reg_2273_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_reg_2267_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_reg_2273_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_reg_2273_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln180_2_reg_2294[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(3),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(3),
      I4 => \^q1\(11),
      O => \trunc_ln180_2_reg_2294[3]_i_6_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(2),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(2),
      I4 => \^q1\(10),
      O => \trunc_ln180_2_reg_2294[3]_i_7_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(1),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(1),
      I4 => \^q1\(9),
      O => \trunc_ln180_2_reg_2294[3]_i_8_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(0),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(0),
      I4 => \^q1\(8),
      O => \trunc_ln180_2_reg_2294[3]_i_9_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(7),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(7),
      I4 => \^q1\(15),
      O => \trunc_ln180_2_reg_2294[7]_i_6_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(6),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(6),
      I4 => \^q1\(14),
      O => \trunc_ln180_2_reg_2294[7]_i_7_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(5),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(5),
      I4 => \^q1\(13),
      O => \trunc_ln180_2_reg_2294[7]_i_8_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(4),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => ram_reg_1_5(4),
      I4 => \^q1\(12),
      O => \trunc_ln180_2_reg_2294[7]_i_9_n_2\
    );
\trunc_ln180_2_reg_2294_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_2_reg_2294_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_2_reg_2294_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_2_reg_2294_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_2_reg_2294_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \trunc_ln180_2_reg_2294_reg[3]\(3 downto 0),
      O(3 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(3 downto 0),
      S(3) => \trunc_ln180_2_reg_2294[3]_i_6_n_2\,
      S(2) => \trunc_ln180_2_reg_2294[3]_i_7_n_2\,
      S(1) => \trunc_ln180_2_reg_2294[3]_i_8_n_2\,
      S(0) => \trunc_ln180_2_reg_2294[3]_i_9_n_2\
    );
\trunc_ln180_2_reg_2294_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_2_reg_2294_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_2_reg_2294_reg[7]_i_1_n_2\,
      CO(2) => \trunc_ln180_2_reg_2294_reg[7]_i_1_n_3\,
      CO(1) => \trunc_ln180_2_reg_2294_reg[7]_i_1_n_4\,
      CO(0) => \trunc_ln180_2_reg_2294_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \trunc_ln180_2_reg_2294_reg[7]\(3 downto 0),
      O(3 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(7 downto 4),
      S(3) => \trunc_ln180_2_reg_2294[7]_i_6_n_2\,
      S(2) => \trunc_ln180_2_reg_2294[7]_i_7_n_2\,
      S(1) => \trunc_ln180_2_reg_2294[7]_i_8_n_2\,
      S(0) => \trunc_ln180_2_reg_2294[7]_i_9_n_2\
    );
\trunc_ln180_reg_2267[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(3),
      I1 => ram_reg_1_5(3),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(3),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(11),
      O => \trunc_ln180_reg_2267[3]_i_6_n_2\
    );
\trunc_ln180_reg_2267[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(2),
      I1 => ram_reg_1_5(2),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(2),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(10),
      O => \trunc_ln180_reg_2267[3]_i_7_n_2\
    );
\trunc_ln180_reg_2267[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(1),
      I1 => ram_reg_1_5(1),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(1),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(9),
      O => \trunc_ln180_reg_2267[3]_i_8_n_2\
    );
\trunc_ln180_reg_2267[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(0),
      I1 => ram_reg_1_5(0),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(0),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(8),
      O => \trunc_ln180_reg_2267[3]_i_9_n_2\
    );
\trunc_ln180_reg_2267[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(7),
      I1 => ram_reg_1_5(7),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(7),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(15),
      O => \trunc_ln180_reg_2267[7]_i_6_n_2\
    );
\trunc_ln180_reg_2267[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(6),
      I1 => ram_reg_1_5(6),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(6),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(14),
      O => \trunc_ln180_reg_2267[7]_i_7_n_2\
    );
\trunc_ln180_reg_2267[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(5),
      I1 => ram_reg_1_5(5),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(5),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(13),
      O => \trunc_ln180_reg_2267[7]_i_8_n_2\
    );
\trunc_ln180_reg_2267[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_2_reg_2294_reg[7]_0\(4),
      I1 => ram_reg_1_5(4),
      I2 => \zext_ln1347_1_reg_2262_reg[7]\(4),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => \^q1\(12),
      O => \trunc_ln180_reg_2267[7]_i_9_n_2\
    );
\trunc_ln180_reg_2267_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_reg_2267_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_reg_2267_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_reg_2267_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_reg_2267_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(3 downto 0),
      S(3) => \trunc_ln180_reg_2267[3]_i_6_n_2\,
      S(2) => \trunc_ln180_reg_2267[3]_i_7_n_2\,
      S(1) => \trunc_ln180_reg_2267[3]_i_8_n_2\,
      S(0) => \trunc_ln180_reg_2267[3]_i_9_n_2\
    );
\trunc_ln180_reg_2267_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_reg_2267_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_reg_2267_reg[7]_i_1_n_2\,
      CO(2) => \trunc_ln180_reg_2267_reg[7]_i_1_n_3\,
      CO(1) => \trunc_ln180_reg_2267_reg[7]_i_1_n_4\,
      CO(0) => \trunc_ln180_reg_2267_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \trunc_ln180_reg_2267_reg[7]\(3 downto 0),
      O(3 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(7 downto 4),
      S(3) => \trunc_ln180_reg_2267[7]_i_6_n_2\,
      S(2) => \trunc_ln180_reg_2267[7]_i_7_n_2\,
      S(1) => \trunc_ln180_reg_2267[7]_i_8_n_2\,
      S(0) => \trunc_ln180_reg_2267[7]_i_9_n_2\
    );
\zext_ln1347_1_reg_2262[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(8),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(0),
      O => ram_reg_1_2(0)
    );
\zext_ln1347_1_reg_2262[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(9),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(1),
      O => ram_reg_1_2(1)
    );
\zext_ln1347_1_reg_2262[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(10),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(2),
      O => ram_reg_1_2(2)
    );
\zext_ln1347_1_reg_2262[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(11),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(3),
      O => ram_reg_1_2(3)
    );
\zext_ln1347_1_reg_2262[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(12),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(4),
      O => ram_reg_1_2(4)
    );
\zext_ln1347_1_reg_2262[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(13),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(5),
      O => ram_reg_1_2(5)
    );
\zext_ln1347_1_reg_2262[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(14),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(6),
      O => ram_reg_1_2(6)
    );
\zext_ln1347_1_reg_2262[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(15),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => \zext_ln1347_1_reg_2262_reg[7]\(7),
      O => ram_reg_1_2(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_12 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    lineBuffer_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_12 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_12;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_12 is
  signal p_45_in : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 49176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q1(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q1(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => p_45_in,
      WEA(2) => p_45_in,
      WEA(1) => p_45_in,
      WEA(0) => p_45_in,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => ram_reg_0_0,
      O => p_45_in
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q1(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q1(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => p_45_in,
      WEA(2) => p_45_in,
      WEA(1) => p_45_in,
      WEA(0) => p_45_in,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => d0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => p_45_in,
      WEA(2) => p_45_in,
      WEA(1) => p_45_in,
      WEA(0) => p_45_in,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_15 is
  port (
    addr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_1945_reg_0_sp_1 : out STD_LOGIC;
    \icmp_ln843_reg_1959_reg[0]\ : out STD_LOGIC;
    \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ret_62_fu_1075_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_4_reg_2020_reg[4]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ret_31_fu_1015_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_6_reg_2050_reg[4]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ret_60_fu_1049_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ret_46_reg_2102_reg[7]_i_11_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    z_reg_1945_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln843_reg_1959 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    tmp_23_reg_1996_pp0_iter3_reg : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    cmp37_i_i_reg_1934 : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    icmp_ln843_reg_1959_pp0_iter1_reg : in STD_LOGIC;
    \trunc_ln180_8_reg_2076_reg[7]\ : in STD_LOGIC;
    \trunc_ln180_4_reg_2020_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_6_reg_2050_reg[7]\ : in STD_LOGIC;
    \trunc_ln180_6_reg_2050_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_8_reg_2076_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp140_i_i_reg_1938 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_4_reg_2020_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_8_reg_2076_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_6_reg_2050_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_5 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2_3 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_15 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_15;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_15 is
  signal \^addr1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_phi_mux_up_val_V_2_phi_fu_378_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_up_val_V_phi_fu_396_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ce0\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal \^icmp_ln843_reg_1959_reg[0]\ : STD_LOGIC;
  signal lineBuffer_val_V_1_d0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_val_V_1_we0 : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_i_18__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_19__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_20__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_21__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_22__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_23__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_24__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_26__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_27__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_28__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_29__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_30__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_3__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_3__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_4__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_4__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_4__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_4__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_5__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_i_5__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_i_5__2_n_4\ : STD_LOGIC;
  signal \ram_reg_0_i_5__2_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_12_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_13_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_14_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_15_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_12_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_13_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_14_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_15_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_16_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_17_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_18_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_19_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_16_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_17_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_18_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_19_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_15_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_15_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_15_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_15_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_15_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[0]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[0]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[0]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[0]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[4]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[4]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[4]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020[4]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_4_reg_2020_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[0]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050[4]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_6_reg_2050_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[3]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[3]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[3]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[3]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076[6]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_8_reg_2076_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal z_reg_1945_reg_0_sn_1 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_0_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ret_27_reg_2015_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_27_reg_2015_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_29_reg_2045_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_29_reg_2045_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_31_reg_2071_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_31_reg_2071_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 49176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_3__2\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_i_5__2\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "lineBuffer_val_V_1_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
  addr1(11 downto 0) <= \^addr1\(11 downto 0);
  ce0 <= \^ce0\;
  ce1 <= \^ce1\;
  \icmp_ln843_reg_1959_reg[0]\ <= \^icmp_ln843_reg_1959_reg[0]\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
  \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ <= \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\;
  z_reg_1945_reg_0_sp_1 <= z_reg_1945_reg_0_sn_1;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => lineBuffer_val_V_1_d0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => lineBuffer_val_V_1_d0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^q1\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^q1\(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln843_reg_1959_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(0),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(0),
      O => lineBuffer_val_V_1_d0(0)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(0),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(0),
      O => lineBuffer_val_V_1_d0(8)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\,
      O => \^ce0\
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => tmp_23_reg_1996_pp0_iter3_reg,
      I1 => ram_reg_0_2,
      I2 => imgRgb_full_n,
      I3 => \ram_reg_0_i_30__0_n_2\,
      O => \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(11),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(11),
      O => \ram_reg_0_i_18__0_n_2\
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(10),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => Q(10),
      O => \ram_reg_0_i_19__0_n_2\
    );
\ram_reg_0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\,
      I2 => ram_reg_0_5,
      I3 => icmp_ln843_reg_1959_pp0_iter1_reg,
      O => lineBuffer_val_V_1_we0
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(9),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(9),
      O => \ram_reg_0_i_20__0_n_2\
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(8),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(8),
      O => \ram_reg_0_i_21__0_n_2\
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(7),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => Q(7),
      O => \ram_reg_0_i_22__0_n_2\
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(6),
      O => \ram_reg_0_i_23__0_n_2\
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(5),
      O => \ram_reg_0_i_24__0_n_2\
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(0),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => Q(0),
      O => z_reg_1945_reg_0_sn_1
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(4),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => Q(4),
      O => \ram_reg_0_i_26__0_n_2\
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(3),
      O => \ram_reg_0_i_27__0_n_2\
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(2),
      O => \ram_reg_0_i_28__0_n_2\
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => z_reg_1945_reg(1),
      O => \ram_reg_0_i_29__0_n_2\
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => icmp_ln843_reg_1959,
      I1 => ram_reg_0_1(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_2_0,
      I4 => \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\,
      O => \^icmp_ln843_reg_1959_reg[0]\
    );
\ram_reg_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0_1(0),
      I2 => \^tmp_23_reg_1996_pp0_iter3_reg_reg[0]\,
      O => \^ce1\
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => icmp_ln843_reg_1959,
      I1 => cmp37_i_i_reg_1934,
      I2 => ram_reg_2_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => imgRB_empty_n,
      O => \ram_reg_0_i_30__0_n_2\
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(7),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(7),
      O => lineBuffer_val_V_1_d0(7)
    );
\ram_reg_0_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_4__2_n_2\,
      CO(3 downto 2) => \NLW_ram_reg_0_i_3__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ram_reg_0_i_3__2_n_4\,
      CO(0) => \ram_reg_0_i_3__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ram_reg_0_i_3__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^addr1\(11 downto 9),
      S(3) => '0',
      S(2) => \ram_reg_0_i_18__0_n_2\,
      S(1) => \ram_reg_0_i_19__0_n_2\,
      S(0) => \ram_reg_0_i_20__0_n_2\
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(6),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(6),
      O => lineBuffer_val_V_1_d0(6)
    );
\ram_reg_0_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_5__2_n_2\,
      CO(3) => \ram_reg_0_i_4__2_n_2\,
      CO(2) => \ram_reg_0_i_4__2_n_3\,
      CO(1) => \ram_reg_0_i_4__2_n_4\,
      CO(0) => \ram_reg_0_i_4__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^addr1\(8 downto 5),
      S(3) => \ram_reg_0_i_21__0_n_2\,
      S(2) => \ram_reg_0_i_22__0_n_2\,
      S(1) => \ram_reg_0_i_23__0_n_2\,
      S(0) => \ram_reg_0_i_24__0_n_2\
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(5),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(5),
      O => lineBuffer_val_V_1_d0(5)
    );
\ram_reg_0_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_5__2_n_2\,
      CO(2) => \ram_reg_0_i_5__2_n_3\,
      CO(1) => \ram_reg_0_i_5__2_n_4\,
      CO(0) => \ram_reg_0_i_5__2_n_5\,
      CYINIT => z_reg_1945_reg_0_sn_1,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^addr1\(4 downto 1),
      S(3) => \ram_reg_0_i_26__0_n_2\,
      S(2) => \ram_reg_0_i_27__0_n_2\,
      S(1) => \ram_reg_0_i_28__0_n_2\,
      S(0) => \ram_reg_0_i_29__0_n_2\
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2_0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_0_1(0),
      I4 => z_reg_1945_reg(0),
      O => \^addr1\(0)
    );
\ram_reg_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(4),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(4),
      O => lineBuffer_val_V_1_d0(4)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(3),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(3),
      O => lineBuffer_val_V_1_d0(3)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(2),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(2),
      O => lineBuffer_val_V_1_d0(2)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_3(1),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_0_4(1),
      O => lineBuffer_val_V_1_d0(1)
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => lineBuffer_val_V_1_d0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => lineBuffer_val_V_1_d0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^q1\(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^q1\(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln843_reg_1959_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(0),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(0),
      O => lineBuffer_val_V_1_d0(16)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(7),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(7),
      O => lineBuffer_val_V_1_d0(15)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(6),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(6),
      O => lineBuffer_val_V_1_d0(14)
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(5),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(5),
      O => lineBuffer_val_V_1_d0(13)
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(4),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(4),
      O => lineBuffer_val_V_1_d0(12)
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(3),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(3),
      O => lineBuffer_val_V_1_d0(11)
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(2),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(2),
      O => lineBuffer_val_V_1_d0(10)
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1_2(1),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_1_3(1),
      O => lineBuffer_val_V_1_d0(9)
    );
\ram_reg_1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(1),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(1),
      O => lineBuffer_val_V_1_d0(17)
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_2_3(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addr1\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => lineBuffer_val_V_1_d0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => \^q1\(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => lineBuffer_val_V_1_we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^icmp_ln843_reg_1959_reg[0]\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(7),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(7),
      O => lineBuffer_val_V_1_d0(23)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(6),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(6),
      O => lineBuffer_val_V_1_d0(22)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(5),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(5),
      O => lineBuffer_val_V_1_d0(21)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(4),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(4),
      O => lineBuffer_val_V_1_d0(20)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(3),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(3),
      O => lineBuffer_val_V_1_d0(19)
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_2_1(2),
      I1 => cmp140_i_i_reg_1938,
      I2 => ram_reg_2_2(2),
      O => lineBuffer_val_V_1_d0(18)
    );
\ret_27_reg_2015_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_4_reg_2020_reg[4]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_27_reg_2015_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_27_reg_2015_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \trunc_ln180_4_reg_2020_reg[4]_i_1_0\(0),
      S(3 downto 0) => B"0001"
    );
\ret_29_reg_2045_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_6_reg_2050_reg[4]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_29_reg_2045_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_29_reg_2045_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \trunc_ln180_6_reg_2050_reg[4]_i_1_0\(0),
      S(3 downto 0) => B"0001"
    );
\ret_31_reg_2071_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_8_reg_2076_reg[6]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_31_reg_2071_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_31_reg_2071_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_31_fu_1015_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_46_reg_2102[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(3),
      I1 => \^q1\(11),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(3),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(3),
      O => \ret_46_reg_2102[3]_i_12_n_2\
    );
\ret_46_reg_2102[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(2),
      I1 => \^q1\(10),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(2),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(2),
      O => \ret_46_reg_2102[3]_i_13_n_2\
    );
\ret_46_reg_2102[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(1),
      I1 => \^q1\(9),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(1),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(1),
      O => \ret_46_reg_2102[3]_i_14_n_2\
    );
\ret_46_reg_2102[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(0),
      I1 => \^q1\(8),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(0),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(0),
      O => \ret_46_reg_2102[3]_i_15_n_2\
    );
\ret_46_reg_2102[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(7),
      I1 => \^q1\(15),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(7),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(7),
      O => \ret_46_reg_2102[7]_i_12_n_2\
    );
\ret_46_reg_2102[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(6),
      I1 => \^q1\(14),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(6),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(6),
      O => \ret_46_reg_2102[7]_i_13_n_2\
    );
\ret_46_reg_2102[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(5),
      I1 => \^q1\(13),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(5),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(5),
      O => \ret_46_reg_2102[7]_i_14_n_2\
    );
\ret_46_reg_2102[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(4),
      I1 => \^q1\(12),
      I2 => \trunc_ln180_4_reg_2020_reg[7]\(4),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(4),
      O => \ret_46_reg_2102[7]_i_15_n_2\
    );
\ret_46_reg_2102_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_46_reg_2102_reg[3]_i_11_n_2\,
      CO(2) => \ret_46_reg_2102_reg[3]_i_11_n_3\,
      CO(1) => \ret_46_reg_2102_reg[3]_i_11_n_4\,
      CO(0) => \ret_46_reg_2102_reg[3]_i_11_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_6_reg_2050[0]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[0]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[0]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[0]_i_5_n_2\,
      O(3 downto 0) => ret_60_fu_1049_p2(3 downto 0),
      S(3) => \ret_46_reg_2102[3]_i_12_n_2\,
      S(2) => \ret_46_reg_2102[3]_i_13_n_2\,
      S(1) => \ret_46_reg_2102[3]_i_14_n_2\,
      S(0) => \ret_46_reg_2102[3]_i_15_n_2\
    );
\ret_46_reg_2102_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[3]_i_11_n_2\,
      CO(3) => \ret_46_reg_2102_reg[7]_i_11_n_2\,
      CO(2) => \ret_46_reg_2102_reg[7]_i_11_n_3\,
      CO(1) => \ret_46_reg_2102_reg[7]_i_11_n_4\,
      CO(0) => \ret_46_reg_2102_reg[7]_i_11_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_6_reg_2050[4]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[4]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[4]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[4]_i_5_n_2\,
      O(3 downto 0) => ret_60_fu_1049_p2(7 downto 4),
      S(3) => \ret_46_reg_2102[7]_i_12_n_2\,
      S(2) => \ret_46_reg_2102[7]_i_13_n_2\,
      S(1) => \ret_46_reg_2102[7]_i_14_n_2\,
      S(0) => \ret_46_reg_2102[7]_i_15_n_2\
    );
\ret_46_reg_2102_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[7]_i_11_n_2\,
      CO(3 downto 1) => \NLW_ret_46_reg_2102_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_46_reg_2102_reg[7]_i_11_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_46_reg_2102_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ret_50_reg_2109[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(3),
      I1 => \^q1\(11),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(3),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(19),
      O => \ret_50_reg_2109[3]_i_16_n_2\
    );
\ret_50_reg_2109[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(2),
      I1 => \^q1\(10),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(2),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(18),
      O => \ret_50_reg_2109[3]_i_17_n_2\
    );
\ret_50_reg_2109[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(1),
      I1 => \^q1\(9),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(1),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(17),
      O => \ret_50_reg_2109[3]_i_18_n_2\
    );
\ret_50_reg_2109[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(0),
      I1 => \^q1\(8),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(0),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(16),
      O => \ret_50_reg_2109[3]_i_19_n_2\
    );
\ret_50_reg_2109[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(7),
      I1 => \^q1\(15),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(7),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(23),
      O => \ret_50_reg_2109[7]_i_16_n_2\
    );
\ret_50_reg_2109[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(6),
      I1 => \^q1\(14),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(6),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(22),
      O => \ret_50_reg_2109[7]_i_17_n_2\
    );
\ret_50_reg_2109[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(5),
      I1 => \^q1\(13),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(5),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(21),
      O => \ret_50_reg_2109[7]_i_18_n_2\
    );
\ret_50_reg_2109[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(4),
      I1 => \^q1\(12),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_0\(4),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => \^q1\(20),
      O => \ret_50_reg_2109[7]_i_19_n_2\
    );
\ret_50_reg_2109_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_50_reg_2109_reg[3]_i_15_n_2\,
      CO(2) => \ret_50_reg_2109_reg[3]_i_15_n_3\,
      CO(1) => \ret_50_reg_2109_reg[3]_i_15_n_4\,
      CO(0) => \ret_50_reg_2109_reg[3]_i_15_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_6_reg_2050[0]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[0]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[0]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[0]_i_5_n_2\,
      O(3 downto 0) => ret_62_fu_1075_p2(3 downto 0),
      S(3) => \ret_50_reg_2109[3]_i_16_n_2\,
      S(2) => \ret_50_reg_2109[3]_i_17_n_2\,
      S(1) => \ret_50_reg_2109[3]_i_18_n_2\,
      S(0) => \ret_50_reg_2109[3]_i_19_n_2\
    );
\ret_50_reg_2109_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[3]_i_15_n_2\,
      CO(3) => \ret_50_reg_2109_reg[7]_i_15_n_2\,
      CO(2) => \ret_50_reg_2109_reg[7]_i_15_n_3\,
      CO(1) => \ret_50_reg_2109_reg[7]_i_15_n_4\,
      CO(0) => \ret_50_reg_2109_reg[7]_i_15_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_6_reg_2050[4]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[4]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[4]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[4]_i_5_n_2\,
      O(3 downto 0) => ret_62_fu_1075_p2(7 downto 4),
      S(3) => \ret_50_reg_2109[7]_i_16_n_2\,
      S(2) => \ret_50_reg_2109[7]_i_17_n_2\,
      S(1) => \ret_50_reg_2109[7]_i_18_n_2\,
      S(0) => \ret_50_reg_2109[7]_i_19_n_2\
    );
\ret_50_reg_2109_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[7]_i_15_n_2\,
      CO(3 downto 1) => \NLW_ret_50_reg_2109_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_50_reg_2109_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln180_4_reg_2020[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(3),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(3),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(3)
    );
\trunc_ln180_4_reg_2020[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(2),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(2),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(2)
    );
\trunc_ln180_4_reg_2020[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(1),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(1),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(1)
    );
\trunc_ln180_4_reg_2020[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(0),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(0),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(0)
    );
\trunc_ln180_4_reg_2020[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(3),
      I1 => \^q1\(3),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(3),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(3),
      O => \trunc_ln180_4_reg_2020[0]_i_6_n_2\
    );
\trunc_ln180_4_reg_2020[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(2),
      I1 => \^q1\(2),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(2),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(2),
      O => \trunc_ln180_4_reg_2020[0]_i_7_n_2\
    );
\trunc_ln180_4_reg_2020[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(1),
      I1 => \^q1\(1),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(1),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(1),
      O => \trunc_ln180_4_reg_2020[0]_i_8_n_2\
    );
\trunc_ln180_4_reg_2020[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(0),
      I1 => \^q1\(0),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(0),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(0),
      O => \trunc_ln180_4_reg_2020[0]_i_9_n_2\
    );
\trunc_ln180_4_reg_2020[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(7),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(7),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(7)
    );
\trunc_ln180_4_reg_2020[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(6),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(6),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(6)
    );
\trunc_ln180_4_reg_2020[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(5),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(5),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(5)
    );
\trunc_ln180_4_reg_2020[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(4),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_4_reg_2020_reg[7]\(4),
      O => ap_phi_mux_up_val_V_phi_fu_396_p4(4)
    );
\trunc_ln180_4_reg_2020[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(7),
      I1 => \^q1\(7),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(7),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(7),
      O => \trunc_ln180_4_reg_2020[4]_i_6_n_2\
    );
\trunc_ln180_4_reg_2020[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(6),
      I1 => \^q1\(6),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(6),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(6),
      O => \trunc_ln180_4_reg_2020[4]_i_7_n_2\
    );
\trunc_ln180_4_reg_2020[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(5),
      I1 => \^q1\(5),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(5),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(5),
      O => \trunc_ln180_4_reg_2020[4]_i_8_n_2\
    );
\trunc_ln180_4_reg_2020[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_4_reg_2020_reg[7]\(4),
      I1 => \^q1\(4),
      I2 => \trunc_ln180_4_reg_2020_reg[7]_0\(4),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_0_4(4),
      O => \trunc_ln180_4_reg_2020[4]_i_9_n_2\
    );
\trunc_ln180_4_reg_2020_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_4_reg_2020_reg[0]_i_1_n_2\,
      CO(2) => \trunc_ln180_4_reg_2020_reg[0]_i_1_n_3\,
      CO(1) => \trunc_ln180_4_reg_2020_reg[0]_i_1_n_4\,
      CO(0) => \trunc_ln180_4_reg_2020_reg[0]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_mux_up_val_V_phi_fu_396_p4(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \trunc_ln180_4_reg_2020[0]_i_6_n_2\,
      S(2) => \trunc_ln180_4_reg_2020[0]_i_7_n_2\,
      S(1) => \trunc_ln180_4_reg_2020[0]_i_8_n_2\,
      S(0) => \trunc_ln180_4_reg_2020[0]_i_9_n_2\
    );
\trunc_ln180_4_reg_2020_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_4_reg_2020_reg[0]_i_1_n_2\,
      CO(3) => \trunc_ln180_4_reg_2020_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln180_4_reg_2020_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln180_4_reg_2020_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln180_4_reg_2020_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_up_val_V_phi_fu_396_p4(7 downto 4),
      O(3 downto 0) => ram_reg_0_0(3 downto 0),
      S(3) => \trunc_ln180_4_reg_2020[4]_i_6_n_2\,
      S(2) => \trunc_ln180_4_reg_2020[4]_i_7_n_2\,
      S(1) => \trunc_ln180_4_reg_2020[4]_i_8_n_2\,
      S(0) => \trunc_ln180_4_reg_2020[4]_i_9_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(11),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(3),
      O => \trunc_ln180_6_reg_2050[0]_i_2_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(10),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(2),
      O => \trunc_ln180_6_reg_2050[0]_i_3_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(9),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(1),
      O => \trunc_ln180_6_reg_2050[0]_i_4_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(8),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(0),
      O => \trunc_ln180_6_reg_2050[0]_i_5_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(3),
      I1 => \^q1\(11),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(3),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(3),
      O => \trunc_ln180_6_reg_2050[0]_i_6_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(2),
      I1 => \^q1\(10),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(2),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(2),
      O => \trunc_ln180_6_reg_2050[0]_i_7_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(1),
      I1 => \^q1\(9),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(1),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(1),
      O => \trunc_ln180_6_reg_2050[0]_i_8_n_2\
    );
\trunc_ln180_6_reg_2050[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(0),
      I1 => \^q1\(8),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(0),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(0),
      O => \trunc_ln180_6_reg_2050[0]_i_9_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(15),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(7),
      O => \trunc_ln180_6_reg_2050[4]_i_2_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(14),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(6),
      O => \trunc_ln180_6_reg_2050[4]_i_3_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(13),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(5),
      O => \trunc_ln180_6_reg_2050[4]_i_4_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(12),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_6_reg_2050_reg[7]\,
      I3 => \trunc_ln180_6_reg_2050_reg[7]_0\(4),
      O => \trunc_ln180_6_reg_2050[4]_i_5_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(7),
      I1 => \^q1\(15),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(7),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(7),
      O => \trunc_ln180_6_reg_2050[4]_i_6_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(6),
      I1 => \^q1\(14),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(6),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(6),
      O => \trunc_ln180_6_reg_2050[4]_i_7_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(5),
      I1 => \^q1\(13),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(5),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(5),
      O => \trunc_ln180_6_reg_2050[4]_i_8_n_2\
    );
\trunc_ln180_6_reg_2050[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_6_reg_2050_reg[7]_0\(4),
      I1 => \^q1\(12),
      I2 => \trunc_ln180_6_reg_2050_reg[7]_1\(4),
      I3 => \trunc_ln180_6_reg_2050_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_1_3(4),
      O => \trunc_ln180_6_reg_2050[4]_i_9_n_2\
    );
\trunc_ln180_6_reg_2050_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_6_reg_2050_reg[0]_i_1_n_2\,
      CO(2) => \trunc_ln180_6_reg_2050_reg[0]_i_1_n_3\,
      CO(1) => \trunc_ln180_6_reg_2050_reg[0]_i_1_n_4\,
      CO(0) => \trunc_ln180_6_reg_2050_reg[0]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_6_reg_2050[0]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[0]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[0]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[0]_i_5_n_2\,
      O(3 downto 0) => ram_reg_1_0(3 downto 0),
      S(3) => \trunc_ln180_6_reg_2050[0]_i_6_n_2\,
      S(2) => \trunc_ln180_6_reg_2050[0]_i_7_n_2\,
      S(1) => \trunc_ln180_6_reg_2050[0]_i_8_n_2\,
      S(0) => \trunc_ln180_6_reg_2050[0]_i_9_n_2\
    );
\trunc_ln180_6_reg_2050_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_6_reg_2050_reg[0]_i_1_n_2\,
      CO(3) => \trunc_ln180_6_reg_2050_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln180_6_reg_2050_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln180_6_reg_2050_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln180_6_reg_2050_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_6_reg_2050[4]_i_2_n_2\,
      DI(2) => \trunc_ln180_6_reg_2050[4]_i_3_n_2\,
      DI(1) => \trunc_ln180_6_reg_2050[4]_i_4_n_2\,
      DI(0) => \trunc_ln180_6_reg_2050[4]_i_5_n_2\,
      O(3 downto 0) => ram_reg_1_1(3 downto 0),
      S(3) => \trunc_ln180_6_reg_2050[4]_i_6_n_2\,
      S(2) => \trunc_ln180_6_reg_2050[4]_i_7_n_2\,
      S(1) => \trunc_ln180_6_reg_2050[4]_i_8_n_2\,
      S(0) => \trunc_ln180_6_reg_2050[4]_i_9_n_2\
    );
\trunc_ln180_8_reg_2076[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(19),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(3),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(3)
    );
\trunc_ln180_8_reg_2076[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(18),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(2),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(2)
    );
\trunc_ln180_8_reg_2076[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(17),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(1),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(1)
    );
\trunc_ln180_8_reg_2076[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(16),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(0),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(0)
    );
\trunc_ln180_8_reg_2076[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(3),
      I1 => \^q1\(19),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(3),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(3),
      O => \trunc_ln180_8_reg_2076[3]_i_6_n_2\
    );
\trunc_ln180_8_reg_2076[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(2),
      I1 => \^q1\(18),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(2),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(2),
      O => \trunc_ln180_8_reg_2076[3]_i_7_n_2\
    );
\trunc_ln180_8_reg_2076[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(1),
      I1 => \^q1\(17),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(1),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(1),
      O => \trunc_ln180_8_reg_2076[3]_i_8_n_2\
    );
\trunc_ln180_8_reg_2076[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(0),
      I1 => \^q1\(16),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(0),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(0),
      O => \trunc_ln180_8_reg_2076[3]_i_9_n_2\
    );
\trunc_ln180_8_reg_2076[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(23),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(7),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(7)
    );
\trunc_ln180_8_reg_2076[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(22),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(6),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(6)
    );
\trunc_ln180_8_reg_2076[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(21),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(5),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(5)
    );
\trunc_ln180_8_reg_2076[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(20),
      I1 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I2 => \trunc_ln180_8_reg_2076_reg[7]\,
      I3 => \trunc_ln180_8_reg_2076_reg[7]_0\(4),
      O => ap_phi_mux_up_val_V_2_phi_fu_378_p4(4)
    );
\trunc_ln180_8_reg_2076[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(7),
      I1 => \^q1\(23),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(7),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(7),
      O => \trunc_ln180_8_reg_2076[6]_i_6_n_2\
    );
\trunc_ln180_8_reg_2076[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(6),
      I1 => \^q1\(22),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(6),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(6),
      O => \trunc_ln180_8_reg_2076[6]_i_7_n_2\
    );
\trunc_ln180_8_reg_2076[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(5),
      I1 => \^q1\(21),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(5),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(5),
      O => \trunc_ln180_8_reg_2076[6]_i_8_n_2\
    );
\trunc_ln180_8_reg_2076[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => \trunc_ln180_8_reg_2076_reg[7]_0\(4),
      I1 => \^q1\(20),
      I2 => \trunc_ln180_8_reg_2076_reg[7]_1\(4),
      I3 => \trunc_ln180_8_reg_2076_reg[7]\,
      I4 => icmp_ln843_reg_1959_pp0_iter1_reg,
      I5 => ram_reg_2_2(4),
      O => \trunc_ln180_8_reg_2076[6]_i_9_n_2\
    );
\trunc_ln180_8_reg_2076_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_8_reg_2076_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_8_reg_2076_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_8_reg_2076_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_8_reg_2076_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_mux_up_val_V_2_phi_fu_378_p4(3 downto 0),
      O(3 downto 0) => ret_31_fu_1015_p2(3 downto 0),
      S(3) => \trunc_ln180_8_reg_2076[3]_i_6_n_2\,
      S(2) => \trunc_ln180_8_reg_2076[3]_i_7_n_2\,
      S(1) => \trunc_ln180_8_reg_2076[3]_i_8_n_2\,
      S(0) => \trunc_ln180_8_reg_2076[3]_i_9_n_2\
    );
\trunc_ln180_8_reg_2076_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_8_reg_2076_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_8_reg_2076_reg[6]_i_1_n_2\,
      CO(2) => \trunc_ln180_8_reg_2076_reg[6]_i_1_n_3\,
      CO(1) => \trunc_ln180_8_reg_2076_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln180_8_reg_2076_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_up_val_V_2_phi_fu_378_p4(7 downto 4),
      O(3 downto 0) => ret_31_fu_1015_p2(7 downto 4),
      S(3) => \trunc_ln180_8_reg_2076[6]_i_6_n_2\,
      S(2) => \trunc_ln180_8_reg_2076[6]_i_7_n_2\,
      S(1) => \trunc_ln180_8_reg_2076[6]_i_8_n_2\,
      S(0) => \trunc_ln180_8_reg_2076[6]_i_9_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_16 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    lineBuffer_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_16 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_16;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_16 is
  signal lineBuffer_val_V_0_ce0 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 49176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 49176;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "lineBuffer_val_V_0_U/design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q1(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q1(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => lineBuffer_val_V_0_ce0,
      WEA(2) => lineBuffer_val_V_0_ce0,
      WEA(1) => lineBuffer_val_V_0_ce0,
      WEA(0) => lineBuffer_val_V_0_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => ram_reg_0_0,
      O => lineBuffer_val_V_0_ce0
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d0(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d0(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q1(16 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q1(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => lineBuffer_val_V_0_ce0,
      WEA(2) => lineBuffer_val_V_0_ce0,
      WEA(1) => lineBuffer_val_V_0_ce0,
      WEA(0) => lineBuffer_val_V_0_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addr1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => d0(23 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 6) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 6),
      DOBDO(5 downto 0) => q1(23 downto 18),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we0,
      ENBWREN => lineBuffer_val_V_0_ce1,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => lineBuffer_val_V_0_ce0,
      WEA(2) => lineBuffer_val_V_0_ce0,
      WEA(1) => lineBuffer_val_V_0_ce0,
      WEA(0) => lineBuffer_val_V_0_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_ZipperRemoval is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ZipperRemoval_U0_img_read : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \icmp_ln1049_fu_217_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_170_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1057_fu_233_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1057_fu_233_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Debayer_U0_ap_idle : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    Block_split1_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    \icmp_ln1049_fu_217_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln1057_fu_233_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1051_fu_228_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    imgRgb_dout : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_ZipperRemoval : entity is "design_1_v_demosaic_0_2_ZipperRemoval";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_ZipperRemoval;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_ZipperRemoval is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^zipperremoval_u0_img_read\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_2 : STD_LOGIC;
  signal \b_0_V_fu_94_reg_n_2_[0]\ : STD_LOGIC;
  signal \b_0_V_fu_94_reg_n_2_[1]\ : STD_LOGIC;
  signal \b_0_V_fu_94_reg_n_2_[2]\ : STD_LOGIC;
  signal b_V_reg_837 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_0_V_fu_90_reg_n_2_[0]\ : STD_LOGIC;
  signal g_V_reg_832 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icmp_ln1049_fu_217_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1049_fu_217_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2_carry_n_5 : STD_LOGIC;
  signal \icmp_ln1051_fu_228_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1051_fu_228_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1051_fu_228_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1051_reg_780 : STD_LOGIC;
  signal \icmp_ln1051_reg_780[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1051_reg_780_pp0_iter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1051_reg_780_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2 : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln1057_fu_233_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1057_fu_233_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1057_reg_784 : STD_LOGIC;
  signal \icmp_ln1057_reg_784[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1109_reg_788[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1109_reg_788[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1109_reg_788[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1109_reg_788[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1109_reg_788[0]_i_5_n_2\ : STD_LOGIC;
  signal icmp_ln1109_reg_788_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1109_reg_788_pp0_iter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1109_reg_788_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1109_reg_788_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_1_fu_426_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln878_fu_408_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln882_1_reg_817 : STD_LOGIC;
  signal icmp_ln882_reg_812 : STD_LOGIC;
  signal int_ap_idle_i_4_n_2 : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_n_4\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry__0_n_5\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_1_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_2_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_3_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_4_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_5_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_6_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_7_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_8_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_i_9_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_n_2\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_n_3\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_n_4\ : STD_LOGIC;
  signal \lum_fu_388_p2__2_carry_n_5\ : STD_LOGIC;
  signal luma_0_V_fu_394_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal luma_1_V_1_fu_106_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal luma_1_V_fu_102 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal luma_1_V_fu_102_reg0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_8_in : STD_LOGIC;
  signal \r_0_V_fu_98[7]_i_3_n_2\ : STD_LOGIC;
  signal \r_0_V_fu_98_reg_n_2_[0]\ : STD_LOGIC;
  signal \r_0_V_fu_98_reg_n_2_[1]\ : STD_LOGIC;
  signal r_V_reg_827 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_3_fu_508_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \ret_3_fu_508_p2__1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_1_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_2_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_3_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_4_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_5_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_i_6_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_n_2\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_n_3\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_n_4\ : STD_LOGIC;
  signal \ret_3_fu_508_p2__1_carry_n_5\ : STD_LOGIC;
  signal ret_5_fu_554_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \ret_5_fu_554_p2__1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_1_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_2_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_3_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_4_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_5_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_i_6_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_n_2\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_n_3\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_n_4\ : STD_LOGIC;
  signal \ret_5_fu_554_p2__1_carry_n_5\ : STD_LOGIC;
  signal ret_fu_462_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \ret_fu_462_p2__1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_1_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_2_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_3_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_4_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_5_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_i_6_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_n_2\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_n_3\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_n_4\ : STD_LOGIC;
  signal \ret_fu_462_p2__1_carry_n_5\ : STD_LOGIC;
  signal rhs_1_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_2_load_reg_797 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_3_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_4_load_reg_802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_5_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_load_reg_792 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_2\ : STD_LOGIC;
  signal x_reg_170 : STD_LOGIC;
  signal x_reg_1700 : STD_LOGIC;
  signal \x_reg_170[0]_i_4_n_2\ : STD_LOGIC;
  signal x_reg_170_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \x_reg_170_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \x_reg_170_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \x_reg_170_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \x_reg_170_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_reg_170_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_reg_170_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal y_1_fu_211_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_1_fu_211_p2_carry__0_n_2\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__0_n_3\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__0_n_4\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__0_n_5\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__1_n_2\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__1_n_3\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__1_n_4\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__1_n_5\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__2_n_4\ : STD_LOGIC;
  signal \y_1_fu_211_p2_carry__2_n_5\ : STD_LOGIC;
  signal y_1_fu_211_p2_carry_n_2 : STD_LOGIC;
  signal y_1_fu_211_p2_carry_n_3 : STD_LOGIC;
  signal y_1_fu_211_p2_carry_n_4 : STD_LOGIC;
  signal y_1_fu_211_p2_carry_n_5 : STD_LOGIC;
  signal y_1_reg_766 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_reg_159 : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[0]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[12]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[13]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[14]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[1]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[2]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[3]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[4]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[5]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[6]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[7]\ : STD_LOGIC;
  signal \y_reg_159_reg_n_2_[8]\ : STD_LOGIC;
  signal zext_ln1079_1_fu_368_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln1079_3_fu_326_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln1079_4_fu_340_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln1346_2_fu_490_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1346_4_fu_536_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1346_fu_444_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal NLW_icmp_ln1049_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1049_fu_217_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1049_fu_217_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1051_fu_228_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1051_fu_228_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1051_fu_228_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1057_fu_233_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1057_fu_233_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1057_fu_233_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1057_fu_233_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_1_fu_426_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln878_1_fu_426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln878_fu_408_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln878_fu_408_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lum_fu_388_p2__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_lum_fu_388_p2__2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_lum_fu_388_p2__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ret_3_fu_508_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ret_3_fu_508_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_3_fu_508_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_5_fu_554_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ret_5_fu_554_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_5_fu_554_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_fu_462_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ret_fu_462_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_fu_462_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_reg_170_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg_170_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_1_fu_211_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_fu_211_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair308";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \icmp_ln1051_reg_780[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \icmp_ln1051_reg_780_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair309";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1057_fu_233_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1057_fu_233_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1057_fu_233_p2_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1057_reg_784[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of int_ap_idle_i_4 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__2\ : label is "soft_lutpair308";
  attribute HLUTNM : string;
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_1\ : label is "lutpair26";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_2\ : label is "lutpair25";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_3\ : label is "lutpair24";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_4\ : label is "lutpair23";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_6\ : label is "lutpair26";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_7\ : label is "lutpair25";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry__0_i_8\ : label is "lutpair24";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry_i_1\ : label is "lutpair22";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry_i_3\ : label is "lutpair23";
  attribute HLUTNM of \ret_3_fu_508_p2__1_carry_i_4\ : label is "lutpair22";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_1\ : label is "lutpair31";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_2\ : label is "lutpair30";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_3\ : label is "lutpair29";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_4\ : label is "lutpair28";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_6\ : label is "lutpair31";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_7\ : label is "lutpair30";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry__0_i_8\ : label is "lutpair29";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry_i_1\ : label is "lutpair27";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry_i_3\ : label is "lutpair28";
  attribute HLUTNM of \ret_5_fu_554_p2__1_carry_i_4\ : label is "lutpair27";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_1\ : label is "lutpair36";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_2\ : label is "lutpair35";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_3\ : label is "lutpair34";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_4\ : label is "lutpair33";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_6\ : label is "lutpair36";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_7\ : label is "lutpair35";
  attribute HLUTNM of \ret_fu_462_p2__1_carry__0_i_8\ : label is "lutpair34";
  attribute HLUTNM of \ret_fu_462_p2__1_carry_i_1\ : label is "lutpair32";
  attribute HLUTNM of \ret_fu_462_p2__1_carry_i_3\ : label is "lutpair33";
  attribute HLUTNM of \ret_fu_462_p2__1_carry_i_4\ : label is "lutpair32";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair306";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_reg_170_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_reg_170_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_reg_170_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_reg_170_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_reg_170_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of y_1_fu_211_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_1_fu_211_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_fu_211_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_fu_211_p2_carry__2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  ZipperRemoval_U0_img_read <= \^zipperremoval_u0_img_read\;
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \out\(14 downto 0) <= \^out\(14 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(0),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(2),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(2),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(3),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(3),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(4),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(4),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(5),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(5),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(6),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(6),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(7),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(7),
      O => D(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(0),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(0),
      O => D(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(1),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(1),
      O => D(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(2),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(2),
      O => D(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(3),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(3),
      O => D(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(1),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(1),
      O => D(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(4),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(4),
      O => D(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(5),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(5),
      O => D(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(6),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(6),
      O => D(22)
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => icmp_ln1109_reg_788_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_2,
      I2 => imgUnzip_full_n,
      I3 => imgRgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => icmp_ln1057_reg_784,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => r_V_reg_827(7),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_load_reg_792(7),
      O => D(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(2),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(3),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(4),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(5),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(6),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => g_V_reg_832(7),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_2_load_reg_797(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(0),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(0),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => b_V_reg_837(1),
      I1 => icmp_ln882_reg_812,
      I2 => icmp_ln882_1_reg_817,
      I3 => rhs_4_load_reg_802(1),
      O => D(9)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^co\(0),
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ZipperRemoval_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \ap_CS_fsm[3]_i_2__1_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__1_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_condition_pp0_exit_iter0_state3,
      I5 => \r_0_V_fu_98[7]_i_3_n_2\,
      O => \ap_CS_fsm[3]_i_2__1_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707000700000"
    )
        port map (
      I0 => p_8_in,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_rst_n,
      I3 => \^co\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_2\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \r_0_V_fu_98[7]_i_3_n_2\,
      O => p_8_in
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \r_0_V_fu_98[7]_i_3_n_2\,
      I4 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000F0F0D0000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^co\(0),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter3_reg_n_2,
      I4 => \r_0_V_fu_98[7]_i_3_n_2\,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter3_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter3_reg_n_2,
      R => '0'
    );
\b_0_V_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(8),
      Q => \b_0_V_fu_94_reg_n_2_[0]\,
      R => '0'
    );
\b_0_V_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(9),
      Q => \b_0_V_fu_94_reg_n_2_[1]\,
      R => '0'
    );
\b_0_V_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(10),
      Q => \b_0_V_fu_94_reg_n_2_[2]\,
      R => '0'
    );
\b_0_V_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(11),
      Q => zext_ln1079_1_fu_368_p1(0),
      R => '0'
    );
\b_0_V_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(12),
      Q => zext_ln1079_1_fu_368_p1(1),
      R => '0'
    );
\b_0_V_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(13),
      Q => zext_ln1079_1_fu_368_p1(2),
      R => '0'
    );
\b_0_V_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(14),
      Q => zext_ln1079_1_fu_368_p1(3),
      R => '0'
    );
\b_0_V_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(15),
      Q => zext_ln1079_1_fu_368_p1(4),
      R => '0'
    );
\b_V_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(2),
      Q => b_V_reg_837(0),
      R => '0'
    );
\b_V_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(3),
      Q => b_V_reg_837(1),
      R => '0'
    );
\b_V_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(4),
      Q => b_V_reg_837(2),
      R => '0'
    );
\b_V_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(5),
      Q => b_V_reg_837(3),
      R => '0'
    );
\b_V_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(6),
      Q => b_V_reg_837(4),
      R => '0'
    );
\b_V_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(7),
      Q => b_V_reg_837(5),
      R => '0'
    );
\b_V_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(8),
      Q => b_V_reg_837(6),
      R => '0'
    );
\b_V_reg_837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_5_fu_554_p2(9),
      Q => b_V_reg_837(7),
      R => '0'
    );
\g_0_V_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(0),
      Q => \g_0_V_fu_90_reg_n_2_[0]\,
      R => '0'
    );
\g_0_V_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(1),
      Q => zext_ln1079_4_fu_340_p1(0),
      R => '0'
    );
\g_0_V_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(2),
      Q => zext_ln1079_4_fu_340_p1(1),
      R => '0'
    );
\g_0_V_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(3),
      Q => zext_ln1079_4_fu_340_p1(2),
      R => '0'
    );
\g_0_V_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(4),
      Q => zext_ln1079_4_fu_340_p1(3),
      R => '0'
    );
\g_0_V_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(5),
      Q => zext_ln1079_4_fu_340_p1(4),
      R => '0'
    );
\g_0_V_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(6),
      Q => zext_ln1079_4_fu_340_p1(5),
      R => '0'
    );
\g_0_V_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(7),
      Q => zext_ln1079_4_fu_340_p1(6),
      R => '0'
    );
\g_V_reg_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(2),
      Q => g_V_reg_832(0),
      R => '0'
    );
\g_V_reg_832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(3),
      Q => g_V_reg_832(1),
      R => '0'
    );
\g_V_reg_832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(4),
      Q => g_V_reg_832(2),
      R => '0'
    );
\g_V_reg_832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(5),
      Q => g_V_reg_832(3),
      R => '0'
    );
\g_V_reg_832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(6),
      Q => g_V_reg_832(4),
      R => '0'
    );
\g_V_reg_832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(7),
      Q => g_V_reg_832(5),
      R => '0'
    );
\g_V_reg_832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(8),
      Q => g_V_reg_832(6),
      R => '0'
    );
\g_V_reg_832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_3_fu_508_p2(9),
      Q => g_V_reg_832(7),
      R => '0'
    );
icmp_ln1049_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1049_fu_217_p2_carry_n_2,
      CO(2) => icmp_ln1049_fu_217_p2_carry_n_3,
      CO(1) => icmp_ln1049_fu_217_p2_carry_n_4,
      CO(0) => icmp_ln1049_fu_217_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1049_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \icmp_ln1049_fu_217_p2_carry__0_0\(0),
      S(2) => icmp_ln1049_fu_217_p2_carry_i_2_n_2,
      S(1) => icmp_ln1049_fu_217_p2_carry_i_3_n_2,
      S(0) => icmp_ln1049_fu_217_p2_carry_i_4_n_2
    );
\icmp_ln1049_fu_217_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1049_fu_217_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln1049_fu_217_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \icmp_ln1049_fu_217_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1049_fu_217_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => start_once_reg_reg_0(0),
      S(0) => \icmp_ln1049_fu_217_p2_carry__0_i_2_n_2\
    );
\icmp_ln1049_fu_217_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_159_reg_n_2_[13]\,
      I1 => \icmp_ln1049_fu_217_p2_carry__0_1\(10),
      I2 => \y_reg_159_reg_n_2_[12]\,
      I3 => \icmp_ln1049_fu_217_p2_carry__0_1\(9),
      I4 => \icmp_ln1049_fu_217_p2_carry__0_1\(11),
      I5 => \y_reg_159_reg_n_2_[14]\,
      O => \icmp_ln1049_fu_217_p2_carry__0_i_2_n_2\
    );
icmp_ln1049_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_159_reg_n_2_[8]\,
      I1 => \icmp_ln1049_fu_217_p2_carry__0_1\(8),
      I2 => \y_reg_159_reg_n_2_[6]\,
      I3 => \icmp_ln1049_fu_217_p2_carry__0_1\(6),
      I4 => \icmp_ln1049_fu_217_p2_carry__0_1\(7),
      I5 => \y_reg_159_reg_n_2_[7]\,
      O => icmp_ln1049_fu_217_p2_carry_i_2_n_2
    );
icmp_ln1049_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_159_reg_n_2_[5]\,
      I1 => \icmp_ln1049_fu_217_p2_carry__0_1\(5),
      I2 => \y_reg_159_reg_n_2_[4]\,
      I3 => \icmp_ln1049_fu_217_p2_carry__0_1\(4),
      I4 => \icmp_ln1049_fu_217_p2_carry__0_1\(3),
      I5 => \y_reg_159_reg_n_2_[3]\,
      O => icmp_ln1049_fu_217_p2_carry_i_3_n_2
    );
icmp_ln1049_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_159_reg_n_2_[2]\,
      I1 => \icmp_ln1049_fu_217_p2_carry__0_1\(2),
      I2 => \y_reg_159_reg_n_2_[0]\,
      I3 => \icmp_ln1049_fu_217_p2_carry__0_1\(0),
      I4 => \icmp_ln1049_fu_217_p2_carry__0_1\(1),
      I5 => \y_reg_159_reg_n_2_[1]\,
      O => icmp_ln1049_fu_217_p2_carry_i_4_n_2
    );
icmp_ln1051_fu_228_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1051_fu_228_p2_carry_n_2,
      CO(2) => icmp_ln1051_fu_228_p2_carry_n_3,
      CO(1) => icmp_ln1051_fu_228_p2_carry_n_4,
      CO(0) => icmp_ln1051_fu_228_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1051_fu_228_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1051_fu_228_p2_carry_i_1_n_2,
      S(2) => icmp_ln1051_fu_228_p2_carry_i_2_n_2,
      S(1) => icmp_ln1051_fu_228_p2_carry_i_3_n_2,
      S(0) => icmp_ln1051_fu_228_p2_carry_i_4_n_2
    );
\icmp_ln1051_fu_228_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1051_fu_228_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln1051_fu_228_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \icmp_ln1051_fu_228_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1051_fu_228_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \x_reg_170_reg[0]_0\(0),
      S(0) => \icmp_ln1051_fu_228_p2_carry__0_i_2_n_2\
    );
\icmp_ln1051_fu_228_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(11),
      I1 => \icmp_ln1051_fu_228_p2_carry__0_0\(12),
      I2 => \^out\(10),
      I3 => \icmp_ln1051_fu_228_p2_carry__0_0\(11),
      I4 => \icmp_ln1051_fu_228_p2_carry__0_0\(13),
      I5 => \^out\(12),
      O => \icmp_ln1051_fu_228_p2_carry__0_i_2_n_2\
    );
icmp_ln1051_fu_228_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(7),
      I1 => \icmp_ln1051_fu_228_p2_carry__0_0\(8),
      I2 => \^out\(8),
      I3 => \icmp_ln1051_fu_228_p2_carry__0_0\(9),
      I4 => \icmp_ln1051_fu_228_p2_carry__0_0\(10),
      I5 => \^out\(9),
      O => icmp_ln1051_fu_228_p2_carry_i_1_n_2
    );
icmp_ln1051_fu_228_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(4),
      I1 => \icmp_ln1051_fu_228_p2_carry__0_0\(5),
      I2 => \^out\(5),
      I3 => \icmp_ln1051_fu_228_p2_carry__0_0\(6),
      I4 => \icmp_ln1051_fu_228_p2_carry__0_0\(7),
      I5 => \^out\(6),
      O => icmp_ln1051_fu_228_p2_carry_i_2_n_2
    );
icmp_ln1051_fu_228_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^out\(1),
      I1 => \icmp_ln1051_fu_228_p2_carry__0_0\(2),
      I2 => \^out\(2),
      I3 => \icmp_ln1051_fu_228_p2_carry__0_0\(3),
      I4 => \icmp_ln1051_fu_228_p2_carry__0_0\(4),
      I5 => \^out\(3),
      O => icmp_ln1051_fu_228_p2_carry_i_3_n_2
    );
icmp_ln1051_fu_228_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => x_reg_170_reg(0),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(0),
      I2 => \^out\(0),
      I3 => \icmp_ln1051_fu_228_p2_carry__0_0\(1),
      I4 => x_reg_170_reg(1),
      I5 => \icmp_ln1051_fu_228_p2_carry__0_0\(0),
      O => icmp_ln1051_fu_228_p2_carry_i_4_n_2
    );
\icmp_ln1051_reg_780[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \r_0_V_fu_98[7]_i_3_n_2\,
      I3 => icmp_ln1051_reg_780,
      O => \icmp_ln1051_reg_780[0]_i_1_n_2\
    );
\icmp_ln1051_reg_780_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1051_reg_780,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \r_0_V_fu_98[7]_i_3_n_2\,
      I3 => \icmp_ln1051_reg_780_pp0_iter1_reg_reg_n_2_[0]\,
      O => \icmp_ln1051_reg_780_pp0_iter1_reg[0]_i_1_n_2\
    );
\icmp_ln1051_reg_780_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1051_reg_780_pp0_iter1_reg[0]_i_1_n_2\,
      Q => \icmp_ln1051_reg_780_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1051_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1051_reg_780[0]_i_1_n_2\,
      Q => icmp_ln1051_reg_780,
      R => '0'
    );
icmp_ln1057_fu_233_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1057_fu_233_p2_carry_n_2,
      CO(2) => icmp_ln1057_fu_233_p2_carry_n_3,
      CO(1) => icmp_ln1057_fu_233_p2_carry_n_4,
      CO(0) => icmp_ln1057_fu_233_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => icmp_ln1057_fu_233_p2_carry_i_1_n_2,
      DI(2) => icmp_ln1057_fu_233_p2_carry_i_2_n_2,
      DI(1) => icmp_ln1057_fu_233_p2_carry_i_3_n_2,
      DI(0) => icmp_ln1057_fu_233_p2_carry_i_4_n_2,
      O(3 downto 0) => NLW_icmp_ln1057_fu_233_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \icmp_ln1057_fu_233_p2_carry__0_0\(2 downto 0),
      S(0) => icmp_ln1057_fu_233_p2_carry_i_8_n_2
    );
\icmp_ln1057_fu_233_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1057_fu_233_p2_carry_n_2,
      CO(3) => \icmp_ln1057_fu_233_p2_carry__0_n_2\,
      CO(2) => \icmp_ln1057_fu_233_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1057_fu_233_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1057_fu_233_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln1057_fu_233_p2_carry__0_i_1_n_2\,
      DI(2) => \icmp_ln1057_fu_233_p2_carry__0_i_2_n_2\,
      DI(1) => \icmp_ln1057_fu_233_p2_carry__0_i_3_n_2\,
      DI(0) => \icmp_ln1057_fu_233_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1057_fu_233_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln1057_fu_233_p2_carry__1_0\(3 downto 0)
    );
\icmp_ln1057_fu_233_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(13),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(15),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(14),
      I3 => \^out\(12),
      O => \icmp_ln1057_fu_233_p2_carry__0_i_1_n_2\
    );
\icmp_ln1057_fu_233_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(11),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(13),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(12),
      I3 => \^out\(10),
      O => \icmp_ln1057_fu_233_p2_carry__0_i_2_n_2\
    );
\icmp_ln1057_fu_233_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(9),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(11),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(10),
      I3 => \^out\(8),
      O => \icmp_ln1057_fu_233_p2_carry__0_i_3_n_2\
    );
\icmp_ln1057_fu_233_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(7),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(9),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(8),
      I3 => \^out\(6),
      O => \icmp_ln1057_fu_233_p2_carry__0_i_4_n_2\
    );
\icmp_ln1057_fu_233_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1057_fu_233_p2_carry__0_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln1057_fu_233_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1057_fu_233_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1057_fu_233_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln1057_fu_233_p2_carry__1_i_1_n_2\
    );
\icmp_ln1057_fu_233_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      O => \icmp_ln1057_fu_233_p2_carry__1_i_1_n_2\
    );
icmp_ln1057_fu_233_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(5),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(7),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(6),
      I3 => \^out\(4),
      O => icmp_ln1057_fu_233_p2_carry_i_1_n_2
    );
icmp_ln1057_fu_233_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(3),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(5),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(4),
      I3 => \^out\(2),
      O => icmp_ln1057_fu_233_p2_carry_i_2_n_2
    );
icmp_ln1057_fu_233_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(1),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(3),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(2),
      I3 => \^out\(0),
      O => icmp_ln1057_fu_233_p2_carry_i_3_n_2
    );
icmp_ln1057_fu_233_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => x_reg_170_reg(1),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(1),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(0),
      I3 => x_reg_170_reg(0),
      O => icmp_ln1057_fu_233_p2_carry_i_4_n_2
    );
icmp_ln1057_fu_233_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => x_reg_170_reg(0),
      I1 => \icmp_ln1057_fu_233_p2_carry__0_1\(0),
      I2 => \icmp_ln1057_fu_233_p2_carry__0_1\(1),
      I3 => x_reg_170_reg(1),
      O => icmp_ln1057_fu_233_p2_carry_i_8_n_2
    );
\icmp_ln1057_reg_784[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_ln1057_fu_233_p2,
      I1 => \r_0_V_fu_98[7]_i_3_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => icmp_ln1057_reg_784,
      O => \icmp_ln1057_reg_784[0]_i_1_n_2\
    );
\icmp_ln1057_reg_784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1057_reg_784[0]_i_1_n_2\,
      Q => icmp_ln1057_reg_784,
      R => '0'
    );
\icmp_ln1109_reg_788[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA3AA"
    )
        port map (
      I0 => \icmp_ln1109_reg_788_reg_n_2_[0]\,
      I1 => \icmp_ln1109_reg_788[0]_i_2_n_2\,
      I2 => \r_0_V_fu_98[7]_i_3_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_condition_pp0_exit_iter0_state3,
      O => \icmp_ln1109_reg_788[0]_i_1_n_2\
    );
\icmp_ln1109_reg_788[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln1109_reg_788[0]_i_3_n_2\,
      I1 => \icmp_ln1109_reg_788[0]_i_4_n_2\,
      I2 => \icmp_ln1109_reg_788[0]_i_5_n_2\,
      I3 => \^out\(6),
      I4 => \^out\(4),
      I5 => x_reg_170_reg(1),
      O => \icmp_ln1109_reg_788[0]_i_2_n_2\
    );
\icmp_ln1109_reg_788[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^out\(13),
      I1 => \^out\(1),
      I2 => \^out\(3),
      I3 => \^out\(11),
      I4 => \^out\(12),
      I5 => \^out\(14),
      O => \icmp_ln1109_reg_788[0]_i_3_n_2\
    );
\icmp_ln1109_reg_788[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(0),
      I2 => x_reg_170_reg(0),
      I3 => \^out\(5),
      O => \icmp_ln1109_reg_788[0]_i_4_n_2\
    );
\icmp_ln1109_reg_788[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(9),
      I1 => \^out\(2),
      I2 => \^out\(10),
      I3 => \^out\(8),
      O => \icmp_ln1109_reg_788[0]_i_5_n_2\
    );
\icmp_ln1109_reg_788_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln1109_reg_788_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \r_0_V_fu_98[7]_i_3_n_2\,
      I3 => icmp_ln1109_reg_788_pp0_iter1_reg,
      O => \icmp_ln1109_reg_788_pp0_iter1_reg[0]_i_1_n_2\
    );
\icmp_ln1109_reg_788_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1109_reg_788_pp0_iter1_reg[0]_i_1_n_2\,
      Q => icmp_ln1109_reg_788_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1109_reg_788_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFBFBFBFB"
    )
        port map (
      I0 => icmp_ln1109_reg_788_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_2,
      I2 => imgUnzip_full_n,
      I3 => imgRgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => icmp_ln1057_reg_784,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1109_reg_788_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1109_reg_788_pp0_iter1_reg,
      Q => icmp_ln1109_reg_788_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1109_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1109_reg_788[0]_i_1_n_2\,
      Q => \icmp_ln1109_reg_788_reg_n_2_[0]\,
      R => '0'
    );
icmp_ln878_1_fu_426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln878_1_fu_426_p2_carry_CO_UNCONNECTED(3),
      CO(2) => icmp_ln878_1_fu_426_p2,
      CO(1) => icmp_ln878_1_fu_426_p2_carry_n_4,
      CO(0) => icmp_ln878_1_fu_426_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln878_1_fu_426_p2_carry_i_1_n_2,
      DI(1) => icmp_ln878_1_fu_426_p2_carry_i_2_n_2,
      DI(0) => icmp_ln878_1_fu_426_p2_carry_i_3_n_2,
      O(3 downto 0) => NLW_icmp_ln878_1_fu_426_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln878_1_fu_426_p2_carry_i_4_n_2,
      S(1) => icmp_ln878_1_fu_426_p2_carry_i_5_n_2,
      S(0) => icmp_ln878_1_fu_426_p2_carry_i_6_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => luma_0_V_fu_394_p4(4),
      I1 => luma_1_V_fu_102(4),
      O => icmp_ln878_1_fu_426_p2_carry_i_1_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => luma_0_V_fu_394_p4(2),
      I1 => luma_1_V_fu_102(2),
      I2 => luma_1_V_fu_102(3),
      I3 => luma_0_V_fu_394_p4(3),
      O => icmp_ln878_1_fu_426_p2_carry_i_2_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => luma_0_V_fu_394_p4(0),
      I1 => luma_1_V_fu_102(0),
      I2 => luma_1_V_fu_102(1),
      I3 => luma_0_V_fu_394_p4(1),
      O => icmp_ln878_1_fu_426_p2_carry_i_3_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => luma_1_V_fu_102(4),
      I1 => luma_0_V_fu_394_p4(4),
      O => icmp_ln878_1_fu_426_p2_carry_i_4_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => luma_0_V_fu_394_p4(2),
      I1 => luma_1_V_fu_102(2),
      I2 => luma_0_V_fu_394_p4(3),
      I3 => luma_1_V_fu_102(3),
      O => icmp_ln878_1_fu_426_p2_carry_i_5_n_2
    );
icmp_ln878_1_fu_426_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => luma_0_V_fu_394_p4(0),
      I1 => luma_1_V_fu_102(0),
      I2 => luma_0_V_fu_394_p4(1),
      I3 => luma_1_V_fu_102(1),
      O => icmp_ln878_1_fu_426_p2_carry_i_6_n_2
    );
\icmp_ln878_1_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln878_1_fu_426_p2,
      Q => icmp_ln882_reg_812,
      R => '0'
    );
icmp_ln878_fu_408_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln878_fu_408_p2_carry_CO_UNCONNECTED(3),
      CO(2) => icmp_ln878_fu_408_p2,
      CO(1) => icmp_ln878_fu_408_p2_carry_n_4,
      CO(0) => icmp_ln878_fu_408_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => icmp_ln878_fu_408_p2_carry_i_1_n_2,
      DI(1) => icmp_ln878_fu_408_p2_carry_i_2_n_2,
      DI(0) => icmp_ln878_fu_408_p2_carry_i_3_n_2,
      O(3 downto 0) => NLW_icmp_ln878_fu_408_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln878_fu_408_p2_carry_i_4_n_2,
      S(1) => icmp_ln878_fu_408_p2_carry_i_5_n_2,
      S(0) => icmp_ln878_fu_408_p2_carry_i_6_n_2
    );
icmp_ln878_fu_408_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => luma_1_V_fu_102(4),
      I1 => luma_1_V_1_fu_106_reg(4),
      O => icmp_ln878_fu_408_p2_carry_i_1_n_2
    );
icmp_ln878_fu_408_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => luma_1_V_fu_102(2),
      I1 => luma_1_V_1_fu_106_reg(2),
      I2 => luma_1_V_1_fu_106_reg(3),
      I3 => luma_1_V_fu_102(3),
      O => icmp_ln878_fu_408_p2_carry_i_2_n_2
    );
icmp_ln878_fu_408_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => luma_1_V_fu_102(0),
      I1 => luma_1_V_1_fu_106_reg(0),
      I2 => luma_1_V_1_fu_106_reg(1),
      I3 => luma_1_V_fu_102(1),
      O => icmp_ln878_fu_408_p2_carry_i_3_n_2
    );
icmp_ln878_fu_408_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => luma_1_V_1_fu_106_reg(4),
      I1 => luma_1_V_fu_102(4),
      O => icmp_ln878_fu_408_p2_carry_i_4_n_2
    );
icmp_ln878_fu_408_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => luma_1_V_fu_102(2),
      I1 => luma_1_V_1_fu_106_reg(2),
      I2 => luma_1_V_fu_102(3),
      I3 => luma_1_V_1_fu_106_reg(3),
      O => icmp_ln878_fu_408_p2_carry_i_5_n_2
    );
icmp_ln878_fu_408_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => luma_1_V_fu_102(0),
      I1 => luma_1_V_1_fu_106_reg(0),
      I2 => luma_1_V_fu_102(1),
      I3 => luma_1_V_1_fu_106_reg(1),
      O => icmp_ln878_fu_408_p2_carry_i_6_n_2
    );
\icmp_ln878_reg_807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln878_fu_408_p2,
      Q => icmp_ln882_1_reg_817,
      R => '0'
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => int_ap_idle_i_4_n_2,
      I1 => Debayer_U0_ap_idle,
      I2 => Debayer_U0_ap_start,
      I3 => Block_split1_proc_U0_ap_start,
      I4 => int_ap_idle_reg(0),
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => internal_empty_n_reg
    );
int_ap_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => ZipperRemoval_U0_ap_start,
      O => int_ap_idle_i_4_n_2
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => \^co\(0),
      O => internal_empty_n_reg_0
    );
\lum_fu_388_p2__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lum_fu_388_p2__2_carry_n_2\,
      CO(2) => \lum_fu_388_p2__2_carry_n_3\,
      CO(1) => \lum_fu_388_p2__2_carry_n_4\,
      CO(0) => \lum_fu_388_p2__2_carry_n_5\,
      CYINIT => '0',
      DI(3) => \lum_fu_388_p2__2_carry_i_1_n_2\,
      DI(2) => \lum_fu_388_p2__2_carry_i_2_n_2\,
      DI(1) => \lum_fu_388_p2__2_carry_i_3_n_2\,
      DI(0) => zext_ln1079_4_fu_340_p1(2),
      O(3) => luma_0_V_fu_394_p4(0),
      O(2 downto 0) => \NLW_lum_fu_388_p2__2_carry_O_UNCONNECTED\(2 downto 0),
      S(3) => \lum_fu_388_p2__2_carry_i_4_n_2\,
      S(2) => \lum_fu_388_p2__2_carry_i_5_n_2\,
      S(1) => \lum_fu_388_p2__2_carry_i_6_n_2\,
      S(0) => \lum_fu_388_p2__2_carry_i_7_n_2\
    );
\lum_fu_388_p2__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lum_fu_388_p2__2_carry_n_2\,
      CO(3) => luma_0_V_fu_394_p4(4),
      CO(2) => \NLW_lum_fu_388_p2__2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \lum_fu_388_p2__2_carry__0_n_4\,
      CO(0) => \lum_fu_388_p2__2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => zext_ln1079_4_fu_340_p1(6),
      DI(1) => \lum_fu_388_p2__2_carry__0_i_1_n_2\,
      DI(0) => \lum_fu_388_p2__2_carry__0_i_2_n_2\,
      O(3) => \NLW_lum_fu_388_p2__2_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => luma_0_V_fu_394_p4(3 downto 1),
      S(3) => '1',
      S(2) => \lum_fu_388_p2__2_carry__0_i_3_n_2\,
      S(1) => \lum_fu_388_p2__2_carry__0_i_4_n_2\,
      S(0) => \lum_fu_388_p2__2_carry__0_i_5_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(6),
      I1 => \lum_fu_388_p2__2_carry__0_i_6_n_2\,
      I2 => zext_ln1079_4_fu_340_p1(3),
      I3 => zext_ln1079_1_fu_368_p1(3),
      I4 => zext_ln1079_3_fu_326_p1(3),
      O => \lum_fu_388_p2__2_carry__0_i_1_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(5),
      I1 => \lum_fu_388_p2__2_carry_i_9_n_2\,
      I2 => zext_ln1079_4_fu_340_p1(2),
      I3 => zext_ln1079_1_fu_368_p1(2),
      I4 => zext_ln1079_3_fu_326_p1(2),
      O => \lum_fu_388_p2__2_carry__0_i_2_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001717FFFFE8E800"
    )
        port map (
      I0 => zext_ln1079_3_fu_326_p1(4),
      I1 => zext_ln1079_1_fu_368_p1(4),
      I2 => zext_ln1079_4_fu_340_p1(4),
      I3 => zext_ln1079_4_fu_340_p1(5),
      I4 => zext_ln1079_3_fu_326_p1(5),
      I5 => zext_ln1079_4_fu_340_p1(6),
      O => \lum_fu_388_p2__2_carry__0_i_3_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_388_p2__2_carry__0_i_1_n_2\,
      I1 => zext_ln1079_4_fu_340_p1(5),
      I2 => zext_ln1079_3_fu_326_p1(5),
      I3 => zext_ln1079_3_fu_326_p1(4),
      I4 => zext_ln1079_1_fu_368_p1(4),
      I5 => zext_ln1079_4_fu_340_p1(4),
      O => \lum_fu_388_p2__2_carry__0_i_4_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_388_p2__2_carry__0_i_2_n_2\,
      I1 => \lum_fu_388_p2__2_carry__0_i_6_n_2\,
      I2 => zext_ln1079_4_fu_340_p1(6),
      I3 => zext_ln1079_3_fu_326_p1(3),
      I4 => zext_ln1079_1_fu_368_p1(3),
      I5 => zext_ln1079_4_fu_340_p1(3),
      O => \lum_fu_388_p2__2_carry__0_i_5_n_2\
    );
\lum_fu_388_p2__2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(4),
      I1 => zext_ln1079_3_fu_326_p1(4),
      I2 => zext_ln1079_1_fu_368_p1(4),
      O => \lum_fu_388_p2__2_carry__0_i_6_n_2\
    );
\lum_fu_388_p2__2_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(4),
      I1 => \lum_fu_388_p2__2_carry_i_8_n_2\,
      I2 => zext_ln1079_4_fu_340_p1(1),
      I3 => zext_ln1079_1_fu_368_p1(1),
      I4 => zext_ln1079_3_fu_326_p1(1),
      O => \lum_fu_388_p2__2_carry_i_1_n_2\
    );
\lum_fu_388_p2__2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(1),
      I1 => zext_ln1079_1_fu_368_p1(1),
      I2 => zext_ln1079_3_fu_326_p1(1),
      I3 => zext_ln1079_4_fu_340_p1(4),
      I4 => \lum_fu_388_p2__2_carry_i_8_n_2\,
      O => \lum_fu_388_p2__2_carry_i_2_n_2\
    );
\lum_fu_388_p2__2_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1079_1_fu_368_p1(1),
      I1 => zext_ln1079_3_fu_326_p1(1),
      I2 => zext_ln1079_4_fu_340_p1(1),
      I3 => zext_ln1079_4_fu_340_p1(3),
      O => \lum_fu_388_p2__2_carry_i_3_n_2\
    );
\lum_fu_388_p2__2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_388_p2__2_carry_i_1_n_2\,
      I1 => \lum_fu_388_p2__2_carry_i_9_n_2\,
      I2 => zext_ln1079_4_fu_340_p1(5),
      I3 => zext_ln1079_3_fu_326_p1(2),
      I4 => zext_ln1079_1_fu_368_p1(2),
      I5 => zext_ln1079_4_fu_340_p1(2),
      O => \lum_fu_388_p2__2_carry_i_4_n_2\
    );
\lum_fu_388_p2__2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \lum_fu_388_p2__2_carry_i_8_n_2\,
      I1 => zext_ln1079_4_fu_340_p1(4),
      I2 => zext_ln1079_4_fu_340_p1(1),
      I3 => zext_ln1079_3_fu_326_p1(1),
      I4 => zext_ln1079_1_fu_368_p1(1),
      I5 => zext_ln1079_4_fu_340_p1(3),
      O => \lum_fu_388_p2__2_carry_i_5_n_2\
    );
\lum_fu_388_p2__2_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \lum_fu_388_p2__2_carry_i_3_n_2\,
      I1 => zext_ln1079_4_fu_340_p1(0),
      I2 => zext_ln1079_1_fu_368_p1(0),
      I3 => zext_ln1079_3_fu_326_p1(0),
      O => \lum_fu_388_p2__2_carry_i_6_n_2\
    );
\lum_fu_388_p2__2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1079_1_fu_368_p1(0),
      I1 => zext_ln1079_3_fu_326_p1(0),
      I2 => zext_ln1079_4_fu_340_p1(0),
      I3 => zext_ln1079_4_fu_340_p1(2),
      O => \lum_fu_388_p2__2_carry_i_7_n_2\
    );
\lum_fu_388_p2__2_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(2),
      I1 => zext_ln1079_3_fu_326_p1(2),
      I2 => zext_ln1079_1_fu_368_p1(2),
      O => \lum_fu_388_p2__2_carry_i_8_n_2\
    );
\lum_fu_388_p2__2_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(3),
      I1 => zext_ln1079_3_fu_326_p1(3),
      I2 => zext_ln1079_1_fu_368_p1(3),
      O => \lum_fu_388_p2__2_carry_i_9_n_2\
    );
\luma_1_V_1_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_1_V_fu_102(0),
      Q => luma_1_V_1_fu_106_reg(0),
      R => '0'
    );
\luma_1_V_1_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_1_V_fu_102(1),
      Q => luma_1_V_1_fu_106_reg(1),
      R => '0'
    );
\luma_1_V_1_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_1_V_fu_102(2),
      Q => luma_1_V_1_fu_106_reg(2),
      R => '0'
    );
\luma_1_V_1_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_1_V_fu_102(3),
      Q => luma_1_V_1_fu_106_reg(3),
      R => '0'
    );
\luma_1_V_1_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_1_V_fu_102(4),
      Q => luma_1_V_1_fu_106_reg(4),
      R => '0'
    );
\luma_1_V_fu_102[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => ZipperRemoval_U0_ap_start,
      O => ap_NS_fsm1
    );
\luma_1_V_fu_102[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_0_V_fu_98[7]_i_3_n_2\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln1051_reg_780_pp0_iter1_reg_reg_n_2_[0]\,
      O => luma_1_V_fu_102_reg0
    );
\luma_1_V_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_0_V_fu_394_p4(0),
      Q => luma_1_V_fu_102(0),
      R => ap_NS_fsm1
    );
\luma_1_V_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_0_V_fu_394_p4(1),
      Q => luma_1_V_fu_102(1),
      R => ap_NS_fsm1
    );
\luma_1_V_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_0_V_fu_394_p4(2),
      Q => luma_1_V_fu_102(2),
      R => ap_NS_fsm1
    );
\luma_1_V_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_0_V_fu_394_p4(3),
      Q => luma_1_V_fu_102(3),
      R => ap_NS_fsm1
    );
\luma_1_V_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => luma_0_V_fu_394_p4(4),
      Q => luma_1_V_fu_102(4),
      R => ap_NS_fsm1
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \ap_CS_fsm_reg[1]_1\
    );
\r_0_V_fu_98[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \r_0_V_fu_98[7]_i_3_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => icmp_ln1057_reg_784,
      O => \^zipperremoval_u0_img_read\
    );
\r_0_V_fu_98[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => icmp_ln1057_reg_784,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => imgRgb_empty_n,
      I3 => imgUnzip_full_n,
      I4 => ap_enable_reg_pp0_iter3_reg_n_2,
      I5 => icmp_ln1109_reg_788_pp0_iter2_reg,
      O => \r_0_V_fu_98[7]_i_3_n_2\
    );
\r_0_V_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(16),
      Q => \r_0_V_fu_98_reg_n_2_[0]\,
      R => '0'
    );
\r_0_V_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(17),
      Q => \r_0_V_fu_98_reg_n_2_[1]\,
      R => '0'
    );
\r_0_V_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(18),
      Q => zext_ln1079_3_fu_326_p1(0),
      R => '0'
    );
\r_0_V_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(19),
      Q => zext_ln1079_3_fu_326_p1(1),
      R => '0'
    );
\r_0_V_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(20),
      Q => zext_ln1079_3_fu_326_p1(2),
      R => '0'
    );
\r_0_V_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(21),
      Q => zext_ln1079_3_fu_326_p1(3),
      R => '0'
    );
\r_0_V_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(22),
      Q => zext_ln1079_3_fu_326_p1(4),
      R => '0'
    );
\r_0_V_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^zipperremoval_u0_img_read\,
      D => imgRgb_dout(23),
      Q => zext_ln1079_3_fu_326_p1(5),
      R => '0'
    );
\r_V_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(2),
      Q => r_V_reg_827(0),
      R => '0'
    );
\r_V_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(3),
      Q => r_V_reg_827(1),
      R => '0'
    );
\r_V_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(4),
      Q => r_V_reg_827(2),
      R => '0'
    );
\r_V_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(5),
      Q => r_V_reg_827(3),
      R => '0'
    );
\r_V_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(6),
      Q => r_V_reg_827(4),
      R => '0'
    );
\r_V_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(7),
      Q => r_V_reg_827(5),
      R => '0'
    );
\r_V_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(8),
      Q => r_V_reg_827(6),
      R => '0'
    );
\r_V_reg_827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_fu_462_p2(9),
      Q => r_V_reg_827(7),
      R => '0'
    );
\ret_3_fu_508_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_3_fu_508_p2__1_carry_n_2\,
      CO(2) => \ret_3_fu_508_p2__1_carry_n_3\,
      CO(1) => \ret_3_fu_508_p2__1_carry_n_4\,
      CO(0) => \ret_3_fu_508_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => \ret_3_fu_508_p2__1_carry_i_1_n_2\,
      DI(2) => \ret_3_fu_508_p2__1_carry_i_2_n_2\,
      DI(1) => zext_ln1079_4_fu_340_p1(0),
      DI(0) => \g_0_V_fu_90_reg_n_2_[0]\,
      O(3 downto 2) => ret_3_fu_508_p2(3 downto 2),
      O(1 downto 0) => \NLW_ret_3_fu_508_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \ret_3_fu_508_p2__1_carry_i_3_n_2\,
      S(2) => \ret_3_fu_508_p2__1_carry_i_4_n_2\,
      S(1) => \ret_3_fu_508_p2__1_carry_i_5_n_2\,
      S(0) => \ret_3_fu_508_p2__1_carry_i_6_n_2\
    );
\ret_3_fu_508_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_3_fu_508_p2__1_carry_n_2\,
      CO(3) => \ret_3_fu_508_p2__1_carry__0_n_2\,
      CO(2) => \ret_3_fu_508_p2__1_carry__0_n_3\,
      CO(1) => \ret_3_fu_508_p2__1_carry__0_n_4\,
      CO(0) => \ret_3_fu_508_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \ret_3_fu_508_p2__1_carry__0_i_1_n_2\,
      DI(2) => \ret_3_fu_508_p2__1_carry__0_i_2_n_2\,
      DI(1) => \ret_3_fu_508_p2__1_carry__0_i_3_n_2\,
      DI(0) => \ret_3_fu_508_p2__1_carry__0_i_4_n_2\,
      O(3 downto 0) => ret_3_fu_508_p2(7 downto 4),
      S(3) => \ret_3_fu_508_p2__1_carry__0_i_5_n_2\,
      S(2) => \ret_3_fu_508_p2__1_carry__0_i_6_n_2\,
      S(1) => \ret_3_fu_508_p2__1_carry__0_i_7_n_2\,
      S(0) => \ret_3_fu_508_p2__1_carry__0_i_8_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_3_fu_122(6),
      I1 => zext_ln1346_2_fu_490_p1(6),
      I2 => zext_ln1079_4_fu_340_p1(5),
      O => \ret_3_fu_508_p2__1_carry__0_i_1_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_3_fu_122(5),
      I1 => zext_ln1346_2_fu_490_p1(5),
      I2 => zext_ln1079_4_fu_340_p1(4),
      O => \ret_3_fu_508_p2__1_carry__0_i_2_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_3_fu_122(4),
      I1 => zext_ln1346_2_fu_490_p1(4),
      I2 => zext_ln1079_4_fu_340_p1(3),
      O => \ret_3_fu_508_p2__1_carry__0_i_3_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_3_fu_122(3),
      I1 => zext_ln1346_2_fu_490_p1(3),
      I2 => zext_ln1079_4_fu_340_p1(2),
      O => \ret_3_fu_508_p2__1_carry__0_i_4_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ret_3_fu_508_p2__1_carry__0_i_1_n_2\,
      I1 => zext_ln1346_2_fu_490_p1(7),
      I2 => rhs_3_fu_122(7),
      I3 => zext_ln1079_4_fu_340_p1(6),
      O => \ret_3_fu_508_p2__1_carry__0_i_5_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_3_fu_122(6),
      I1 => zext_ln1346_2_fu_490_p1(6),
      I2 => zext_ln1079_4_fu_340_p1(5),
      I3 => \ret_3_fu_508_p2__1_carry__0_i_2_n_2\,
      O => \ret_3_fu_508_p2__1_carry__0_i_6_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_3_fu_122(5),
      I1 => zext_ln1346_2_fu_490_p1(5),
      I2 => zext_ln1079_4_fu_340_p1(4),
      I3 => \ret_3_fu_508_p2__1_carry__0_i_3_n_2\,
      O => \ret_3_fu_508_p2__1_carry__0_i_7_n_2\
    );
\ret_3_fu_508_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_3_fu_122(4),
      I1 => zext_ln1346_2_fu_490_p1(4),
      I2 => zext_ln1079_4_fu_340_p1(3),
      I3 => \ret_3_fu_508_p2__1_carry__0_i_4_n_2\,
      O => \ret_3_fu_508_p2__1_carry__0_i_8_n_2\
    );
\ret_3_fu_508_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_3_fu_508_p2__1_carry__0_n_2\,
      CO(3 downto 2) => \NLW_ret_3_fu_508_p2__1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ret_3_fu_508_p2(9),
      CO(0) => \NLW_ret_3_fu_508_p2__1_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln1346_2_fu_490_p1(8),
      O(3 downto 1) => \NLW_ret_3_fu_508_p2__1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_3_fu_508_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \ret_3_fu_508_p2__1_carry__1_i_1_n_2\
    );
\ret_3_fu_508_p2__1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(6),
      I1 => zext_ln1346_2_fu_490_p1(7),
      I2 => rhs_3_fu_122(7),
      I3 => zext_ln1346_2_fu_490_p1(8),
      O => \ret_3_fu_508_p2__1_carry__1_i_1_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_3_fu_122(2),
      I1 => zext_ln1346_2_fu_490_p1(2),
      I2 => zext_ln1079_4_fu_340_p1(1),
      O => \ret_3_fu_508_p2__1_carry_i_1_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1079_4_fu_340_p1(1),
      I1 => rhs_3_fu_122(2),
      I2 => zext_ln1346_2_fu_490_p1(2),
      O => \ret_3_fu_508_p2__1_carry_i_2_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_3_fu_122(3),
      I1 => zext_ln1346_2_fu_490_p1(3),
      I2 => zext_ln1079_4_fu_340_p1(2),
      I3 => \ret_3_fu_508_p2__1_carry_i_1_n_2\,
      O => \ret_3_fu_508_p2__1_carry_i_3_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => rhs_3_fu_122(2),
      I1 => zext_ln1346_2_fu_490_p1(2),
      I2 => zext_ln1079_4_fu_340_p1(1),
      I3 => zext_ln1346_2_fu_490_p1(1),
      I4 => rhs_3_fu_122(1),
      O => \ret_3_fu_508_p2__1_carry_i_4_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rhs_3_fu_122(1),
      I1 => zext_ln1346_2_fu_490_p1(1),
      I2 => zext_ln1079_4_fu_340_p1(0),
      O => \ret_3_fu_508_p2__1_carry_i_5_n_2\
    );
\ret_3_fu_508_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_0_V_fu_90_reg_n_2_[0]\,
      I1 => rhs_3_fu_122(0),
      O => \ret_3_fu_508_p2__1_carry_i_6_n_2\
    );
\ret_5_fu_554_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_5_fu_554_p2__1_carry_n_2\,
      CO(2) => \ret_5_fu_554_p2__1_carry_n_3\,
      CO(1) => \ret_5_fu_554_p2__1_carry_n_4\,
      CO(0) => \ret_5_fu_554_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => \ret_5_fu_554_p2__1_carry_i_1_n_2\,
      DI(2) => \ret_5_fu_554_p2__1_carry_i_2_n_2\,
      DI(1) => \b_0_V_fu_94_reg_n_2_[1]\,
      DI(0) => \b_0_V_fu_94_reg_n_2_[0]\,
      O(3 downto 2) => ret_5_fu_554_p2(3 downto 2),
      O(1 downto 0) => \NLW_ret_5_fu_554_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \ret_5_fu_554_p2__1_carry_i_3_n_2\,
      S(2) => \ret_5_fu_554_p2__1_carry_i_4_n_2\,
      S(1) => \ret_5_fu_554_p2__1_carry_i_5_n_2\,
      S(0) => \ret_5_fu_554_p2__1_carry_i_6_n_2\
    );
\ret_5_fu_554_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_5_fu_554_p2__1_carry_n_2\,
      CO(3) => \ret_5_fu_554_p2__1_carry__0_n_2\,
      CO(2) => \ret_5_fu_554_p2__1_carry__0_n_3\,
      CO(1) => \ret_5_fu_554_p2__1_carry__0_n_4\,
      CO(0) => \ret_5_fu_554_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \ret_5_fu_554_p2__1_carry__0_i_1_n_2\,
      DI(2) => \ret_5_fu_554_p2__1_carry__0_i_2_n_2\,
      DI(1) => \ret_5_fu_554_p2__1_carry__0_i_3_n_2\,
      DI(0) => \ret_5_fu_554_p2__1_carry__0_i_4_n_2\,
      O(3 downto 0) => ret_5_fu_554_p2(7 downto 4),
      S(3) => \ret_5_fu_554_p2__1_carry__0_i_5_n_2\,
      S(2) => \ret_5_fu_554_p2__1_carry__0_i_6_n_2\,
      S(1) => \ret_5_fu_554_p2__1_carry__0_i_7_n_2\,
      S(0) => \ret_5_fu_554_p2__1_carry__0_i_8_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_5_fu_130(6),
      I1 => zext_ln1346_4_fu_536_p1(6),
      I2 => zext_ln1079_1_fu_368_p1(3),
      O => \ret_5_fu_554_p2__1_carry__0_i_1_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_5_fu_130(5),
      I1 => zext_ln1346_4_fu_536_p1(5),
      I2 => zext_ln1079_1_fu_368_p1(2),
      O => \ret_5_fu_554_p2__1_carry__0_i_2_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_5_fu_130(4),
      I1 => zext_ln1346_4_fu_536_p1(4),
      I2 => zext_ln1079_1_fu_368_p1(1),
      O => \ret_5_fu_554_p2__1_carry__0_i_3_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_5_fu_130(3),
      I1 => zext_ln1346_4_fu_536_p1(3),
      I2 => zext_ln1079_1_fu_368_p1(0),
      O => \ret_5_fu_554_p2__1_carry__0_i_4_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ret_5_fu_554_p2__1_carry__0_i_1_n_2\,
      I1 => zext_ln1346_4_fu_536_p1(7),
      I2 => rhs_5_fu_130(7),
      I3 => zext_ln1079_1_fu_368_p1(4),
      O => \ret_5_fu_554_p2__1_carry__0_i_5_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_5_fu_130(6),
      I1 => zext_ln1346_4_fu_536_p1(6),
      I2 => zext_ln1079_1_fu_368_p1(3),
      I3 => \ret_5_fu_554_p2__1_carry__0_i_2_n_2\,
      O => \ret_5_fu_554_p2__1_carry__0_i_6_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_5_fu_130(5),
      I1 => zext_ln1346_4_fu_536_p1(5),
      I2 => zext_ln1079_1_fu_368_p1(2),
      I3 => \ret_5_fu_554_p2__1_carry__0_i_3_n_2\,
      O => \ret_5_fu_554_p2__1_carry__0_i_7_n_2\
    );
\ret_5_fu_554_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_5_fu_130(4),
      I1 => zext_ln1346_4_fu_536_p1(4),
      I2 => zext_ln1079_1_fu_368_p1(1),
      I3 => \ret_5_fu_554_p2__1_carry__0_i_4_n_2\,
      O => \ret_5_fu_554_p2__1_carry__0_i_8_n_2\
    );
\ret_5_fu_554_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_5_fu_554_p2__1_carry__0_n_2\,
      CO(3 downto 2) => \NLW_ret_5_fu_554_p2__1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ret_5_fu_554_p2(9),
      CO(0) => \NLW_ret_5_fu_554_p2__1_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln1346_4_fu_536_p1(8),
      O(3 downto 1) => \NLW_ret_5_fu_554_p2__1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_5_fu_554_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \ret_5_fu_554_p2__1_carry__1_i_1_n_2\
    );
\ret_5_fu_554_p2__1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => zext_ln1079_1_fu_368_p1(4),
      I1 => zext_ln1346_4_fu_536_p1(7),
      I2 => rhs_5_fu_130(7),
      I3 => zext_ln1346_4_fu_536_p1(8),
      O => \ret_5_fu_554_p2__1_carry__1_i_1_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_5_fu_130(2),
      I1 => zext_ln1346_4_fu_536_p1(2),
      I2 => \b_0_V_fu_94_reg_n_2_[2]\,
      O => \ret_5_fu_554_p2__1_carry_i_1_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_0_V_fu_94_reg_n_2_[2]\,
      I1 => rhs_5_fu_130(2),
      I2 => zext_ln1346_4_fu_536_p1(2),
      O => \ret_5_fu_554_p2__1_carry_i_2_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_5_fu_130(3),
      I1 => zext_ln1346_4_fu_536_p1(3),
      I2 => zext_ln1079_1_fu_368_p1(0),
      I3 => \ret_5_fu_554_p2__1_carry_i_1_n_2\,
      O => \ret_5_fu_554_p2__1_carry_i_3_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => rhs_5_fu_130(2),
      I1 => zext_ln1346_4_fu_536_p1(2),
      I2 => \b_0_V_fu_94_reg_n_2_[2]\,
      I3 => zext_ln1346_4_fu_536_p1(1),
      I4 => rhs_5_fu_130(1),
      O => \ret_5_fu_554_p2__1_carry_i_4_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rhs_5_fu_130(1),
      I1 => zext_ln1346_4_fu_536_p1(1),
      I2 => \b_0_V_fu_94_reg_n_2_[1]\,
      O => \ret_5_fu_554_p2__1_carry_i_5_n_2\
    );
\ret_5_fu_554_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_0_V_fu_94_reg_n_2_[0]\,
      I1 => rhs_5_fu_130(0),
      O => \ret_5_fu_554_p2__1_carry_i_6_n_2\
    );
\ret_fu_462_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_fu_462_p2__1_carry_n_2\,
      CO(2) => \ret_fu_462_p2__1_carry_n_3\,
      CO(1) => \ret_fu_462_p2__1_carry_n_4\,
      CO(0) => \ret_fu_462_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => \ret_fu_462_p2__1_carry_i_1_n_2\,
      DI(2) => \ret_fu_462_p2__1_carry_i_2_n_2\,
      DI(1) => \r_0_V_fu_98_reg_n_2_[1]\,
      DI(0) => \r_0_V_fu_98_reg_n_2_[0]\,
      O(3 downto 2) => ret_fu_462_p2(3 downto 2),
      O(1 downto 0) => \NLW_ret_fu_462_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(3) => \ret_fu_462_p2__1_carry_i_3_n_2\,
      S(2) => \ret_fu_462_p2__1_carry_i_4_n_2\,
      S(1) => \ret_fu_462_p2__1_carry_i_5_n_2\,
      S(0) => \ret_fu_462_p2__1_carry_i_6_n_2\
    );
\ret_fu_462_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_fu_462_p2__1_carry_n_2\,
      CO(3) => \ret_fu_462_p2__1_carry__0_n_2\,
      CO(2) => \ret_fu_462_p2__1_carry__0_n_3\,
      CO(1) => \ret_fu_462_p2__1_carry__0_n_4\,
      CO(0) => \ret_fu_462_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \ret_fu_462_p2__1_carry__0_i_1_n_2\,
      DI(2) => \ret_fu_462_p2__1_carry__0_i_2_n_2\,
      DI(1) => \ret_fu_462_p2__1_carry__0_i_3_n_2\,
      DI(0) => \ret_fu_462_p2__1_carry__0_i_4_n_2\,
      O(3 downto 0) => ret_fu_462_p2(7 downto 4),
      S(3) => \ret_fu_462_p2__1_carry__0_i_5_n_2\,
      S(2) => \ret_fu_462_p2__1_carry__0_i_6_n_2\,
      S(1) => \ret_fu_462_p2__1_carry__0_i_7_n_2\,
      S(0) => \ret_fu_462_p2__1_carry__0_i_8_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_1_fu_114(6),
      I1 => zext_ln1346_fu_444_p1(6),
      I2 => zext_ln1079_3_fu_326_p1(4),
      O => \ret_fu_462_p2__1_carry__0_i_1_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_1_fu_114(5),
      I1 => zext_ln1346_fu_444_p1(5),
      I2 => zext_ln1079_3_fu_326_p1(3),
      O => \ret_fu_462_p2__1_carry__0_i_2_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_1_fu_114(4),
      I1 => zext_ln1346_fu_444_p1(4),
      I2 => zext_ln1079_3_fu_326_p1(2),
      O => \ret_fu_462_p2__1_carry__0_i_3_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_1_fu_114(3),
      I1 => zext_ln1346_fu_444_p1(3),
      I2 => zext_ln1079_3_fu_326_p1(1),
      O => \ret_fu_462_p2__1_carry__0_i_4_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ret_fu_462_p2__1_carry__0_i_1_n_2\,
      I1 => zext_ln1346_fu_444_p1(7),
      I2 => rhs_1_fu_114(7),
      I3 => zext_ln1079_3_fu_326_p1(5),
      O => \ret_fu_462_p2__1_carry__0_i_5_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_1_fu_114(6),
      I1 => zext_ln1346_fu_444_p1(6),
      I2 => zext_ln1079_3_fu_326_p1(4),
      I3 => \ret_fu_462_p2__1_carry__0_i_2_n_2\,
      O => \ret_fu_462_p2__1_carry__0_i_6_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_1_fu_114(5),
      I1 => zext_ln1346_fu_444_p1(5),
      I2 => zext_ln1079_3_fu_326_p1(3),
      I3 => \ret_fu_462_p2__1_carry__0_i_3_n_2\,
      O => \ret_fu_462_p2__1_carry__0_i_7_n_2\
    );
\ret_fu_462_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_1_fu_114(4),
      I1 => zext_ln1346_fu_444_p1(4),
      I2 => zext_ln1079_3_fu_326_p1(2),
      I3 => \ret_fu_462_p2__1_carry__0_i_4_n_2\,
      O => \ret_fu_462_p2__1_carry__0_i_8_n_2\
    );
\ret_fu_462_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_fu_462_p2__1_carry__0_n_2\,
      CO(3 downto 2) => \NLW_ret_fu_462_p2__1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ret_fu_462_p2(9),
      CO(0) => \NLW_ret_fu_462_p2__1_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln1346_fu_444_p1(8),
      O(3 downto 1) => \NLW_ret_fu_462_p2__1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_fu_462_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \ret_fu_462_p2__1_carry__1_i_1_n_2\
    );
\ret_fu_462_p2__1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => zext_ln1079_3_fu_326_p1(5),
      I1 => zext_ln1346_fu_444_p1(7),
      I2 => rhs_1_fu_114(7),
      I3 => zext_ln1346_fu_444_p1(8),
      O => \ret_fu_462_p2__1_carry__1_i_1_n_2\
    );
\ret_fu_462_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => rhs_1_fu_114(2),
      I1 => zext_ln1346_fu_444_p1(2),
      I2 => zext_ln1079_3_fu_326_p1(0),
      O => \ret_fu_462_p2__1_carry_i_1_n_2\
    );
\ret_fu_462_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1079_3_fu_326_p1(0),
      I1 => rhs_1_fu_114(2),
      I2 => zext_ln1346_fu_444_p1(2),
      O => \ret_fu_462_p2__1_carry_i_2_n_2\
    );
\ret_fu_462_p2__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rhs_1_fu_114(3),
      I1 => zext_ln1346_fu_444_p1(3),
      I2 => zext_ln1079_3_fu_326_p1(1),
      I3 => \ret_fu_462_p2__1_carry_i_1_n_2\,
      O => \ret_fu_462_p2__1_carry_i_3_n_2\
    );
\ret_fu_462_p2__1_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => rhs_1_fu_114(2),
      I1 => zext_ln1346_fu_444_p1(2),
      I2 => zext_ln1079_3_fu_326_p1(0),
      I3 => zext_ln1346_fu_444_p1(1),
      I4 => rhs_1_fu_114(1),
      O => \ret_fu_462_p2__1_carry_i_4_n_2\
    );
\ret_fu_462_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rhs_1_fu_114(1),
      I1 => zext_ln1346_fu_444_p1(1),
      I2 => \r_0_V_fu_98_reg_n_2_[1]\,
      O => \ret_fu_462_p2__1_carry_i_5_n_2\
    );
\ret_fu_462_p2__1_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_0_V_fu_98_reg_n_2_[0]\,
      I1 => rhs_1_fu_114(0),
      O => \ret_fu_462_p2__1_carry_i_6_n_2\
    );
\rhs_1_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(1),
      Q => rhs_1_fu_114(0),
      R => '0'
    );
\rhs_1_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(2),
      Q => rhs_1_fu_114(1),
      R => '0'
    );
\rhs_1_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(3),
      Q => rhs_1_fu_114(2),
      R => '0'
    );
\rhs_1_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(4),
      Q => rhs_1_fu_114(3),
      R => '0'
    );
\rhs_1_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(5),
      Q => rhs_1_fu_114(4),
      R => '0'
    );
\rhs_1_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(6),
      Q => rhs_1_fu_114(5),
      R => '0'
    );
\rhs_1_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(7),
      Q => rhs_1_fu_114(6),
      R => '0'
    );
\rhs_1_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_fu_444_p1(8),
      Q => rhs_1_fu_114(7),
      R => '0'
    );
\rhs_2_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \g_0_V_fu_90_reg_n_2_[0]\,
      Q => zext_ln1346_2_fu_490_p1(1),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(0),
      Q => zext_ln1346_2_fu_490_p1(2),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(1),
      Q => zext_ln1346_2_fu_490_p1(3),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(2),
      Q => zext_ln1346_2_fu_490_p1(4),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(3),
      Q => zext_ln1346_2_fu_490_p1(5),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(4),
      Q => zext_ln1346_2_fu_490_p1(6),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(5),
      Q => zext_ln1346_2_fu_490_p1(7),
      R => ap_NS_fsm1
    );
\rhs_2_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_4_fu_340_p1(6),
      Q => zext_ln1346_2_fu_490_p1(8),
      R => ap_NS_fsm1
    );
\rhs_2_load_reg_797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(1),
      Q => rhs_2_load_reg_797(0),
      R => '0'
    );
\rhs_2_load_reg_797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(2),
      Q => rhs_2_load_reg_797(1),
      R => '0'
    );
\rhs_2_load_reg_797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(3),
      Q => rhs_2_load_reg_797(2),
      R => '0'
    );
\rhs_2_load_reg_797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(4),
      Q => rhs_2_load_reg_797(3),
      R => '0'
    );
\rhs_2_load_reg_797_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(5),
      Q => rhs_2_load_reg_797(4),
      R => '0'
    );
\rhs_2_load_reg_797_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(6),
      Q => rhs_2_load_reg_797(5),
      R => '0'
    );
\rhs_2_load_reg_797_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(7),
      Q => rhs_2_load_reg_797(6),
      R => '0'
    );
\rhs_2_load_reg_797_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_2_fu_490_p1(8),
      Q => rhs_2_load_reg_797(7),
      R => '0'
    );
\rhs_3_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(1),
      Q => rhs_3_fu_122(0),
      R => '0'
    );
\rhs_3_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(2),
      Q => rhs_3_fu_122(1),
      R => '0'
    );
\rhs_3_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(3),
      Q => rhs_3_fu_122(2),
      R => '0'
    );
\rhs_3_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(4),
      Q => rhs_3_fu_122(3),
      R => '0'
    );
\rhs_3_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(5),
      Q => rhs_3_fu_122(4),
      R => '0'
    );
\rhs_3_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(6),
      Q => rhs_3_fu_122(5),
      R => '0'
    );
\rhs_3_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(7),
      Q => rhs_3_fu_122(6),
      R => '0'
    );
\rhs_3_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_2_fu_490_p1(8),
      Q => rhs_3_fu_122(7),
      R => '0'
    );
\rhs_4_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \b_0_V_fu_94_reg_n_2_[0]\,
      Q => zext_ln1346_4_fu_536_p1(1),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \b_0_V_fu_94_reg_n_2_[1]\,
      Q => zext_ln1346_4_fu_536_p1(2),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \b_0_V_fu_94_reg_n_2_[2]\,
      Q => zext_ln1346_4_fu_536_p1(3),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_1_fu_368_p1(0),
      Q => zext_ln1346_4_fu_536_p1(4),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_1_fu_368_p1(1),
      Q => zext_ln1346_4_fu_536_p1(5),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_1_fu_368_p1(2),
      Q => zext_ln1346_4_fu_536_p1(6),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_1_fu_368_p1(3),
      Q => zext_ln1346_4_fu_536_p1(7),
      R => ap_NS_fsm1
    );
\rhs_4_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_1_fu_368_p1(4),
      Q => zext_ln1346_4_fu_536_p1(8),
      R => ap_NS_fsm1
    );
\rhs_4_load_reg_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(1),
      Q => rhs_4_load_reg_802(0),
      R => '0'
    );
\rhs_4_load_reg_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(2),
      Q => rhs_4_load_reg_802(1),
      R => '0'
    );
\rhs_4_load_reg_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(3),
      Q => rhs_4_load_reg_802(2),
      R => '0'
    );
\rhs_4_load_reg_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(4),
      Q => rhs_4_load_reg_802(3),
      R => '0'
    );
\rhs_4_load_reg_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(5),
      Q => rhs_4_load_reg_802(4),
      R => '0'
    );
\rhs_4_load_reg_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(6),
      Q => rhs_4_load_reg_802(5),
      R => '0'
    );
\rhs_4_load_reg_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(7),
      Q => rhs_4_load_reg_802(6),
      R => '0'
    );
\rhs_4_load_reg_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_4_fu_536_p1(8),
      Q => rhs_4_load_reg_802(7),
      R => '0'
    );
\rhs_5_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(1),
      Q => rhs_5_fu_130(0),
      R => '0'
    );
\rhs_5_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(2),
      Q => rhs_5_fu_130(1),
      R => '0'
    );
\rhs_5_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(3),
      Q => rhs_5_fu_130(2),
      R => '0'
    );
\rhs_5_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(4),
      Q => rhs_5_fu_130(3),
      R => '0'
    );
\rhs_5_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(5),
      Q => rhs_5_fu_130(4),
      R => '0'
    );
\rhs_5_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(6),
      Q => rhs_5_fu_130(5),
      R => '0'
    );
\rhs_5_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(7),
      Q => rhs_5_fu_130(6),
      R => '0'
    );
\rhs_5_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1346_4_fu_536_p1(8),
      Q => rhs_5_fu_130(7),
      R => '0'
    );
\rhs_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \r_0_V_fu_98_reg_n_2_[0]\,
      Q => zext_ln1346_fu_444_p1(1),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => \r_0_V_fu_98_reg_n_2_[1]\,
      Q => zext_ln1346_fu_444_p1(2),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(0),
      Q => zext_ln1346_fu_444_p1(3),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(1),
      Q => zext_ln1346_fu_444_p1(4),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(2),
      Q => zext_ln1346_fu_444_p1(5),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(3),
      Q => zext_ln1346_fu_444_p1(6),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(4),
      Q => zext_ln1346_fu_444_p1(7),
      R => ap_NS_fsm1
    );
\rhs_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => luma_1_V_fu_102_reg0,
      D => zext_ln1079_3_fu_326_p1(5),
      Q => zext_ln1346_fu_444_p1(8),
      R => ap_NS_fsm1
    );
\rhs_load_reg_792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(1),
      Q => rhs_load_reg_792(0),
      R => '0'
    );
\rhs_load_reg_792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(2),
      Q => rhs_load_reg_792(1),
      R => '0'
    );
\rhs_load_reg_792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(3),
      Q => rhs_load_reg_792(2),
      R => '0'
    );
\rhs_load_reg_792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(4),
      Q => rhs_load_reg_792(3),
      R => '0'
    );
\rhs_load_reg_792_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(5),
      Q => rhs_load_reg_792(4),
      R => '0'
    );
\rhs_load_reg_792_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(6),
      Q => rhs_load_reg_792(5),
      R => '0'
    );
\rhs_load_reg_792_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(7),
      Q => rhs_load_reg_792(6),
      R => '0'
    );
\rhs_load_reg_792_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1346_fu_444_p1(8),
      Q => rhs_load_reg_792(7),
      R => '0'
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^co\(0),
      I2 => \^start_once_reg\,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => ZipperRemoval_U0_ap_start,
      O => \start_once_reg_i_1__2_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\x_reg_170[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFDF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \r_0_V_fu_98[7]_i_3_n_2\,
      I4 => \^co\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => x_reg_170
    );
\x_reg_170[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \r_0_V_fu_98[7]_i_3_n_2\,
      O => x_reg_1700
    );
\x_reg_170[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_reg_170_reg(0),
      O => \x_reg_170[0]_i_4_n_2\
    );
\x_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[0]_i_3_n_9\,
      Q => x_reg_170_reg(0),
      R => x_reg_170
    );
\x_reg_170_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg_170_reg[0]_i_3_n_2\,
      CO(2) => \x_reg_170_reg[0]_i_3_n_3\,
      CO(1) => \x_reg_170_reg[0]_i_3_n_4\,
      CO(0) => \x_reg_170_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \x_reg_170_reg[0]_i_3_n_6\,
      O(2) => \x_reg_170_reg[0]_i_3_n_7\,
      O(1) => \x_reg_170_reg[0]_i_3_n_8\,
      O(0) => \x_reg_170_reg[0]_i_3_n_9\,
      S(3 downto 2) => \^out\(1 downto 0),
      S(1) => x_reg_170_reg(1),
      S(0) => \x_reg_170[0]_i_4_n_2\
    );
\x_reg_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => x_reg_170
    );
\x_reg_170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => x_reg_170
    );
\x_reg_170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[12]_i_1_n_9\,
      Q => \^out\(10),
      R => x_reg_170
    );
\x_reg_170_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_170_reg[8]_i_1_n_2\,
      CO(3) => \x_reg_170_reg[12]_i_1_n_2\,
      CO(2) => \x_reg_170_reg[12]_i_1_n_3\,
      CO(1) => \x_reg_170_reg[12]_i_1_n_4\,
      CO(0) => \x_reg_170_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_reg_170_reg[12]_i_1_n_6\,
      O(2) => \x_reg_170_reg[12]_i_1_n_7\,
      O(1) => \x_reg_170_reg[12]_i_1_n_8\,
      O(0) => \x_reg_170_reg[12]_i_1_n_9\,
      S(3 downto 0) => \^out\(13 downto 10)
    );
\x_reg_170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[12]_i_1_n_8\,
      Q => \^out\(11),
      R => x_reg_170
    );
\x_reg_170_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => x_reg_170
    );
\x_reg_170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => x_reg_170
    );
\x_reg_170_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[16]_i_1_n_9\,
      Q => \^out\(14),
      R => x_reg_170
    );
\x_reg_170_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_170_reg[12]_i_1_n_2\,
      CO(3 downto 0) => \NLW_x_reg_170_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_reg_170_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \x_reg_170_reg[16]_i_1_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \^out\(14)
    );
\x_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[0]_i_3_n_8\,
      Q => x_reg_170_reg(1),
      R => x_reg_170
    );
\x_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[0]_i_3_n_7\,
      Q => \^out\(0),
      R => x_reg_170
    );
\x_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[0]_i_3_n_6\,
      Q => \^out\(1),
      R => x_reg_170
    );
\x_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[4]_i_1_n_9\,
      Q => \^out\(2),
      R => x_reg_170
    );
\x_reg_170_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_170_reg[0]_i_3_n_2\,
      CO(3) => \x_reg_170_reg[4]_i_1_n_2\,
      CO(2) => \x_reg_170_reg[4]_i_1_n_3\,
      CO(1) => \x_reg_170_reg[4]_i_1_n_4\,
      CO(0) => \x_reg_170_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_reg_170_reg[4]_i_1_n_6\,
      O(2) => \x_reg_170_reg[4]_i_1_n_7\,
      O(1) => \x_reg_170_reg[4]_i_1_n_8\,
      O(0) => \x_reg_170_reg[4]_i_1_n_9\,
      S(3 downto 0) => \^out\(5 downto 2)
    );
\x_reg_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[4]_i_1_n_8\,
      Q => \^out\(3),
      R => x_reg_170
    );
\x_reg_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => x_reg_170
    );
\x_reg_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => x_reg_170
    );
\x_reg_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[8]_i_1_n_9\,
      Q => \^out\(6),
      R => x_reg_170
    );
\x_reg_170_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_170_reg[4]_i_1_n_2\,
      CO(3) => \x_reg_170_reg[8]_i_1_n_2\,
      CO(2) => \x_reg_170_reg[8]_i_1_n_3\,
      CO(1) => \x_reg_170_reg[8]_i_1_n_4\,
      CO(0) => \x_reg_170_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_reg_170_reg[8]_i_1_n_6\,
      O(2) => \x_reg_170_reg[8]_i_1_n_7\,
      O(1) => \x_reg_170_reg[8]_i_1_n_8\,
      O(0) => \x_reg_170_reg[8]_i_1_n_9\,
      S(3 downto 0) => \^out\(9 downto 6)
    );
\x_reg_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_1700,
      D => \x_reg_170_reg[8]_i_1_n_8\,
      Q => \^out\(7),
      R => x_reg_170
    );
y_1_fu_211_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_1_fu_211_p2_carry_n_2,
      CO(2) => y_1_fu_211_p2_carry_n_3,
      CO(1) => y_1_fu_211_p2_carry_n_4,
      CO(0) => y_1_fu_211_p2_carry_n_5,
      CYINIT => \y_reg_159_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_211_p2(4 downto 1),
      S(3) => \y_reg_159_reg_n_2_[4]\,
      S(2) => \y_reg_159_reg_n_2_[3]\,
      S(1) => \y_reg_159_reg_n_2_[2]\,
      S(0) => \y_reg_159_reg_n_2_[1]\
    );
\y_1_fu_211_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_1_fu_211_p2_carry_n_2,
      CO(3) => \y_1_fu_211_p2_carry__0_n_2\,
      CO(2) => \y_1_fu_211_p2_carry__0_n_3\,
      CO(1) => \y_1_fu_211_p2_carry__0_n_4\,
      CO(0) => \y_1_fu_211_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_211_p2(8 downto 5),
      S(3) => \y_reg_159_reg_n_2_[8]\,
      S(2) => \y_reg_159_reg_n_2_[7]\,
      S(1) => \y_reg_159_reg_n_2_[6]\,
      S(0) => \y_reg_159_reg_n_2_[5]\
    );
\y_1_fu_211_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_211_p2_carry__0_n_2\,
      CO(3) => \y_1_fu_211_p2_carry__1_n_2\,
      CO(2) => \y_1_fu_211_p2_carry__1_n_3\,
      CO(1) => \y_1_fu_211_p2_carry__1_n_4\,
      CO(0) => \y_1_fu_211_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_211_p2(12 downto 9),
      S(3) => \y_reg_159_reg_n_2_[12]\,
      S(2 downto 0) => \^q\(2 downto 0)
    );
\y_1_fu_211_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_211_p2_carry__1_n_2\,
      CO(3 downto 2) => \NLW_y_1_fu_211_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_fu_211_p2_carry__2_n_4\,
      CO(0) => \y_1_fu_211_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_1_fu_211_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_1_fu_211_p2(15 downto 13),
      S(3) => '0',
      S(2) => \^q\(3),
      S(1) => \y_reg_159_reg_n_2_[14]\,
      S(0) => \y_reg_159_reg_n_2_[13]\
    );
\y_1_reg_766[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_159_reg_n_2_[0]\,
      O => y_1_fu_211_p2(0)
    );
\y_1_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(0),
      Q => y_1_reg_766(0),
      R => '0'
    );
\y_1_reg_766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(10),
      Q => y_1_reg_766(10),
      R => '0'
    );
\y_1_reg_766_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(11),
      Q => y_1_reg_766(11),
      R => '0'
    );
\y_1_reg_766_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(12),
      Q => y_1_reg_766(12),
      R => '0'
    );
\y_1_reg_766_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(13),
      Q => y_1_reg_766(13),
      R => '0'
    );
\y_1_reg_766_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(14),
      Q => y_1_reg_766(14),
      R => '0'
    );
\y_1_reg_766_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(15),
      Q => y_1_reg_766(15),
      R => '0'
    );
\y_1_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(1),
      Q => y_1_reg_766(1),
      R => '0'
    );
\y_1_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(2),
      Q => y_1_reg_766(2),
      R => '0'
    );
\y_1_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(3),
      Q => y_1_reg_766(3),
      R => '0'
    );
\y_1_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(4),
      Q => y_1_reg_766(4),
      R => '0'
    );
\y_1_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(5),
      Q => y_1_reg_766(5),
      R => '0'
    );
\y_1_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(6),
      Q => y_1_reg_766(6),
      R => '0'
    );
\y_1_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(7),
      Q => y_1_reg_766(7),
      R => '0'
    );
\y_1_reg_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(8),
      Q => y_1_reg_766(8),
      R => '0'
    );
\y_1_reg_766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => y_1_fu_211_p2(9),
      Q => y_1_reg_766(9),
      R => '0'
    );
\y_reg_159[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_CS_fsm_state7,
      O => y_reg_159
    );
\y_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(0),
      Q => \y_reg_159_reg_n_2_[0]\,
      R => y_reg_159
    );
\y_reg_159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(10),
      Q => \^q\(1),
      R => y_reg_159
    );
\y_reg_159_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(11),
      Q => \^q\(2),
      R => y_reg_159
    );
\y_reg_159_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(12),
      Q => \y_reg_159_reg_n_2_[12]\,
      R => y_reg_159
    );
\y_reg_159_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(13),
      Q => \y_reg_159_reg_n_2_[13]\,
      R => y_reg_159
    );
\y_reg_159_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(14),
      Q => \y_reg_159_reg_n_2_[14]\,
      R => y_reg_159
    );
\y_reg_159_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(15),
      Q => \^q\(3),
      R => y_reg_159
    );
\y_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(1),
      Q => \y_reg_159_reg_n_2_[1]\,
      R => y_reg_159
    );
\y_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(2),
      Q => \y_reg_159_reg_n_2_[2]\,
      R => y_reg_159
    );
\y_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(3),
      Q => \y_reg_159_reg_n_2_[3]\,
      R => y_reg_159
    );
\y_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(4),
      Q => \y_reg_159_reg_n_2_[4]\,
      R => y_reg_159
    );
\y_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(5),
      Q => \y_reg_159_reg_n_2_[5]\,
      R => y_reg_159
    );
\y_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(6),
      Q => \y_reg_159_reg_n_2_[6]\,
      R => y_reg_159
    );
\y_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(7),
      Q => \y_reg_159_reg_n_2_[7]\,
      R => y_reg_159
    );
\y_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(8),
      Q => \y_reg_159_reg_n_2_[8]\,
      R => y_reg_159
    );
\y_reg_159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => y_1_reg_766(9),
      Q => \^q\(0),
      R => y_reg_159
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      I2 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\trunc_ln574_1_i_reg_2086[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(11),
      I1 => \SRL_SIG_reg[0]_2\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(11)
    );
\trunc_ln574_1_i_reg_2086[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(12),
      I1 => \SRL_SIG_reg[0]_2\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(12)
    );
\trunc_ln574_1_i_reg_2086[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(13),
      I1 => \SRL_SIG_reg[0]_2\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(13)
    );
\trunc_ln574_1_i_reg_2086[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(14),
      I1 => \SRL_SIG_reg[0]_2\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(14)
    );
\trunc_ln574_1_i_reg_2086[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(15),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(15)
    );
\trunc_ln574_1_i_reg_2086[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\trunc_ln574_1_i_reg_2086[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\trunc_ln574_1_i_reg_2086[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\trunc_ln574_1_i_reg_2086[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\trunc_ln574_1_i_reg_2086[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\trunc_ln574_1_i_reg_2086[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\trunc_ln574_1_i_reg_2086[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(8)
    );
\trunc_ln574_1_i_reg_2086[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(9)
    );
\trunc_ln574_1_i_reg_2086[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(10)
    );
\x_phase_reg_2081[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg_10 is
  port (
    bayerPhase_c9_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \x_phase_reg_1900_reg[0]\ : in STD_LOGIC;
    \x_phase_reg_1900_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg_10 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg_10;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg_10 is
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_6\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_6\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_6\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_6\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_6\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_6\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_6\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_6\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_6\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_6\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_6\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_6\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_6\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_6\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_6\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(10),
      Q => \SRL_SIG_reg[1]_7\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(11),
      Q => \SRL_SIG_reg[1]_7\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(12),
      Q => \SRL_SIG_reg[1]_7\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(13),
      Q => \SRL_SIG_reg[1]_7\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(14),
      Q => \SRL_SIG_reg[1]_7\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(15),
      Q => \SRL_SIG_reg[1]_7\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(1),
      Q => \SRL_SIG_reg[1]_7\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(2),
      Q => \SRL_SIG_reg[1]_7\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(3),
      Q => \SRL_SIG_reg[1]_7\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(4),
      Q => \SRL_SIG_reg[1]_7\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(5),
      Q => \SRL_SIG_reg[1]_7\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(6),
      Q => \SRL_SIG_reg[1]_7\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(7),
      Q => \SRL_SIG_reg[1]_7\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(8),
      Q => \SRL_SIG_reg[1]_7\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(9),
      Q => \SRL_SIG_reg[1]_7\(9),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(1),
      I1 => \SRL_SIG_reg[0]_6\(1),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(1)
    );
\trunc_ln822_1_i_reg_1905[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(11),
      I1 => \SRL_SIG_reg[0]_6\(11),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(11)
    );
\trunc_ln822_1_i_reg_1905[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(12),
      I1 => \SRL_SIG_reg[0]_6\(12),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(12)
    );
\trunc_ln822_1_i_reg_1905[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(13),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(13)
    );
\trunc_ln822_1_i_reg_1905[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(14),
      I1 => \SRL_SIG_reg[0]_6\(14),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(14)
    );
\trunc_ln822_1_i_reg_1905[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(15),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(15)
    );
\trunc_ln822_1_i_reg_1905[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(2),
      I1 => \SRL_SIG_reg[0]_6\(2),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(2)
    );
\trunc_ln822_1_i_reg_1905[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(3),
      I1 => \SRL_SIG_reg[0]_6\(3),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(3)
    );
\trunc_ln822_1_i_reg_1905[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(4),
      I1 => \SRL_SIG_reg[0]_6\(4),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(4)
    );
\trunc_ln822_1_i_reg_1905[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(5),
      I1 => \SRL_SIG_reg[0]_6\(5),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(5)
    );
\trunc_ln822_1_i_reg_1905[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(6),
      I1 => \SRL_SIG_reg[0]_6\(6),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(6)
    );
\trunc_ln822_1_i_reg_1905[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(7),
      I1 => \SRL_SIG_reg[0]_6\(7),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(7)
    );
\trunc_ln822_1_i_reg_1905[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(8),
      I1 => \SRL_SIG_reg[0]_6\(8),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(8)
    );
\trunc_ln822_1_i_reg_1905[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(9),
      I1 => \SRL_SIG_reg[0]_6\(9),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(9)
    );
\trunc_ln822_1_i_reg_1905[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(10),
      I1 => \SRL_SIG_reg[0]_6\(10),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(10)
    );
\x_phase_reg_1900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => \x_phase_reg_1900_reg[0]\,
      I3 => \x_phase_reg_1900_reg[0]_0\,
      O => bayerPhase_c9_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_2\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_preg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[0][0]_1\,
      I2 => \SRL_SIG_reg[0][0]_2\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bayer_phase_c1_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_demosaic_entry48_U0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_4 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_4;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_4 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => bayer_phase_c1_full_n,
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => start_for_v_demosaic_entry48_U0_full_n,
      O => \^e\(0)
    );
\SRL_SIG[0][15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_5 is
  port (
    shiftReg_ce : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_split1_proc_U0_ap_continue : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    bayer_phase_c_empty_n : in STD_LOGIC;
    Block_split1_proc_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_5 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_5;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_5 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => Block_split1_proc_U0_ap_continue,
      I1 => ap_done_reg,
      I2 => bayer_phase_c_empty_n,
      I3 => Block_split1_proc_U0_ap_start,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\trunc_ln244_1_reg_3652[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => if_din(1)
    );
\trunc_ln244_1_reg_3652[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => if_din(11)
    );
\trunc_ln244_1_reg_3652[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => if_din(12)
    );
\trunc_ln244_1_reg_3652[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => if_din(13)
    );
\trunc_ln244_1_reg_3652[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => if_din(14)
    );
\trunc_ln244_1_reg_3652[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => if_din(15)
    );
\trunc_ln244_1_reg_3652[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => if_din(2)
    );
\trunc_ln244_1_reg_3652[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => if_din(3)
    );
\trunc_ln244_1_reg_3652[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => if_din(4)
    );
\trunc_ln244_1_reg_3652[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => if_din(5)
    );
\trunc_ln244_1_reg_3652[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => if_din(6)
    );
\trunc_ln244_1_reg_3652[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => if_din(7)
    );
\trunc_ln244_1_reg_3652[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => if_din(8)
    );
\trunc_ln244_1_reg_3652[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => if_din(9)
    );
\trunc_ln244_1_reg_3652[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => if_din(10)
    );
\x_phase_reg_3647[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[0][0]_0\,
      I2 => \SRL_SIG_reg[0][0]_1\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => if_din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\ : in STD_LOGIC;
    \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\ : in STD_LOGIC;
    cmp37_i_i_reg_1934 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(16),
      Q => \SRL_SIG_reg[0]_4\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(17),
      Q => \SRL_SIG_reg[0]_4\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(18),
      Q => \SRL_SIG_reg[0]_4\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(19),
      Q => \SRL_SIG_reg[0]_4\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(20),
      Q => \SRL_SIG_reg[0]_4\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(21),
      Q => \SRL_SIG_reg[0]_4\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(22),
      Q => \SRL_SIG_reg[0]_4\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(23),
      Q => \SRL_SIG_reg[0]_4\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][23]_0\(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(16),
      Q => \SRL_SIG_reg[1]_5\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(17),
      Q => \SRL_SIG_reg[1]_5\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(18),
      Q => \SRL_SIG_reg[1]_5\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(19),
      Q => \SRL_SIG_reg[1]_5\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(20),
      Q => \SRL_SIG_reg[1]_5\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(21),
      Q => \SRL_SIG_reg[1]_5\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(22),
      Q => \SRL_SIG_reg[1]_5\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(23),
      Q => \SRL_SIG_reg[1]_5\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\pixWindow_val_val_V_2_2_0_fu_154[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\pixWindow_val_val_V_2_2_0_fu_154[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\pixWindow_val_val_V_2_2_0_fu_154[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\pixWindow_val_val_V_2_2_0_fu_154[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\pixWindow_val_val_V_2_2_0_fu_154[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\pixWindow_val_val_V_2_2_0_fu_154[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\pixWindow_val_val_V_2_2_0_fu_154[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\pixWindow_val_val_V_2_2_1_fu_158[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(8),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\pixWindow_val_val_V_2_2_1_fu_158[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(9),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\pixWindow_val_val_V_2_2_1_fu_158[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => \SRL_SIG_reg[0]_4\(10),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(10),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\pixWindow_val_val_V_2_2_1_fu_158[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => \SRL_SIG_reg[0]_4\(11),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(11),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\pixWindow_val_val_V_2_2_1_fu_158[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(12),
      I1 => \SRL_SIG_reg[0]_4\(12),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(12),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\pixWindow_val_val_V_2_2_1_fu_158[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(13),
      I1 => \SRL_SIG_reg[0]_4\(13),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(13),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\pixWindow_val_val_V_2_2_1_fu_158[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(14),
      I1 => \SRL_SIG_reg[0]_4\(14),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(14),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\pixWindow_val_val_V_2_2_1_fu_158[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(15),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(15),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\pixWindow_val_val_V_2_2_2_fu_162[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(16),
      I1 => \SRL_SIG_reg[0]_4\(16),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(16),
      O => D(0)
    );
\pixWindow_val_val_V_2_2_2_fu_162[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(17),
      I1 => \SRL_SIG_reg[0]_4\(17),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(17),
      O => D(1)
    );
\pixWindow_val_val_V_2_2_2_fu_162[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(18),
      I1 => \SRL_SIG_reg[0]_4\(18),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(18),
      O => D(2)
    );
\pixWindow_val_val_V_2_2_2_fu_162[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(19),
      I1 => \SRL_SIG_reg[0]_4\(19),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(19),
      O => D(3)
    );
\pixWindow_val_val_V_2_2_2_fu_162[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(20),
      I1 => \SRL_SIG_reg[0]_4\(20),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(20),
      O => D(4)
    );
\pixWindow_val_val_V_2_2_2_fu_162[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(21),
      I1 => \SRL_SIG_reg[0]_4\(21),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(21),
      O => D(5)
    );
\pixWindow_val_val_V_2_2_2_fu_162[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(22),
      I1 => \SRL_SIG_reg[0]_4\(22),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(22),
      O => D(6)
    );
\pixWindow_val_val_V_2_2_2_fu_162[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(23),
      I1 => \SRL_SIG_reg[0]_4\(23),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      I4 => cmp37_i_i_reg_1934,
      I5 => q1(23),
      O => D(7)
    );
\ram_reg_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(4)
    );
\ram_reg_0_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(3)
    );
\ram_reg_0_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(2)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(1)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(0)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(8)
    );
\ram_reg_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(7)
    );
\ram_reg_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(6)
    );
\ram_reg_0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(5)
    );
\ram_reg_1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(16),
      I1 => \SRL_SIG_reg[0]_4\(16),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(16)
    );
\ram_reg_1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(15),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(15)
    );
\ram_reg_1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(14),
      I1 => \SRL_SIG_reg[0]_4\(14),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(14)
    );
\ram_reg_1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(13),
      I1 => \SRL_SIG_reg[0]_4\(13),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(13)
    );
\ram_reg_1_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(12),
      I1 => \SRL_SIG_reg[0]_4\(12),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(12)
    );
\ram_reg_1_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => \SRL_SIG_reg[0]_4\(11),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(11)
    );
\ram_reg_1_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => \SRL_SIG_reg[0]_4\(10),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(10)
    );
\ram_reg_1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(9)
    );
\ram_reg_1_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(17),
      I1 => \SRL_SIG_reg[0]_4\(17),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(17)
    );
\ram_reg_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(23),
      I1 => \SRL_SIG_reg[0]_4\(23),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(23)
    );
\ram_reg_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(22),
      I1 => \SRL_SIG_reg[0]_4\(22),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(22)
    );
\ram_reg_2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(21),
      I1 => \SRL_SIG_reg[0]_4\(21),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(21)
    );
\ram_reg_2_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(20),
      I1 => \SRL_SIG_reg[0]_4\(20),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(20)
    );
\ram_reg_2_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(19),
      I1 => \SRL_SIG_reg[0]_4\(19),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(19)
    );
\ram_reg_2_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(18),
      I1 => \SRL_SIG_reg[0]_4\(18),
      I2 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\,
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg_9 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\ : in STD_LOGIC;
    \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\ : in STD_LOGIC;
    cmp37_i_i_reg_2135 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : in STD_LOGIC;
    select_ln458_fu_3383_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg_9 : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg_9;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg_9 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][16]_0\,
      Q => \SRL_SIG_reg[0]_0\(16),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][17]_0\,
      Q => \SRL_SIG_reg[0]_0\(17),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][18]_0\,
      Q => \SRL_SIG_reg[0]_0\(18),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][19]_0\,
      Q => \SRL_SIG_reg[0]_0\(19),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][20]_0\,
      Q => \SRL_SIG_reg[0]_0\(20),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][21]_0\,
      Q => \SRL_SIG_reg[0]_0\(21),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][22]_0\,
      Q => \SRL_SIG_reg[0]_0\(22),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\,
      Q => \SRL_SIG_reg[0]_0\(23),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => select_ln458_fu_3383_p3(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\pixWindow_val_val_V_2_2_0_fu_244[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\pixWindow_val_val_V_2_2_0_fu_244[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\pixWindow_val_val_V_2_2_0_fu_244[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\pixWindow_val_val_V_2_2_0_fu_244[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\pixWindow_val_val_V_2_2_0_fu_244[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\pixWindow_val_val_V_2_2_0_fu_244[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\pixWindow_val_val_V_2_2_0_fu_244[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\pixWindow_val_val_V_2_2_1_fu_248[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(8),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\pixWindow_val_val_V_2_2_1_fu_248[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(9),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\pixWindow_val_val_V_2_2_1_fu_248[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(10),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\pixWindow_val_val_V_2_2_1_fu_248[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(11),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\pixWindow_val_val_V_2_2_1_fu_248[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(12),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\pixWindow_val_val_V_2_2_1_fu_248[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(13),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\pixWindow_val_val_V_2_2_1_fu_248[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(14),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\pixWindow_val_val_V_2_2_1_fu_248[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(15),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\pixWindow_val_val_V_2_2_2_fu_252[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(16),
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
\pixWindow_val_val_V_2_2_2_fu_252[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(17),
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
\pixWindow_val_val_V_2_2_2_fu_252[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(18),
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
\pixWindow_val_val_V_2_2_2_fu_252[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(19),
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
\pixWindow_val_val_V_2_2_2_fu_252[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(20),
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
\pixWindow_val_val_V_2_2_2_fu_252[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(21),
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
\pixWindow_val_val_V_2_2_2_fu_252[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(22),
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
\pixWindow_val_val_V_2_2_2_fu_252[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      I4 => cmp37_i_i_reg_2135,
      I5 => q1(23),
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(4)
    );
\ram_reg_0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(3)
    );
\ram_reg_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(0)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(8)
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(7)
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(6)
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(5)
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(16)
    );
\ram_reg_1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(15)
    );
\ram_reg_1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(14)
    );
\ram_reg_1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(13)
    );
\ram_reg_1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(12)
    );
\ram_reg_1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(11)
    );
\ram_reg_1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(10)
    );
\ram_reg_1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(9)
    );
\ram_reg_1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(17)
    );
\ram_reg_2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(23)
    );
\ram_reg_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(22)
    );
\ram_reg_2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(21)
    );
\ram_reg_2_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(20)
    );
\ram_reg_2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(19)
    );
\ram_reg_2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\,
      I3 => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\,
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg_3 is
  port (
    imgRgb_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \g_0_V_fu_90_reg[0]\ : in STD_LOGIC;
    \r_0_V_fu_98_reg[7]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg_3 : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg_3;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg_3 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\b_0_V_fu_94[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => imgRgb_dout(8)
    );
\b_0_V_fu_94[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => imgRgb_dout(9)
    );
\b_0_V_fu_94[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => imgRgb_dout(10)
    );
\b_0_V_fu_94[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => imgRgb_dout(11)
    );
\b_0_V_fu_94[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => imgRgb_dout(12)
    );
\b_0_V_fu_94[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => imgRgb_dout(13)
    );
\b_0_V_fu_94[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => imgRgb_dout(14)
    );
\b_0_V_fu_94[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => imgRgb_dout(15)
    );
\g_0_V_fu_90[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => imgRgb_dout(0)
    );
\g_0_V_fu_90[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => imgRgb_dout(1)
    );
\g_0_V_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => imgRgb_dout(2)
    );
\g_0_V_fu_90[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => imgRgb_dout(3)
    );
\g_0_V_fu_90[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => imgRgb_dout(4)
    );
\g_0_V_fu_90[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => imgRgb_dout(5)
    );
\g_0_V_fu_90[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => imgRgb_dout(6)
    );
\g_0_V_fu_90[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => imgRgb_dout(7)
    );
\r_0_V_fu_98[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => imgRgb_dout(16)
    );
\r_0_V_fu_98[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => imgRgb_dout(17)
    );
\r_0_V_fu_98[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => imgRgb_dout(18)
    );
\r_0_V_fu_98[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => imgRgb_dout(19)
    );
\r_0_V_fu_98[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => imgRgb_dout(20)
    );
\r_0_V_fu_98[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => imgRgb_dout(21)
    );
\r_0_V_fu_98[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => imgRgb_dout(22)
    );
\r_0_V_fu_98[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \g_0_V_fu_90_reg[0]\,
      I2 => \r_0_V_fu_98_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => imgRgb_dout(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_4_4_fu_236_reg[7]\ : in STD_LOGIC;
    \bayerWindow_val_V_4_4_fu_236_reg[7]_0\ : in STD_LOGIC;
    cmp47_i_reg_3688 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg : entity is "design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_1\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => cmp47_i_reg_3688,
      I5 => D(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\bayerWindow_val_V_4_4_fu_236[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => cmp47_i_reg_3688,
      I5 => D(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\bayerWindow_val_V_4_4_fu_236[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => cmp47_i_reg_3688,
      I5 => D(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\bayerWindow_val_V_4_4_fu_236[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => cmp47_i_reg_3688,
      I5 => D(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\bayerWindow_val_V_4_4_fu_236[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => cmp47_i_reg_3688,
      I5 => D(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\bayerWindow_val_V_4_4_fu_236[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => cmp47_i_reg_3688,
      I5 => D(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\bayerWindow_val_V_4_4_fu_236[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => cmp47_i_reg_3688,
      I5 => D(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\bayerWindow_val_V_4_4_fu_236[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => cmp47_i_reg_3688,
      I5 => D(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => DIADI(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => DIADI(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => DIADI(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => DIADI(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => DIADI(0)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => DIADI(7)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => DIADI(6)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \bayerWindow_val_V_4_4_fu_236_reg[7]\,
      I2 => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => DIADI(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3 is
  port (
    lshr_ln2_reg_41680 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \add_ln455_fu_3239_p2__0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    icmp_ln390_reg_3764_pp0_iter11_reg : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln455_reg_4228_reg[22]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3 : entity is "design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3 is
  signal \add_ln455_reg_4228[15]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[15]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[19]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[19]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[19]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[19]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[22]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[22]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[22]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228[22]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln455_reg_4228_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^lshr_ln2_reg_41680\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_add_ln455_reg_4228_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln455_reg_4228_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_trunc_ln455_1_reg_4234_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[10]_i_1\ : label is 35;
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  lshr_ln2_reg_41680 <= \^lshr_ln2_reg_41680\;
\add_ln455_reg_4228[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \add_ln455_reg_4228_reg[22]\(9),
      O => \add_ln455_reg_4228[15]_i_10_n_2\
    );
\add_ln455_reg_4228[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \add_ln455_reg_4228_reg[22]\(8),
      O => \add_ln455_reg_4228[15]_i_11_n_2\
    );
\add_ln455_reg_4228[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \add_ln455_reg_4228_reg[22]\(7),
      O => \add_ln455_reg_4228[15]_i_13_n_2\
    );
\add_ln455_reg_4228[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \add_ln455_reg_4228_reg[22]\(6),
      O => \add_ln455_reg_4228[15]_i_14_n_2\
    );
\add_ln455_reg_4228[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \add_ln455_reg_4228_reg[22]\(5),
      O => \add_ln455_reg_4228[15]_i_15_n_2\
    );
\add_ln455_reg_4228[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \add_ln455_reg_4228_reg[22]\(4),
      O => \add_ln455_reg_4228[15]_i_16_n_2\
    );
\add_ln455_reg_4228[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \add_ln455_reg_4228_reg[22]\(3),
      O => \add_ln455_reg_4228[15]_i_17_n_2\
    );
\add_ln455_reg_4228[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \add_ln455_reg_4228_reg[22]\(2),
      O => \add_ln455_reg_4228[15]_i_18_n_2\
    );
\add_ln455_reg_4228[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \add_ln455_reg_4228_reg[22]\(1),
      O => \add_ln455_reg_4228[15]_i_19_n_2\
    );
\add_ln455_reg_4228[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \add_ln455_reg_4228_reg[22]\(0),
      O => \add_ln455_reg_4228[15]_i_20_n_2\
    );
\add_ln455_reg_4228[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \add_ln455_reg_4228_reg[22]\(15),
      O => \add_ln455_reg_4228[15]_i_3_n_2\
    );
\add_ln455_reg_4228[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \add_ln455_reg_4228_reg[22]\(14),
      O => \add_ln455_reg_4228[15]_i_4_n_2\
    );
\add_ln455_reg_4228[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \add_ln455_reg_4228_reg[22]\(13),
      O => \add_ln455_reg_4228[15]_i_5_n_2\
    );
\add_ln455_reg_4228[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \add_ln455_reg_4228_reg[22]\(12),
      O => \add_ln455_reg_4228[15]_i_6_n_2\
    );
\add_ln455_reg_4228[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \add_ln455_reg_4228_reg[22]\(11),
      O => \add_ln455_reg_4228[15]_i_8_n_2\
    );
\add_ln455_reg_4228[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \add_ln455_reg_4228_reg[22]\(10),
      O => \add_ln455_reg_4228[15]_i_9_n_2\
    );
\add_ln455_reg_4228[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \add_ln455_reg_4228_reg[22]\(19),
      O => \add_ln455_reg_4228[19]_i_2_n_2\
    );
\add_ln455_reg_4228[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \add_ln455_reg_4228_reg[22]\(18),
      O => \add_ln455_reg_4228[19]_i_3_n_2\
    );
\add_ln455_reg_4228[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \add_ln455_reg_4228_reg[22]\(17),
      O => \add_ln455_reg_4228[19]_i_4_n_2\
    );
\add_ln455_reg_4228[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \add_ln455_reg_4228_reg[22]\(16),
      O => \add_ln455_reg_4228[19]_i_5_n_2\
    );
\add_ln455_reg_4228[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_85,
      O => \add_ln455_reg_4228[22]_i_2_n_2\
    );
\add_ln455_reg_4228[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \add_ln455_reg_4228_reg[22]\(22),
      O => \add_ln455_reg_4228[22]_i_3_n_2\
    );
\add_ln455_reg_4228[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \add_ln455_reg_4228_reg[22]\(21),
      O => \add_ln455_reg_4228[22]_i_4_n_2\
    );
\add_ln455_reg_4228[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \add_ln455_reg_4228_reg[22]\(20),
      O => \add_ln455_reg_4228[22]_i_5_n_2\
    );
\add_ln455_reg_4228[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_reg_4228_reg[22]_i_1_n_2\,
      O => D(10)
    );
\add_ln455_reg_4228_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln455_reg_4228_reg[15]_i_2_n_2\,
      CO(3) => \add_ln455_reg_4228_reg[15]_i_1_n_2\,
      CO(2) => \add_ln455_reg_4228_reg[15]_i_1_n_3\,
      CO(1) => \add_ln455_reg_4228_reg[15]_i_1_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_92,
      DI(2) => p_reg_reg_n_93,
      DI(1) => p_reg_reg_n_94,
      DI(0) => p_reg_reg_n_95,
      O(3 downto 1) => D(2 downto 0),
      O(0) => \add_ln455_fu_3239_p2__0\(12),
      S(3) => \add_ln455_reg_4228[15]_i_3_n_2\,
      S(2) => \add_ln455_reg_4228[15]_i_4_n_2\,
      S(1) => \add_ln455_reg_4228[15]_i_5_n_2\,
      S(0) => \add_ln455_reg_4228[15]_i_6_n_2\
    );
\add_ln455_reg_4228_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln455_reg_4228_reg[15]_i_12_n_2\,
      CO(2) => \add_ln455_reg_4228_reg[15]_i_12_n_3\,
      CO(1) => \add_ln455_reg_4228_reg[15]_i_12_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[15]_i_12_n_5\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_104,
      DI(2) => p_reg_reg_n_105,
      DI(1) => p_reg_reg_n_106,
      DI(0) => p_reg_reg_n_107,
      O(3 downto 0) => \add_ln455_fu_3239_p2__0\(3 downto 0),
      S(3) => \add_ln455_reg_4228[15]_i_17_n_2\,
      S(2) => \add_ln455_reg_4228[15]_i_18_n_2\,
      S(1) => \add_ln455_reg_4228[15]_i_19_n_2\,
      S(0) => \add_ln455_reg_4228[15]_i_20_n_2\
    );
\add_ln455_reg_4228_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln455_reg_4228_reg[15]_i_7_n_2\,
      CO(3) => \add_ln455_reg_4228_reg[15]_i_2_n_2\,
      CO(2) => \add_ln455_reg_4228_reg[15]_i_2_n_3\,
      CO(1) => \add_ln455_reg_4228_reg[15]_i_2_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_96,
      DI(2) => p_reg_reg_n_97,
      DI(1) => p_reg_reg_n_98,
      DI(0) => p_reg_reg_n_99,
      O(3 downto 0) => \add_ln455_fu_3239_p2__0\(11 downto 8),
      S(3) => \add_ln455_reg_4228[15]_i_8_n_2\,
      S(2) => \add_ln455_reg_4228[15]_i_9_n_2\,
      S(1) => \add_ln455_reg_4228[15]_i_10_n_2\,
      S(0) => \add_ln455_reg_4228[15]_i_11_n_2\
    );
\add_ln455_reg_4228_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln455_reg_4228_reg[15]_i_12_n_2\,
      CO(3) => \add_ln455_reg_4228_reg[15]_i_7_n_2\,
      CO(2) => \add_ln455_reg_4228_reg[15]_i_7_n_3\,
      CO(1) => \add_ln455_reg_4228_reg[15]_i_7_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[15]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_100,
      DI(2) => p_reg_reg_n_101,
      DI(1) => p_reg_reg_n_102,
      DI(0) => p_reg_reg_n_103,
      O(3 downto 0) => \add_ln455_fu_3239_p2__0\(7 downto 4),
      S(3) => \add_ln455_reg_4228[15]_i_13_n_2\,
      S(2) => \add_ln455_reg_4228[15]_i_14_n_2\,
      S(1) => \add_ln455_reg_4228[15]_i_15_n_2\,
      S(0) => \add_ln455_reg_4228[15]_i_16_n_2\
    );
\add_ln455_reg_4228_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln455_reg_4228_reg[15]_i_1_n_2\,
      CO(3) => \add_ln455_reg_4228_reg[19]_i_1_n_2\,
      CO(2) => \add_ln455_reg_4228_reg[19]_i_1_n_3\,
      CO(1) => \add_ln455_reg_4228_reg[19]_i_1_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_88,
      DI(2) => p_reg_reg_n_89,
      DI(1) => p_reg_reg_n_90,
      DI(0) => p_reg_reg_n_91,
      O(3 downto 0) => D(6 downto 3),
      S(3) => \add_ln455_reg_4228[19]_i_2_n_2\,
      S(2) => \add_ln455_reg_4228[19]_i_3_n_2\,
      S(1) => \add_ln455_reg_4228[19]_i_4_n_2\,
      S(0) => \add_ln455_reg_4228[19]_i_5_n_2\
    );
\add_ln455_reg_4228_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln455_reg_4228_reg[19]_i_1_n_2\,
      CO(3) => \add_ln455_reg_4228_reg[22]_i_1_n_2\,
      CO(2) => \NLW_add_ln455_reg_4228_reg[22]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln455_reg_4228_reg[22]_i_1_n_4\,
      CO(0) => \add_ln455_reg_4228_reg[22]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln455_reg_4228[22]_i_2_n_2\,
      DI(1) => p_reg_reg_n_86,
      DI(0) => p_reg_reg_n_87,
      O(3) => \NLW_add_ln455_reg_4228_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(9 downto 7),
      S(3) => '1',
      S(2) => \add_ln455_reg_4228[22]_i_3_n_2\,
      S(1) => \add_ln455_reg_4228[22]_i_4_n_2\,
      S(0) => \add_ln455_reg_4228[22]_i_5_n_2\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_2,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln269_reg_3704[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg_2,
      O => \^ap_cs_fsm_reg[2]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => P(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(21),
      C(46) => p_reg_reg_1(21),
      C(45) => p_reg_reg_1(21),
      C(44) => p_reg_reg_1(21),
      C(43) => p_reg_reg_1(21),
      C(42) => p_reg_reg_1(21),
      C(41) => p_reg_reg_1(21),
      C(40) => p_reg_reg_1(21),
      C(39) => p_reg_reg_1(21),
      C(38) => p_reg_reg_1(21),
      C(37) => p_reg_reg_1(21),
      C(36) => p_reg_reg_1(21),
      C(35) => p_reg_reg_1(21),
      C(34) => p_reg_reg_1(21),
      C(33) => p_reg_reg_1(21),
      C(32) => p_reg_reg_1(21),
      C(31) => p_reg_reg_1(21),
      C(30) => p_reg_reg_1(21),
      C(29) => p_reg_reg_1(21),
      C(28) => p_reg_reg_1(21),
      C(27) => p_reg_reg_1(21),
      C(26) => p_reg_reg_1(21),
      C(25) => p_reg_reg_1(21),
      C(24) => p_reg_reg_1(21),
      C(23) => p_reg_reg_1(21),
      C(22) => p_reg_reg_1(21),
      C(21 downto 0) => p_reg_reg_1(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^lshr_ln2_reg_41680\,
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => \^ap_cs_fsm_reg[2]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_fsm_reg[2]\,
      CEP => \^ap_cs_fsm_reg[2]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16) => p_reg_reg_n_91,
      P(15) => p_reg_reg_n_92,
      P(14) => p_reg_reg_n_93,
      P(13) => p_reg_reg_n_94,
      P(12) => p_reg_reg_n_95,
      P(11) => p_reg_reg_n_96,
      P(10) => p_reg_reg_n_97,
      P(9) => p_reg_reg_n_98,
      P(8) => p_reg_reg_n_99,
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter11_reg,
      I1 => p_reg_reg_2,
      O => \^lshr_ln2_reg_41680\
    );
\trunc_ln455_1_reg_4234_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_trunc_ln455_1_reg_4234_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln455_1_reg_4234_reg[10]_i_1_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[10]_i_1_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_reg_reg_0(3 downto 0),
      S(3) => \add_ln455_reg_4228_reg[22]_i_1_n_2\,
      S(2 downto 0) => S(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    lshr_ln2_reg_41680 : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_27 : entity is "design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_27;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_27 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => p_reg_reg_0(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(21),
      C(46) => p_reg_reg_1(21),
      C(45) => p_reg_reg_1(21),
      C(44) => p_reg_reg_1(21),
      C(43) => p_reg_reg_1(21),
      C(42) => p_reg_reg_1(21),
      C(41) => p_reg_reg_1(21),
      C(40) => p_reg_reg_1(21),
      C(39) => p_reg_reg_1(21),
      C(38) => p_reg_reg_1(21),
      C(37) => p_reg_reg_1(21),
      C(36) => p_reg_reg_1(21),
      C(35) => p_reg_reg_1(21),
      C(34) => p_reg_reg_1(21),
      C(33) => p_reg_reg_1(21),
      C(32) => p_reg_reg_1(21),
      C(31) => p_reg_reg_1(21),
      C(30) => p_reg_reg_1(21),
      C(29) => p_reg_reg_1(21),
      C(28) => p_reg_reg_1(21),
      C(27) => p_reg_reg_1(21),
      C(26) => p_reg_reg_1(21),
      C(25) => p_reg_reg_1(21),
      C(24) => p_reg_reg_1(21),
      C(23) => p_reg_reg_1(21),
      C(22) => p_reg_reg_1(21),
      C(21 downto 0) => p_reg_reg_1(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => lshr_ln2_reg_41680,
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => P(22 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2 is
  port (
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2 : entity is "design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => P(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => p_reg_reg_0(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_26 is
  port (
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_26 : entity is "design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_26;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_26 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(11),
      A(28) => A(11),
      A(27) => A(11),
      A(26) => A(11),
      A(25) => A(11),
      A(24) => A(11),
      A(23) => A(11),
      A(22) => A(11),
      A(21) => A(11),
      A(20) => A(11),
      A(19) => A(11),
      A(18) => A(11),
      A(17) => A(11),
      A(16) => A(11),
      A(15) => A(11),
      A(14) => A(11),
      A(13) => A(11),
      A(12) => A(11),
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => P(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 22),
      P(21 downto 0) => p_reg_reg_0(21 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(17),
      A(28) => \out\(17),
      A(27) => \out\(17),
      A(26) => \out\(17),
      A(25) => \out\(17),
      A(24) => \out\(17),
      A(23) => \out\(17),
      A(22) => \out\(17),
      A(21) => \out\(17),
      A(20) => \out\(17),
      A(19) => \out\(17),
      A(18) => \out\(17),
      A(17 downto 0) => \out\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => P(9 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_25 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_25;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_25 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(17),
      A(28) => \out\(17),
      A(27) => \out\(17),
      A(26) => \out\(17),
      A(25) => \out\(17),
      A(24) => \out\(17),
      A(23) => \out\(17),
      A(22) => \out\(17),
      A(21) => \out\(17),
      A(20) => \out\(17),
      A(19) => \out\(17),
      A(18) => \out\(17),
      A(17 downto 0) => \out\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => P(9 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    lshr_ln445_3_reg_4129 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(17),
      A(28) => \out\(17),
      A(27) => \out\(17),
      A(26) => \out\(17),
      A(25) => \out\(17),
      A(24) => \out\(17),
      A(23) => \out\(17),
      A(22) => \out\(17),
      A(21) => \out\(17),
      A(20) => \out\(17),
      A(19) => \out\(17),
      A(18) => \out\(17),
      A(17 downto 0) => \out\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => lshr_ln445_3_reg_4129(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => P(9 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_24 is
  port (
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_24 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_24;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_24 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(17),
      A(28) => \out\(17),
      A(27) => \out\(17),
      A(26) => \out\(17),
      A(25) => \out\(17),
      A(24) => \out\(17),
      A(23) => \out\(17),
      A(22) => \out\(17),
      A(21) => \out\(17),
      A(20) => \out\(17),
      A(19) => \out\(17),
      A(18) => \out\(17),
      A(17 downto 0) => \out\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => Q(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3421_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => grp_fu_3421_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3421_ce,
      CEP => grp_fu_3421_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => p_reg_reg_0(9 downto 0),
      P(7) => p_reg_reg_n_100,
      P(6) => p_reg_reg_n_101,
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \sof_6_reg_220_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC;
    \axi_data_V_3_reg_240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_3_reg_240_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln117_reg_489_reg[0]\ : out STD_LOGIC;
    \eol_reg_208_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \sof_reg_153_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_NS_fsm114_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_6_reg_220 : in STD_LOGIC;
    sof_4_fu_88 : in STD_LOGIC;
    \sof_6_reg_220_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sof_6_reg_220_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    \axi_last_V_9_reg_264_reg[0]\ : in STD_LOGIC;
    \icmp_ln117_reg_489_reg[0]_0\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    \axi_data_V_7_reg_251_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \eol_reg_208_reg[0]_0\ : in STD_LOGIC;
    eol_reg_208 : in STD_LOGIC;
    \axi_data_V_4_reg_314_reg[0]\ : in STD_LOGIC;
    sof_reg_153 : in STD_LOGIC;
    \axi_data_V_4_reg_314_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both : entity is "design_1_v_demosaic_0_2_regslice_both";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[7]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_V_data_1_payload_B_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_2__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_2_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_2_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \^sof_reg_153_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_2__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_251[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_129[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \icmp_ln117_reg_489[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_reg_197[0]_i_2\ : label is "soft_lutpair0";
begin
  \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) <= \^b_v_data_1_payload_b_reg[7]_0\(7 downto 0);
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[5]_1\ <= \^ap_cs_fsm_reg[5]_1\;
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  \sof_reg_153_reg[0]\ <= \^sof_reg_153_reg[0]\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_2_[7]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFEEFE0000"
    )
        port map (
      I0 => \^sof_reg_153_reg[0]\,
      I1 => \B_V_data_1_sel_rd_i_2__0_n_2\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^ap_cs_fsm_reg[5]_1\,
      I4 => B_V_data_1_sel_rd_reg_0,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFEEFE0000"
    )
        port map (
      I0 => \^sof_reg_153_reg[0]\,
      I1 => \B_V_data_1_sel_rd_i_2__0_n_2\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^ap_cs_fsm_reg[5]_1\,
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FEFFFFFF01"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_1\,
      I1 => B_V_data_1_sel_rd_i_2_n_2,
      I2 => CO(0),
      I3 => \B_V_data_1_sel_rd_i_2__0_n_2\,
      I4 => \^sof_reg_153_reg[0]\,
      I5 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_2\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBF0080"
    )
        port map (
      I0 => \eol_reg_208_reg[0]_0\,
      I1 => Q(2),
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \icmp_ln117_reg_489_reg[0]_0\,
      I4 => eol_reg_208,
      I5 => sof_6_reg_220,
      O => B_V_data_1_sel_rd_i_2_n_2
    );
\B_V_data_1_sel_rd_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_data_V_4_reg_314_reg[0]\,
      I1 => Q(4),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_sel_rd_i_2__0_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_2\,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_2
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_2,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_2\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_2\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_2\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \B_V_data_1_state_reg[0]_2\,
      I5 => B_V_data_1_sel_rd_reg_0,
      O => ap_rst_n_1
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_2\,
      I1 => \^ap_cs_fsm_reg[7]\,
      I2 => ap_rst_n,
      I3 => s_axis_video_TVALID,
      I4 => \B_V_data_1_state_reg[0]_3\,
      I5 => B_V_data_1_sel_rd_reg_1,
      O => ap_rst_n_2
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => imgBayer_full_n,
      I3 => \SRL_SIG[0][7]_i_2_n_2\,
      I4 => Q(2),
      I5 => \SRL_SIG_reg[1][0]\,
      O => \B_V_data_1_state[0]_i_2_n_2\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^ap_cs_fsm_reg[7]\,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \^ap_cs_fsm_reg[5]_1\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_data_V_4_reg_314_reg[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => Q(0),
      I4 => sof_reg_153,
      O => \^ap_cs_fsm_reg[7]\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF5757FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \SRL_SIG[0][7]_i_2_n_2\,
      I2 => imgBayer_full_n,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => ap_enable_reg_pp1_iter0,
      O => \^ap_cs_fsm_reg[5]_1\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2A0000"
    )
        port map (
      I0 => Q(2),
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => imgBayer_full_n,
      I5 => \SRL_SIG[0][7]_i_2_n_2\,
      O => \^ap_cs_fsm_reg[5]\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln117_reg_489_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      O => \SRL_SIG[0][7]_i_2_n_2\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => ap_NS_fsm114_out,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => CO(0),
      I3 => \ap_CS_fsm[6]_i_3_n_2\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]_0\,
      I1 => Q(2),
      I2 => \ap_CS_fsm[6]_i_3_n_2\,
      I3 => CO(0),
      I4 => ap_enable_reg_pp1_iter0,
      O => D(1)
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \icmp_ln117_reg_489_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => imgBayer_full_n,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \SRL_SIG_reg[1][0]\,
      O => \ap_CS_fsm[6]_i_3_n_2\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[6]_i_3_n_2\,
      I2 => Q(2),
      I3 => ap_rst_n,
      I4 => ap_NS_fsm114_out,
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm_reg[5]_0\
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040CC4000"
    )
        port map (
      I0 => ap_NS_fsm114_out,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \ap_CS_fsm[6]_i_3_n_2\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\axi_data_V_3_reg_240[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \sof_6_reg_220_reg[0]_1\(0),
      I1 => Q(1),
      I2 => \sof_6_reg_220_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[5]\,
      O => E(0)
    );
\axi_data_V_4_reg_314[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(0),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(0),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(0),
      O => \axi_data_V_3_reg_240_reg[7]_0\(0)
    );
\axi_data_V_4_reg_314[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(1),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(1),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(1),
      O => \axi_data_V_3_reg_240_reg[7]_0\(1)
    );
\axi_data_V_4_reg_314[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(2),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(2),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(2),
      O => \axi_data_V_3_reg_240_reg[7]_0\(2)
    );
\axi_data_V_4_reg_314[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(3),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(3),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(3),
      O => \axi_data_V_3_reg_240_reg[7]_0\(3)
    );
\axi_data_V_4_reg_314[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(4),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(4),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(4),
      O => \axi_data_V_3_reg_240_reg[7]_0\(4)
    );
\axi_data_V_4_reg_314[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(5),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(5),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(5),
      O => \axi_data_V_3_reg_240_reg[7]_0\(5)
    );
\axi_data_V_4_reg_314[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(6),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(6),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(6),
      O => \axi_data_V_3_reg_240_reg[7]_0\(6)
    );
\axi_data_V_4_reg_314[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(7),
      I1 => \sof_6_reg_220_reg[0]_0\,
      I2 => \axi_data_V_4_reg_314_reg[7]\(7),
      I3 => Q(3),
      I4 => \^b_v_data_1_payload_b_reg[7]_0\(7),
      O => \axi_data_V_3_reg_240_reg[7]_0\(7)
    );
\axi_data_V_7_reg_251[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(0),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      O => \axi_data_V_3_reg_240_reg[7]\(0)
    );
\axi_data_V_7_reg_251[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(1),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      O => \axi_data_V_3_reg_240_reg[7]\(1)
    );
\axi_data_V_7_reg_251[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(2),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      O => \axi_data_V_3_reg_240_reg[7]\(2)
    );
\axi_data_V_7_reg_251[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(3),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      O => \axi_data_V_3_reg_240_reg[7]\(3)
    );
\axi_data_V_7_reg_251[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(4),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      O => \axi_data_V_3_reg_240_reg[7]\(4)
    );
\axi_data_V_7_reg_251[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(5),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      O => \axi_data_V_3_reg_240_reg[7]\(5)
    );
\axi_data_V_7_reg_251[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(6),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      O => \axi_data_V_3_reg_240_reg[7]\(6)
    );
\axi_data_V_7_reg_251[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220002002200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[6]_i_3_n_2\,
      I2 => \axi_last_V_9_reg_264_reg[0]\,
      I3 => Q(2),
      I4 => ap_enable_reg_pp1_iter1_reg,
      I5 => \icmp_ln117_reg_489_reg[0]_0\,
      O => ap_enable_reg_pp1_iter0_reg(0)
    );
\axi_data_V_7_reg_251[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_V_7_reg_251_reg[7]\(7),
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      O => \axi_data_V_3_reg_240_reg[7]\(7)
    );
\axi_data_V_reg_129[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(0)
    );
\axi_data_V_reg_129[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(1)
    );
\axi_data_V_reg_129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(2)
    );
\axi_data_V_reg_129[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(3)
    );
\axi_data_V_reg_129[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(4)
    );
\axi_data_V_reg_129[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(5)
    );
\axi_data_V_reg_129[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(6)
    );
\axi_data_V_reg_129[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\(7)
    );
\axi_last_V_reg_141[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sof_reg_153,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \^sof_reg_153_reg[0]\
    );
\eol_1_reg_338[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(3),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => Q(4),
      I3 => \axi_data_V_4_reg_314_reg[0]\,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\eol_reg_208[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E200E2E2"
    )
        port map (
      I0 => eol_reg_208,
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => \eol_reg_208_reg[0]_0\,
      I3 => \sof_6_reg_220_reg[0]_1\(0),
      I4 => Q(1),
      I5 => \sof_6_reg_220_reg[0]_0\,
      O => \eol_reg_208_reg[0]\
    );
\icmp_ln117_reg_489[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \icmp_ln117_reg_489_reg[0]_0\,
      I1 => \ap_CS_fsm[6]_i_3_n_2\,
      I2 => Q(2),
      I3 => CO(0),
      O => \icmp_ln117_reg_489_reg[0]\
    );
\j_reg_197[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[6]_i_3_n_2\,
      I3 => Q(2),
      O => ap_enable_reg_pp1_iter0_reg_0
    );
\sof_6_reg_220[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00AAAAACAA"
    )
        port map (
      I0 => sof_6_reg_220,
      I1 => sof_4_fu_88,
      I2 => \sof_6_reg_220_reg[0]_0\,
      I3 => Q(1),
      I4 => \sof_6_reg_220_reg[0]_1\(0),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => \sof_6_reg_220_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    axi_last_V_reg_281 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0\ : entity is "design_1_v_demosaic_0_2_regslice_both";
end \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0\;

architecture STRUCTURE of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair298";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_281,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_281,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_2\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_31\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \sof_6_reg_220_reg[0]\ : out STD_LOGIC;
    \axi_last_V_3_reg_230_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \eol_reg_208_reg[0]\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \eol_1_ph_reg_301_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    axi_last_V_3_reg_230 : in STD_LOGIC;
    \axi_last_V_9_reg_264_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_data_V_7_reg_251[7]_i_3\ : in STD_LOGIC;
    \axi_data_V_7_reg_251[7]_i_3_0\ : in STD_LOGIC;
    eol_reg_208 : in STD_LOGIC;
    \axi_last_V_4_reg_326_reg[0]\ : in STD_LOGIC;
    axi_last_V_4_ph_reg_289 : in STD_LOGIC;
    \eol_1_reg_338_reg[0]\ : in STD_LOGIC;
    j_reg_197_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln117_fu_422_p2_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_6_reg_220 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_31\ : entity is "design_1_v_demosaic_0_2_regslice_both";
end \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_31\;

architecture STRUCTURE of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_31\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \^sof_6_reg_220_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_9_reg_264[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_last_V_reg_141[0]_i_2\ : label is "soft_lutpair11";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
  \sof_6_reg_220_reg[0]\ <= \^sof_6_reg_220_reg[0]\;
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \^sof_6_reg_220_reg[0]\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015501"
    )
        port map (
      I0 => CO(0),
      I1 => sof_6_reg_220,
      I2 => eol_reg_208,
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \B_V_data_1_state_reg[1]_3\,
      O => \^sof_6_reg_220_reg[0]\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_data_V_7_reg_251[7]_i_3\,
      I2 => \axi_data_V_7_reg_251[7]_i_3_0\,
      O => \^ap_cs_fsm_reg[5]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\axi_last_V_4_reg_326[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0CAA"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => eol_reg_208,
      I2 => \axi_last_V_4_reg_326_reg[0]\,
      I3 => Q(1),
      I4 => axi_last_V_4_ph_reg_289,
      O => \eol_reg_208_reg[0]\
    );
\axi_last_V_9_reg_264[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V_3_reg_230,
      I1 => \axi_last_V_9_reg_264_reg[0]\,
      I2 => B_V_data_1_payload_B,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_V_3_reg_230_reg[0]\
    );
\axi_last_V_reg_141[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => \^s_axis_video_tlast_int_regslice\
    );
\eol_1_reg_338[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \eol_1_reg_338_reg[0]\,
      I1 => \^s_axis_video_tlast_int_regslice\,
      I2 => Q(1),
      I3 => eol_reg_208,
      I4 => \axi_last_V_4_reg_326_reg[0]\,
      O => \eol_1_ph_reg_301_reg[0]\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_197_reg(11),
      I1 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(11),
      I2 => j_reg_197_reg(9),
      I3 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(9),
      I4 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(10),
      I5 => j_reg_197_reg(10),
      O => S(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_197_reg(7),
      I1 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(7),
      I2 => j_reg_197_reg(6),
      I3 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(6),
      I4 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(8),
      I5 => j_reg_197_reg(8),
      O => S(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_197_reg(5),
      I1 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(5),
      I2 => j_reg_197_reg(3),
      I3 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(3),
      I4 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(4),
      I5 => j_reg_197_reg(4),
      O => S(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_197_reg(2),
      I1 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(2),
      I2 => j_reg_197_reg(0),
      I3 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(0),
      I4 => \icmp_ln117_fu_422_p2_inferred__0/i__carry\(1),
      I5 => j_reg_197_reg(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_32\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \sof_reg_153_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_153 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_32\ : entity is "design_1_v_demosaic_0_2_regslice_both";
end \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_32\;

architecture STRUCTURE of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_32\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => \B_V_data_1_state_reg[1]_3\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\sof_reg_153[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => sof_reg_153,
      I1 => E(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => Q(0),
      O => \sof_reg_153_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_6\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    sof_3_reg_158 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_6\ : entity is "design_1_v_demosaic_0_2_regslice_both";
end \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_6\;

architecture STRUCTURE of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_6\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair300";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A0000008A"
    )
        port map (
      I0 => sof_3_reg_158,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_2\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8AFF00008A00"
    )
        port map (
      I0 => sof_3_reg_158,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_2\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_2\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    clear : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \sof_3_reg_158_reg[0]\ : out STD_LOGIC;
    \icmp_ln181_reg_277_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \icmp_ln181_reg_277_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    sof_3_reg_158 : in STD_LOGIC;
    sof_fu_84 : in STD_LOGIC;
    \sof_3_reg_158_reg[0]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_V_reg_147_reg[11]\ : in STD_LOGIC;
    \axi_last_V_reg_281_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    \axi_last_V_reg_281_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_281 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized1\ : entity is "design_1_v_demosaic_0_2_regslice_both";
end \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_2\ : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal \^icmp_ln181_reg_277_reg[0]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[10]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \icmp_ln181_reg_277[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \icmp_ln181_reg_277_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \j_V_reg_147[0]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair290";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  E(0) <= \^e\(0);
  clear <= \^clear\;
  \icmp_ln181_reg_277_reg[0]\ <= \^icmp_ln181_reg_277_reg[0]\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => \B_V_data_1_sel_rd_i_1__2_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_2\,
      Q => B_V_data_1_sel_rd_reg_n_2,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln181_reg_277_reg[0]\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^icmp_ln181_reg_277_reg[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_2\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => p_1_in,
      I3 => Q(2),
      O => \^icmp_ln181_reg_277_reg[0]\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \^icmp_ln181_reg_277_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^e\(0),
      I1 => CO(0),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_2\,
      I1 => Q(1),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => m_axis_video_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[1]_i_2__0_n_2\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => \^clear\,
      I1 => p_1_in,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF000FDFD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => \sof_3_reg_158_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => imgUnzip_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\,
      O => p_1_in
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => CO(0),
      I1 => \^e\(0),
      I2 => \j_V_reg_147_reg[11]\,
      I3 => \ap_CS_fsm[3]_i_3_n_2\,
      I4 => Q(2),
      O => D(3)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[3]_i_3_n_2\
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F007F000000"
    )
        port map (
      I0 => Q(2),
      I1 => p_1_in,
      I2 => \axi_last_V_reg_281_reg[0]\(0),
      I3 => ap_rst_n,
      I4 => \^clear\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \^clear\,
      I4 => p_1_in,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_rst_n,
      I4 => \^clear\,
      I5 => p_1_in,
      O => ap_enable_reg_pp0_iter2_reg
    );
\axi_last_V_reg_281[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_last_V_reg_281_reg[0]_0\(0),
      I1 => p_1_in,
      I2 => Q(2),
      I3 => \axi_last_V_reg_281_reg[0]\(0),
      I4 => axi_last_V_reg_281,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i_V_1_reg_258[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      O => \^e\(0)
    );
\icmp_ln181_reg_277[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \axi_last_V_reg_281_reg[0]\(0),
      I1 => Q(2),
      I2 => p_1_in,
      I3 => \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\,
      O => \ap_CS_fsm_reg[2]_1\
    );
\icmp_ln181_reg_277_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\,
      I1 => Q(2),
      I2 => p_1_in,
      I3 => \sof_3_reg_158_reg[0]_0\,
      O => \icmp_ln181_reg_277_reg[0]_0\
    );
\j_V_reg_147[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040404"
    )
        port map (
      I0 => \j_V_reg_147_reg[11]\,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => CO(0),
      O => \^clear\
    );
\j_V_reg_147[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \axi_last_V_reg_281_reg[0]\(0),
      I1 => Q(2),
      I2 => p_1_in,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]_2\
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => CO(0),
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => Q(1),
      O => MultiPixStream2AXIvideo_U0_ap_ready
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080800000000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => CO(0),
      O => internal_empty_n_reg
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(9)
    );
\sof_3_reg_158[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0CACACACACACA"
    )
        port map (
      I0 => sof_3_reg_158,
      I1 => sof_fu_84,
      I2 => \^clear\,
      I3 => \sof_3_reg_158_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      I5 => p_1_in,
      O => \sof_3_reg_158_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0 is
  port (
    start_for_Block_split1_proc_U0_full_n : out STD_LOGIC;
    Block_split1_proc_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_demosaic_entry48_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0 : entity is "design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0 is
  signal \^block_split1_proc_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_block_split1_proc_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair312";
begin
  Block_split1_proc_U0_ap_start <= \^block_split1_proc_u0_ap_start\;
  start_for_Block_split1_proc_U0_full_n <= \^start_for_block_split1_proc_u0_full_n\;
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \internal_full_n_i_2__2_n_2\,
      I4 => \^block_split1_proc_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_2\,
      Q => \^block_split1_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_block_split1_proc_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \internal_full_n_i_2__2_n_2\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__13_n_2\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_block_split1_proc_u0_full_n\,
      I1 => v_demosaic_entry48_U0_ap_start,
      I2 => \mOutPtr_reg[1]_1\,
      O => \internal_full_n_i_2__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_2\,
      Q => \^start_for_block_split1_proc_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => \^start_for_block_split1_proc_u0_full_n\,
      I1 => v_demosaic_entry48_U0_ap_start,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBBBBBB42444444"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => v_demosaic_entry48_U0_ap_start,
      I4 => \^start_for_block_split1_proc_u0_full_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0 is
  port (
    start_for_DebayerRandBatG_U0_full_n : out STD_LOGIC;
    DebayerRandBatG_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DebayerRandBatG_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0 : entity is "design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0 is
  signal \^debayerrandbatg_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_debayerrandbatg_u0_full_n\ : STD_LOGIC;
begin
  DebayerRandBatG_U0_ap_start <= \^debayerrandbatg_u0_ap_start\;
  start_for_DebayerRandBatG_U0_full_n <= \^start_for_debayerrandbatg_u0_full_n\;
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^debayerrandbatg_u0_ap_start\,
      I1 => \internal_full_n_i_2__8_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__4_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_2\,
      Q => \^debayerrandbatg_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_debayerrandbatg_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_2\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^debayerrandbatg_u0_ap_start\,
      I1 => \mOutPtr_reg[1]_0\(0),
      I2 => Q(0),
      I3 => \^start_for_debayerrandbatg_u0_full_n\,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__8_n_2\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => Q(0),
      I1 => \mOutPtr_reg[1]_0\(0),
      I2 => \^debayerrandbatg_u0_ap_start\,
      I3 => start_once_reg,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => \^start_for_debayerrandbatg_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_2\,
      Q => \^start_for_debayerrandbatg_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^debayerrandbatg_u0_ap_start\,
      I1 => DebayerRandBatG_U0_ap_ready,
      I2 => \^start_for_debayerrandbatg_u0_full_n\,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => Q(0),
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => \^debayerrandbatg_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0 is
  port (
    start_for_DebayerRatBorBatR_U0_full_n : out STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayerPhase_c_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0 : entity is "design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0 is
  signal \^debayerratborbatr_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_2\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_debayerratborbatr_u0_full_n\ : STD_LOGIC;
begin
  DebayerRatBorBatR_U0_ap_start <= \^debayerratborbatr_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_DebayerRatBorBatR_U0_full_n <= \^start_for_debayerratborbatr_u0_full_n\;
ap_idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => start_once_reg_0,
      O => internal_empty_n_reg_0
    );
ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFFFF"
    )
        port map (
      I0 => \^start_for_debayerratborbatr_u0_full_n\,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => \internal_full_n_i_2__5_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__3_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_2\,
      Q => \^debayerratborbatr_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_debayerratborbatr_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_2\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_debayerratborbatr_u0_full_n\,
      I4 => start_once_reg,
      I5 => \^internal_full_n_reg_0\,
      O => \internal_full_n_i_2__5_n_2\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \^debayerratborbatr_u0_ap_start\,
      I3 => \^internal_full_n_reg_0\,
      I4 => start_once_reg,
      I5 => \^start_for_debayerratborbatr_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_2\,
      Q => \^start_for_debayerratborbatr_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777778788888878"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => DebayerRatBorBatR_U0_ap_ready,
      I2 => \^start_for_debayerratborbatr_u0_full_n\,
      I3 => start_once_reg,
      I4 => \^internal_full_n_reg_0\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^debayerratborbatr_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => \mOutPtr_reg[1]_0\(0),
      I2 => bayerPhase_c_full_n,
      O => \ap_CS_fsm_reg[0]\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0 : entity is "design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => MultiPixStream2AXIvideo_U0_ap_ready,
      I3 => \internal_full_n_i_2__4_n_2\,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_2\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \internal_full_n_i_2__4_n_2\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__9_n_2\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => ZipperRemoval_U0_ap_start,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__4_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_2\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_ready,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => ZipperRemoval_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => start_once_reg,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0 is
  port (
    start_for_ZipperRemoval_U0_full_n : out STD_LOGIC;
    ZipperRemoval_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0 : entity is "design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0 is
  signal \^zipperremoval_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_zipperremoval_u0_full_n\ : STD_LOGIC;
begin
  ZipperRemoval_U0_ap_start <= \^zipperremoval_u0_ap_start\;
  start_for_ZipperRemoval_U0_full_n <= \^start_for_zipperremoval_u0_full_n\;
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^zipperremoval_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_2\,
      Q => \^zipperremoval_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_zipperremoval_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__8_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_2\,
      Q => \^start_for_zipperremoval_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^zipperremoval_u0_ap_start\,
      I1 => internal_empty_n_reg_0,
      I2 => start_once_reg,
      I3 => Debayer_U0_ap_start,
      I4 => \^start_for_zipperremoval_u0_full_n\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => CO(0),
      I3 => \mOutPtr_reg[1]_1\(0),
      I4 => \^zipperremoval_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0 is
  port (
    start_for_v_demosaic_entry48_U0_full_n : out STD_LOGIC;
    v_demosaic_entry48_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_for_Block_split1_proc_U0_full_n : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0 : entity is "design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0 is
  signal int_ap_idle_i_2_n_2 : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__7_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_v_demosaic_entry48_u0_full_n\ : STD_LOGIC;
  signal \^v_demosaic_entry48_u0_ap_start\ : STD_LOGIC;
begin
  start_for_v_demosaic_entry48_U0_full_n <= \^start_for_v_demosaic_entry48_u0_full_n\;
  v_demosaic_entry48_U0_ap_start <= \^v_demosaic_entry48_u0_ap_start\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010001010"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__7_n_2\,
      I1 => int_ap_idle_i_2_n_2,
      I2 => Q(0),
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I4 => ap_start,
      I5 => int_ap_idle_reg,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^v_demosaic_entry48_u0_ap_start\,
      I1 => start_for_Block_split1_proc_U0_full_n,
      I2 => int_ap_idle_reg_0,
      O => int_ap_idle_i_2_n_2
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => shiftReg_ce,
      I3 => internal_empty_n_reg_0,
      I4 => \^v_demosaic_entry48_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_2\,
      Q => \^v_demosaic_entry48_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_v_demosaic_entry48_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__11_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_2\,
      Q => \^start_for_v_demosaic_entry48_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFBFFFBF0040"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => ap_start,
      I2 => \^start_for_v_demosaic_entry48_u0_full_n\,
      I3 => start_once_reg,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDBB4244"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => start_once_reg,
      I3 => \mOutPtr[1]_i_2__7_n_2\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_for_v_demosaic_entry48_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_2__7_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry48 is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_Block_split1_proc_U0_full_n : in STD_LOGIC;
    v_demosaic_entry48_U0_ap_start : in STD_LOGIC;
    bayer_phase_c1_empty_n : in STD_LOGIC;
    bayer_phase_c_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry48 : entity is "design_1_v_demosaic_0_2_v_demosaic_entry48";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry48;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry48 is
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
begin
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\SRL_SIG[0][15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_Block_split1_proc_U0_full_n,
      I2 => v_demosaic_entry48_U0_ap_start,
      I3 => bayer_phase_c1_empty_n,
      I4 => bayer_phase_c_full_n,
      O => shiftReg_ce
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_1,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry5 is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry5 : entity is "design_1_v_demosaic_0_2_v_demosaic_entry5";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry5;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry5 is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_AXIvideo2MultiBayer is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_7_reg_251_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_reg_443_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \trunc_ln96_1_reg_438_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_AXIvideo2MultiBayer : entity is "design_1_v_demosaic_0_2_AXIvideo2MultiBayer";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_AXIvideo2MultiBayer;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_AXIvideo2MultiBayer is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[6]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm114_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_2 : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal axi_data_V_2_reg_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_2_reg_186[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[1]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[2]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[3]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[4]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[6]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_2_reg_186[7]_i_1_n_2\ : STD_LOGIC;
  signal axi_data_V_3_reg_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_3_reg_240[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[1]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[2]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[3]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[4]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[6]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_reg_240[7]_i_2_n_2\ : STD_LOGIC;
  signal axi_data_V_4_ph_reg_277 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_4_ph_reg_277[7]_i_1_n_2\ : STD_LOGIC;
  signal axi_data_V_4_reg_314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_7_reg_251[7]_i_3_n_2\ : STD_LOGIC;
  signal \^axi_data_v_7_reg_251_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_data_V_reg_129 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_last_V_2_reg_175 : STD_LOGIC;
  signal \axi_last_V_2_reg_175[0]_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V_3_reg_230 : STD_LOGIC;
  signal \axi_last_V_3_reg_230[0]_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V_4_ph_reg_289 : STD_LOGIC;
  signal \axi_last_V_4_ph_reg_289[0]_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V_4_reg_326 : STD_LOGIC;
  signal axi_last_V_9_reg_2647_out : STD_LOGIC;
  signal \axi_last_V_9_reg_264_reg_n_2_[0]\ : STD_LOGIC;
  signal axi_last_V_reg_141 : STD_LOGIC;
  signal \cmp7230_reg_466[0]_i_1_n_2\ : STD_LOGIC;
  signal \cmp7230_reg_466[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp7230_reg_466[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp7230_reg_466[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp7230_reg_466_reg_n_2_[0]\ : STD_LOGIC;
  signal cols_reg_443 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \eol_1_ph_reg_301[0]_i_1_n_2\ : STD_LOGIC;
  signal \eol_1_ph_reg_301_reg_n_2_[0]\ : STD_LOGIC;
  signal eol_1_reg_338 : STD_LOGIC;
  signal \eol_1_reg_338_reg_n_2_[0]\ : STD_LOGIC;
  signal eol_reg_208 : STD_LOGIC;
  signal i_1_fu_402_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_470 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_1_reg_470[10]_i_2_n_2\ : STD_LOGIC;
  signal \i_1_reg_470[2]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_470[5]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_470[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_470[9]_i_2_n_2\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_2\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_2\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_2\ : STD_LOGIC;
  signal i_reg_164 : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_164_reg_n_2_[9]\ : STD_LOGIC;
  signal icmp_ln114_fu_411_p229_in : STD_LOGIC;
  signal \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \icmp_ln117_reg_489_reg_n_2_[0]\ : STD_LOGIC;
  signal \j_reg_197[0]_i_4_n_2\ : STD_LOGIC;
  signal j_reg_197_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_reg_197_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_197_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_197_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_197_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_5 : STD_LOGIC;
  signal s_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal sof_4_fu_88 : STD_LOGIC;
  signal \sof_4_fu_88[0]_i_1_n_2\ : STD_LOGIC;
  signal sof_6_reg_220 : STD_LOGIC;
  signal sof_reg_153 : STD_LOGIC;
  signal trunc_ln96_1_reg_438 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_icmp_ln114_fu_411_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln117_fu_422_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_197_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_186[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_175[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_last_V_3_reg_230[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_1_reg_470[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_1_reg_470[10]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_1_reg_470[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i_1_reg_470[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_1_reg_470[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_1_reg_470[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i_1_reg_470[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_1_reg_470[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_1_reg_470[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_1_reg_470[9]_i_2\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_reg_197_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_197_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_197_reg[8]_i_1\ : label is 11;
begin
  Q(0) <= \^q\(0);
  ap_sync_ready <= \^ap_sync_ready\;
  \axi_data_V_7_reg_251_reg[7]_0\(7 downto 0) <= \^axi_data_v_7_reg_251_reg[7]_0\(7 downto 0);
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln114_fu_411_p229_in,
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I2 => ap_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sof_reg_153,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sof_reg_153,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \cmp7230_reg_466_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state5,
      I2 => icmp_ln114_fu_411_p229_in,
      O => \ap_CS_fsm[6]_i_2_n_2\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \eol_1_reg_338_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eol_1_reg_338_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_3,
      Q => ap_enable_reg_pp1_iter1_reg_n_2,
      R => '0'
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F800F800"
    )
        port map (
      I0 => icmp_ln114_fu_411_p229_in,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => ap_start,
      I5 => \^ap_sync_ready\,
      O => \ap_CS_fsm_reg[4]_0\
    );
\axi_data_V_2_reg_186[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(0),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(0),
      O => \axi_data_V_2_reg_186[0]_i_1_n_2\
    );
\axi_data_V_2_reg_186[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(1),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(1),
      O => \axi_data_V_2_reg_186[1]_i_1_n_2\
    );
\axi_data_V_2_reg_186[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(2),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(2),
      O => \axi_data_V_2_reg_186[2]_i_1_n_2\
    );
\axi_data_V_2_reg_186[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(3),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(3),
      O => \axi_data_V_2_reg_186[3]_i_1_n_2\
    );
\axi_data_V_2_reg_186[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(4),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(4),
      O => \axi_data_V_2_reg_186[4]_i_1_n_2\
    );
\axi_data_V_2_reg_186[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(5),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(5),
      O => \axi_data_V_2_reg_186[5]_i_1_n_2\
    );
\axi_data_V_2_reg_186[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(6),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(6),
      O => \axi_data_V_2_reg_186[6]_i_1_n_2\
    );
\axi_data_V_2_reg_186[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_4_reg_314(7),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_129(7),
      O => \axi_data_V_2_reg_186[7]_i_1_n_2\
    );
\axi_data_V_2_reg_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[0]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(0),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[1]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(1),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[2]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(2),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[3]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(3),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[4]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(4),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[5]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(5),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[6]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(6),
      R => '0'
    );
\axi_data_V_2_reg_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_data_V_2_reg_186[7]_i_1_n_2\,
      Q => axi_data_V_2_reg_186(7),
      R => '0'
    );
\axi_data_V_3_reg_240[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(0),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(0),
      O => \axi_data_V_3_reg_240[0]_i_1_n_2\
    );
\axi_data_V_3_reg_240[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(1),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(1),
      O => \axi_data_V_3_reg_240[1]_i_1_n_2\
    );
\axi_data_V_3_reg_240[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(2),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(2),
      O => \axi_data_V_3_reg_240[2]_i_1_n_2\
    );
\axi_data_V_3_reg_240[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(3),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(3),
      O => \axi_data_V_3_reg_240[3]_i_1_n_2\
    );
\axi_data_V_3_reg_240[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(4),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(4),
      O => \axi_data_V_3_reg_240[4]_i_1_n_2\
    );
\axi_data_V_3_reg_240[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(5),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(5),
      O => \axi_data_V_3_reg_240[5]_i_1_n_2\
    );
\axi_data_V_3_reg_240[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(6),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(6),
      O => \axi_data_V_3_reg_240[6]_i_1_n_2\
    );
\axi_data_V_3_reg_240[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_data_V_2_reg_186(7),
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \^axi_data_v_7_reg_251_reg[7]_0\(7),
      O => \axi_data_V_3_reg_240[7]_i_2_n_2\
    );
\axi_data_V_3_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[0]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(0),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[1]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(1),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[2]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(2),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[3]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(3),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[4]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(4),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[5]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(5),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[6]_i_1_n_2\,
      Q => axi_data_V_3_reg_240(6),
      R => '0'
    );
\axi_data_V_3_reg_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_data_V_3_reg_240[7]_i_2_n_2\,
      Q => axi_data_V_3_reg_240(7),
      R => '0'
    );
\axi_data_V_4_ph_reg_277[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(0),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(0),
      O => p_1_in(0)
    );
\axi_data_V_4_ph_reg_277[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(1),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(1),
      O => p_1_in(1)
    );
\axi_data_V_4_ph_reg_277[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(2),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(2),
      O => p_1_in(2)
    );
\axi_data_V_4_ph_reg_277[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(3),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(3),
      O => p_1_in(3)
    );
\axi_data_V_4_ph_reg_277[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(4),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(4),
      O => p_1_in(4)
    );
\axi_data_V_4_ph_reg_277[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(5),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(5),
      O => p_1_in(5)
    );
\axi_data_V_4_ph_reg_277[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(6),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(6),
      O => p_1_in(6)
    );
\axi_data_V_4_ph_reg_277[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30AA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => icmp_ln114_fu_411_p229_in,
      I2 => ap_CS_fsm_state5,
      I3 => \cmp7230_reg_466_reg_n_2_[0]\,
      O => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\
    );
\axi_data_V_4_ph_reg_277[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_240(7),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_data_V_2_reg_186(7),
      O => p_1_in(7)
    );
\axi_data_V_4_ph_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(0),
      Q => axi_data_V_4_ph_reg_277(0),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(1),
      Q => axi_data_V_4_ph_reg_277(1),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(2),
      Q => axi_data_V_4_ph_reg_277(2),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(3),
      Q => axi_data_V_4_ph_reg_277(3),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(4),
      Q => axi_data_V_4_ph_reg_277(4),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(5),
      Q => axi_data_V_4_ph_reg_277(5),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(6),
      Q => axi_data_V_4_ph_reg_277(6),
      R => '0'
    );
\axi_data_V_4_ph_reg_277_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => p_1_in(7),
      Q => axi_data_V_4_ph_reg_277(7),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      Q => axi_data_V_4_reg_314(0),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      Q => axi_data_V_4_reg_314(1),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      Q => axi_data_V_4_reg_314(2),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      Q => axi_data_V_4_reg_314(3),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      Q => axi_data_V_4_reg_314(4),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      Q => axi_data_V_4_reg_314(5),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      Q => axi_data_V_4_reg_314(6),
      R => '0'
    );
\axi_data_V_4_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      Q => axi_data_V_4_reg_314(7),
      R => '0'
    );
\axi_data_V_7_reg_251[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => sof_6_reg_220,
      I1 => eol_reg_208,
      I2 => regslice_both_AXI_video_strm_V_last_V_U_n_7,
      I3 => \axi_last_V_9_reg_264_reg_n_2_[0]\,
      I4 => ap_condition_pp1_exit_iter0_state6,
      O => \axi_data_V_7_reg_251[7]_i_3_n_2\
    );
\axi_data_V_7_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(0),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(1),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(2),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(3),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(4),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(5),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(6),
      R => '0'
    );
\axi_data_V_7_reg_251_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => \^axi_data_v_7_reg_251_reg[7]_0\(7),
      R => '0'
    );
\axi_data_V_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(0),
      Q => axi_data_V_reg_129(0),
      R => '0'
    );
\axi_data_V_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(1),
      Q => axi_data_V_reg_129(1),
      R => '0'
    );
\axi_data_V_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(2),
      Q => axi_data_V_reg_129(2),
      R => '0'
    );
\axi_data_V_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(3),
      Q => axi_data_V_reg_129(3),
      R => '0'
    );
\axi_data_V_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(4),
      Q => axi_data_V_reg_129(4),
      R => '0'
    );
\axi_data_V_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(5),
      Q => axi_data_V_reg_129(5),
      R => '0'
    );
\axi_data_V_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(6),
      Q => axi_data_V_reg_129(6),
      R => '0'
    );
\axi_data_V_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TDATA_int_regslice(7),
      Q => axi_data_V_reg_129(7),
      R => '0'
    );
\axi_last_V_2_reg_175[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_4_reg_326,
      I1 => ap_CS_fsm_state10,
      I2 => axi_last_V_reg_141,
      O => \axi_last_V_2_reg_175[0]_i_1_n_2\
    );
\axi_last_V_2_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => \axi_last_V_2_reg_175[0]_i_1_n_2\,
      Q => axi_last_V_2_reg_175,
      R => '0'
    );
\axi_last_V_3_reg_230[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_last_V_2_reg_175,
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => \axi_last_V_9_reg_264_reg_n_2_[0]\,
      O => \axi_last_V_3_reg_230[0]_i_1_n_2\
    );
\axi_last_V_3_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      D => \axi_last_V_3_reg_230[0]_i_1_n_2\,
      Q => axi_last_V_3_reg_230,
      R => '0'
    );
\axi_last_V_4_ph_reg_289[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => eol_reg_208,
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7230_reg_466_reg_n_2_[0]\,
      I3 => axi_last_V_2_reg_175,
      O => \axi_last_V_4_ph_reg_289[0]_i_1_n_2\
    );
\axi_last_V_4_ph_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_4_ph_reg_277[7]_i_1_n_2\,
      D => \axi_last_V_4_ph_reg_289[0]_i_1_n_2\,
      Q => axi_last_V_4_ph_reg_289,
      R => '0'
    );
\axi_last_V_4_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      Q => axi_last_V_4_reg_326,
      R => '0'
    );
\axi_last_V_9_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_9_reg_2647_out,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      Q => \axi_last_V_9_reg_264_reg_n_2_[0]\,
      R => '0'
    );
\axi_last_V_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      D => s_axis_video_TLAST_int_regslice,
      Q => axi_last_V_reg_141,
      R => '0'
    );
\cmp7230_reg_466[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => \cmp7230_reg_466[0]_i_2_n_2\,
      I3 => \cmp7230_reg_466[0]_i_3_n_2\,
      I4 => \cmp7230_reg_466[0]_i_4_n_2\,
      O => \cmp7230_reg_466[0]_i_1_n_2\
    );
\cmp7230_reg_466[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cols_reg_443(11),
      I1 => cols_reg_443(4),
      I2 => cols_reg_443(8),
      O => \cmp7230_reg_466[0]_i_2_n_2\
    );
\cmp7230_reg_466[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cols_reg_443(5),
      I1 => cols_reg_443(2),
      I2 => cols_reg_443(10),
      I3 => cols_reg_443(0),
      O => \cmp7230_reg_466[0]_i_3_n_2\
    );
\cmp7230_reg_466[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cols_reg_443(1),
      I1 => cols_reg_443(3),
      I2 => cols_reg_443(6),
      I3 => cols_reg_443(9),
      I4 => cols_reg_443(7),
      I5 => ap_CS_fsm_state4,
      O => \cmp7230_reg_466[0]_i_4_n_2\
    );
\cmp7230_reg_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp7230_reg_466[0]_i_1_n_2\,
      Q => \cmp7230_reg_466_reg_n_2_[0]\,
      R => '0'
    );
\cols_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(0),
      Q => cols_reg_443(0),
      R => '0'
    );
\cols_reg_443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(10),
      Q => cols_reg_443(10),
      R => '0'
    );
\cols_reg_443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(11),
      Q => cols_reg_443(11),
      R => '0'
    );
\cols_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(1),
      Q => cols_reg_443(1),
      R => '0'
    );
\cols_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(2),
      Q => cols_reg_443(2),
      R => '0'
    );
\cols_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(3),
      Q => cols_reg_443(3),
      R => '0'
    );
\cols_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(4),
      Q => cols_reg_443(4),
      R => '0'
    );
\cols_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(5),
      Q => cols_reg_443(5),
      R => '0'
    );
\cols_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(6),
      Q => cols_reg_443(6),
      R => '0'
    );
\cols_reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(7),
      Q => cols_reg_443(7),
      R => '0'
    );
\cols_reg_443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(8),
      Q => cols_reg_443(8),
      R => '0'
    );
\cols_reg_443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cols_reg_443_reg[11]_0\(9),
      Q => cols_reg_443(9),
      R => '0'
    );
\eol_1_ph_reg_301[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAAAE2E2E2E2"
    )
        port map (
      I0 => \eol_1_ph_reg_301_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => eol_reg_208,
      I3 => icmp_ln114_fu_411_p229_in,
      I4 => ap_CS_fsm_state5,
      I5 => \cmp7230_reg_466_reg_n_2_[0]\,
      O => \eol_1_ph_reg_301[0]_i_1_n_2\
    );
\eol_1_ph_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \eol_1_ph_reg_301[0]_i_1_n_2\,
      Q => \eol_1_ph_reg_301_reg_n_2_[0]\,
      R => '0'
    );
\eol_1_reg_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_338,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_10,
      Q => \eol_1_reg_338_reg_n_2_[0]\,
      R => '0'
    );
\eol_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      Q => eol_reg_208,
      R => '0'
    );
\i_1_reg_470[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[0]\,
      O => i_1_fu_402_p2(0)
    );
\i_1_reg_470[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[10]\,
      I1 => \i_1_reg_470[10]_i_2_n_2\,
      I2 => \i_reg_164_reg_n_2_[8]\,
      I3 => \i_reg_164_reg_n_2_[9]\,
      O => i_1_fu_402_p2(10)
    );
\i_1_reg_470[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[6]\,
      I1 => \i_1_reg_470[9]_i_2_n_2\,
      I2 => \i_reg_164_reg_n_2_[5]\,
      I3 => \i_reg_164_reg_n_2_[7]\,
      O => \i_1_reg_470[10]_i_2_n_2\
    );
\i_1_reg_470[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[0]\,
      I1 => \i_reg_164_reg_n_2_[1]\,
      O => i_1_fu_402_p2(1)
    );
\i_1_reg_470[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[2]\,
      I1 => \i_reg_164_reg_n_2_[1]\,
      I2 => \i_reg_164_reg_n_2_[0]\,
      O => \i_1_reg_470[2]_i_1_n_2\
    );
\i_1_reg_470[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[3]\,
      I1 => \i_reg_164_reg_n_2_[1]\,
      I2 => \i_reg_164_reg_n_2_[0]\,
      I3 => \i_reg_164_reg_n_2_[2]\,
      O => i_1_fu_402_p2(3)
    );
\i_1_reg_470[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[4]\,
      I1 => \i_reg_164_reg_n_2_[2]\,
      I2 => \i_reg_164_reg_n_2_[0]\,
      I3 => \i_reg_164_reg_n_2_[1]\,
      I4 => \i_reg_164_reg_n_2_[3]\,
      O => i_1_fu_402_p2(4)
    );
\i_1_reg_470[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[5]\,
      I1 => \i_reg_164_reg_n_2_[4]\,
      I2 => \i_reg_164_reg_n_2_[2]\,
      I3 => \i_reg_164_reg_n_2_[0]\,
      I4 => \i_reg_164_reg_n_2_[1]\,
      I5 => \i_reg_164_reg_n_2_[3]\,
      O => \i_1_reg_470[5]_i_1_n_2\
    );
\i_1_reg_470[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[6]\,
      I1 => \i_1_reg_470[9]_i_2_n_2\,
      I2 => \i_reg_164_reg_n_2_[5]\,
      O => i_1_fu_402_p2(6)
    );
\i_1_reg_470[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[7]\,
      I1 => \i_reg_164_reg_n_2_[5]\,
      I2 => \i_1_reg_470[9]_i_2_n_2\,
      I3 => \i_reg_164_reg_n_2_[6]\,
      O => i_1_fu_402_p2(7)
    );
\i_1_reg_470[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[8]\,
      I1 => \i_reg_164_reg_n_2_[7]\,
      I2 => \i_reg_164_reg_n_2_[5]\,
      I3 => \i_1_reg_470[9]_i_2_n_2\,
      I4 => \i_reg_164_reg_n_2_[6]\,
      O => \i_1_reg_470[8]_i_1_n_2\
    );
\i_1_reg_470[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[7]\,
      I1 => \i_reg_164_reg_n_2_[5]\,
      I2 => \i_1_reg_470[9]_i_2_n_2\,
      I3 => \i_reg_164_reg_n_2_[6]\,
      I4 => \i_reg_164_reg_n_2_[8]\,
      I5 => \i_reg_164_reg_n_2_[9]\,
      O => i_1_fu_402_p2(9)
    );
\i_1_reg_470[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_reg_164_reg_n_2_[3]\,
      I1 => \i_reg_164_reg_n_2_[1]\,
      I2 => \i_reg_164_reg_n_2_[0]\,
      I3 => \i_reg_164_reg_n_2_[2]\,
      I4 => \i_reg_164_reg_n_2_[4]\,
      O => \i_1_reg_470[9]_i_2_n_2\
    );
\i_1_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(0),
      Q => i_1_reg_470(0),
      R => '0'
    );
\i_1_reg_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(10),
      Q => i_1_reg_470(10),
      R => '0'
    );
\i_1_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(1),
      Q => i_1_reg_470(1),
      R => '0'
    );
\i_1_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_1_reg_470[2]_i_1_n_2\,
      Q => i_1_reg_470(2),
      R => '0'
    );
\i_1_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(3),
      Q => i_1_reg_470(3),
      R => '0'
    );
\i_1_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(4),
      Q => i_1_reg_470(4),
      R => '0'
    );
\i_1_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_1_reg_470[5]_i_1_n_2\,
      Q => i_1_reg_470(5),
      R => '0'
    );
\i_1_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(6),
      Q => i_1_reg_470(6),
      R => '0'
    );
\i_1_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(7),
      Q => i_1_reg_470(7),
      R => '0'
    );
\i_1_reg_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_1_reg_470[8]_i_1_n_2\,
      Q => i_1_reg_470(8),
      R => '0'
    );
\i_1_reg_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_fu_402_p2(9),
      Q => i_1_reg_470(9),
      R => '0'
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trunc_ln96_1_reg_438(10),
      I1 => \i_reg_164_reg_n_2_[10]\,
      I2 => trunc_ln96_1_reg_438(9),
      I3 => \i_reg_164_reg_n_2_[9]\,
      O => \i__carry_i_1__0_n_2\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln96_1_reg_438(8),
      I1 => \i_reg_164_reg_n_2_[8]\,
      I2 => \i_reg_164_reg_n_2_[7]\,
      I3 => trunc_ln96_1_reg_438(7),
      I4 => \i_reg_164_reg_n_2_[6]\,
      I5 => trunc_ln96_1_reg_438(6),
      O => \i__carry_i_2__0_n_2\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln96_1_reg_438(5),
      I1 => \i_reg_164_reg_n_2_[5]\,
      I2 => \i_reg_164_reg_n_2_[3]\,
      I3 => trunc_ln96_1_reg_438(3),
      I4 => \i_reg_164_reg_n_2_[4]\,
      I5 => trunc_ln96_1_reg_438(4),
      O => \i__carry_i_3__0_n_2\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln96_1_reg_438(2),
      I1 => \i_reg_164_reg_n_2_[2]\,
      I2 => \i_reg_164_reg_n_2_[0]\,
      I3 => trunc_ln96_1_reg_438(0),
      I4 => \i_reg_164_reg_n_2_[1]\,
      I5 => trunc_ln96_1_reg_438(1),
      O => \i__carry_i_4__0_n_2\
    );
\i_reg_164[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => i_reg_164
    );
\i_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(0),
      Q => \i_reg_164_reg_n_2_[0]\,
      R => i_reg_164
    );
\i_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(10),
      Q => \i_reg_164_reg_n_2_[10]\,
      R => i_reg_164
    );
\i_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(1),
      Q => \i_reg_164_reg_n_2_[1]\,
      R => i_reg_164
    );
\i_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(2),
      Q => \i_reg_164_reg_n_2_[2]\,
      R => i_reg_164
    );
\i_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(3),
      Q => \i_reg_164_reg_n_2_[3]\,
      R => i_reg_164
    );
\i_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(4),
      Q => \i_reg_164_reg_n_2_[4]\,
      R => i_reg_164
    );
\i_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(5),
      Q => \i_reg_164_reg_n_2_[5]\,
      R => i_reg_164
    );
\i_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(6),
      Q => \i_reg_164_reg_n_2_[6]\,
      R => i_reg_164
    );
\i_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(7),
      Q => \i_reg_164_reg_n_2_[7]\,
      R => i_reg_164
    );
\i_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(8),
      Q => \i_reg_164_reg_n_2_[8]\,
      R => i_reg_164
    );
\i_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_1_reg_470(9),
      Q => \i_reg_164_reg_n_2_[9]\,
      R => i_reg_164
    );
\icmp_ln114_fu_411_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln114_fu_411_p229_in,
      CO(2) => \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_3\,
      CO(1) => \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_4\,
      CO(0) => \icmp_ln114_fu_411_p2_inferred__0/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln114_fu_411_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_2\,
      S(2) => \i__carry_i_2__0_n_2\,
      S(1) => \i__carry_i_3__0_n_2\,
      S(0) => \i__carry_i_4__0_n_2\
    );
\icmp_ln117_fu_422_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_condition_pp1_exit_iter0_state6,
      CO(2) => \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_3\,
      CO(1) => \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_4\,
      CO(0) => \icmp_ln117_fu_422_p2_inferred__0/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln117_fu_422_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => regslice_both_AXI_video_strm_V_last_V_U_n_11,
      S(2) => regslice_both_AXI_video_strm_V_last_V_U_n_12,
      S(1) => regslice_both_AXI_video_strm_V_last_V_U_n_13,
      S(0) => regslice_both_AXI_video_strm_V_last_V_U_n_14
    );
\icmp_ln117_reg_489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      Q => \icmp_ln117_reg_489_reg_n_2_[0]\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F800"
    )
        port map (
      I0 => icmp_ln114_fu_411_p229_in,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I3 => shiftReg_ce_0,
      I4 => int_ap_ready_reg,
      O => \^ap_sync_ready\
    );
\j_reg_197[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \cmp7230_reg_466_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state5,
      I2 => icmp_ln114_fu_411_p229_in,
      O => ap_NS_fsm114_out
    );
\j_reg_197[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_197_reg(0),
      O => \j_reg_197[0]_i_4_n_2\
    );
\j_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[0]_i_3_n_9\,
      Q => j_reg_197_reg(0),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_197_reg[0]_i_3_n_2\,
      CO(2) => \j_reg_197_reg[0]_i_3_n_3\,
      CO(1) => \j_reg_197_reg[0]_i_3_n_4\,
      CO(0) => \j_reg_197_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_197_reg[0]_i_3_n_6\,
      O(2) => \j_reg_197_reg[0]_i_3_n_7\,
      O(1) => \j_reg_197_reg[0]_i_3_n_8\,
      O(0) => \j_reg_197_reg[0]_i_3_n_9\,
      S(3 downto 1) => j_reg_197_reg(3 downto 1),
      S(0) => \j_reg_197[0]_i_4_n_2\
    );
\j_reg_197_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[8]_i_1_n_7\,
      Q => j_reg_197_reg(10),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[8]_i_1_n_6\,
      Q => j_reg_197_reg(11),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[0]_i_3_n_8\,
      Q => j_reg_197_reg(1),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[0]_i_3_n_7\,
      Q => j_reg_197_reg(2),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[0]_i_3_n_6\,
      Q => j_reg_197_reg(3),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[4]_i_1_n_9\,
      Q => j_reg_197_reg(4),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_197_reg[0]_i_3_n_2\,
      CO(3) => \j_reg_197_reg[4]_i_1_n_2\,
      CO(2) => \j_reg_197_reg[4]_i_1_n_3\,
      CO(1) => \j_reg_197_reg[4]_i_1_n_4\,
      CO(0) => \j_reg_197_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_197_reg[4]_i_1_n_6\,
      O(2) => \j_reg_197_reg[4]_i_1_n_7\,
      O(1) => \j_reg_197_reg[4]_i_1_n_8\,
      O(0) => \j_reg_197_reg[4]_i_1_n_9\,
      S(3 downto 0) => j_reg_197_reg(7 downto 4)
    );
\j_reg_197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[4]_i_1_n_8\,
      Q => j_reg_197_reg(5),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[4]_i_1_n_7\,
      Q => j_reg_197_reg(6),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[4]_i_1_n_6\,
      Q => j_reg_197_reg(7),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[8]_i_1_n_9\,
      Q => j_reg_197_reg(8),
      R => ap_NS_fsm114_out
    );
\j_reg_197_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_197_reg[4]_i_1_n_2\,
      CO(3) => \NLW_j_reg_197_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_197_reg[8]_i_1_n_3\,
      CO(1) => \j_reg_197_reg[8]_i_1_n_4\,
      CO(0) => \j_reg_197_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_197_reg[8]_i_1_n_6\,
      O(2) => \j_reg_197_reg[8]_i_1_n_7\,
      O(1) => \j_reg_197_reg[8]_i_1_n_8\,
      O(0) => \j_reg_197_reg[8]_i_1_n_9\,
      S(3 downto 0) => j_reg_197_reg(11 downto 8)
    );
\j_reg_197_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      D => \j_reg_197_reg[8]_i_1_n_8\,
      Q => j_reg_197_reg(9),
      R => ap_NS_fsm114_out
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => s_axis_video_TDATA_int_regslice(7 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_0 => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      B_V_data_1_sel_rd_reg_1 => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      \B_V_data_1_state_reg[0]_2\ => regslice_both_AXI_video_strm_V_user_V_U_n_2,
      \B_V_data_1_state_reg[0]_3\ => regslice_both_AXI_video_strm_V_last_V_U_n_2,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => ap_condition_pp1_exit_iter0_state6,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_pp1_stage0,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[1][0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      \ap_CS_fsm_reg[5]\ => shiftReg_ce,
      \ap_CS_fsm_reg[5]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      \ap_CS_fsm_reg[5]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      \ap_CS_fsm_reg[6]\(0) => eol_1_reg_338,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm[6]_i_2_n_2\,
      \ap_CS_fsm_reg[7]\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      ap_NS_fsm114_out => ap_NS_fsm114_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg(0) => axi_last_V_9_reg_2647_out,
      ap_enable_reg_pp1_iter0_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_3,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      ap_rst_n_2 => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_3_reg_240_reg[7]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \axi_data_V_3_reg_240_reg[7]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \axi_data_V_3_reg_240_reg[7]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      \axi_data_V_3_reg_240_reg[7]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \axi_data_V_3_reg_240_reg[7]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      \axi_data_V_3_reg_240_reg[7]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      \axi_data_V_3_reg_240_reg[7]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      \axi_data_V_3_reg_240_reg[7]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      \axi_data_V_3_reg_240_reg[7]_0\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      \axi_data_V_3_reg_240_reg[7]_0\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      \axi_data_V_3_reg_240_reg[7]_0\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      \axi_data_V_3_reg_240_reg[7]_0\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      \axi_data_V_3_reg_240_reg[7]_0\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      \axi_data_V_3_reg_240_reg[7]_0\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      \axi_data_V_3_reg_240_reg[7]_0\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      \axi_data_V_3_reg_240_reg[7]_0\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      \axi_data_V_4_reg_314_reg[0]\ => \eol_1_reg_338_reg_n_2_[0]\,
      \axi_data_V_4_reg_314_reg[7]\(7 downto 0) => axi_data_V_4_ph_reg_277(7 downto 0),
      \axi_data_V_7_reg_251_reg[7]\(7 downto 0) => axi_data_V_3_reg_240(7 downto 0),
      \axi_last_V_9_reg_264_reg[0]\ => \axi_data_V_7_reg_251[7]_i_3_n_2\,
      eol_reg_208 => eol_reg_208,
      \eol_reg_208_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      \eol_reg_208_reg[0]_0\ => \axi_last_V_9_reg_264_reg_n_2_[0]\,
      \icmp_ln117_reg_489_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      \icmp_ln117_reg_489_reg[0]_0\ => \icmp_ln117_reg_489_reg_n_2_[0]\,
      imgBayer_full_n => imgBayer_full_n,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_4_fu_88 => sof_4_fu_88,
      sof_6_reg_220 => sof_6_reg_220,
      \sof_6_reg_220_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      \sof_6_reg_220_reg[0]_0\ => \cmp7230_reg_466_reg_n_2_[0]\,
      \sof_6_reg_220_reg[0]_1\(0) => icmp_ln114_fu_411_p229_in,
      sof_reg_153 => sof_reg_153,
      \sof_reg_153_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_44
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_31\
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_2,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      \B_V_data_1_state_reg[1]_3\ => \axi_last_V_9_reg_264_reg_n_2_[0]\,
      CO(0) => ap_condition_pp1_exit_iter0_state6,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_pp1_stage0,
      S(3) => regslice_both_AXI_video_strm_V_last_V_U_n_11,
      S(2) => regslice_both_AXI_video_strm_V_last_V_U_n_12,
      S(1) => regslice_both_AXI_video_strm_V_last_V_U_n_13,
      S(0) => regslice_both_AXI_video_strm_V_last_V_U_n_14,
      \ap_CS_fsm_reg[5]\ => regslice_both_AXI_video_strm_V_last_V_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_7_reg_251[7]_i_3\ => ap_enable_reg_pp1_iter1_reg_n_2,
      \axi_data_V_7_reg_251[7]_i_3_0\ => \icmp_ln117_reg_489_reg_n_2_[0]\,
      axi_last_V_3_reg_230 => axi_last_V_3_reg_230,
      \axi_last_V_3_reg_230_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      axi_last_V_4_ph_reg_289 => axi_last_V_4_ph_reg_289,
      \axi_last_V_4_reg_326_reg[0]\ => \cmp7230_reg_466_reg_n_2_[0]\,
      \axi_last_V_9_reg_264_reg[0]\ => \axi_data_V_7_reg_251[7]_i_3_n_2\,
      \eol_1_ph_reg_301_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_10,
      \eol_1_reg_338_reg[0]\ => \eol_1_ph_reg_301_reg_n_2_[0]\,
      eol_reg_208 => eol_reg_208,
      \eol_reg_208_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      \icmp_ln117_fu_422_p2_inferred__0/i__carry\(11 downto 0) => cols_reg_443(11 downto 0),
      j_reg_197_reg(11 downto 0) => j_reg_197_reg(11 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_6_reg_220 => sof_6_reg_220,
      \sof_6_reg_220_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_5
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_32\
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_2,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      \B_V_data_1_state_reg[1]_3\ => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_reg_153 => sof_reg_153,
      \sof_reg_153_reg[0]\ => regslice_both_AXI_video_strm_V_user_V_U_n_5
    );
\sof_4_fu_88[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => sof_4_fu_88,
      I1 => \cmp7230_reg_466_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state4,
      O => \sof_4_fu_88[0]_i_1_n_2\
    );
\sof_4_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_4_fu_88[0]_i_1_n_2\,
      Q => sof_4_fu_88,
      R => '0'
    );
\sof_6_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => sof_6_reg_220,
      R => '0'
    );
\sof_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_user_V_U_n_5,
      Q => sof_reg_153,
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(0),
      Q => trunc_ln96_1_reg_438(0),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(10),
      Q => trunc_ln96_1_reg_438(10),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(1),
      Q => trunc_ln96_1_reg_438(1),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(2),
      Q => trunc_ln96_1_reg_438(2),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(3),
      Q => trunc_ln96_1_reg_438(3),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(4),
      Q => trunc_ln96_1_reg_438(4),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(5),
      Q => trunc_ln96_1_reg_438(5),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(6),
      Q => trunc_ln96_1_reg_438(6),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(7),
      Q => trunc_ln96_1_reg_438(7),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(8),
      Q => trunc_ln96_1_reg_438(8),
      R => '0'
    );
\trunc_ln96_1_reg_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln96_1_reg_438_reg[10]_0\(9),
      Q => trunc_ln96_1_reg_438(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    lshr_ln445_3_reg_4129 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q3_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q3_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    q3_reg_2 : in STD_LOGIC;
    icmp_ln390_reg_3764_pp0_iter6_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE : entity is "design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE is
begin
design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE_rom
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      icmp_ln390_reg_3764_pp0_iter6_reg => icmp_ln390_reg_3764_pp0_iter6_reg,
      lshr_ln445_3_reg_4129(8 downto 0) => lshr_ln445_3_reg_4129(8 downto 0),
      q1_reg_0(7 downto 0) => q1_reg(7 downto 0),
      q1_reg_1(9 downto 0) => q1_reg_0(9 downto 0),
      q3_reg_0(8 downto 0) => q3_reg(8 downto 0),
      q3_reg_1(9 downto 0) => q3_reg_0(9 downto 0),
      q3_reg_2(9 downto 0) => q3_reg_1(9 downto 0),
      q3_reg_3 => q3_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    q0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_out1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE : entity is "design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE is
begin
design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom
     port map (
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_0_out1(10 downto 0) => p_0_out1(10 downto 0),
      q0_reg_0_0 => q0_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0 is
begin
design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_30
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      ram_reg_0(11 downto 0) => ram_reg(11 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_17 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_0_fu_188_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_4_2_fu_228_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_4_0_fu_220_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_3_4_fu_240_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_1_we0 : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln69_8_reg_3798_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln69_8_reg_3798_reg[1]\ : in STD_LOGIC;
    \zext_ln69_8_reg_3798_reg[0]\ : in STD_LOGIC;
    \zext_ln69_3_reg_3780_reg[1]\ : in STD_LOGIC;
    \bayerWindow_val_V_2_0_fu_188_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_1_reg_562_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_2_2_fu_196_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_4_reg_3813_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_4_reg_3813_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_6_reg_3828_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_6_reg_3828_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp88_i_reg_3740_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln279_reg_3715_pp0_iter1_reg : in STD_LOGIC;
    \g_1_reg_562_reg[7]_0\ : in STD_LOGIC;
    cmp101_i_reg_3692 : in STD_LOGIC;
    \K_V_3_reg_3808_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_3_reg_3808_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_10_reg_3853_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \K_V_reg_3788_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_10_reg_3853_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[3]_0\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_6_reg_3828_reg[7]\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[7]_0\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[7]_1\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[9]_1\ : in STD_LOGIC;
    \K_V_6_reg_3828_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[3]_0\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[3]_1\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_0\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_1\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[7]_2\ : in STD_LOGIC;
    \K_V_4_reg_3813_reg[9]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_17 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_17;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_17 is
begin
design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_29
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      \K_V_10_reg_3853_reg[3]\(2 downto 0) => \K_V_10_reg_3853_reg[3]\(2 downto 0),
      \K_V_10_reg_3853_reg[3]_0\(1 downto 0) => \K_V_10_reg_3853_reg[3]_0\(1 downto 0),
      \K_V_2_reg_3803_reg[3]\(1 downto 0) => \K_V_2_reg_3803_reg[3]\(1 downto 0),
      \K_V_2_reg_3803_reg[3]_0\(0) => \K_V_2_reg_3803_reg[3]_0\(0),
      \K_V_3_reg_3808_reg[3]\(0) => \K_V_3_reg_3808_reg[3]\(0),
      \K_V_3_reg_3808_reg[9]\(0) => \K_V_3_reg_3808_reg[9]\(0),
      \K_V_4_reg_3813_reg[3]\(0) => \K_V_4_reg_3813_reg[3]\(0),
      \K_V_4_reg_3813_reg[3]_0\ => \K_V_4_reg_3813_reg[3]_0\,
      \K_V_4_reg_3813_reg[3]_1\ => \K_V_4_reg_3813_reg[3]_1\,
      \K_V_4_reg_3813_reg[7]\ => \K_V_4_reg_3813_reg[7]\,
      \K_V_4_reg_3813_reg[7]_0\ => \K_V_4_reg_3813_reg[7]_0\,
      \K_V_4_reg_3813_reg[7]_1\ => \K_V_4_reg_3813_reg[7]_1\,
      \K_V_4_reg_3813_reg[7]_2\ => \K_V_4_reg_3813_reg[7]_2\,
      \K_V_4_reg_3813_reg[9]\(7 downto 0) => \K_V_4_reg_3813_reg[9]\(7 downto 0),
      \K_V_4_reg_3813_reg[9]_0\(7 downto 0) => \K_V_4_reg_3813_reg[9]_0\(7 downto 0),
      \K_V_4_reg_3813_reg[9]_1\ => \K_V_4_reg_3813_reg[9]_1\,
      \K_V_6_reg_3828_reg[3]\(0) => \K_V_6_reg_3828_reg[3]\(0),
      \K_V_6_reg_3828_reg[3]_0\ => \K_V_6_reg_3828_reg[3]_0\,
      \K_V_6_reg_3828_reg[3]_1\(0) => \K_V_6_reg_3828_reg[3]_1\(0),
      \K_V_6_reg_3828_reg[7]\ => \K_V_6_reg_3828_reg[7]\,
      \K_V_6_reg_3828_reg[7]_0\ => \K_V_6_reg_3828_reg[7]_0\,
      \K_V_6_reg_3828_reg[7]_1\ => \K_V_6_reg_3828_reg[7]_1\,
      \K_V_6_reg_3828_reg[9]\(7 downto 0) => \K_V_6_reg_3828_reg[9]\(7 downto 0),
      \K_V_6_reg_3828_reg[9]_0\(7 downto 0) => \K_V_6_reg_3828_reg[9]_0\(7 downto 0),
      \K_V_6_reg_3828_reg[9]_1\ => \K_V_6_reg_3828_reg[9]_1\,
      \K_V_6_reg_3828_reg[9]_2\(0) => \K_V_6_reg_3828_reg[9]_2\(0),
      \K_V_reg_3788_reg[3]\(0) => \K_V_reg_3788_reg[3]\(0),
      \K_V_reg_3788_reg[3]_0\(0) => \K_V_reg_3788_reg[3]_0\(0),
      Q(11 downto 0) => Q(11 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \bayerWindow_val_V_2_0_fu_188_reg[7]\(9 downto 0) => \bayerWindow_val_V_2_0_fu_188_reg[7]\(9 downto 0),
      \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(7 downto 0) => \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(7 downto 0),
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(7 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]\(7 downto 0),
      \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(9 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(9 downto 0),
      \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(7 downto 0) => \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(7 downto 0),
      \bayerWindow_val_V_3_4_fu_240_reg[7]\(9 downto 0) => \bayerWindow_val_V_3_4_fu_240_reg[7]\(9 downto 0),
      \bayerWindow_val_V_4_0_fu_220_reg[7]\(9 downto 0) => \bayerWindow_val_V_4_0_fu_220_reg[7]\(9 downto 0),
      \bayerWindow_val_V_4_2_fu_228_reg[7]\(9 downto 0) => \bayerWindow_val_V_4_2_fu_228_reg[7]\(9 downto 0),
      cmp101_i_reg_3692 => cmp101_i_reg_3692,
      cmp88_i_reg_3740_pp0_iter1_reg => cmp88_i_reg_3740_pp0_iter1_reg,
      \g_1_reg_562_reg[7]\(7 downto 0) => \g_1_reg_562_reg[7]\(7 downto 0),
      \g_1_reg_562_reg[7]_0\ => \g_1_reg_562_reg[7]_0\,
      icmp_ln279_reg_3715_pp0_iter1_reg => icmp_ln279_reg_3715_pp0_iter1_reg,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13 => ram_reg_12,
      ram_reg_14(7 downto 0) => ram_reg_13(7 downto 0),
      ram_reg_15(0) => ram_reg_14(0),
      ram_reg_16(1 downto 0) => ram_reg_15(1 downto 0),
      ram_reg_17(0) => ram_reg_16(0),
      ram_reg_18(1 downto 0) => ram_reg_17(1 downto 0),
      ram_reg_19 => ram_reg_18,
      ram_reg_2 => ram_reg_1,
      ram_reg_20(11 downto 0) => ram_reg_19(11 downto 0),
      ram_reg_21(7 downto 0) => ram_reg_20(7 downto 0),
      ram_reg_22(7 downto 0) => ram_reg_21(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      \zext_ln69_3_reg_3780_reg[1]\ => \zext_ln69_3_reg_3780_reg[1]\,
      \zext_ln69_8_reg_3798_reg[0]\ => \zext_ln69_8_reg_3798_reg[0]\,
      \zext_ln69_8_reg_3798_reg[1]\ => \zext_ln69_8_reg_3798_reg[1]\,
      \zext_ln69_8_reg_3798_reg[7]\(7 downto 0) => \zext_ln69_8_reg_3798_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_18 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_1_2_fu_180_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_val_V_1_we0 : in STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bayerWindow_val_V_1_1_fu_176_reg[7]\ : in STD_LOGIC;
    \bayerWindow_val_V_1_0_fu_172_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_0_fu_172_reg[7]_0\ : in STD_LOGIC;
    \bayerWindow_val_V_1_1_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_2_fu_180_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_1_1_fu_176_reg[6]\ : in STD_LOGIC;
    cmp101_i_reg_3692 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \K_V_reg_3788_reg[9]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_0\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_1\ : in STD_LOGIC;
    \K_V_10_reg_3853_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \K_V_10_reg_3853_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_18 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_18;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_18 is
begin
design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_28
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      \K_V_10_reg_3853_reg[9]\(5 downto 0) => \K_V_10_reg_3853_reg[9]\(5 downto 0),
      \K_V_10_reg_3853_reg[9]_0\(5 downto 0) => \K_V_10_reg_3853_reg[9]_0\(5 downto 0),
      \K_V_reg_3788_reg[9]\ => \K_V_reg_3788_reg[9]\,
      \K_V_reg_3788_reg[9]_0\ => \K_V_reg_3788_reg[9]_0\,
      \K_V_reg_3788_reg[9]_1\ => \K_V_reg_3788_reg[9]_1\,
      Q(11 downto 0) => Q(11 downto 0),
      S(2 downto 0) => S(2 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      \bayerWindow_val_V_1_0_fu_172_reg[7]\(7 downto 0) => \bayerWindow_val_V_1_0_fu_172_reg[7]\(7 downto 0),
      \bayerWindow_val_V_1_0_fu_172_reg[7]_0\ => \bayerWindow_val_V_1_0_fu_172_reg[7]_0\,
      \bayerWindow_val_V_1_1_fu_176_reg[6]\ => \bayerWindow_val_V_1_1_fu_176_reg[6]\,
      \bayerWindow_val_V_1_1_fu_176_reg[7]\ => \bayerWindow_val_V_1_1_fu_176_reg[7]\,
      \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(7 downto 0) => \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(7 downto 0),
      \bayerWindow_val_V_1_2_fu_180_reg[7]\(0) => \bayerWindow_val_V_1_2_fu_180_reg[7]\(0),
      \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(7 downto 0) => \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(7 downto 0),
      cmp101_i_reg_3692 => cmp101_i_reg_3692,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(9 downto 0) => ram_reg_2(9 downto 0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5(11 downto 0) => ram_reg_4(11 downto 0),
      ram_reg_6(7 downto 0) => ram_reg_5(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_19 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    linebuf_yuv_val_V_1_we0 : out STD_LOGIC;
    linebuf_yuv_val_V_0_ce1 : out STD_LOGIC;
    \icmp_ln279_reg_3715_reg[0]\ : out STD_LOGIC;
    \z_reg_3699_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ : out STD_LOGIC;
    trunc_ln277_fu_761_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bayerWindow_val_V_0_0_fu_156_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln279_reg_3715 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tmp_56_reg_3771_pp0_iter17_reg : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    ram_reg_i_16 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_3699_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bayerWindow_val_V_0_0_fu_156_reg[1]\ : in STD_LOGIC;
    \K_V_12_reg_3793_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[1]\ : in STD_LOGIC;
    \bayerWindow_val_V_0_0_fu_156_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln69_1_reg_3775_reg[0]\ : in STD_LOGIC;
    \zext_ln69_1_reg_3775_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_0_2_fu_164_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_V_2_reg_3803_reg[9]\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_2_reg_3803_reg[9]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_2_reg_3803_reg[7]\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_0\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_1\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[7]_2\ : in STD_LOGIC;
    \K_V_2_reg_3803_reg[3]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \K_V_reg_3788_reg[7]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_0\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_1\ : in STD_LOGIC;
    \K_V_reg_3788_reg[7]_2\ : in STD_LOGIC;
    \K_V_reg_3788_reg[3]\ : in STD_LOGIC;
    \K_V_reg_3788_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_12_reg_3793_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_12_reg_3793_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_reg_3788_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_2_reg_3803_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_2_reg_3803_reg[3]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_2_reg_3803_reg[9]_2\ : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    icmp_ln279_reg_3715_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_19 : entity is "design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_19;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_19 is
begin
design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      \K_V_12_reg_3793_reg[3]\(0) => \K_V_12_reg_3793_reg[3]\(0),
      \K_V_12_reg_3793_reg[9]\(7 downto 0) => \K_V_12_reg_3793_reg[9]\(7 downto 0),
      \K_V_12_reg_3793_reg[9]_0\(0) => \K_V_12_reg_3793_reg[9]_0\(0),
      \K_V_2_reg_3803_reg[3]\ => \K_V_2_reg_3803_reg[3]\,
      \K_V_2_reg_3803_reg[3]_0\(1 downto 0) => \K_V_2_reg_3803_reg[3]_0\(1 downto 0),
      \K_V_2_reg_3803_reg[3]_1\(0) => \K_V_2_reg_3803_reg[3]_1\(0),
      \K_V_2_reg_3803_reg[3]_2\(0) => \K_V_2_reg_3803_reg[3]_2\(0),
      \K_V_2_reg_3803_reg[3]_3\(1 downto 0) => \K_V_2_reg_3803_reg[3]_3\(1 downto 0),
      \K_V_2_reg_3803_reg[7]\ => \K_V_2_reg_3803_reg[7]\,
      \K_V_2_reg_3803_reg[7]_0\ => \K_V_2_reg_3803_reg[7]_0\,
      \K_V_2_reg_3803_reg[7]_1\ => \K_V_2_reg_3803_reg[7]_1\,
      \K_V_2_reg_3803_reg[7]_2\ => \K_V_2_reg_3803_reg[7]_2\,
      \K_V_2_reg_3803_reg[9]\ => \K_V_2_reg_3803_reg[9]\,
      \K_V_2_reg_3803_reg[9]_0\(6 downto 0) => \K_V_2_reg_3803_reg[9]_0\(6 downto 0),
      \K_V_2_reg_3803_reg[9]_1\(6 downto 0) => \K_V_2_reg_3803_reg[9]_1\(6 downto 0),
      \K_V_2_reg_3803_reg[9]_2\ => \K_V_2_reg_3803_reg[9]_2\,
      \K_V_reg_3788_reg[3]\ => \K_V_reg_3788_reg[3]\,
      \K_V_reg_3788_reg[3]_0\(1 downto 0) => \K_V_reg_3788_reg[3]_0\(1 downto 0),
      \K_V_reg_3788_reg[3]_1\(0) => \K_V_reg_3788_reg[3]_1\(0),
      \K_V_reg_3788_reg[7]\ => \K_V_reg_3788_reg[7]\,
      \K_V_reg_3788_reg[7]_0\ => \K_V_reg_3788_reg[7]_0\,
      \K_V_reg_3788_reg[7]_1\ => \K_V_reg_3788_reg[7]_1\,
      \K_V_reg_3788_reg[7]_2\ => \K_V_reg_3788_reg[7]_2\,
      \K_V_reg_3788_reg[9]\ => \K_V_reg_3788_reg[9]\,
      \K_V_reg_3788_reg[9]_0\(5 downto 0) => \K_V_reg_3788_reg[9]_0\(5 downto 0),
      \K_V_reg_3788_reg[9]_1\(0) => \K_V_reg_3788_reg[9]_1\(0),
      Q(11 downto 0) => Q(11 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bayerWindow_val_V_0_0_fu_156_reg[1]\ => \bayerWindow_val_V_0_0_fu_156_reg[1]\,
      \bayerWindow_val_V_0_0_fu_156_reg[7]\(9 downto 0) => \bayerWindow_val_V_0_0_fu_156_reg[7]\(9 downto 0),
      \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(7 downto 0) => \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(7 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[1]\ => \bayerWindow_val_V_0_2_fu_164_reg[1]\,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(7 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]\(7 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(9 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(9 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(9 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(7 downto 0) => \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(7 downto 0),
      icmp_ln279_reg_3715 => icmp_ln279_reg_3715,
      icmp_ln279_reg_3715_pp0_iter1_reg => icmp_ln279_reg_3715_pp0_iter1_reg,
      \icmp_ln279_reg_3715_reg[0]\ => \icmp_ln279_reg_3715_reg[0]\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7(11 downto 0) => ram_reg_6(11 downto 0),
      ram_reg_8 => ram_reg_7,
      ram_reg_i_16_0 => ram_reg_i_16,
      tmp_56_reg_3771_pp0_iter17_reg => tmp_56_reg_3771_pp0_iter17_reg,
      \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ => \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\,
      trunc_ln277_fu_761_p1(0) => trunc_ln277_fu_761_p1(0),
      z_reg_3699_reg(11 downto 0) => z_reg_3699_reg(11 downto 0),
      \z_reg_3699_reg[11]\(11 downto 0) => \z_reg_3699_reg[11]\(11 downto 0),
      \zext_ln69_1_reg_3775_reg[0]\ => \zext_ln69_1_reg_3775_reg[0]\,
      \zext_ln69_1_reg_3775_reg[7]\(7 downto 0) => \zext_ln69_1_reg_3775_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    lineBuffer_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0 is
begin
design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_12
     port map (
      Q(0) => Q(0),
      addr1(11 downto 0) => addr1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      d0(23 downto 0) => d0(23 downto 0),
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1(11 downto 0) => ram_reg_0_0(11 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_11 is
  port (
    addr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_2146_reg_0_sp_1 : out STD_LOGIC;
    ap_condition_799 : out STD_LOGIC;
    \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ : out STD_LOGIC;
    lineBuffer_val_V_1_ce0 : out STD_LOGIC;
    lineBuffer_val_V_0_ce1 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_1_0 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_2_0 : out STD_LOGIC;
    ram_reg_2_1 : out STD_LOGIC;
    ram_reg_2_2 : out STD_LOGIC;
    ram_reg_2_3 : out STD_LOGIC;
    ram_reg_2_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_0_0 : out STD_LOGIC;
    ram_reg_0_1 : out STD_LOGIC;
    ram_reg_0_2 : out STD_LOGIC;
    ram_reg_0_3 : out STD_LOGIC;
    ram_reg_0_4 : out STD_LOGIC;
    ram_reg_0_5 : out STD_LOGIC;
    ram_reg_0_6 : out STD_LOGIC;
    ram_reg_0_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_2_reg_2294_reg[7]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    z_reg_2146_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln595_reg_2160 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    tmp_9_reg_2198_pp0_iter6_reg : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    cmp37_i_i_reg_2135 : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    icmp_ln595_reg_2160_pp0_iter1_reg : in STD_LOGIC;
    cmp110_i_i_reg_2175_pp0_iter1_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln1347_1_reg_2262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp140_i_i_reg_2139 : in STD_LOGIC;
    ram_reg_2_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_reg_2267_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_2_reg_2294_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_2_reg_2294_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln180_2_reg_2294_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_12 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2_8 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_11 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_11;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_11 is
  signal z_reg_2146_reg_0_sn_1 : STD_LOGIC;
begin
  z_reg_2146_reg_0_sp_1 <= z_reg_2146_reg_0_sn_1;
design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      Q(11 downto 0) => Q(11 downto 0),
      addr1(11 downto 0) => addr1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(7 downto 0),
      \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(7 downto 0) => \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(7 downto 0),
      ce0 => lineBuffer_val_V_1_ce0,
      ce1 => lineBuffer_val_V_0_ce1,
      cmp110_i_i_reg_2175_pp0_iter1_reg => cmp110_i_i_reg_2175_pp0_iter1_reg,
      cmp140_i_i_reg_2139 => cmp140_i_i_reg_2139,
      cmp37_i_i_reg_2135 => cmp37_i_i_reg_2135,
      din3(0) => din3(0),
      icmp_ln595_reg_2160 => icmp_ln595_reg_2160,
      icmp_ln595_reg_2160_pp0_iter1_reg => icmp_ln595_reg_2160_pp0_iter1_reg,
      \icmp_ln595_reg_2160_reg[0]\ => ap_condition_799,
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(7 downto 0) => \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(7 downto 0),
      \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(7 downto 0) => \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(7 downto 0),
      \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(7 downto 0) => \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(7 downto 0),
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(7 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(7 downto 0),
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(7 downto 0) => \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(7 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_10 => ram_reg_0_9,
      ram_reg_0_11(7 downto 0) => ram_reg_0_10(7 downto 0),
      ram_reg_0_12(7 downto 0) => ram_reg_0_11(7 downto 0),
      ram_reg_0_13 => ram_reg_0_12,
      ram_reg_0_2 => ram_reg_0_1,
      ram_reg_0_3 => ram_reg_0_2,
      ram_reg_0_4 => ram_reg_0_3,
      ram_reg_0_5 => ram_reg_0_4,
      ram_reg_0_6 => ram_reg_0_5,
      ram_reg_0_7 => ram_reg_0_6,
      ram_reg_0_8(7 downto 0) => ram_reg_0_7(7 downto 0),
      ram_reg_0_9(0) => ram_reg_0_8(0),
      ram_reg_1_0 => ram_reg_1,
      ram_reg_1_1 => ram_reg_1_0,
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      ram_reg_1_3(7 downto 0) => ram_reg_1_2(7 downto 0),
      ram_reg_1_4(8 downto 0) => ram_reg_1_3(8 downto 0),
      ram_reg_1_5(7 downto 0) => ram_reg_1_4(7 downto 0),
      ram_reg_1_6(7 downto 0) => ram_reg_1_5(7 downto 0),
      ram_reg_2_0 => ram_reg_2,
      ram_reg_2_1 => ram_reg_2_0,
      ram_reg_2_2 => ram_reg_2_1,
      ram_reg_2_3 => ram_reg_2_2,
      ram_reg_2_4 => ram_reg_2_3,
      ram_reg_2_5 => ram_reg_2_4,
      ram_reg_2_6 => ram_reg_2_5,
      ram_reg_2_7(7 downto 0) => ram_reg_2_6(7 downto 0),
      ram_reg_2_8(7 downto 0) => ram_reg_2_7(7 downto 0),
      ram_reg_2_9(11 downto 0) => ram_reg_2_8(11 downto 0),
      tmp_9_reg_2198_pp0_iter6_reg => tmp_9_reg_2198_pp0_iter6_reg,
      \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ => \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\,
      \trunc_ln180_2_reg_2294_reg[3]\(3 downto 0) => \trunc_ln180_2_reg_2294_reg[3]\(3 downto 0),
      \trunc_ln180_2_reg_2294_reg[7]\(3 downto 0) => \trunc_ln180_2_reg_2294_reg[7]\(3 downto 0),
      \trunc_ln180_2_reg_2294_reg[7]_0\(7 downto 0) => \trunc_ln180_2_reg_2294_reg[7]_0\(7 downto 0),
      \trunc_ln180_2_reg_2294_reg[7]_i_1_0\(0) => \trunc_ln180_2_reg_2294_reg[7]_i_1\(0),
      \trunc_ln180_reg_2267_reg[7]\(3 downto 0) => \trunc_ln180_reg_2267_reg[7]\(3 downto 0),
      z_reg_2146_reg(11 downto 0) => z_reg_2146_reg(11 downto 0),
      z_reg_2146_reg_0_sp_1 => z_reg_2146_reg_0_sn_1,
      \zext_ln1347_1_reg_2262_reg[7]\(7 downto 0) => \zext_ln1347_1_reg_2262_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_13 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we0 : in STD_LOGIC;
    lineBuffer_val_V_0_ce1 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_13 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_13;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_13 is
begin
design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_16
     port map (
      Q(0) => Q(0),
      addr1(11 downto 0) => addr1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      d0(23 downto 0) => d0(23 downto 0),
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1(11 downto 0) => ram_reg_0_0(11 downto 0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_14 is
  port (
    addr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    z_reg_1945_reg_0_sp_1 : out STD_LOGIC;
    ap_condition_437 : out STD_LOGIC;
    \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    lineBuffer_val_V_0_ce1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ret_62_fu_1075_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_4_reg_2020_reg[4]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ret_31_fu_1015_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln180_6_reg_2050_reg[4]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ret_60_fu_1049_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ret_46_reg_2102_reg[7]_i_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    z_reg_1945_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln843_reg_1959 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    tmp_23_reg_1996_pp0_iter3_reg : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    cmp37_i_i_reg_1934 : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    icmp_ln843_reg_1959_pp0_iter1_reg : in STD_LOGIC;
    \trunc_ln180_8_reg_2076_reg[7]\ : in STD_LOGIC;
    \trunc_ln180_4_reg_2020_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_6_reg_2050_reg[7]\ : in STD_LOGIC;
    \trunc_ln180_6_reg_2050_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_8_reg_2076_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp140_i_i_reg_1938 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_4_reg_2020_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_8_reg_2076_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln180_6_reg_2050_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_4 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_14 : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_14;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_14 is
  signal z_reg_1945_reg_0_sn_1 : STD_LOGIC;
begin
  z_reg_1945_reg_0_sp_1 <= z_reg_1945_reg_0_sn_1;
design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_ram_15
     port map (
      CO(0) => CO(0),
      O(3 downto 0) => O(3 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      addr1(11 downto 0) => addr1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ce0 => WEA(0),
      ce1 => lineBuffer_val_V_0_ce1,
      cmp140_i_i_reg_1938 => cmp140_i_i_reg_1938,
      cmp37_i_i_reg_1934 => cmp37_i_i_reg_1934,
      icmp_ln843_reg_1959 => icmp_ln843_reg_1959,
      icmp_ln843_reg_1959_pp0_iter1_reg => icmp_ln843_reg_1959_pp0_iter1_reg,
      \icmp_ln843_reg_1959_reg[0]\ => ap_condition_437,
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      q1(23 downto 0) => q1(23 downto 0),
      ram_reg_0_0(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_0_1(0) => ram_reg_0_0(0),
      ram_reg_0_2 => ram_reg_0_1,
      ram_reg_0_3(7 downto 0) => ram_reg_0_2(7 downto 0),
      ram_reg_0_4(7 downto 0) => ram_reg_0_3(7 downto 0),
      ram_reg_0_5 => ram_reg_0_4,
      ram_reg_1_0(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_1_1(3 downto 0) => ram_reg_1_0(3 downto 0),
      ram_reg_1_2(7 downto 0) => ram_reg_1_1(7 downto 0),
      ram_reg_1_3(7 downto 0) => ram_reg_1_2(7 downto 0),
      ram_reg_2_0 => ram_reg_2,
      ram_reg_2_1(7 downto 0) => ram_reg_2_0(7 downto 0),
      ram_reg_2_2(7 downto 0) => ram_reg_2_1(7 downto 0),
      ram_reg_2_3(11 downto 0) => ram_reg_2_2(11 downto 0),
      ret_31_fu_1015_p2(8 downto 0) => ret_31_fu_1015_p2(8 downto 0),
      \ret_46_reg_2102_reg[7]_i_11_0\(0) => \ret_46_reg_2102_reg[7]_i_11\(0),
      ret_60_fu_1049_p2(7 downto 0) => ret_60_fu_1049_p2(7 downto 0),
      ret_62_fu_1075_p2(7 downto 0) => ret_62_fu_1075_p2(7 downto 0),
      tmp_23_reg_1996_pp0_iter3_reg => tmp_23_reg_1996_pp0_iter3_reg,
      \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ => \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\,
      \trunc_ln180_4_reg_2020_reg[4]_i_1_0\(0) => \trunc_ln180_4_reg_2020_reg[4]_i_1\(0),
      \trunc_ln180_4_reg_2020_reg[7]\(7 downto 0) => \trunc_ln180_4_reg_2020_reg[7]\(7 downto 0),
      \trunc_ln180_4_reg_2020_reg[7]_0\(7 downto 0) => \trunc_ln180_4_reg_2020_reg[7]_0\(7 downto 0),
      \trunc_ln180_6_reg_2050_reg[4]_i_1_0\(0) => \trunc_ln180_6_reg_2050_reg[4]_i_1\(0),
      \trunc_ln180_6_reg_2050_reg[7]\ => \trunc_ln180_6_reg_2050_reg[7]\,
      \trunc_ln180_6_reg_2050_reg[7]_0\(7 downto 0) => \trunc_ln180_6_reg_2050_reg[7]_0\(7 downto 0),
      \trunc_ln180_6_reg_2050_reg[7]_1\(7 downto 0) => \trunc_ln180_6_reg_2050_reg[7]_1\(7 downto 0),
      \trunc_ln180_8_reg_2076_reg[7]\ => \trunc_ln180_8_reg_2076_reg[7]\,
      \trunc_ln180_8_reg_2076_reg[7]_0\(7 downto 0) => \trunc_ln180_8_reg_2076_reg[7]_0\(7 downto 0),
      \trunc_ln180_8_reg_2076_reg[7]_1\(7 downto 0) => \trunc_ln180_8_reg_2076_reg[7]_1\(7 downto 0),
      z_reg_1945_reg(11 downto 0) => z_reg_1945_reg(11 downto 0),
      z_reg_1945_reg_0_sp_1 => z_reg_1945_reg_0_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_MultiPixStream2AXIvideo is
  port (
    \int_height_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    i_V_1_reg_2580 : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \i_V_reg_136_reg[10]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \j_V_reg_147_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \j_V_reg_147_reg[11]_1\ : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    sub_i_i_fu_180_p2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln181_fu_217_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln878_fu_206_p2_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_MultiPixStream2AXIvideo : entity is "design_1_v_demosaic_0_2_MultiPixStream2AXIvideo";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_MultiPixStream2AXIvideo;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_MultiPixStream2AXIvideo is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_1_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_2_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_3_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_i_4_n_2 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_n_3 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_n_4 : STD_LOGIC;
  signal axi_last_V_fu_222_p2_carry_n_5 : STD_LOGIC;
  signal axi_last_V_reg_281 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal i_V_1_fu_197_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_1_reg_258 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_v_1_reg_2580\ : STD_LOGIC;
  signal \i_V_1_reg_258[10]_i_3_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_258[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_258[6]_i_1_n_2\ : STD_LOGIC;
  signal i_V_reg_136 : STD_LOGIC;
  signal \^i_v_reg_136_reg[10]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_V_reg_136_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_V_reg_136_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_V_reg_136_reg_n_2_[2]\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_2\ : STD_LOGIC;
  signal icmp_ln181_fu_217_p2 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln181_fu_217_p2_carry_n_5 : STD_LOGIC;
  signal \icmp_ln181_reg_277_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln181_reg_277_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \^int_height_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_V_reg_147[0]_i_4_n_2\ : STD_LOGIC;
  signal j_V_reg_147_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_V_reg_147_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_V_reg_147_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_V_reg_147_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_V_reg_147_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal sof_3_reg_158 : STD_LOGIC;
  signal sof_fu_84 : STD_LOGIC;
  signal \sof_fu_84[0]_i_1_n_2\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_222_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln181_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_fu_206_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_V_reg_147_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_V_1_reg_258[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[6]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_V_1_reg_258[9]_i_1\ : label is "soft_lutpair301";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_V_reg_147_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_147_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_147_reg[8]_i_1\ : label is 11;
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
  Q(0) <= \^q\(0);
  i_V_1_reg_2580 <= \^i_v_1_reg_2580\;
  \i_V_reg_136_reg[10]_0\(7 downto 0) <= \^i_v_reg_136_reg[10]_0\(7 downto 0);
  \int_height_reg[9]\(0) <= \^int_height_reg[9]\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_3,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
axi_last_V_fu_222_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_222_p2,
      CO(2) => axi_last_V_fu_222_p2_carry_n_3,
      CO(1) => axi_last_V_fu_222_p2_carry_n_4,
      CO(0) => axi_last_V_fu_222_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_222_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_last_V_fu_222_p2_carry_i_1_n_2,
      S(2) => axi_last_V_fu_222_p2_carry_i_2_n_2,
      S(1) => axi_last_V_fu_222_p2_carry_i_3_n_2,
      S(0) => axi_last_V_fu_222_p2_carry_i_4_n_2
    );
axi_last_V_fu_222_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(10),
      I1 => sub_i_i_fu_180_p2(9),
      I2 => j_V_reg_147_reg(9),
      I3 => sub_i_i_fu_180_p2(8),
      I4 => sub_i_i_fu_180_p2(10),
      I5 => j_V_reg_147_reg(11),
      O => axi_last_V_fu_222_p2_carry_i_1_n_2
    );
axi_last_V_fu_222_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(7),
      I1 => sub_i_i_fu_180_p2(6),
      I2 => j_V_reg_147_reg(6),
      I3 => sub_i_i_fu_180_p2(5),
      I4 => sub_i_i_fu_180_p2(7),
      I5 => j_V_reg_147_reg(8),
      O => axi_last_V_fu_222_p2_carry_i_2_n_2
    );
axi_last_V_fu_222_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(3),
      I1 => sub_i_i_fu_180_p2(2),
      I2 => j_V_reg_147_reg(4),
      I3 => sub_i_i_fu_180_p2(3),
      I4 => sub_i_i_fu_180_p2(4),
      I5 => j_V_reg_147_reg(5),
      O => axi_last_V_fu_222_p2_carry_i_3_n_2
    );
axi_last_V_fu_222_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => j_V_reg_147_reg(2),
      I1 => sub_i_i_fu_180_p2(1),
      I2 => j_V_reg_147_reg(1),
      I3 => sub_i_i_fu_180_p2(0),
      I4 => j_V_reg_147_reg(0),
      I5 => icmp_ln181_fu_217_p2_carry_0(0),
      O => axi_last_V_fu_222_p2_carry_i_4_n_2
    );
\axi_last_V_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => axi_last_V_reg_281,
      R => '0'
    );
\i_V_1_reg_258[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_V_reg_136_reg_n_2_[0]\,
      O => i_V_1_fu_197_p2(0)
    );
\i_V_1_reg_258[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(7),
      I1 => \^i_v_reg_136_reg[10]_0\(4),
      I2 => \i_V_1_reg_258[10]_i_3_n_2\,
      I3 => \^i_v_reg_136_reg[10]_0\(3),
      I4 => \^i_v_reg_136_reg[10]_0\(5),
      I5 => \^i_v_reg_136_reg[10]_0\(6),
      O => i_V_1_fu_197_p2(10)
    );
\i_V_1_reg_258[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(1),
      I1 => \i_V_reg_136_reg_n_2_[2]\,
      I2 => \i_V_reg_136_reg_n_2_[0]\,
      I3 => \i_V_reg_136_reg_n_2_[1]\,
      I4 => \^i_v_reg_136_reg[10]_0\(0),
      I5 => \^i_v_reg_136_reg[10]_0\(2),
      O => \i_V_1_reg_258[10]_i_3_n_2\
    );
\i_V_1_reg_258[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_136_reg_n_2_[0]\,
      I1 => \i_V_reg_136_reg_n_2_[1]\,
      O => i_V_1_fu_197_p2(1)
    );
\i_V_1_reg_258[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_V_reg_136_reg_n_2_[2]\,
      I1 => \i_V_reg_136_reg_n_2_[0]\,
      I2 => \i_V_reg_136_reg_n_2_[1]\,
      O => i_V_1_fu_197_p2(2)
    );
\i_V_1_reg_258[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(0),
      I1 => \i_V_reg_136_reg_n_2_[1]\,
      I2 => \i_V_reg_136_reg_n_2_[0]\,
      I3 => \i_V_reg_136_reg_n_2_[2]\,
      O => i_V_1_fu_197_p2(3)
    );
\i_V_1_reg_258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(1),
      I1 => \^i_v_reg_136_reg[10]_0\(0),
      I2 => \i_V_reg_136_reg_n_2_[1]\,
      I3 => \i_V_reg_136_reg_n_2_[0]\,
      I4 => \i_V_reg_136_reg_n_2_[2]\,
      O => \i_V_1_reg_258[4]_i_1_n_2\
    );
\i_V_1_reg_258[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(2),
      I1 => \^i_v_reg_136_reg[10]_0\(0),
      I2 => \i_V_reg_136_reg_n_2_[1]\,
      I3 => \i_V_reg_136_reg_n_2_[0]\,
      I4 => \i_V_reg_136_reg_n_2_[2]\,
      I5 => \^i_v_reg_136_reg[10]_0\(1),
      O => i_V_1_fu_197_p2(5)
    );
\i_V_1_reg_258[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(3),
      I1 => \i_V_1_reg_258[10]_i_3_n_2\,
      O => \i_V_1_reg_258[6]_i_1_n_2\
    );
\i_V_1_reg_258[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(4),
      I1 => \i_V_1_reg_258[10]_i_3_n_2\,
      I2 => \^i_v_reg_136_reg[10]_0\(3),
      O => i_V_1_fu_197_p2(7)
    );
\i_V_1_reg_258[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(5),
      I1 => \^i_v_reg_136_reg[10]_0\(3),
      I2 => \i_V_1_reg_258[10]_i_3_n_2\,
      I3 => \^i_v_reg_136_reg[10]_0\(4),
      O => i_V_1_fu_197_p2(8)
    );
\i_V_1_reg_258[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^i_v_reg_136_reg[10]_0\(4),
      I1 => \i_V_1_reg_258[10]_i_3_n_2\,
      I2 => \^i_v_reg_136_reg[10]_0\(3),
      I3 => \^i_v_reg_136_reg[10]_0\(5),
      I4 => \^i_v_reg_136_reg[10]_0\(6),
      O => i_V_1_fu_197_p2(9)
    );
\i_V_1_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(0),
      Q => i_V_1_reg_258(0),
      R => '0'
    );
\i_V_1_reg_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(10),
      Q => i_V_1_reg_258(10),
      R => '0'
    );
\i_V_1_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(1),
      Q => i_V_1_reg_258(1),
      R => '0'
    );
\i_V_1_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(2),
      Q => i_V_1_reg_258(2),
      R => '0'
    );
\i_V_1_reg_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(3),
      Q => i_V_1_reg_258(3),
      R => '0'
    );
\i_V_1_reg_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => \i_V_1_reg_258[4]_i_1_n_2\,
      Q => i_V_1_reg_258(4),
      R => '0'
    );
\i_V_1_reg_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(5),
      Q => i_V_1_reg_258(5),
      R => '0'
    );
\i_V_1_reg_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => \i_V_1_reg_258[6]_i_1_n_2\,
      Q => i_V_1_reg_258(6),
      R => '0'
    );
\i_V_1_reg_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(7),
      Q => i_V_1_reg_258(7),
      R => '0'
    );
\i_V_1_reg_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(8),
      Q => i_V_1_reg_258(8),
      R => '0'
    );
\i_V_1_reg_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_v_1_reg_2580\,
      D => i_V_1_fu_197_p2(9),
      Q => i_V_1_reg_258(9),
      R => '0'
    );
\i_V_reg_136[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => ap_CS_fsm_state6,
      O => i_V_reg_136
    );
\i_V_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(0),
      Q => \i_V_reg_136_reg_n_2_[0]\,
      R => i_V_reg_136
    );
\i_V_reg_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(10),
      Q => \^i_v_reg_136_reg[10]_0\(7),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(1),
      Q => \i_V_reg_136_reg_n_2_[1]\,
      R => i_V_reg_136
    );
\i_V_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(2),
      Q => \i_V_reg_136_reg_n_2_[2]\,
      R => i_V_reg_136
    );
\i_V_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(3),
      Q => \^i_v_reg_136_reg[10]_0\(0),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(4),
      Q => \^i_v_reg_136_reg[10]_0\(1),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(5),
      Q => \^i_v_reg_136_reg[10]_0\(2),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(6),
      Q => \^i_v_reg_136_reg[10]_0\(3),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(7),
      Q => \^i_v_reg_136_reg[10]_0\(4),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(8),
      Q => \^i_v_reg_136_reg[10]_0\(5),
      R => i_V_reg_136
    );
\i_V_reg_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_1_reg_258(9),
      Q => \^i_v_reg_136_reg[10]_0\(6),
      R => i_V_reg_136
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_V_reg_136_reg_n_2_[2]\,
      I1 => \icmp_ln878_fu_206_p2_inferred__0/i__carry_0\(2),
      I2 => \i_V_reg_136_reg_n_2_[0]\,
      I3 => \icmp_ln878_fu_206_p2_inferred__0/i__carry_0\(0),
      I4 => \icmp_ln878_fu_206_p2_inferred__0/i__carry_0\(1),
      I5 => \i_V_reg_136_reg_n_2_[1]\,
      O => \i__carry_i_4__1_n_2\
    );
icmp_ln181_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln181_fu_217_p2,
      CO(2) => icmp_ln181_fu_217_p2_carry_n_3,
      CO(1) => icmp_ln181_fu_217_p2_carry_n_4,
      CO(0) => icmp_ln181_fu_217_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln181_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln181_fu_217_p2_carry_i_1_n_2,
      S(2) => icmp_ln181_fu_217_p2_carry_i_2_n_2,
      S(1) => icmp_ln181_fu_217_p2_carry_i_3_n_2,
      S(0) => icmp_ln181_fu_217_p2_carry_i_4_n_2
    );
icmp_ln181_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(11),
      I1 => icmp_ln181_fu_217_p2_carry_0(11),
      I2 => icmp_ln181_fu_217_p2_carry_0(9),
      I3 => j_V_reg_147_reg(9),
      I4 => icmp_ln181_fu_217_p2_carry_0(10),
      I5 => j_V_reg_147_reg(10),
      O => icmp_ln181_fu_217_p2_carry_i_1_n_2
    );
icmp_ln181_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(7),
      I1 => icmp_ln181_fu_217_p2_carry_0(7),
      I2 => icmp_ln181_fu_217_p2_carry_0(8),
      I3 => j_V_reg_147_reg(8),
      I4 => icmp_ln181_fu_217_p2_carry_0(6),
      I5 => j_V_reg_147_reg(6),
      O => icmp_ln181_fu_217_p2_carry_i_2_n_2
    );
icmp_ln181_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(4),
      I1 => icmp_ln181_fu_217_p2_carry_0(4),
      I2 => icmp_ln181_fu_217_p2_carry_0(5),
      I3 => j_V_reg_147_reg(5),
      I4 => icmp_ln181_fu_217_p2_carry_0(3),
      I5 => j_V_reg_147_reg(3),
      O => icmp_ln181_fu_217_p2_carry_i_3_n_2
    );
icmp_ln181_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_147_reg(0),
      I1 => icmp_ln181_fu_217_p2_carry_0(0),
      I2 => icmp_ln181_fu_217_p2_carry_0(1),
      I3 => j_V_reg_147_reg(1),
      I4 => icmp_ln181_fu_217_p2_carry_0(2),
      I5 => j_V_reg_147_reg(2),
      O => icmp_ln181_fu_217_p2_carry_i_4_n_2
    );
\icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => \icmp_ln181_reg_277_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln181_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \icmp_ln181_reg_277_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln878_fu_206_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^int_height_reg[9]\(0),
      CO(2) => \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_3\,
      CO(1) => \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_4\,
      CO(0) => \icmp_ln878_fu_206_p2_inferred__0/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln878_fu_206_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \j_V_reg_147_reg[11]_0\(2 downto 0),
      S(0) => \i__carry_i_4__1_n_2\
    );
\j_V_reg_147[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_V_reg_147_reg(0),
      O => \j_V_reg_147[0]_i_4_n_2\
    );
\j_V_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[0]_i_3_n_9\,
      Q => j_V_reg_147_reg(0),
      R => clear
    );
\j_V_reg_147_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_V_reg_147_reg[0]_i_3_n_2\,
      CO(2) => \j_V_reg_147_reg[0]_i_3_n_3\,
      CO(1) => \j_V_reg_147_reg[0]_i_3_n_4\,
      CO(0) => \j_V_reg_147_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_V_reg_147_reg[0]_i_3_n_6\,
      O(2) => \j_V_reg_147_reg[0]_i_3_n_7\,
      O(1) => \j_V_reg_147_reg[0]_i_3_n_8\,
      O(0) => \j_V_reg_147_reg[0]_i_3_n_9\,
      S(3 downto 1) => j_V_reg_147_reg(3 downto 1),
      S(0) => \j_V_reg_147[0]_i_4_n_2\
    );
\j_V_reg_147_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[8]_i_1_n_7\,
      Q => j_V_reg_147_reg(10),
      R => clear
    );
\j_V_reg_147_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[8]_i_1_n_6\,
      Q => j_V_reg_147_reg(11),
      R => clear
    );
\j_V_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[0]_i_3_n_8\,
      Q => j_V_reg_147_reg(1),
      R => clear
    );
\j_V_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[0]_i_3_n_7\,
      Q => j_V_reg_147_reg(2),
      R => clear
    );
\j_V_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[0]_i_3_n_6\,
      Q => j_V_reg_147_reg(3),
      R => clear
    );
\j_V_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[4]_i_1_n_9\,
      Q => j_V_reg_147_reg(4),
      R => clear
    );
\j_V_reg_147_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_147_reg[0]_i_3_n_2\,
      CO(3) => \j_V_reg_147_reg[4]_i_1_n_2\,
      CO(2) => \j_V_reg_147_reg[4]_i_1_n_3\,
      CO(1) => \j_V_reg_147_reg[4]_i_1_n_4\,
      CO(0) => \j_V_reg_147_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_147_reg[4]_i_1_n_6\,
      O(2) => \j_V_reg_147_reg[4]_i_1_n_7\,
      O(1) => \j_V_reg_147_reg[4]_i_1_n_8\,
      O(0) => \j_V_reg_147_reg[4]_i_1_n_9\,
      S(3 downto 0) => j_V_reg_147_reg(7 downto 4)
    );
\j_V_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[4]_i_1_n_8\,
      Q => j_V_reg_147_reg(5),
      R => clear
    );
\j_V_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[4]_i_1_n_7\,
      Q => j_V_reg_147_reg(6),
      R => clear
    );
\j_V_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[4]_i_1_n_6\,
      Q => j_V_reg_147_reg(7),
      R => clear
    );
\j_V_reg_147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[8]_i_1_n_9\,
      Q => j_V_reg_147_reg(8),
      R => clear
    );
\j_V_reg_147_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_147_reg[4]_i_1_n_2\,
      CO(3) => \NLW_j_V_reg_147_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_V_reg_147_reg[8]_i_1_n_3\,
      CO(1) => \j_V_reg_147_reg[8]_i_1_n_4\,
      CO(0) => \j_V_reg_147_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_147_reg[8]_i_1_n_6\,
      O(2) => \j_V_reg_147_reg[8]_i_1_n_7\,
      O(1) => \j_V_reg_147_reg[8]_i_1_n_8\,
      O(0) => \j_V_reg_147_reg[8]_i_1_n_9\,
      S(3 downto 0) => j_V_reg_147_reg(11 downto 8)
    );
\j_V_reg_147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      D => \j_V_reg_147_reg[8]_i_1_n_8\,
      Q => j_V_reg_147_reg(9),
      R => clear
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.\design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => D(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => \^int_height_reg[9]\(0),
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => \^i_v_1_reg_2580\,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[2]\ => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \ap_CS_fsm_reg[2]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \ap_CS_fsm_reg[2]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_3,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_enable_reg_pp0_iter2_reg => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_281 => axi_last_V_reg_281,
      \axi_last_V_reg_281_reg[0]\(0) => icmp_ln181_fu_217_p2,
      \axi_last_V_reg_281_reg[0]_0\(0) => axi_last_V_fu_222_p2,
      clear => clear,
      \icmp_ln181_reg_277_pp0_iter1_reg_reg[0]\ => \icmp_ln181_reg_277_reg_n_2_[0]\,
      \icmp_ln181_reg_277_reg[0]\ => \^b_v_data_1_sel_wr01_out\,
      \icmp_ln181_reg_277_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      imgUnzip_empty_n => imgUnzip_empty_n,
      internal_empty_n_reg => internal_empty_n_reg,
      \j_V_reg_147_reg[11]\ => \j_V_reg_147_reg[11]_1\,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      sof_3_reg_158 => sof_3_reg_158,
      \sof_3_reg_158_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      \sof_3_reg_158_reg[0]_0\ => \icmp_ln181_reg_277_pp0_iter1_reg_reg_n_2_[0]\,
      sof_fu_84 => sof_fu_84
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_281 => axi_last_V_reg_281,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_regslice_both__parameterized0_6\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \icmp_ln181_reg_277_pp0_iter1_reg_reg_n_2_[0]\,
      \B_V_data_1_payload_A_reg[0]_1\ => ap_enable_reg_pp0_iter2_reg_n_2,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      sof_3_reg_158 => sof_3_reg_158
    );
\sof_3_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => sof_3_reg_158,
      R => '0'
    );
\sof_fu_84[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \j_V_reg_147_reg[11]_1\,
      I2 => sof_fu_84,
      I3 => \^q\(0),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \sof_fu_84[0]_i_1_n_2\
    );
\sof_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_84[0]_i_1_n_2\,
      Q => sof_fu_84,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S is
  port (
    bayerPhase_c9_full_n : out STD_LOGIC;
    bayerPhase_c9_empty_n : out STD_LOGIC;
    bayerPhase_c9_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c9_write : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    DebayerRandBatG_U0_bayerPhase_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S is
  signal \^bayerphase_c9_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair276";
begin
  bayerPhase_c9_empty_n <= \^bayerphase_c9_empty_n\;
  bayerPhase_c9_full_n <= \^bayerphase_c9_full_n\;
U_design_1_v_demosaic_0_2_fifo_w16_d2_S_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg_10
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      bayerPhase_c9_dout(15 downto 0) => bayerPhase_c9_dout(15 downto 0),
      \x_phase_reg_1900_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \x_phase_reg_1900_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^bayerphase_c9_empty_n\,
      I3 => DebayerRandBatG_U0_bayerPhase_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__2_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_2\,
      Q => \^bayerphase_c9_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^bayerphase_c9_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_2\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^bayerphase_c9_empty_n\,
      I1 => Q(0),
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => \^bayerphase_c9_full_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      O => \internal_full_n_i_2__9_n_2\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => DebayerRandBatG_U0_ap_start,
      I1 => Q(0),
      I2 => \^bayerphase_c9_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I4 => \^bayerphase_c9_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_2\,
      Q => \^bayerphase_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => \^bayerphase_c9_empty_n\,
      I1 => Q(0),
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => \^bayerphase_c9_full_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__2_n_2\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => Q(0),
      I4 => \^bayerphase_c9_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__2_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_7 is
  port (
    bayerPhase_c_full_n : out STD_LOGIC;
    bayerPhase_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c9_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_7 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_7;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_7 is
  signal \^bayerphase_c_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair277";
begin
  bayerPhase_c_empty_n <= \^bayerphase_c_empty_n\;
  bayerPhase_c_full_n <= \^bayerphase_c_full_n\;
U_design_1_v_demosaic_0_2_fifo_w16_d2_S_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_shiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^bayerphase_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^bayerphase_c_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__0_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_2\,
      Q => \^bayerphase_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^bayerphase_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_2\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^bayerphase_c_empty_n\,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I2 => \^bayerphase_c_full_n\,
      I3 => Q(0),
      I4 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__6_n_2\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I1 => \^bayerphase_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => Q(0),
      I4 => \^bayerphase_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_2\,
      Q => \^bayerphase_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^bayerphase_c_empty_n\,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I2 => \^bayerphase_c_full_n\,
      I3 => Q(0),
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__0_n_2\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      I3 => \^bayerphase_c_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__0_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x is
  port (
    Block_split1_proc_U0_ap_continue : out STD_LOGIC;
    Debayer_U0_ap_start : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Debayer_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    bayer_phase_c_empty_n : in STD_LOGIC;
    Block_split1_proc_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x is
  signal \^block_split1_proc_u0_ap_continue\ : STD_LOGIC;
  signal \^debayer_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_2\ : STD_LOGIC;
  signal internal_full_n_i_2_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair310";
begin
  Block_split1_proc_U0_ap_continue <= \^block_split1_proc_u0_ap_continue\;
  Debayer_U0_ap_start <= \^debayer_u0_ap_start\;
U_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_5
     port map (
      Block_split1_proc_U0_ap_continue => \^block_split1_proc_u0_ap_continue\,
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      bayer_phase_c_empty_n => bayer_phase_c_empty_n,
      if_din(15 downto 0) => if_din(15 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F0F0F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => Debayer_U0_ap_ready,
      I4 => shiftReg_ce,
      I5 => \^debayer_u0_ap_start\,
      O => \internal_empty_n_i_1__5_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_2\,
      Q => \^debayer_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_split1_proc_u0_ap_continue\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_i_2_n_2,
      O => \internal_full_n_i_1__5_n_2\
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^debayer_u0_ap_start\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_0\(0),
      O => internal_full_n_i_2_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_2\,
      Q => \^block_split1_proc_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^debayer_u0_ap_start\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__5_n_2\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => Q(0),
      I4 => \^debayer_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__5_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_0 is
  port (
    bayer_phase_c1_empty_n : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_demosaic_entry48_U0_full_n : in STD_LOGIC;
    bayer_phase_c_full_n : in STD_LOGIC;
    v_demosaic_entry48_U0_ap_start : in STD_LOGIC;
    start_for_Block_split1_proc_U0_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_0 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_0;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_0 is
  signal \^bayer_phase_c1_empty_n\ : STD_LOGIC;
  signal bayer_phase_c1_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair311";
begin
  bayer_phase_c1_empty_n <= \^bayer_phase_c1_empty_n\;
  shiftReg_ce <= \^shiftreg_ce\;
U_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg_4
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      ap_start => ap_start,
      bayer_phase_c1_full_n => bayer_phase_c1_full_n,
      start_for_v_demosaic_entry48_U0_full_n => start_for_v_demosaic_entry48_U0_full_n,
      start_once_reg => start_once_reg
    );
ap_sync_reg_v_demosaic_entry5_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^shiftreg_ce\,
      I2 => ap_rst_n,
      I3 => ap_start,
      I4 => ap_sync_ready,
      O => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce_0,
      I4 => \^shiftreg_ce\,
      I5 => \^bayer_phase_c1_empty_n\,
      O => \internal_empty_n_i_1__10_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_2\,
      Q => \^bayer_phase_c1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => bayer_phase_c1_full_n,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \^shiftreg_ce\,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__10_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_2\,
      Q => bayer_phase_c1_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => \^shiftreg_ce\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__3_n_2\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \^shiftreg_ce\,
      I2 => shiftReg_ce_0,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__3_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F054F0"
    )
        port map (
      I0 => bayer_phase_c1_full_n,
      I1 => start_for_v_demosaic_entry48_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => \SRL_SIG_reg[1][0]\,
      O => internal_full_n_reg_0
    );
\start_once_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7000"
    )
        port map (
      I0 => \^bayer_phase_c1_empty_n\,
      I1 => bayer_phase_c_full_n,
      I2 => v_demosaic_entry48_U0_ap_start,
      I3 => start_for_Block_split1_proc_U0_full_n,
      I4 => start_once_reg_reg,
      O => internal_empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_1 is
  port (
    bayer_phase_c_full_n : out STD_LOGIC;
    bayer_phase_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_split1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_1 : entity is "design_1_v_demosaic_0_2_fifo_w16_d2_S_x";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_1 is
  signal \^bayer_phase_c_empty_n\ : STD_LOGIC;
  signal \^bayer_phase_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  bayer_phase_c_empty_n <= \^bayer_phase_c_empty_n\;
  bayer_phase_c_full_n <= \^bayer_phase_c_full_n\;
U_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_shiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[0][0]_2\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][15]_2\(15 downto 0) => \SRL_SIG_reg[0][15]_1\(15 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      ap_clk => ap_clk,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => \SRL_SIG_reg[0][15]_0\,
      I4 => shiftReg_ce,
      I5 => \^bayer_phase_c_empty_n\,
      O => \internal_empty_n_i_1__12_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_2\,
      Q => \^bayer_phase_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^bayer_phase_c_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => shiftReg_ce,
      I5 => \SRL_SIG_reg[0][15]_0\,
      O => \internal_full_n_i_1__12_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_2\,
      Q => \^bayer_phase_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBF40"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Block_split1_proc_U0_ap_start,
      I2 => \^bayer_phase_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__4_n_2\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E77788881888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => \^bayer_phase_c_empty_n\,
      I3 => Block_split1_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__4_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S is
  port (
    imgG_full_n : out STD_LOGIC;
    imgG_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    cmp37_i_i_reg_2135 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    DebayerRatBorBatR_U0_srcImg_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : in STD_LOGIC;
    select_ln458_fu_3383_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S is
  signal \^imgg_empty_n\ : STD_LOGIC;
  signal \^imgg_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair278";
begin
  imgG_empty_n <= \^imgg_empty_n\;
  imgG_full_n <= \^imgg_full_n\;
U_design_1_v_demosaic_0_2_fifo_w24_d2_S_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg_9
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][18]_0\ => \SRL_SIG_reg[0][18]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][21]_0\ => \SRL_SIG_reg[0][21]\,
      \SRL_SIG_reg[0][22]_0\ => \SRL_SIG_reg[0][22]\,
      \SRL_SIG_reg[0][23]_0\ => \SRL_SIG_reg[0][23]\,
      \SRL_SIG_reg[1][15]_0\(7 downto 0) => \SRL_SIG_reg[1][15]\(7 downto 0),
      \SRL_SIG_reg[1][23]_0\(7 downto 0) => \SRL_SIG_reg[1][23]\(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      cmp37_i_i_reg_2135 => cmp37_i_i_reg_2135,
      d0(23 downto 0) => d0(23 downto 0),
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]\ => \mOutPtr_reg_n_2_[0]\,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\ => \mOutPtr_reg_n_2_[1]\,
      q1(23 downto 0) => q1(23 downto 0),
      select_ln458_fu_3383_p3(7 downto 0) => select_ln458_fu_3383_p3(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^imgg_empty_n\,
      I3 => DebayerRatBorBatR_U0_srcImg_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^imgg_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^imgg_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^imgg_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^imgg_empty_n\,
      I1 => DebayerRatBorBatR_U0_srcImg_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => DebayerRatBorBatR_U0_srcImg_read,
      I3 => \^imgg_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_8 is
  port (
    imgRB_full_n : out STD_LOGIC;
    imgRB_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    cmp37_i_i_reg_1934 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    DebayerRandBatG_U0_srcImg_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_8 : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_8;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_8 is
  signal \^imgrb_empty_n\ : STD_LOGIC;
  signal \^imgrb_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair279";
begin
  imgRB_empty_n <= \^imgrb_empty_n\;
  imgRB_full_n <= \^imgrb_full_n\;
U_design_1_v_demosaic_0_2_fifo_w24_d2_S_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][15]_0\(7 downto 0) => \SRL_SIG_reg[1][15]\(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      cmp37_i_i_reg_1934 => cmp37_i_i_reg_1934,
      d0(23 downto 0) => d0(23 downto 0),
      \pixWindow_val_val_V_2_2_2_fu_162_reg[7]\ => \mOutPtr_reg_n_2_[0]\,
      \pixWindow_val_val_V_2_2_2_fu_162_reg[7]_0\ => \mOutPtr_reg_n_2_[1]\,
      q1(23 downto 0) => q1(23 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^imgrb_empty_n\,
      I3 => DebayerRandBatG_U0_srcImg_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__1_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_2\,
      Q => \^imgrb_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^imgrb_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_2\,
      Q => \^imgrb_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^imgrb_empty_n\,
      I1 => DebayerRandBatG_U0_srcImg_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__1_n_2\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => DebayerRandBatG_U0_srcImg_read,
      I3 => \^imgrb_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    imgRgb_full_n : out STD_LOGIC;
    imgRgb_empty_n : out STD_LOGIC;
    imgRgb_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ZipperRemoval_U0_img_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_x";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x is
  signal \^imgrgb_empty_n\ : STD_LOGIC;
  signal \^imgrgb_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  imgRgb_empty_n <= \^imgrgb_empty_n\;
  imgRgb_full_n <= \^imgrgb_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg_3
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_clk => ap_clk,
      \g_0_V_fu_90_reg[0]\ => \mOutPtr_reg_n_2_[1]\,
      imgRgb_dout(23 downto 0) => imgRgb_dout(23 downto 0),
      \r_0_V_fu_98_reg[7]\ => \^moutptr_reg[0]_0\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => ZipperRemoval_U0_img_read,
      I4 => shiftReg_ce,
      I5 => \^imgrgb_empty_n\,
      O => \internal_empty_n_i_1__7_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_2\,
      Q => \^imgrgb_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgrgb_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => ZipperRemoval_U0_img_read,
      O => \internal_full_n_i_1__7_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_2\,
      Q => \^imgrgb_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => ZipperRemoval_U0_img_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__7_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_2 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    imgUnzip_full_n : out STD_LOGIC;
    imgUnzip_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_2 : entity is "design_1_v_demosaic_0_2_fifo_w24_d2_S_x";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_2;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_2 is
  signal \^imgunzip_empty_n\ : STD_LOGIC;
  signal \^imgunzip_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  imgUnzip_empty_n <= \^imgunzip_empty_n\;
  imgUnzip_full_n <= \^imgunzip_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[0]\ => \mOutPtr_reg_n_2_[1]\,
      \B_V_data_1_payload_B_reg[23]\ => \^moutptr_reg[0]_0\,
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => B_V_data_1_sel_wr01_out,
      I4 => shiftReg_ce,
      I5 => \^imgunzip_empty_n\,
      O => \internal_empty_n_i_1__14_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_2\,
      Q => \^imgunzip_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgunzip_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => B_V_data_1_sel_wr01_out,
      O => \internal_full_n_i_1__14_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_2\,
      Q => \^imgunzip_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__8_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S is
  port (
    imgBayer_full_n : out STD_LOGIC;
    imgBayer_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    cmp47_i_reg_3688 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S : entity is "design_1_v_demosaic_0_2_fifo_w8_d2_S";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S is
  signal \^imgbayer_empty_n\ : STD_LOGIC;
  signal \^imgbayer_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  imgBayer_empty_n <= \^imgbayer_empty_n\;
  imgBayer_full_n <= \^imgbayer_full_n\;
U_design_1_v_demosaic_0_2_fifo_w8_d2_S_ram: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\ => \mOutPtr_reg_n_2_[1]\,
      \bayerWindow_val_V_4_4_fu_236_reg[7]_0\ => \mOutPtr_reg_n_2_[0]\,
      cmp47_i_reg_3688 => cmp47_i_reg_3688,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => ap_rst_n,
      I3 => internal_empty_n_reg_0,
      I4 => shiftReg_ce,
      I5 => \^imgbayer_empty_n\,
      O => \internal_empty_n_i_1__6_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_2\,
      Q => \^imgbayer_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^imgbayer_full_n\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_empty_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__6_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_2\,
      Q => \^imgbayer_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^imgbayer_empty_n\,
      I1 => p_6_in,
      I2 => cmp47_i_reg_3688,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__6_n_2\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => cmp47_i_reg_3688,
      I3 => p_6_in,
      I4 => \^imgbayer_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__6_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    lshr_ln2_reg_41680 : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1 : entity is "design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1 is
begin
design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_27
     port map (
      B(11 downto 0) => B(11 downto 0),
      P(22 downto 0) => P(22 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      lshr_ln2_reg_41680 => lshr_ln2_reg_41680,
      p_reg_reg_0(9 downto 0) => p_reg_reg(9 downto 0),
      p_reg_reg_1(21 downto 0) => p_reg_reg_0(21 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_20 is
  port (
    lshr_ln2_reg_41680 : out STD_LOGIC;
    grp_fu_3421_ce : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \add_ln455_fu_3239_p2__0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    icmp_ln390_reg_3764_pp0_iter11_reg : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln455_reg_4228_reg[22]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_20 : entity is "design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_20;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_20 is
begin
design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_DSP48_3
     port map (
      B(11 downto 0) => B(11 downto 0),
      CO(0) => CO(0),
      D(10 downto 0) => D(10 downto 0),
      P(9 downto 0) => P(9 downto 0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      \add_ln455_fu_3239_p2__0\(12 downto 0) => \add_ln455_fu_3239_p2__0\(12 downto 0),
      \add_ln455_reg_4228_reg[22]\(22 downto 0) => \add_ln455_reg_4228_reg[22]\(22 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_fu_3421_ce,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      icmp_ln390_reg_3764_pp0_iter11_reg => icmp_ln390_reg_3764_pp0_iter11_reg,
      lshr_ln2_reg_41680 => lshr_ln2_reg_41680,
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(21 downto 0) => p_reg_reg_0(21 downto 0),
      p_reg_reg_2 => p_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1 is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1 : entity is "design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1 is
begin
design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_26
     port map (
      A(11 downto 0) => A(11 downto 0),
      P(9 downto 0) => P(9 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      p_reg_reg_0(21 downto 0) => p_reg_reg(21 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_21 is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 21 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_fu_3421_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_21 : entity is "design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_21;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_21 is
begin
design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_DSP48_2
     port map (
      A(11 downto 0) => A(11 downto 0),
      P(9 downto 0) => P(9 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      p_reg_reg_0(21 downto 0) => p_reg_reg(21 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1 is
begin
design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_25
     port map (
      P(9 downto 0) => P(9 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \out\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_22 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_22;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_22 is
begin
design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_DSP48_1
     port map (
      P(9 downto 0) => P(9 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \out\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1 is
  port (
    p_reg_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1 is
begin
design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_24
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_reg_reg_0(9 downto 0) => p_reg_reg(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_fu_3421_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    lshr_ln445_3_reg_4129 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_23 : entity is "design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_23;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_23 is
begin
design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_DSP48_0
     port map (
      P(9 downto 0) => P(9 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      lshr_ln445_3_reg_4129(8 downto 0) => lshr_ln445_3_reg_4129(8 downto 0),
      \out\(17 downto 0) => \out\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp47_i_reg_3688_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_V_7_reg_3833_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_8_reg_3843_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_9_reg_3848_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_4_reg_3813_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    start_once_reg : out STD_LOGIC;
    \y_reg_459_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    \z_reg_3699_reg[14]_0\ : out STD_LOGIC;
    \z_3_reg_470_reg[13]_0\ : out STD_LOGIC;
    \z_reg_3699_reg[12]_0\ : out STD_LOGIC;
    \y_reg_459_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_reg_459_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg_459_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg_459_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_9_reg_3848_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_7_reg_3833_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_12_reg_3927_reg[1]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_9_reg_3912_reg[1]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_8_reg_3843_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_6_reg_3885_reg[1]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_15_reg_3942_reg[1]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \icmp_ln390_reg_3764_pp0_iter17_reg_reg[0]_0\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0_0\ : out STD_LOGIC;
    \select_ln301_reg_4239_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    select_ln458_fu_3383_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_1_reg_562_pp0_iter17_reg_reg[7]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[6]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[5]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[4]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[3]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[2]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[1]_0\ : out STD_LOGIC;
    \g_1_reg_562_pp0_iter17_reg_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    bayerPhase_c_full_n : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    \icmp_ln269_reg_3704_reg[0]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln279_reg_3715_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp47_i_reg_3688_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopHeight_fu_666_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_srcImg_read : in STD_LOGIC;
    \sub_ln1364_13_reg_3987_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_11_reg_3972_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_9_reg_3957_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_15_reg_4002_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bayerWindow_val_V_4_4_fu_236_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG : entity is "design_1_v_demosaic_0_2_DebayerG";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^debayer_u0_ap_ready\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal K_V_10_fu_1448_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_10_reg_3853 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_10_reg_38530 : STD_LOGIC;
  signal K_V_11_fu_1476_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_11_reg_3858 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_12_fu_1180_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_12_reg_3793 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_12_reg_3793[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_12_reg_3793[9]_i_4_n_2\ : STD_LOGIC;
  signal K_V_2_fu_1212_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_2_reg_3803 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_3_fu_1240_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_3_reg_3808 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_3_reg_3808[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_3_reg_3808[9]_i_3_n_2\ : STD_LOGIC;
  signal K_V_4_fu_1268_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_4_reg_3813 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_4_reg_3813[3]_i_5_n_2\ : STD_LOGIC;
  signal \^k_v_4_reg_3813_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^k_v_4_reg_3813_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal K_V_5_fu_1300_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_5_reg_3823 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_5_reg_3823[3]_i_10_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_11_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_12_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_10_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_11_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_12_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_13_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_14_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_15_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_16_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_17_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_5_reg_3823_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal K_V_6_fu_1328_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_6_reg_3828 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_6_reg_3828[3]_i_5_n_2\ : STD_LOGIC;
  signal K_V_7_fu_1356_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_7_reg_3833 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_V_7_reg_3833[3]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[3]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_4_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_5_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_6_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_7_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_8_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[7]_i_9_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[9]_i_2_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833[9]_i_3_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \K_V_7_reg_3833_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \^k_v_7_reg_3833_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^k_v_7_reg_3833_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \K_V_7_reg_3833_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal K_V_8_fu_1388_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_8_reg_3843 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^k_v_8_reg_3843_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^k_v_8_reg_3843_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal K_V_9_fu_1416_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_9_reg_3848 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^k_v_9_reg_3848_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^k_v_9_reg_3848_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal K_V_fu_1152_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_V_reg_3788 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln1346_1_fu_2982_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln1346_3_fu_3008_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln1346_5_fu_3024_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln1346_7_fu_3040_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln427_1_fu_2196_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln427_1_reg_4027 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln427_1_reg_40270 : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_1_reg_4027_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln427_2_fu_2616_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal add_ln427_3_fu_2622_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln427_fu_2190_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln427_reg_4021 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln427_reg_4021[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln427_reg_4021_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln428_1_fu_2332_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln428_1_reg_4039 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln428_1_reg_4039[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_1_reg_4039_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln428_2_fu_2680_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal add_ln428_3_fu_2686_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln428_fu_2326_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln428_reg_4033 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln428_reg_4033[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln428_reg_4033_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln429_1_fu_2468_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln429_1_reg_4051 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln429_1_reg_4051[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln429_1_reg_4051_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln429_2_fu_2744_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal add_ln429_3_fu_2750_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln429_fu_2462_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln429_reg_4045 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln429_reg_4045[11]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_32_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[11]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_15_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln429_reg_4045_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln430_1_fu_2604_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln430_1_reg_4063 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln430_1_reg_4063[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_1_reg_4063_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln430_2_fu_2808_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal add_ln430_3_fu_2814_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln430_fu_2598_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln430_reg_4057 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln430_reg_4057[11]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_19_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_20_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_22_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_23_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_24_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_25_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_26_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_27_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_28_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_29_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_30_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_31_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[11]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln430_reg_4057_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln434_fu_1958_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln434_reg_4007 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln434_reg_40070 : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007[9]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln434_reg_4007_reg[9]_i_9_n_5\ : STD_LOGIC;
  signal add_ln435_fu_2024_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln435_reg_4014 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln435_reg_4014[3]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_17_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014[9]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_9_n_4\ : STD_LOGIC;
  signal \add_ln435_reg_4014_reg[9]_i_9_n_5\ : STD_LOGIC;
  signal add_ln446_1_fu_3120_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln446_1_reg_4124 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln446_1_reg_41240 : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124[9]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln446_1_reg_4124_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln455_fu_3239_p2 : STD_LOGIC_VECTOR ( 23 downto 13 );
  signal \add_ln455_fu_3239_p2__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln455_reg_4228 : STD_LOGIC_VECTOR ( 23 downto 13 );
  signal add_ln455_reg_42280 : STD_LOGIC;
  signal add_ln69_12_fu_1684_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln69_12_reg_3927 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln69_12_reg_3927[1]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927[1]_i_9_n_2\ : STD_LOGIC;
  signal add_ln69_12_reg_3927_pp0_iter10_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_11_n_4\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln69_12_reg_3927_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal add_ln69_15_fu_1716_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln69_15_reg_3942 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln69_15_reg_3942[1]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942[1]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7_n_2\ : STD_LOGIC;
  signal add_ln69_15_reg_3942_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln69_15_reg_3942_reg[1]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_11_n_4\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln69_15_reg_3942_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal add_ln69_6_fu_1614_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln69_6_reg_3885 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln69_6_reg_3885[1]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885[1]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7_n_2\ : STD_LOGIC;
  signal add_ln69_6_reg_3885_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln69_6_reg_3885_reg[1]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_11_n_4\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln69_6_reg_3885_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal add_ln69_9_fu_1652_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln69_9_reg_3912 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln69_9_reg_3912[1]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_13_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_15_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912[1]_i_9_n_2\ : STD_LOGIC;
  signal add_ln69_9_reg_3912_pp0_iter10_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln69_9_reg_3912_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter18_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter18_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal bayerWindow_val_V_0_0_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_0_0_fu_1560 : STD_LOGIC;
  signal bayerWindow_val_V_0_1_fu_160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_0_2_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_0_3_fu_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_0_4_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_1_0_fu_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_1_1_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_1_2_fu_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_1_3_fu_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_2_0_fu_188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_2_1_fu_192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_2_2_fu_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_2_3_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_2_4_fu_244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_3_0_fu_204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_3_0_fu_204[0]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[1]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[2]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[3]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[4]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[5]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[6]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_0_fu_204[7]_i_1_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_3_1_fu_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_3_2_fu_212 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_3_2_fu_212[0]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[1]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[2]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[3]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[4]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[5]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[6]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_3_2_fu_212[7]_i_1_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_3_3_fu_216 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_4_0_fu_220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_4_1_fu_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bayerWindow_val_V_4_1_fu_224[0]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[1]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[2]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[4]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[5]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[6]_i_1_n_2\ : STD_LOGIC;
  signal \bayerWindow_val_V_4_1_fu_224[7]_i_1_n_2\ : STD_LOGIC;
  signal bayerWindow_val_V_4_2_fu_228 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_4_3_fu_232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bayerWindow_val_V_4_4_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cmp101_i_fu_736_p2 : STD_LOGIC;
  signal cmp101_i_reg_3692 : STD_LOGIC;
  signal \cmp101_i_reg_3692[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp101_i_reg_3692[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp101_i_reg_3692[0]_i_4_n_2\ : STD_LOGIC;
  signal \^cmp47_i_reg_3688_reg[0]_0\ : STD_LOGIC;
  signal cmp610_i_fu_726_p2 : STD_LOGIC;
  signal cmp610_i_reg_3682 : STD_LOGIC;
  signal \cmp610_i_reg_3682[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682[0]_i_5_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682[0]_i_6_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682[0]_i_7_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp610_i_reg_3682_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp610_i_reg_3682_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp610_i_reg_3682_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal cmp88_i_reg_37400 : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_10_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_11_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_12_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_1_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_5_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_6_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_7_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_8_n_2\ : STD_LOGIC;
  signal \cmp88_i_reg_3740[0]_i_9_n_2\ : STD_LOGIC;
  signal cmp88_i_reg_3740_pp0_iter1_reg : STD_LOGIC;
  signal \cmp88_i_reg_3740_reg_n_2_[0]\ : STD_LOGIC;
  signal \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal g_1_reg_562 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_1_reg_562_pp0_iter15_reg_reg[0]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[1]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[2]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[3]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[4]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[5]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[6]_srl13_n_2\ : STD_LOGIC;
  signal \g_1_reg_562_pp0_iter15_reg_reg[7]_srl13_n_2\ : STD_LOGIC;
  signal g_1_reg_562_pp0_iter16_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_1_reg_562_pp0_iter17_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_fu_3314_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_fu_3421_ce : STD_LOGIC;
  signal icmp_ln269_fu_748_p2 : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln269_reg_3704_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln279_fu_771_p2 : STD_LOGIC;
  signal icmp_ln279_reg_3715 : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715[0]_i_9_n_2\ : STD_LOGIC;
  signal icmp_ln279_reg_3715_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln279_reg_3715_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln390_fu_791_p2 : STD_LOGIC;
  signal icmp_ln390_reg_3764 : STD_LOGIC;
  signal \icmp_ln390_reg_3764[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter11_reg : STD_LOGIC;
  signal \icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter15_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter16_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter17_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln390_reg_3764_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln390_reg_3764_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln390_reg_3764_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal linebuf_yuv_val_V_0_addr_reg_3719 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal linebuf_yuv_val_V_0_ce1 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_10 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_11 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_12 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_121 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_122 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_123 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_124 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_125 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_126 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_55 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_56 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_57 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_58 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_59 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_60 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_61 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_U_n_62 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_ce0 : STD_LOGIC;
  signal linebuf_yuv_val_V_1_we0 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_10 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_11 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_12 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_val_V_2_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_val_V_3_U_n_13 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_U_n_94 : STD_LOGIC;
  signal linebuf_yuv_val_V_3_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln1497_1_reg_4074 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln1497_1_reg_40740 : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[2]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_2_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[6]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_25_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_26_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_2_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074[9]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal lshr_ln1497_2_reg_4079 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \lshr_ln1497_2_reg_4079[2]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[2]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[6]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_25_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_26_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_27_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_28_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_29_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_30_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_31_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_32_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_33_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079[9]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_5\ : STD_LOGIC;
  signal lshr_ln1497_3_reg_4084 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \lshr_ln1497_3_reg_4084[2]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[2]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_2_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[6]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_25_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_26_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_2_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_3_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084[9]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal lshr_ln1_reg_4109 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal lshr_ln2_reg_41680 : STD_LOGIC;
  signal lshr_ln445_1_reg_4114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln445_2_reg_4119 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln445_3_reg_4129 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal lshr_ln_reg_4069 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \lshr_ln_reg_4069[2]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[2]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_7_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[6]_i_9_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_10_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_14_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_15_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_18_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_19_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_20_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_21_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_22_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_23_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_24_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_25_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_26_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_27_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_28_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_29_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_2_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_30_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_31_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_32_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_4_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_5_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069[9]_i_6_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_16_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_16_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_16_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_16_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_13_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_13_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_13_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_17_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_17_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_17_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_17_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_7_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_7_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_7_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_8_n_2\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_9_n_3\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_9_n_4\ : STD_LOGIC;
  signal \lshr_ln_reg_4069_reg[9]_i_9_n_5\ : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_15 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_16 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_17 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_18 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_19 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_2 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_20 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_21 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_22 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_23 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_24 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_3 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_4 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_5 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_6 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_7 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_8 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U30_n_9 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_10 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_11 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_12 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_13 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_14 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_15 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_16 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_17 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_18 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_19 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_2 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_20 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_21 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_22 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_23 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_3 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_4 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_5 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_6 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_7 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_8 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U28_n_9 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_10 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_11 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_12 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_13 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_14 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_15 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_16 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_17 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_18 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_19 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_2 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_20 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_21 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_22 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_23 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_3 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_4 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_5 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_6 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_7 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_8 : STD_LOGIC;
  signal mul_mul_12s_10ns_22_4_1_U29_n_9 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_10 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_11 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_2 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_3 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_4 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_5 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_6 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_7 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_8 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U25_n_9 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_10 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_11 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_2 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_3 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_4 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_5 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_6 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_7 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_8 : STD_LOGIC;
  signal mul_mul_18s_8ns_18_4_1_U26_n_9 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_10 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_11 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_2 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_3 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_4 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_5 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_6 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_7 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_8 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U24_n_9 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_10 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_11 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_2 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_3 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_4 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_5 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_6 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_7 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_8 : STD_LOGIC;
  signal mul_mul_18s_9ns_18_4_1_U27_n_9 : STD_LOGIC;
  signal or_ln537_fu_796_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal out_x_fu_765_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal out_y_fu_711_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal out_y_reg_3672 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \out_y_reg_3672[16]_i_11_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_12_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_13_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_14_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_16_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_17_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_18_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_19_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_20_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_21_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_22_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_4_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_6_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_7_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_8_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672[16]_i_9_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_10_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_15_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_15_n_3\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_15_n_4\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_15_n_5\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_5_n_2\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_5_n_4\ : STD_LOGIC;
  signal \out_y_reg_3672_reg[16]_i_5_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q0_reg_0_i_10_n_2 : STD_LOGIC;
  signal q0_reg_0_i_11_n_2 : STD_LOGIC;
  signal q0_reg_0_i_12_n_2 : STD_LOGIC;
  signal q0_reg_0_i_13_n_2 : STD_LOGIC;
  signal q0_reg_0_i_2_n_3 : STD_LOGIC;
  signal q0_reg_0_i_2_n_5 : STD_LOGIC;
  signal q0_reg_0_i_2_n_8 : STD_LOGIC;
  signal q0_reg_0_i_2_n_9 : STD_LOGIC;
  signal q0_reg_0_i_3_n_2 : STD_LOGIC;
  signal q0_reg_0_i_3_n_3 : STD_LOGIC;
  signal q0_reg_0_i_3_n_4 : STD_LOGIC;
  signal q0_reg_0_i_3_n_5 : STD_LOGIC;
  signal q0_reg_0_i_3_n_6 : STD_LOGIC;
  signal q0_reg_0_i_3_n_7 : STD_LOGIC;
  signal q0_reg_0_i_3_n_8 : STD_LOGIC;
  signal q0_reg_0_i_3_n_9 : STD_LOGIC;
  signal q0_reg_0_i_4_n_2 : STD_LOGIC;
  signal q0_reg_0_i_4_n_3 : STD_LOGIC;
  signal q0_reg_0_i_4_n_4 : STD_LOGIC;
  signal q0_reg_0_i_4_n_5 : STD_LOGIC;
  signal q0_reg_0_i_4_n_6 : STD_LOGIC;
  signal q0_reg_0_i_4_n_7 : STD_LOGIC;
  signal q0_reg_0_i_4_n_8 : STD_LOGIC;
  signal q0_reg_0_i_4_n_9 : STD_LOGIC;
  signal q0_reg_0_i_5_n_2 : STD_LOGIC;
  signal q0_reg_0_i_6_n_2 : STD_LOGIC;
  signal q0_reg_0_i_7_n_2 : STD_LOGIC;
  signal q0_reg_0_i_8_n_2 : STD_LOGIC;
  signal q0_reg_0_i_9_n_2 : STD_LOGIC;
  signal ret_64_fu_2097_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_65_fu_2128_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_66_fu_2159_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_67_fu_2202_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_68_fu_2233_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_69_fu_2264_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_70_fu_2295_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_71_fu_2338_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_72_fu_2369_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_73_fu_2400_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_74_fu_2431_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_75_fu_2474_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_76_fu_2505_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_77_fu_2536_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_78_fu_2567_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ret_79_fu_1898_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_80_fu_1928_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_81_fu_1964_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_82_fu_1994_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_fu_2066_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln1364_1_fu_2042_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal select_ln1364_2_fu_2051_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal select_ln1364_3_fu_2060_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal select_ln1364_fu_2033_p3 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal select_ln301_fu_3375_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln301_reg_4239[3]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[3]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[3]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[3]_i_6_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_10_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_11_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_12_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_21_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_22_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_23_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_24_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_25_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_26_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_27_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_28_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_29_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_30_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_31_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239[7]_i_9_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_19_n_4\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \select_ln301_reg_4239_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal sext_ln1346_4_fu_3004_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sext_ln1346_fu_2978_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sext_ln1347_10_fu_2532_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln1347_10_fu_2532_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln1347_1_fu_2124_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln1347_1_fu_2124_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln1347_4_fu_2260_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln1347_4_fu_2260_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln1347_7_fu_2396_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln1347_7_fu_2396_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln1364_11_fu_1834_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sext_ln1364_11_fu_1834_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln1364_13_fu_1878_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sext_ln1364_13_fu_1878_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln1364_9_fu_1790_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sext_ln1364_9_fu_1790_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln1364_fu_1746_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sext_ln1364_fu_1746_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln427_fu_2186_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln427_fu_2186_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln428_fu_2322_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln428_fu_2322_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln429_fu_2458_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln429_fu_2458_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln430_fu_2594_p1 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sext_ln430_fu_2594_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln434_fu_1954_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sext_ln435_fu_2020_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sext_ln455_2_fu_3310_p1 : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal sext_ln69_10_fu_1638_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_11_fu_1648_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_12_reg_3917 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_13_reg_3922 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_14_fu_1670_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_15_fu_1680_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_16_reg_3932 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_17_reg_3937 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_18_fu_1702_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_19_fu_1712_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_1_reg_3869 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_2_reg_3874 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_3_reg_3879 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_4_fu_1600_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_5_fu_1610_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_6_reg_3890 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_7_reg_3895 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_8_reg_3901 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_9_reg_3907 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln69_reg_3863 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_2 : STD_LOGIC;
  signal sub_ln1364_11_reg_3972 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln1364_11_reg_3972[0]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[0]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[0]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[10]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[10]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[9]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln1364_13_reg_3987 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln1364_13_reg_3987[0]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[0]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[0]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[10]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[10]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[9]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln1364_15_reg_4002 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln1364_15_reg_4002[0]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[0]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[0]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[10]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[10]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[9]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln1364_9_reg_3957 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln1364_9_reg_3957[0]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[0]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[0]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[10]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[10]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[9]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln427_fu_2634_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_ln428_fu_2698_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_ln429_fu_2762_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_ln430_fu_2826_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal sub_ln455_1_fu_3279_p2 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_24_reg_3962 : STD_LOGIC;
  signal tmp_25_reg_3977 : STD_LOGIC;
  signal tmp_26_reg_3992 : STD_LOGIC;
  signal tmp_49_fu_2866_p3 : STD_LOGIC;
  signal tmp_52_fu_2919_p3 : STD_LOGIC;
  signal tmp_56_reg_3771 : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_23_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_24_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_25_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_26_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_28_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_30_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_31_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_33_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_34_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15_n_2\ : STD_LOGIC;
  signal tmp_56_reg_3771_pp0_iter17_reg : STD_LOGIC;
  signal tmp_56_reg_3771_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_56_reg_3771_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal tmp_reg_3947 : STD_LOGIC;
  signal trunc_ln1364_1_reg_3952 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1364_1_reg_3952[2]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_1_reg_3952_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal trunc_ln1364_3_reg_3967 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1364_3_reg_3967[2]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_3_reg_3967_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal trunc_ln1364_5_reg_3982 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1364_5_reg_3982[2]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_5_reg_3982_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal trunc_ln1364_7_reg_3997 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1364_7_reg_3997[2]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \trunc_ln1364_7_reg_3997_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal trunc_ln244_1_reg_3652 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln277_fu_761_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln455_1_reg_4234 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \trunc_ln455_1_reg_4234[10]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[10]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[10]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_16_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_17_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_18_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_19_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[6]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln455_1_reg_4234_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal x_phase_reg_3647 : STD_LOGIC;
  signal xor_i_fu_721_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_3677 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_fu_696_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal y_4_reg_3663 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y_4_reg_3663_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_4_reg_3663_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal y_reg_459 : STD_LOGIC;
  signal \^y_reg_459_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^y_reg_459_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_reg_459_reg_n_2_[16]\ : STD_LOGIC;
  signal z_3_reg_4700 : STD_LOGIC;
  signal \z_3_reg_470[16]_i_10_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_1_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_5_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_6_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_7_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_8_n_2\ : STD_LOGIC;
  signal \z_3_reg_470[16]_i_9_n_2\ : STD_LOGIC;
  signal \^z_3_reg_470_reg[13]_0\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_4_n_2\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_4_n_3\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_4_n_4\ : STD_LOGIC;
  signal \z_3_reg_470_reg[16]_i_4_n_5\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[0]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[10]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[11]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[12]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[13]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[14]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[15]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[16]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[1]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[2]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[3]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[4]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[5]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[6]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[7]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[8]\ : STD_LOGIC;
  signal \z_3_reg_470_reg_n_2_[9]\ : STD_LOGIC;
  signal \z_reg_3699[0]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_3699[0]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_3699[0]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_3699[0]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_3699[12]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_3699[12]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_3699[12]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_3699[12]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_3699[16]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_3699[4]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_3699[4]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_3699[4]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_3699[4]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_3699[8]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_3699[8]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_3699[8]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_3699[8]_i_5_n_2\ : STD_LOGIC;
  signal z_reg_3699_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \z_reg_3699_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_3699_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_3699_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \^z_reg_3699_reg[14]_0\ : STD_LOGIC;
  signal \z_reg_3699_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_3699_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_3699_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[10]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[11]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[9]\ : STD_LOGIC;
  signal zext_ln269_reg_3708_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln445_1_fu_3096_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln445_2_fu_3110_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln445_fu_3082_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln69_10_fu_1226_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_14_fu_1282_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_15_reg_3818 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_17_fu_1314_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_19_fu_1342_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \zext_ln69_1_reg_3775_reg_n_2_[0]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[1]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[2]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[3]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[4]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[5]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[6]\ : STD_LOGIC;
  signal \zext_ln69_1_reg_3775_reg_n_2_[7]\ : STD_LOGIC;
  signal zext_ln69_21_fu_1370_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_22_reg_3838_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_24_fu_1402_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_26_fu_1430_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_29_fu_1462_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_3_reg_3780_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_5_fu_1166_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln69_8_reg_3798_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_fu_1126_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_K_V_5_reg_3823_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_5_reg_3823_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_K_V_7_reg_3833_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_K_V_7_reg_3833_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln427_1_reg_4027_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln427_1_reg_4027_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln427_1_reg_4027_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln427_1_reg_4027_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln427_1_reg_4027_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln427_reg_4021_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln427_reg_4021_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln427_reg_4021_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln427_reg_4021_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln427_reg_4021_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_1_reg_4039_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_1_reg_4039_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln428_1_reg_4039_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_1_reg_4039_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln428_1_reg_4039_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_reg_4033_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_reg_4033_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln428_reg_4033_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln428_reg_4033_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln428_reg_4033_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_1_reg_4051_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_1_reg_4051_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln429_1_reg_4051_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_1_reg_4051_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln429_1_reg_4051_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_reg_4045_reg[11]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln429_reg_4045_reg[11]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_reg_4045_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln429_reg_4045_reg[11]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln429_reg_4045_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_1_reg_4063_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_1_reg_4063_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln430_1_reg_4063_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_1_reg_4063_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln430_1_reg_4063_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_reg_4057_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_reg_4057_reg[11]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln430_reg_4057_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln430_reg_4057_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln430_reg_4057_reg[11]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln434_reg_4007_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln435_reg_4014_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln446_1_reg_4124_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln446_1_reg_4124_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp610_i_reg_3682_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp610_i_reg_3682_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp610_i_reg_3682_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln269_reg_3704_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln269_reg_3704_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln269_reg_3704_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln279_reg_3715_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln279_reg_3715_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln279_reg_3715_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln279_reg_3715_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_reg_3764_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln390_reg_3764_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_reg_3764_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln_reg_4069_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln_reg_4069_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln_reg_4069_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_lshr_ln_reg_4069_reg[2]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln_reg_4069_reg[9]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_y_reg_3672_reg[16]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_y_reg_3672_reg[16]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_y_reg_3672_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_y_reg_3672_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_y_reg_3672_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_y_reg_3672_reg[16]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln301_reg_4239_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln1364_11_reg_3972_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sub_ln1364_13_reg_3987_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sub_ln1364_15_reg_4002_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sub_ln1364_9_reg_3957_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_56_reg_3771_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln455_1_reg_4234_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln455_1_reg_4234_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln455_1_reg_4234_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln455_1_reg_4234_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_4_reg_3663_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z_3_reg_470_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z_3_reg_470_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_3_reg_470_reg[16]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_reg_3699_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_reg_3699_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[3]_i_10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[3]_i_11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[3]_i_12\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_10\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_13\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_14\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_15\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_16\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \K_V_5_reg_3823[7]_i_17\ : label is "soft_lutpair134";
  attribute HLUTNM : string;
  attribute HLUTNM of \K_V_7_reg_3833[3]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \K_V_7_reg_3833[3]_i_8\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln427_1_reg_4027[7]_i_11\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln427_1_reg_4027[7]_i_12\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_1_reg_4027_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln427_reg_4021[7]_i_11\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln427_reg_4021[7]_i_12\ : label is "soft_lutpair117";
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln427_reg_4021_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln428_1_reg_4039[7]_i_11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln428_1_reg_4039[7]_i_12\ : label is "soft_lutpair114";
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_1_reg_4039_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln428_reg_4033[7]_i_11\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln428_reg_4033[7]_i_12\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln428_reg_4033_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln429_1_reg_4051[7]_i_11\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln429_1_reg_4051[7]_i_12\ : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_1_reg_4051_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln429_reg_4045[7]_i_11\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln429_reg_4045[7]_i_12\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[11]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[11]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln429_reg_4045_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln430_1_reg_4063[7]_i_11\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln430_1_reg_4063[7]_i_12\ : label is "soft_lutpair120";
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_1_reg_4063_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln430_reg_4057[7]_i_11\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln430_reg_4057[7]_i_12\ : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[11]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[11]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[3]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln430_reg_4057_reg[3]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln434_reg_4007[7]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln434_reg_4007[7]_i_12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln435_reg_4014[7]_i_11\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln435_reg_4014[7]_i_12\ : label is "soft_lutpair115";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln446_1_reg_4124[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln446_1_reg_4124[7]_i_9\ : label is "lutpair4";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg ";
  attribute srl_name of \add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6 ";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair128";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_0_fu_204[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_1_fu_208[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_3_2_fu_212[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_0_fu_220[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_1_fu_224[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bayerWindow_val_V_4_2_fu_228[7]_i_1\ : label is "soft_lutpair149";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[0]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[0]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[0]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[1]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[1]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[1]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[2]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[2]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[2]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[3]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[3]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[3]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[4]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[4]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[4]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[5]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[5]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[5]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[6]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[6]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[6]_srl13 ";
  attribute srl_bus_name of \g_1_reg_562_pp0_iter15_reg_reg[7]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg ";
  attribute srl_name of \g_1_reg_562_pp0_iter15_reg_reg[7]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/g_1_reg_562_pp0_iter15_reg_reg[7]_srl13 ";
  attribute SOFT_HLUTNM of \icmp_ln269_reg_3704[0]_i_10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \icmp_ln269_reg_3704[0]_i_23\ : label is "soft_lutpair121";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln279_reg_3715_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln279_reg_3715_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln279_reg_3715_reg[0]_i_4\ : label is 11;
  attribute srl_bus_name of \icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerG_U0/icmp_ln390_reg_3764_pp0_iter10_reg_reg ";
  attribute srl_name of \icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerG_U0/icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/icmp_ln390_reg_3764_pp0_iter14_reg_reg ";
  attribute srl_name of \icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3 ";
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[2]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[2]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[6]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[6]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[9]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_1_reg_4074_reg[9]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[2]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[2]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[6]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[6]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[9]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[9]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_2_reg_4079_reg[9]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[2]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[2]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[6]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[6]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[9]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln1497_3_reg_4084_reg[9]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[2]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[2]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[6]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[6]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[9]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \lshr_ln_reg_4069_reg[9]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_3672_reg[16]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_3672_reg[16]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_3672_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_3672_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_3672_reg[16]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln301_reg_4239_reg[7]_i_16\ : label is 35;
  attribute SOFT_HLUTNM of start_once_reg_i_2 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[8]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sub_ln1364_11_reg_3972[9]_i_1\ : label is "soft_lutpair104";
  attribute ADDER_THRESHOLD of \sub_ln1364_11_reg_3972_reg[0]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sub_ln1364_13_reg_3987[9]_i_1\ : label is "soft_lutpair103";
  attribute ADDER_THRESHOLD of \sub_ln1364_13_reg_3987_reg[0]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sub_ln1364_15_reg_4002[9]_i_1\ : label is "soft_lutpair106";
  attribute ADDER_THRESHOLD of \sub_ln1364_15_reg_4002_reg[0]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sub_ln1364_9_reg_3957[9]_i_1\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD of \sub_ln1364_9_reg_3957_reg[0]_i_1\ : label is 35;
  attribute srl_bus_name of \tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/tmp_56_reg_3771_pp0_iter16_reg_reg ";
  attribute srl_name of \tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15 ";
  attribute ADDER_THRESHOLD of \tmp_56_reg_3771_reg[0]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_56_reg_3771_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_56_reg_3771_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_56_reg_3771_reg[0]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_56_reg_3771_reg[0]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[2]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[2]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[2]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln455_1_reg_4234_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_3663_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_3663_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_3663_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_reg_3663_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \z_reg_3699_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_3699_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_3699_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_3699_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_3699_reg[8]_i_1\ : label is 11;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  Debayer_U0_ap_ready <= \^debayer_u0_ap_ready\;
  E(0) <= \^e\(0);
  \K_V_4_reg_3813_reg[8]_0\(6 downto 0) <= \^k_v_4_reg_3813_reg[8]_0\(6 downto 0);
  \K_V_4_reg_3813_reg[8]_1\(0) <= \^k_v_4_reg_3813_reg[8]_1\(0);
  \K_V_7_reg_3833_reg[8]_0\(6 downto 0) <= \^k_v_7_reg_3833_reg[8]_0\(6 downto 0);
  \K_V_7_reg_3833_reg[8]_1\(0) <= \^k_v_7_reg_3833_reg[8]_1\(0);
  \K_V_8_reg_3843_reg[8]_0\(6 downto 0) <= \^k_v_8_reg_3843_reg[8]_0\(6 downto 0);
  \K_V_8_reg_3843_reg[8]_1\(0) <= \^k_v_8_reg_3843_reg[8]_1\(0);
  \K_V_9_reg_3848_reg[8]_0\(6 downto 0) <= \^k_v_9_reg_3848_reg[8]_0\(6 downto 0);
  \K_V_9_reg_3848_reg[8]_1\(0) <= \^k_v_9_reg_3848_reg[8]_1\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cmp47_i_reg_3688_reg[0]_0\ <= \^cmp47_i_reg_3688_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
  \y_reg_459_reg[15]_0\(15 downto 0) <= \^y_reg_459_reg[15]_0\(15 downto 0);
  \y_reg_459_reg[16]_0\(0) <= \^y_reg_459_reg[16]_0\(0);
  \z_3_reg_470_reg[13]_0\ <= \^z_3_reg_470_reg[13]_0\;
  \z_reg_3699_reg[14]_0\ <= \^z_reg_3699_reg[14]_0\;
DIV1_TABLE_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV1_TABLE
     port map (
      D(7 downto 0) => zext_ln445_2_fu_3110_p1(7 downto 0),
      E(0) => add_ln446_1_reg_41240,
      Q(9 downto 0) => lshr_ln1497_2_reg_4079(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      icmp_ln390_reg_3764_pp0_iter6_reg => icmp_ln390_reg_3764_pp0_iter6_reg,
      lshr_ln445_3_reg_4129(8 downto 0) => lshr_ln445_3_reg_4129(8 downto 0),
      q1_reg(7 downto 0) => zext_ln445_1_fu_3096_p1(7 downto 0),
      q1_reg_0(9 downto 0) => lshr_ln1497_1_reg_4074(9 downto 0),
      q3_reg(8 downto 0) => zext_ln445_fu_3082_p1(8 downto 0),
      q3_reg_0(9 downto 0) => lshr_ln_reg_4069(9 downto 0),
      q3_reg_1(9 downto 0) => lshr_ln1497_3_reg_4084(9 downto 0),
      q3_reg_2 => linebuf_yuv_val_V_3_U_n_26
    );
DIV2_TABLE_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE
     port map (
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      \out\(17 downto 0) => \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\(17 downto 0),
      p_0_out1(10) => q0_reg_0_i_2_n_3,
      p_0_out1(9) => q0_reg_0_i_2_n_8,
      p_0_out1(8) => q0_reg_0_i_2_n_9,
      p_0_out1(7) => q0_reg_0_i_3_n_6,
      p_0_out1(6) => q0_reg_0_i_3_n_7,
      p_0_out1(5) => q0_reg_0_i_3_n_8,
      p_0_out1(4) => q0_reg_0_i_3_n_9,
      p_0_out1(3) => q0_reg_0_i_4_n_6,
      p_0_out1(2) => q0_reg_0_i_4_n_7,
      p_0_out1(1) => q0_reg_0_i_4_n_8,
      p_0_out1(0) => q0_reg_0_i_4_n_9,
      q0_reg_0 => linebuf_yuv_val_V_3_U_n_26
    );
\K_V_10_reg_3853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(0),
      Q => K_V_10_reg_3853(0),
      R => '0'
    );
\K_V_10_reg_3853_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(1),
      Q => K_V_10_reg_3853(1),
      R => '0'
    );
\K_V_10_reg_3853_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(2),
      Q => K_V_10_reg_3853(2),
      R => '0'
    );
\K_V_10_reg_3853_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(3),
      Q => K_V_10_reg_3853(3),
      R => '0'
    );
\K_V_10_reg_3853_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(4),
      Q => K_V_10_reg_3853(4),
      R => '0'
    );
\K_V_10_reg_3853_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(5),
      Q => K_V_10_reg_3853(5),
      R => '0'
    );
\K_V_10_reg_3853_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(6),
      Q => K_V_10_reg_3853(6),
      R => '0'
    );
\K_V_10_reg_3853_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(7),
      Q => K_V_10_reg_3853(7),
      R => '0'
    );
\K_V_10_reg_3853_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(8),
      Q => K_V_10_reg_3853(8),
      R => '0'
    );
\K_V_10_reg_3853_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_10_fu_1448_p2(9),
      Q => K_V_10_reg_3853(9),
      R => '0'
    );
\K_V_11_reg_3858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(0),
      Q => K_V_11_reg_3858(0),
      R => '0'
    );
\K_V_11_reg_3858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(1),
      Q => K_V_11_reg_3858(1),
      R => '0'
    );
\K_V_11_reg_3858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(2),
      Q => K_V_11_reg_3858(2),
      R => '0'
    );
\K_V_11_reg_3858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(3),
      Q => K_V_11_reg_3858(3),
      R => '0'
    );
\K_V_11_reg_3858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(4),
      Q => K_V_11_reg_3858(4),
      R => '0'
    );
\K_V_11_reg_3858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(5),
      Q => K_V_11_reg_3858(5),
      R => '0'
    );
\K_V_11_reg_3858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(6),
      Q => K_V_11_reg_3858(6),
      R => '0'
    );
\K_V_11_reg_3858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(7),
      Q => K_V_11_reg_3858(7),
      R => '0'
    );
\K_V_11_reg_3858_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(8),
      Q => K_V_11_reg_3858(8),
      R => '0'
    );
\K_V_11_reg_3858_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_11_fu_1476_p2(9),
      Q => K_V_11_reg_3858(9),
      R => '0'
    );
\K_V_12_reg_3793[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => bayerWindow_val_V_0_2_fu_164(1),
      I1 => bayerWindow_val_V_0_0_fu_156(1),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_12_reg_3793[3]_i_4_n_2\
    );
\K_V_12_reg_3793[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => bayerWindow_val_V_0_0_fu_156(0),
      I1 => bayerWindow_val_V_0_2_fu_164(0),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_12_reg_3793[3]_i_9_n_2\
    );
\K_V_12_reg_3793[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln390_reg_3764_pp0_iter1_reg,
      I2 => linebuf_yuv_val_V_3_U_n_26,
      O => K_V_10_reg_38530
    );
\K_V_12_reg_3793[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I1 => bayerWindow_val_V_0_1_fu_160(6),
      I2 => bayerWindow_val_V_0_0_fu_156(7),
      I3 => bayerWindow_val_V_0_2_fu_164(7),
      I4 => bayerWindow_val_V_0_1_fu_160(7),
      O => \K_V_12_reg_3793[9]_i_4_n_2\
    );
\K_V_12_reg_3793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(0),
      Q => K_V_12_reg_3793(0),
      R => '0'
    );
\K_V_12_reg_3793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(1),
      Q => K_V_12_reg_3793(1),
      R => '0'
    );
\K_V_12_reg_3793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(2),
      Q => K_V_12_reg_3793(2),
      R => '0'
    );
\K_V_12_reg_3793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(3),
      Q => K_V_12_reg_3793(3),
      R => '0'
    );
\K_V_12_reg_3793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(4),
      Q => K_V_12_reg_3793(4),
      R => '0'
    );
\K_V_12_reg_3793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(5),
      Q => K_V_12_reg_3793(5),
      R => '0'
    );
\K_V_12_reg_3793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(6),
      Q => K_V_12_reg_3793(6),
      R => '0'
    );
\K_V_12_reg_3793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(7),
      Q => K_V_12_reg_3793(7),
      R => '0'
    );
\K_V_12_reg_3793_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(8),
      Q => K_V_12_reg_3793(8),
      R => '0'
    );
\K_V_12_reg_3793_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_12_fu_1180_p2(9),
      Q => K_V_12_reg_3793(9),
      R => '0'
    );
\K_V_2_reg_3803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(0),
      Q => K_V_2_reg_3803(0),
      R => '0'
    );
\K_V_2_reg_3803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(1),
      Q => K_V_2_reg_3803(1),
      R => '0'
    );
\K_V_2_reg_3803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(2),
      Q => K_V_2_reg_3803(2),
      R => '0'
    );
\K_V_2_reg_3803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(3),
      Q => K_V_2_reg_3803(3),
      R => '0'
    );
\K_V_2_reg_3803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(4),
      Q => K_V_2_reg_3803(4),
      R => '0'
    );
\K_V_2_reg_3803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(5),
      Q => K_V_2_reg_3803(5),
      R => '0'
    );
\K_V_2_reg_3803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(6),
      Q => K_V_2_reg_3803(6),
      R => '0'
    );
\K_V_2_reg_3803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(7),
      Q => K_V_2_reg_3803(7),
      R => '0'
    );
\K_V_2_reg_3803_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(8),
      Q => K_V_2_reg_3803(8),
      R => '0'
    );
\K_V_2_reg_3803_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_2_fu_1212_p2(9),
      Q => K_V_2_reg_3803(9),
      R => '0'
    );
\K_V_3_reg_3808[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => bayerWindow_val_V_2_2_fu_196(1),
      I1 => bayerWindow_val_V_2_0_fu_188(1),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_3_reg_3808[3]_i_4_n_2\
    );
\K_V_3_reg_3808[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => bayerWindow_val_V_2_0_fu_188(0),
      I1 => bayerWindow_val_V_2_2_fu_196(0),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_3_reg_3808[3]_i_9_n_2\
    );
\K_V_3_reg_3808[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I1 => bayerWindow_val_V_2_1_fu_192(6),
      I2 => bayerWindow_val_V_2_2_fu_196(7),
      I3 => bayerWindow_val_V_2_0_fu_188(7),
      I4 => bayerWindow_val_V_2_1_fu_192(7),
      O => \K_V_3_reg_3808[9]_i_3_n_2\
    );
\K_V_3_reg_3808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(0),
      Q => K_V_3_reg_3808(0),
      R => '0'
    );
\K_V_3_reg_3808_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(1),
      Q => K_V_3_reg_3808(1),
      R => '0'
    );
\K_V_3_reg_3808_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(2),
      Q => K_V_3_reg_3808(2),
      R => '0'
    );
\K_V_3_reg_3808_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(3),
      Q => K_V_3_reg_3808(3),
      R => '0'
    );
\K_V_3_reg_3808_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(4),
      Q => K_V_3_reg_3808(4),
      R => '0'
    );
\K_V_3_reg_3808_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(5),
      Q => K_V_3_reg_3808(5),
      R => '0'
    );
\K_V_3_reg_3808_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(6),
      Q => K_V_3_reg_3808(6),
      R => '0'
    );
\K_V_3_reg_3808_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(7),
      Q => K_V_3_reg_3808(7),
      R => '0'
    );
\K_V_3_reg_3808_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(8),
      Q => K_V_3_reg_3808(8),
      R => '0'
    );
\K_V_3_reg_3808_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_3_fu_1240_p2(9),
      Q => K_V_3_reg_3808(9),
      R => '0'
    );
\K_V_4_reg_3813[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(0),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(0),
      O => \K_V_4_reg_3813[3]_i_5_n_2\
    );
\K_V_4_reg_3813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(0),
      Q => K_V_4_reg_3813(0),
      R => '0'
    );
\K_V_4_reg_3813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(1),
      Q => K_V_4_reg_3813(1),
      R => '0'
    );
\K_V_4_reg_3813_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(2),
      Q => K_V_4_reg_3813(2),
      R => '0'
    );
\K_V_4_reg_3813_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(3),
      Q => K_V_4_reg_3813(3),
      R => '0'
    );
\K_V_4_reg_3813_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(4),
      Q => K_V_4_reg_3813(4),
      R => '0'
    );
\K_V_4_reg_3813_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(5),
      Q => K_V_4_reg_3813(5),
      R => '0'
    );
\K_V_4_reg_3813_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(6),
      Q => K_V_4_reg_3813(6),
      R => '0'
    );
\K_V_4_reg_3813_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(7),
      Q => K_V_4_reg_3813(7),
      R => '0'
    );
\K_V_4_reg_3813_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(8),
      Q => K_V_4_reg_3813(8),
      R => '0'
    );
\K_V_4_reg_3813_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_4_fu_1268_p2(9),
      Q => K_V_4_reg_3813(9),
      R => '0'
    );
\K_V_5_reg_3823[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(3),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(3),
      O => \K_V_5_reg_3823[3]_i_10_n_2\
    );
\K_V_5_reg_3823[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(2),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(2),
      O => \K_V_5_reg_3823[3]_i_11_n_2\
    );
\K_V_5_reg_3823[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(2),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(2),
      O => \K_V_5_reg_3823[3]_i_12_n_2\
    );
\K_V_5_reg_3823[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => bayerWindow_val_V_4_0_fu_220(2),
      I1 => bayerWindow_val_V_4_2_fu_228(2),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(2),
      I4 => bayerWindow_val_V_4_1_fu_224(1),
      O => \K_V_5_reg_3823[3]_i_2_n_2\
    );
\K_V_5_reg_3823[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => bayerWindow_val_V_4_0_fu_220(1),
      I1 => bayerWindow_val_V_4_2_fu_228(1),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(1),
      O => \K_V_5_reg_3823[3]_i_3_n_2\
    );
\K_V_5_reg_3823[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => bayerWindow_val_V_4_0_fu_220(1),
      I1 => bayerWindow_val_V_4_2_fu_228(1),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_5_reg_3823[3]_i_4_n_2\
    );
\K_V_5_reg_3823[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(0),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_5_reg_3823[3]_i_5_n_2\
    );
\K_V_5_reg_3823[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \K_V_5_reg_3823[3]_i_2_n_2\,
      I1 => \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\,
      I2 => \K_V_5_reg_3823[3]_i_10_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(2),
      I4 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(2),
      O => \K_V_5_reg_3823[3]_i_6_n_2\
    );
\K_V_5_reg_3823[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_5_reg_3823[3]_i_3_n_2\,
      I1 => \K_V_5_reg_3823[3]_i_11_n_2\,
      I2 => \K_V_5_reg_3823[3]_i_12_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(1),
      I4 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(1),
      O => \K_V_5_reg_3823[3]_i_7_n_2\
    );
\K_V_5_reg_3823[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(1),
      I1 => bayerWindow_val_V_4_0_fu_220(1),
      I2 => bayerWindow_val_V_4_1_fu_224(0),
      I3 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I4 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_5_reg_3823[3]_i_8_n_2\
    );
\K_V_5_reg_3823[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(0),
      I1 => bayerWindow_val_V_4_0_fu_220(0),
      I2 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      O => \K_V_5_reg_3823[3]_i_9_n_2\
    );
\K_V_5_reg_3823[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(7),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(7),
      O => \K_V_5_reg_3823[7]_i_10_n_2\
    );
\K_V_5_reg_3823[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(7),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(7),
      O => \K_V_5_reg_3823[7]_i_11_n_2\
    );
\K_V_5_reg_3823[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(6),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(6),
      O => \K_V_5_reg_3823[7]_i_12_n_2\
    );
\K_V_5_reg_3823[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(6),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(6),
      O => \K_V_5_reg_3823[7]_i_13_n_2\
    );
\K_V_5_reg_3823[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(5),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(5),
      O => \K_V_5_reg_3823[7]_i_14_n_2\
    );
\K_V_5_reg_3823[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(5),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(5),
      O => \K_V_5_reg_3823[7]_i_15_n_2\
    );
\K_V_5_reg_3823[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(4),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_0_fu_220(4),
      O => \K_V_5_reg_3823[7]_i_16_n_2\
    );
\K_V_5_reg_3823[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(4),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(4),
      O => \K_V_5_reg_3823[7]_i_17_n_2\
    );
\K_V_5_reg_3823[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => bayerWindow_val_V_4_0_fu_220(6),
      I1 => bayerWindow_val_V_4_2_fu_228(6),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(6),
      I4 => bayerWindow_val_V_4_1_fu_224(5),
      O => \K_V_5_reg_3823[7]_i_2_n_2\
    );
\K_V_5_reg_3823[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => bayerWindow_val_V_4_0_fu_220(5),
      I1 => bayerWindow_val_V_4_2_fu_228(5),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(5),
      I4 => bayerWindow_val_V_4_1_fu_224(4),
      O => \K_V_5_reg_3823[7]_i_3_n_2\
    );
\K_V_5_reg_3823[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0445AEEF"
    )
        port map (
      I0 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I1 => bayerWindow_val_V_4_1_fu_224(3),
      I2 => bayerWindow_val_V_4_0_fu_220(4),
      I3 => bayerWindow_val_V_4_2_fu_228(4),
      I4 => bayerWindow_val_V_4_4_fu_236(4),
      O => \K_V_5_reg_3823[7]_i_4_n_2\
    );
\K_V_5_reg_3823[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F701F1"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(3),
      I1 => bayerWindow_val_V_4_0_fu_220(3),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(3),
      I4 => bayerWindow_val_V_4_1_fu_224(2),
      O => \K_V_5_reg_3823[7]_i_5_n_2\
    );
\K_V_5_reg_3823[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_5_reg_3823[7]_i_2_n_2\,
      I1 => \K_V_5_reg_3823[7]_i_10_n_2\,
      I2 => \K_V_5_reg_3823[7]_i_11_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(6),
      I4 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(6),
      O => \K_V_5_reg_3823[7]_i_6_n_2\
    );
\K_V_5_reg_3823[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_5_reg_3823[7]_i_3_n_2\,
      I1 => \K_V_5_reg_3823[7]_i_12_n_2\,
      I2 => \K_V_5_reg_3823[7]_i_13_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(5),
      I4 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(5),
      O => \K_V_5_reg_3823[7]_i_7_n_2\
    );
\K_V_5_reg_3823[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_5_reg_3823[7]_i_4_n_2\,
      I1 => \K_V_5_reg_3823[7]_i_14_n_2\,
      I2 => \K_V_5_reg_3823[7]_i_15_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(4),
      I4 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(4),
      O => \K_V_5_reg_3823[7]_i_8_n_2\
    );
\K_V_5_reg_3823[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_V_5_reg_3823[7]_i_5_n_2\,
      I1 => \K_V_5_reg_3823[7]_i_16_n_2\,
      I2 => \K_V_5_reg_3823[7]_i_17_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(3),
      I4 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I5 => bayerWindow_val_V_4_1_fu_224(3),
      O => \K_V_5_reg_3823[7]_i_9_n_2\
    );
\K_V_5_reg_3823[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353F3035"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(7),
      I1 => bayerWindow_val_V_4_4_fu_236(7),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_0_fu_220(7),
      I4 => bayerWindow_val_V_4_1_fu_224(6),
      O => \K_V_5_reg_3823[9]_i_2_n_2\
    );
\K_V_5_reg_3823[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I1 => bayerWindow_val_V_4_1_fu_224(6),
      I2 => bayerWindow_val_V_4_0_fu_220(7),
      I3 => bayerWindow_val_V_4_2_fu_228(7),
      I4 => bayerWindow_val_V_4_1_fu_224(7),
      O => \K_V_5_reg_3823[9]_i_3_n_2\
    );
\K_V_5_reg_3823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(0),
      Q => K_V_5_reg_3823(0),
      R => '0'
    );
\K_V_5_reg_3823_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(1),
      Q => K_V_5_reg_3823(1),
      R => '0'
    );
\K_V_5_reg_3823_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(2),
      Q => K_V_5_reg_3823(2),
      R => '0'
    );
\K_V_5_reg_3823_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(3),
      Q => K_V_5_reg_3823(3),
      R => '0'
    );
\K_V_5_reg_3823_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_5_reg_3823_reg[3]_i_1_n_2\,
      CO(2) => \K_V_5_reg_3823_reg[3]_i_1_n_3\,
      CO(1) => \K_V_5_reg_3823_reg[3]_i_1_n_4\,
      CO(0) => \K_V_5_reg_3823_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_5_reg_3823[3]_i_2_n_2\,
      DI(2) => \K_V_5_reg_3823[3]_i_3_n_2\,
      DI(1) => \K_V_5_reg_3823[3]_i_4_n_2\,
      DI(0) => \K_V_5_reg_3823[3]_i_5_n_2\,
      O(3 downto 0) => K_V_5_fu_1300_p2(3 downto 0),
      S(3) => \K_V_5_reg_3823[3]_i_6_n_2\,
      S(2) => \K_V_5_reg_3823[3]_i_7_n_2\,
      S(1) => \K_V_5_reg_3823[3]_i_8_n_2\,
      S(0) => \K_V_5_reg_3823[3]_i_9_n_2\
    );
\K_V_5_reg_3823_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(4),
      Q => K_V_5_reg_3823(4),
      R => '0'
    );
\K_V_5_reg_3823_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(5),
      Q => K_V_5_reg_3823(5),
      R => '0'
    );
\K_V_5_reg_3823_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(6),
      Q => K_V_5_reg_3823(6),
      R => '0'
    );
\K_V_5_reg_3823_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(7),
      Q => K_V_5_reg_3823(7),
      R => '0'
    );
\K_V_5_reg_3823_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_5_reg_3823_reg[3]_i_1_n_2\,
      CO(3) => \K_V_5_reg_3823_reg[7]_i_1_n_2\,
      CO(2) => \K_V_5_reg_3823_reg[7]_i_1_n_3\,
      CO(1) => \K_V_5_reg_3823_reg[7]_i_1_n_4\,
      CO(0) => \K_V_5_reg_3823_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_5_reg_3823[7]_i_2_n_2\,
      DI(2) => \K_V_5_reg_3823[7]_i_3_n_2\,
      DI(1) => \K_V_5_reg_3823[7]_i_4_n_2\,
      DI(0) => \K_V_5_reg_3823[7]_i_5_n_2\,
      O(3 downto 0) => K_V_5_fu_1300_p2(7 downto 4),
      S(3) => \K_V_5_reg_3823[7]_i_6_n_2\,
      S(2) => \K_V_5_reg_3823[7]_i_7_n_2\,
      S(1) => \K_V_5_reg_3823[7]_i_8_n_2\,
      S(0) => \K_V_5_reg_3823[7]_i_9_n_2\
    );
\K_V_5_reg_3823_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(8),
      Q => K_V_5_reg_3823(8),
      R => '0'
    );
\K_V_5_reg_3823_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_5_fu_1300_p2(9),
      Q => K_V_5_reg_3823(9),
      R => '0'
    );
\K_V_5_reg_3823_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_5_reg_3823_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_5_reg_3823_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_5_reg_3823_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_5_reg_3823[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_5_reg_3823_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => K_V_5_fu_1300_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_5_reg_3823[9]_i_3_n_2\
    );
\K_V_6_reg_3828[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(0),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_6_reg_3828[3]_i_5_n_2\
    );
\K_V_6_reg_3828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(0),
      Q => K_V_6_reg_3828(0),
      R => '0'
    );
\K_V_6_reg_3828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(1),
      Q => K_V_6_reg_3828(1),
      R => '0'
    );
\K_V_6_reg_3828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(2),
      Q => K_V_6_reg_3828(2),
      R => '0'
    );
\K_V_6_reg_3828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(3),
      Q => K_V_6_reg_3828(3),
      R => '0'
    );
\K_V_6_reg_3828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(4),
      Q => K_V_6_reg_3828(4),
      R => '0'
    );
\K_V_6_reg_3828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(5),
      Q => K_V_6_reg_3828(5),
      R => '0'
    );
\K_V_6_reg_3828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(6),
      Q => K_V_6_reg_3828(6),
      R => '0'
    );
\K_V_6_reg_3828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(7),
      Q => K_V_6_reg_3828(7),
      R => '0'
    );
\K_V_6_reg_3828_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(8),
      Q => K_V_6_reg_3828(8),
      R => '0'
    );
\K_V_6_reg_3828_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_6_fu_1328_p2(9),
      Q => K_V_6_reg_3828(9),
      R => '0'
    );
\K_V_7_reg_3833[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(2),
      I3 => bayerWindow_val_V_4_3_fu_232(1),
      O => \K_V_7_reg_3833[3]_i_2_n_2\
    );
\K_V_7_reg_3833[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(1),
      O => \K_V_7_reg_3833[3]_i_3_n_2\
    );
\K_V_7_reg_3833[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(1),
      O => \K_V_7_reg_3833[3]_i_4_n_2\
    );
\K_V_7_reg_3833[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_7_reg_3833[3]_i_5_n_2\
    );
\K_V_7_reg_3833[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[3]_i_2_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(3),
      I2 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(3),
      I4 => bayerWindow_val_V_4_4_fu_236(2),
      I5 => bayerWindow_val_V_4_3_fu_232(2),
      O => \K_V_7_reg_3833[3]_i_6_n_2\
    );
\K_V_7_reg_3833[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[3]_i_3_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(2),
      I2 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(2),
      I4 => bayerWindow_val_V_4_4_fu_236(1),
      I5 => bayerWindow_val_V_4_3_fu_232(1),
      O => \K_V_7_reg_3833[3]_i_7_n_2\
    );
\K_V_7_reg_3833[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1221DEED"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(1),
      I3 => bayerWindow_val_V_4_3_fu_232(0),
      I4 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_7_reg_3833[3]_i_8_n_2\
    );
\K_V_7_reg_3833[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(0),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(0),
      O => \K_V_7_reg_3833[3]_i_9_n_2\
    );
\K_V_7_reg_3833[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(6),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(6),
      I3 => bayerWindow_val_V_4_3_fu_232(5),
      O => \K_V_7_reg_3833[7]_i_2_n_2\
    );
\K_V_7_reg_3833[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(5),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(5),
      I3 => bayerWindow_val_V_4_3_fu_232(4),
      O => \K_V_7_reg_3833[7]_i_3_n_2\
    );
\K_V_7_reg_3833[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(4),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(4),
      I3 => bayerWindow_val_V_4_3_fu_232(3),
      O => \K_V_7_reg_3833[7]_i_4_n_2\
    );
\K_V_7_reg_3833[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5745"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(3),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(3),
      I3 => bayerWindow_val_V_4_3_fu_232(2),
      O => \K_V_7_reg_3833[7]_i_5_n_2\
    );
\K_V_7_reg_3833[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[7]_i_2_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(7),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(7),
      I4 => bayerWindow_val_V_4_4_fu_236(6),
      I5 => bayerWindow_val_V_4_3_fu_232(6),
      O => \K_V_7_reg_3833[7]_i_6_n_2\
    );
\K_V_7_reg_3833[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[7]_i_3_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(6),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(6),
      I4 => bayerWindow_val_V_4_4_fu_236(5),
      I5 => bayerWindow_val_V_4_3_fu_232(5),
      O => \K_V_7_reg_3833[7]_i_7_n_2\
    );
\K_V_7_reg_3833[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[7]_i_4_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(5),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(5),
      I4 => bayerWindow_val_V_4_4_fu_236(4),
      I5 => bayerWindow_val_V_4_3_fu_232(4),
      O => \K_V_7_reg_3833[7]_i_8_n_2\
    );
\K_V_7_reg_3833[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5659A6A95956A9A6"
    )
        port map (
      I0 => \K_V_7_reg_3833[7]_i_5_n_2\,
      I1 => bayerWindow_val_V_4_2_fu_228(4),
      I2 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I3 => bayerWindow_val_V_4_4_fu_236(4),
      I4 => bayerWindow_val_V_4_4_fu_236(3),
      I5 => bayerWindow_val_V_4_3_fu_232(3),
      O => \K_V_7_reg_3833[7]_i_9_n_2\
    );
\K_V_7_reg_3833[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0D"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(7),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(7),
      I3 => bayerWindow_val_V_4_3_fu_232(6),
      O => \K_V_7_reg_3833[9]_i_2_n_2\
    );
\K_V_7_reg_3833[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2FF4B"
    )
        port map (
      I0 => bayerWindow_val_V_4_3_fu_232(6),
      I1 => bayerWindow_val_V_4_2_fu_228(7),
      I2 => bayerWindow_val_V_4_3_fu_232(7),
      I3 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I4 => bayerWindow_val_V_4_4_fu_236(7),
      O => \K_V_7_reg_3833[9]_i_3_n_2\
    );
\K_V_7_reg_3833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(0),
      Q => K_V_7_reg_3833(0),
      R => '0'
    );
\K_V_7_reg_3833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(1),
      Q => K_V_7_reg_3833(1),
      R => '0'
    );
\K_V_7_reg_3833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(2),
      Q => K_V_7_reg_3833(2),
      R => '0'
    );
\K_V_7_reg_3833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(3),
      Q => K_V_7_reg_3833(3),
      R => '0'
    );
\K_V_7_reg_3833_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \K_V_7_reg_3833_reg[3]_i_1_n_2\,
      CO(2) => \K_V_7_reg_3833_reg[3]_i_1_n_3\,
      CO(1) => \K_V_7_reg_3833_reg[3]_i_1_n_4\,
      CO(0) => \K_V_7_reg_3833_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_7_reg_3833[3]_i_2_n_2\,
      DI(2) => \K_V_7_reg_3833[3]_i_3_n_2\,
      DI(1) => \K_V_7_reg_3833[3]_i_4_n_2\,
      DI(0) => \K_V_7_reg_3833[3]_i_5_n_2\,
      O(3 downto 0) => K_V_7_fu_1356_p2(3 downto 0),
      S(3) => \K_V_7_reg_3833[3]_i_6_n_2\,
      S(2) => \K_V_7_reg_3833[3]_i_7_n_2\,
      S(1) => \K_V_7_reg_3833[3]_i_8_n_2\,
      S(0) => \K_V_7_reg_3833[3]_i_9_n_2\
    );
\K_V_7_reg_3833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(4),
      Q => K_V_7_reg_3833(4),
      R => '0'
    );
\K_V_7_reg_3833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(5),
      Q => K_V_7_reg_3833(5),
      R => '0'
    );
\K_V_7_reg_3833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(6),
      Q => K_V_7_reg_3833(6),
      R => '0'
    );
\K_V_7_reg_3833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(7),
      Q => K_V_7_reg_3833(7),
      R => '0'
    );
\K_V_7_reg_3833_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_7_reg_3833_reg[3]_i_1_n_2\,
      CO(3) => \K_V_7_reg_3833_reg[7]_i_1_n_2\,
      CO(2) => \K_V_7_reg_3833_reg[7]_i_1_n_3\,
      CO(1) => \K_V_7_reg_3833_reg[7]_i_1_n_4\,
      CO(0) => \K_V_7_reg_3833_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \K_V_7_reg_3833[7]_i_2_n_2\,
      DI(2) => \K_V_7_reg_3833[7]_i_3_n_2\,
      DI(1) => \K_V_7_reg_3833[7]_i_4_n_2\,
      DI(0) => \K_V_7_reg_3833[7]_i_5_n_2\,
      O(3 downto 0) => K_V_7_fu_1356_p2(7 downto 4),
      S(3) => \K_V_7_reg_3833[7]_i_6_n_2\,
      S(2) => \K_V_7_reg_3833[7]_i_7_n_2\,
      S(1) => \K_V_7_reg_3833[7]_i_8_n_2\,
      S(0) => \K_V_7_reg_3833[7]_i_9_n_2\
    );
\K_V_7_reg_3833_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(8),
      Q => K_V_7_reg_3833(8),
      R => '0'
    );
\K_V_7_reg_3833_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_7_fu_1356_p2(9),
      Q => K_V_7_reg_3833(9),
      R => '0'
    );
\K_V_7_reg_3833_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \K_V_7_reg_3833_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_K_V_7_reg_3833_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \K_V_7_reg_3833_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \K_V_7_reg_3833[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_K_V_7_reg_3833_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => K_V_7_fu_1356_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \K_V_7_reg_3833[9]_i_3_n_2\
    );
\K_V_8_reg_3843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(0),
      Q => K_V_8_reg_3843(0),
      R => '0'
    );
\K_V_8_reg_3843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(1),
      Q => K_V_8_reg_3843(1),
      R => '0'
    );
\K_V_8_reg_3843_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(2),
      Q => K_V_8_reg_3843(2),
      R => '0'
    );
\K_V_8_reg_3843_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(3),
      Q => K_V_8_reg_3843(3),
      R => '0'
    );
\K_V_8_reg_3843_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(4),
      Q => K_V_8_reg_3843(4),
      R => '0'
    );
\K_V_8_reg_3843_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(5),
      Q => K_V_8_reg_3843(5),
      R => '0'
    );
\K_V_8_reg_3843_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(6),
      Q => K_V_8_reg_3843(6),
      R => '0'
    );
\K_V_8_reg_3843_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(7),
      Q => K_V_8_reg_3843(7),
      R => '0'
    );
\K_V_8_reg_3843_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(8),
      Q => K_V_8_reg_3843(8),
      R => '0'
    );
\K_V_8_reg_3843_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_8_fu_1388_p2(9),
      Q => K_V_8_reg_3843(9),
      R => '0'
    );
\K_V_9_reg_3848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(0),
      Q => K_V_9_reg_3848(0),
      R => '0'
    );
\K_V_9_reg_3848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(1),
      Q => K_V_9_reg_3848(1),
      R => '0'
    );
\K_V_9_reg_3848_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(2),
      Q => K_V_9_reg_3848(2),
      R => '0'
    );
\K_V_9_reg_3848_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(3),
      Q => K_V_9_reg_3848(3),
      R => '0'
    );
\K_V_9_reg_3848_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(4),
      Q => K_V_9_reg_3848(4),
      R => '0'
    );
\K_V_9_reg_3848_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(5),
      Q => K_V_9_reg_3848(5),
      R => '0'
    );
\K_V_9_reg_3848_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(6),
      Q => K_V_9_reg_3848(6),
      R => '0'
    );
\K_V_9_reg_3848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(7),
      Q => K_V_9_reg_3848(7),
      R => '0'
    );
\K_V_9_reg_3848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(8),
      Q => K_V_9_reg_3848(8),
      R => '0'
    );
\K_V_9_reg_3848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_9_fu_1416_p2(9),
      Q => K_V_9_reg_3848(9),
      R => '0'
    );
\K_V_reg_3788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(0),
      Q => K_V_reg_3788(0),
      R => '0'
    );
\K_V_reg_3788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(1),
      Q => K_V_reg_3788(1),
      R => '0'
    );
\K_V_reg_3788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(2),
      Q => K_V_reg_3788(2),
      R => '0'
    );
\K_V_reg_3788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(3),
      Q => K_V_reg_3788(3),
      R => '0'
    );
\K_V_reg_3788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(4),
      Q => K_V_reg_3788(4),
      R => '0'
    );
\K_V_reg_3788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(5),
      Q => K_V_reg_3788(5),
      R => '0'
    );
\K_V_reg_3788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(6),
      Q => K_V_reg_3788(6),
      R => '0'
    );
\K_V_reg_3788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(7),
      Q => K_V_reg_3788(7),
      R => '0'
    );
\K_V_reg_3788_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(8),
      Q => K_V_reg_3788(8),
      R => '0'
    );
\K_V_reg_3788_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => K_V_fu_1152_p2(9),
      Q => K_V_reg_3788(9),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(0),
      O => select_ln458_fu_3383_p3(0)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => imgG_full_n,
      I1 => ap_enable_reg_pp0_iter18_reg_n_2,
      I2 => tmp_56_reg_3771_pp0_iter17_reg,
      I3 => linebuf_yuv_val_V_3_U_n_26,
      O => shiftReg_ce
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(0),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[0]_0\
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(1),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[1]_0\
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(2),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[2]_0\
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(3),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[3]_0\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(1),
      O => select_ln458_fu_3383_p3(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(4),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[4]_0\
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(5),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[5]_0\
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(6),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[6]_0\
    );
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter17_reg,
      I1 => imgG_full_n,
      I2 => ap_enable_reg_pp0_iter18_reg_n_2,
      I3 => tmp_56_reg_3771_pp0_iter17_reg,
      I4 => linebuf_yuv_val_V_3_U_n_26,
      O => \icmp_ln390_reg_3764_pp0_iter17_reg_reg[0]_0\
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_1_reg_562_pp0_iter17_reg(7),
      I1 => cmp610_i_reg_3682,
      O => \g_1_reg_562_pp0_iter17_reg_reg[7]_0\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(2),
      O => select_ln458_fu_3383_p3(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(3),
      O => select_ln458_fu_3383_p3(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(4),
      O => select_ln458_fu_3383_p3(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(5),
      O => select_ln458_fu_3383_p3(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(6),
      O => select_ln458_fu_3383_p3(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp610_i_reg_3682,
      I1 => g_1_reg_562_pp0_iter17_reg(7),
      O => select_ln458_fu_3383_p3(7)
    );
\add_ln427_1_reg_4027[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_66_fu_2159_p2(4),
      I1 => ret_66_fu_2159_p2(2),
      I2 => ret_66_fu_2159_p2(1),
      I3 => ret_66_fu_2159_p2(0),
      I4 => ret_66_fu_2159_p2(3),
      I5 => ret_66_fu_2159_p2(5),
      O => \add_ln427_1_reg_4027[11]_i_10_n_2\
    );
\add_ln427_1_reg_4027[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_66_fu_2159_p2(10),
      I1 => ret_66_fu_2159_p2(8),
      I2 => ret_66_fu_2159_p2(6),
      I3 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I4 => ret_66_fu_2159_p2(7),
      I5 => ret_66_fu_2159_p2(9),
      O => sext_ln427_fu_2186_p1(10)
    );
\add_ln427_1_reg_4027[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_65_fu_2128_p2(7),
      I1 => \add_ln427_1_reg_4027[11]_i_15_n_2\,
      I2 => ret_65_fu_2128_p2(6),
      I3 => ret_65_fu_2128_p2(8),
      O => \add_ln427_1_reg_4027[11]_i_13_n_2\
    );
\add_ln427_1_reg_4027[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_65_fu_2128_p2(4),
      I1 => ret_65_fu_2128_p2(2),
      I2 => ret_65_fu_2128_p2(1),
      I3 => ret_65_fu_2128_p2(0),
      I4 => ret_65_fu_2128_p2(3),
      I5 => ret_65_fu_2128_p2(5),
      O => \add_ln427_1_reg_4027[11]_i_15_n_2\
    );
\add_ln427_1_reg_4027[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_3947,
      I1 => sub_ln1364_9_reg_3957(9),
      O => select_ln1364_fu_2033_p3(9)
    );
\add_ln427_1_reg_4027[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => sub_ln1364_9_reg_3957(10),
      I2 => tmp_reg_3947,
      O => \add_ln427_1_reg_4027[11]_i_17_n_2\
    );
\add_ln427_1_reg_4027[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => tmp_reg_3947,
      I2 => sext_ln69_3_reg_3879(9),
      O => \add_ln427_1_reg_4027[11]_i_18_n_2\
    );
\add_ln427_1_reg_4027[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(8),
      I1 => trunc_ln1364_1_reg_3952(8),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(8),
      O => \add_ln427_1_reg_4027[11]_i_19_n_2\
    );
\add_ln427_1_reg_4027[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_66_fu_2159_p2(9),
      I1 => ret_66_fu_2159_p2(7),
      I2 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I3 => ret_66_fu_2159_p2(6),
      I4 => ret_66_fu_2159_p2(8),
      I5 => ret_66_fu_2159_p2(10),
      O => \add_ln427_1_reg_4027[11]_i_2_n_2\
    );
\add_ln427_1_reg_4027[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(7),
      I1 => trunc_ln1364_1_reg_3952(7),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(7),
      O => \add_ln427_1_reg_4027[11]_i_20_n_2\
    );
\add_ln427_1_reg_4027[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(6),
      I1 => trunc_ln1364_1_reg_3952(6),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(6),
      O => \add_ln427_1_reg_4027[11]_i_21_n_2\
    );
\add_ln427_1_reg_4027[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(5),
      I1 => trunc_ln1364_1_reg_3952(5),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(5),
      O => \add_ln427_1_reg_4027[11]_i_22_n_2\
    );
\add_ln427_1_reg_4027[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(4),
      I1 => trunc_ln1364_1_reg_3952(4),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(4),
      O => \add_ln427_1_reg_4027[11]_i_23_n_2\
    );
\add_ln427_1_reg_4027[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_3947,
      I1 => sub_ln1364_9_reg_3957(9),
      O => \add_ln427_1_reg_4027[11]_i_24_n_2\
    );
\add_ln427_1_reg_4027[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => sub_ln1364_9_reg_3957(10),
      I2 => tmp_reg_3947,
      O => \add_ln427_1_reg_4027[11]_i_25_n_2\
    );
\add_ln427_1_reg_4027[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => tmp_reg_3947,
      I2 => sext_ln69_2_reg_3874(9),
      O => \add_ln427_1_reg_4027[11]_i_26_n_2\
    );
\add_ln427_1_reg_4027[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(8),
      I1 => trunc_ln1364_1_reg_3952(8),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(8),
      O => \add_ln427_1_reg_4027[11]_i_27_n_2\
    );
\add_ln427_1_reg_4027[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(7),
      I1 => trunc_ln1364_1_reg_3952(7),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(7),
      O => \add_ln427_1_reg_4027[11]_i_28_n_2\
    );
\add_ln427_1_reg_4027[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(6),
      I1 => trunc_ln1364_1_reg_3952(6),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(6),
      O => \add_ln427_1_reg_4027[11]_i_29_n_2\
    );
\add_ln427_1_reg_4027[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_66_fu_2159_p2(8),
      I1 => ret_66_fu_2159_p2(6),
      I2 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I3 => ret_66_fu_2159_p2(7),
      I4 => ret_66_fu_2159_p2(10),
      I5 => ret_66_fu_2159_p2(9),
      O => \sext_ln427_fu_2186_p1__0\(9)
    );
\add_ln427_1_reg_4027[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(5),
      I1 => trunc_ln1364_1_reg_3952(5),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(5),
      O => \add_ln427_1_reg_4027[11]_i_30_n_2\
    );
\add_ln427_1_reg_4027[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(4),
      I1 => trunc_ln1364_1_reg_3952(4),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(4),
      O => \add_ln427_1_reg_4027[11]_i_31_n_2\
    );
\add_ln427_1_reg_4027[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_66_fu_2159_p2(7),
      I1 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I2 => ret_66_fu_2159_p2(6),
      I3 => ret_66_fu_2159_p2(10),
      I4 => ret_66_fu_2159_p2(8),
      O => \sext_ln427_fu_2186_p1__0\(8)
    );
\add_ln427_1_reg_4027[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln427_fu_2186_p1(10),
      I1 => ret_65_fu_2128_p2(9),
      I2 => \add_ln427_1_reg_4027[11]_i_13_n_2\,
      I3 => ret_65_fu_2128_p2(10),
      O => \add_ln427_1_reg_4027[11]_i_5_n_2\
    );
\add_ln427_1_reg_4027[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(9),
      I1 => ret_65_fu_2128_p2(9),
      I2 => ret_65_fu_2128_p2(10),
      I3 => \add_ln427_1_reg_4027[11]_i_13_n_2\,
      O => \add_ln427_1_reg_4027[11]_i_6_n_2\
    );
\add_ln427_1_reg_4027[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(8),
      I1 => ret_65_fu_2128_p2(8),
      I2 => ret_65_fu_2128_p2(10),
      I3 => ret_65_fu_2128_p2(6),
      I4 => \add_ln427_1_reg_4027[11]_i_15_n_2\,
      I5 => ret_65_fu_2128_p2(7),
      O => \add_ln427_1_reg_4027[11]_i_7_n_2\
    );
\add_ln427_1_reg_4027[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(3),
      I1 => trunc_ln1364_1_reg_3952(3),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(3),
      O => \add_ln427_1_reg_4027[3]_i_10_n_2\
    );
\add_ln427_1_reg_4027[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(2),
      I1 => trunc_ln1364_1_reg_3952(2),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(2),
      O => \add_ln427_1_reg_4027[3]_i_11_n_2\
    );
\add_ln427_1_reg_4027[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(1),
      I1 => trunc_ln1364_1_reg_3952(1),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(1),
      O => \add_ln427_1_reg_4027[3]_i_12_n_2\
    );
\add_ln427_1_reg_4027[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(0),
      I1 => trunc_ln1364_1_reg_3952(0),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(0),
      O => \add_ln427_1_reg_4027[3]_i_13_n_2\
    );
\add_ln427_1_reg_4027[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(3),
      I1 => trunc_ln1364_1_reg_3952(3),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(3),
      O => \add_ln427_1_reg_4027[3]_i_15_n_2\
    );
\add_ln427_1_reg_4027[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(2),
      I1 => trunc_ln1364_1_reg_3952(2),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(2),
      O => \add_ln427_1_reg_4027[3]_i_16_n_2\
    );
\add_ln427_1_reg_4027[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(1),
      I1 => trunc_ln1364_1_reg_3952(1),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(1),
      O => \add_ln427_1_reg_4027[3]_i_17_n_2\
    );
\add_ln427_1_reg_4027[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_2_reg_3874(0),
      I1 => trunc_ln1364_1_reg_3952(0),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(0),
      O => \add_ln427_1_reg_4027[3]_i_18_n_2\
    );
\add_ln427_1_reg_4027[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_66_fu_2159_p2(2),
      I1 => ret_66_fu_2159_p2(1),
      I2 => ret_66_fu_2159_p2(0),
      I3 => ret_66_fu_2159_p2(10),
      I4 => ret_66_fu_2159_p2(3),
      O => \sext_ln427_fu_2186_p1__0\(3)
    );
\add_ln427_1_reg_4027[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_66_fu_2159_p2(0),
      I1 => ret_66_fu_2159_p2(1),
      I2 => ret_66_fu_2159_p2(10),
      I3 => ret_66_fu_2159_p2(2),
      O => \sext_ln427_fu_2186_p1__0\(2)
    );
\add_ln427_1_reg_4027[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_66_fu_2159_p2(0),
      I1 => ret_66_fu_2159_p2(10),
      I2 => ret_66_fu_2159_p2(1),
      O => \sext_ln427_fu_2186_p1__0\(1)
    );
\add_ln427_1_reg_4027[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(3),
      I1 => ret_65_fu_2128_p2(3),
      I2 => ret_65_fu_2128_p2(10),
      I3 => ret_65_fu_2128_p2(0),
      I4 => ret_65_fu_2128_p2(1),
      I5 => ret_65_fu_2128_p2(2),
      O => \add_ln427_1_reg_4027[3]_i_6_n_2\
    );
\add_ln427_1_reg_4027[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(2),
      I1 => ret_65_fu_2128_p2(2),
      I2 => ret_65_fu_2128_p2(10),
      I3 => ret_65_fu_2128_p2(1),
      I4 => ret_65_fu_2128_p2(0),
      O => \add_ln427_1_reg_4027[3]_i_7_n_2\
    );
\add_ln427_1_reg_4027[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_66_fu_2159_p2(1),
      I1 => ret_66_fu_2159_p2(10),
      I2 => ret_66_fu_2159_p2(0),
      I3 => ret_65_fu_2128_p2(1),
      I4 => ret_65_fu_2128_p2(10),
      I5 => ret_65_fu_2128_p2(0),
      O => \add_ln427_1_reg_4027[3]_i_8_n_2\
    );
\add_ln427_1_reg_4027[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_66_fu_2159_p2(0),
      I1 => ret_65_fu_2128_p2(0),
      O => \add_ln427_1_reg_4027[3]_i_9_n_2\
    );
\add_ln427_1_reg_4027[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_66_fu_2159_p2(3),
      I1 => ret_66_fu_2159_p2(0),
      I2 => ret_66_fu_2159_p2(1),
      I3 => ret_66_fu_2159_p2(2),
      I4 => ret_66_fu_2159_p2(4),
      O => \add_ln427_1_reg_4027[7]_i_10_n_2\
    );
\add_ln427_1_reg_4027[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_65_fu_2128_p2(3),
      I1 => ret_65_fu_2128_p2(0),
      I2 => ret_65_fu_2128_p2(1),
      I3 => ret_65_fu_2128_p2(2),
      I4 => ret_65_fu_2128_p2(4),
      O => \add_ln427_1_reg_4027[7]_i_11_n_2\
    );
\add_ln427_1_reg_4027[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_65_fu_2128_p2(2),
      I1 => ret_65_fu_2128_p2(1),
      I2 => ret_65_fu_2128_p2(0),
      I3 => ret_65_fu_2128_p2(3),
      O => \add_ln427_1_reg_4027[7]_i_12_n_2\
    );
\add_ln427_1_reg_4027[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_66_fu_2159_p2(6),
      I1 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I2 => ret_66_fu_2159_p2(10),
      I3 => ret_66_fu_2159_p2(7),
      O => \sext_ln427_fu_2186_p1__0\(7)
    );
\add_ln427_1_reg_4027[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I1 => ret_66_fu_2159_p2(10),
      I2 => ret_66_fu_2159_p2(6),
      O => \sext_ln427_fu_2186_p1__0\(6)
    );
\add_ln427_1_reg_4027[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln427_1_reg_4027[7]_i_10_n_2\,
      I1 => ret_66_fu_2159_p2(10),
      I2 => ret_66_fu_2159_p2(5),
      O => \sext_ln427_fu_2186_p1__0\(5)
    );
\add_ln427_1_reg_4027[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_66_fu_2159_p2(3),
      I1 => ret_66_fu_2159_p2(0),
      I2 => ret_66_fu_2159_p2(1),
      I3 => ret_66_fu_2159_p2(2),
      I4 => ret_66_fu_2159_p2(10),
      I5 => ret_66_fu_2159_p2(4),
      O => \sext_ln427_fu_2186_p1__0\(4)
    );
\add_ln427_1_reg_4027[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(7),
      I1 => ret_65_fu_2128_p2(7),
      I2 => ret_65_fu_2128_p2(10),
      I3 => \add_ln427_1_reg_4027[11]_i_15_n_2\,
      I4 => ret_65_fu_2128_p2(6),
      O => \add_ln427_1_reg_4027[7]_i_6_n_2\
    );
\add_ln427_1_reg_4027[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_66_fu_2159_p2(6),
      I1 => ret_66_fu_2159_p2(10),
      I2 => \add_ln427_1_reg_4027[11]_i_10_n_2\,
      I3 => ret_65_fu_2128_p2(6),
      I4 => ret_65_fu_2128_p2(10),
      I5 => \add_ln427_1_reg_4027[11]_i_15_n_2\,
      O => \add_ln427_1_reg_4027[7]_i_7_n_2\
    );
\add_ln427_1_reg_4027[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_66_fu_2159_p2(5),
      I1 => ret_66_fu_2159_p2(10),
      I2 => \add_ln427_1_reg_4027[7]_i_10_n_2\,
      I3 => ret_65_fu_2128_p2(5),
      I4 => ret_65_fu_2128_p2(10),
      I5 => \add_ln427_1_reg_4027[7]_i_11_n_2\,
      O => \add_ln427_1_reg_4027[7]_i_8_n_2\
    );
\add_ln427_1_reg_4027[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln427_fu_2186_p1__0\(4),
      I1 => ret_65_fu_2128_p2(4),
      I2 => ret_65_fu_2128_p2(10),
      I3 => \add_ln427_1_reg_4027[7]_i_12_n_2\,
      O => \add_ln427_1_reg_4027[7]_i_9_n_2\
    );
\add_ln427_1_reg_4027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(0),
      Q => add_ln427_1_reg_4027(0),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(10),
      Q => add_ln427_1_reg_4027(10),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(11),
      Q => add_ln427_1_reg_4027(11),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln427_1_reg_4027_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln427_1_reg_4027_reg[11]_i_1_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[11]_i_1_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln427_1_reg_4027[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln427_fu_2186_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln427_1_fu_2196_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln427_1_reg_4027[11]_i_5_n_2\,
      S(1) => \add_ln427_1_reg_4027[11]_i_6_n_2\,
      S(0) => \add_ln427_1_reg_4027[11]_i_7_n_2\
    );
\add_ln427_1_reg_4027_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln427_1_reg_4027_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln427_1_reg_4027_reg[11]_i_12_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln427_1_reg_4027[11]_i_24_n_2\,
      DI(0) => sext_ln69_2_reg_3874(8),
      O(3) => \NLW_add_ln427_1_reg_4027_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_65_fu_2128_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln427_1_reg_4027[11]_i_25_n_2\,
      S(1) => \add_ln427_1_reg_4027[11]_i_26_n_2\,
      S(0) => \add_ln427_1_reg_4027[11]_i_27_n_2\
    );
\add_ln427_1_reg_4027_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[3]_i_14_n_2\,
      CO(3) => \add_ln427_1_reg_4027_reg[11]_i_14_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[11]_i_14_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[11]_i_14_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_2_reg_3874(7 downto 4),
      O(3 downto 0) => ret_65_fu_2128_p2(7 downto 4),
      S(3) => \add_ln427_1_reg_4027[11]_i_28_n_2\,
      S(2) => \add_ln427_1_reg_4027[11]_i_29_n_2\,
      S(1) => \add_ln427_1_reg_4027[11]_i_30_n_2\,
      S(0) => \add_ln427_1_reg_4027[11]_i_31_n_2\
    );
\add_ln427_1_reg_4027_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln427_1_reg_4027_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln427_1_reg_4027_reg[11]_i_8_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln1364_fu_2033_p3(9),
      DI(0) => sext_ln69_3_reg_3879(8),
      O(3) => \NLW_add_ln427_1_reg_4027_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_66_fu_2159_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln427_1_reg_4027[11]_i_17_n_2\,
      S(1) => \add_ln427_1_reg_4027[11]_i_18_n_2\,
      S(0) => \add_ln427_1_reg_4027[11]_i_19_n_2\
    );
\add_ln427_1_reg_4027_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[3]_i_5_n_2\,
      CO(3) => \add_ln427_1_reg_4027_reg[11]_i_9_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[11]_i_9_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[11]_i_9_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_3_reg_3879(7 downto 4),
      O(3 downto 0) => ret_66_fu_2159_p2(7 downto 4),
      S(3) => \add_ln427_1_reg_4027[11]_i_20_n_2\,
      S(2) => \add_ln427_1_reg_4027[11]_i_21_n_2\,
      S(1) => \add_ln427_1_reg_4027[11]_i_22_n_2\,
      S(0) => \add_ln427_1_reg_4027[11]_i_23_n_2\
    );
\add_ln427_1_reg_4027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(1),
      Q => add_ln427_1_reg_4027(1),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(2),
      Q => add_ln427_1_reg_4027(2),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(3),
      Q => add_ln427_1_reg_4027(3),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_1_reg_4027_reg[3]_i_1_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[3]_i_1_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[3]_i_1_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln427_fu_2186_p1__0\(3 downto 1),
      DI(0) => ret_66_fu_2159_p2(0),
      O(3 downto 0) => add_ln427_1_fu_2196_p2(3 downto 0),
      S(3) => \add_ln427_1_reg_4027[3]_i_6_n_2\,
      S(2) => \add_ln427_1_reg_4027[3]_i_7_n_2\,
      S(1) => \add_ln427_1_reg_4027[3]_i_8_n_2\,
      S(0) => \add_ln427_1_reg_4027[3]_i_9_n_2\
    );
\add_ln427_1_reg_4027_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_1_reg_4027_reg[3]_i_14_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[3]_i_14_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[3]_i_14_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_2_reg_3874(3 downto 0),
      O(3 downto 0) => ret_65_fu_2128_p2(3 downto 0),
      S(3) => \add_ln427_1_reg_4027[3]_i_15_n_2\,
      S(2) => \add_ln427_1_reg_4027[3]_i_16_n_2\,
      S(1) => \add_ln427_1_reg_4027[3]_i_17_n_2\,
      S(0) => \add_ln427_1_reg_4027[3]_i_18_n_2\
    );
\add_ln427_1_reg_4027_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_1_reg_4027_reg[3]_i_5_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[3]_i_5_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[3]_i_5_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_3_reg_3879(3 downto 0),
      O(3 downto 0) => ret_66_fu_2159_p2(3 downto 0),
      S(3) => \add_ln427_1_reg_4027[3]_i_10_n_2\,
      S(2) => \add_ln427_1_reg_4027[3]_i_11_n_2\,
      S(1) => \add_ln427_1_reg_4027[3]_i_12_n_2\,
      S(0) => \add_ln427_1_reg_4027[3]_i_13_n_2\
    );
\add_ln427_1_reg_4027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(4),
      Q => add_ln427_1_reg_4027(4),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(5),
      Q => add_ln427_1_reg_4027(5),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(6),
      Q => add_ln427_1_reg_4027(6),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(7),
      Q => add_ln427_1_reg_4027(7),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_1_reg_4027_reg[3]_i_1_n_2\,
      CO(3) => \add_ln427_1_reg_4027_reg[7]_i_1_n_2\,
      CO(2) => \add_ln427_1_reg_4027_reg[7]_i_1_n_3\,
      CO(1) => \add_ln427_1_reg_4027_reg[7]_i_1_n_4\,
      CO(0) => \add_ln427_1_reg_4027_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln427_fu_2186_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln427_1_fu_2196_p2(7 downto 4),
      S(3) => \add_ln427_1_reg_4027[7]_i_6_n_2\,
      S(2) => \add_ln427_1_reg_4027[7]_i_7_n_2\,
      S(1) => \add_ln427_1_reg_4027[7]_i_8_n_2\,
      S(0) => \add_ln427_1_reg_4027[7]_i_9_n_2\
    );
\add_ln427_1_reg_4027_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(8),
      Q => add_ln427_1_reg_4027(8),
      R => '0'
    );
\add_ln427_1_reg_4027_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_1_fu_2196_p2(9),
      Q => add_ln427_1_reg_4027(9),
      R => '0'
    );
\add_ln427_reg_4021[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_64_fu_2097_p2(4),
      I1 => ret_64_fu_2097_p2(2),
      I2 => ret_64_fu_2097_p2(1),
      I3 => ret_64_fu_2097_p2(0),
      I4 => ret_64_fu_2097_p2(3),
      I5 => ret_64_fu_2097_p2(5),
      O => \add_ln427_reg_4021[11]_i_10_n_2\
    );
\add_ln427_reg_4021[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_64_fu_2097_p2(10),
      I1 => ret_64_fu_2097_p2(8),
      I2 => ret_64_fu_2097_p2(6),
      I3 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I4 => ret_64_fu_2097_p2(7),
      I5 => ret_64_fu_2097_p2(9),
      O => sext_ln1347_1_fu_2124_p1(10)
    );
\add_ln427_reg_4021[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_fu_2066_p2(7),
      I1 => \add_ln427_reg_4021[11]_i_15_n_2\,
      I2 => ret_fu_2066_p2(6),
      I3 => ret_fu_2066_p2(8),
      O => \add_ln427_reg_4021[11]_i_13_n_2\
    );
\add_ln427_reg_4021[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_fu_2066_p2(4),
      I1 => ret_fu_2066_p2(2),
      I2 => ret_fu_2066_p2(1),
      I3 => ret_fu_2066_p2(0),
      I4 => ret_fu_2066_p2(3),
      I5 => ret_fu_2066_p2(5),
      O => \add_ln427_reg_4021[11]_i_15_n_2\
    );
\add_ln427_reg_4021[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_3947,
      I1 => sub_ln1364_9_reg_3957(9),
      O => \add_ln427_reg_4021[11]_i_16_n_2\
    );
\add_ln427_reg_4021[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => sub_ln1364_9_reg_3957(10),
      I2 => tmp_reg_3947,
      O => \add_ln427_reg_4021[11]_i_17_n_2\
    );
\add_ln427_reg_4021[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => tmp_reg_3947,
      I2 => sext_ln69_1_reg_3869(9),
      O => \add_ln427_reg_4021[11]_i_18_n_2\
    );
\add_ln427_reg_4021[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(8),
      I1 => trunc_ln1364_1_reg_3952(8),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(8),
      O => \add_ln427_reg_4021[11]_i_19_n_2\
    );
\add_ln427_reg_4021[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_64_fu_2097_p2(9),
      I1 => ret_64_fu_2097_p2(7),
      I2 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I3 => ret_64_fu_2097_p2(6),
      I4 => ret_64_fu_2097_p2(8),
      I5 => ret_64_fu_2097_p2(10),
      O => \add_ln427_reg_4021[11]_i_2_n_2\
    );
\add_ln427_reg_4021[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(7),
      I1 => trunc_ln1364_1_reg_3952(7),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(7),
      O => \add_ln427_reg_4021[11]_i_20_n_2\
    );
\add_ln427_reg_4021[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(6),
      I1 => trunc_ln1364_1_reg_3952(6),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(6),
      O => \add_ln427_reg_4021[11]_i_21_n_2\
    );
\add_ln427_reg_4021[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(5),
      I1 => trunc_ln1364_1_reg_3952(5),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(5),
      O => \add_ln427_reg_4021[11]_i_22_n_2\
    );
\add_ln427_reg_4021[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(4),
      I1 => trunc_ln1364_1_reg_3952(4),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(4),
      O => \add_ln427_reg_4021[11]_i_23_n_2\
    );
\add_ln427_reg_4021[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_3947,
      I1 => sub_ln1364_9_reg_3957(9),
      O => \add_ln427_reg_4021[11]_i_24_n_2\
    );
\add_ln427_reg_4021[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => sub_ln1364_9_reg_3957(10),
      I2 => tmp_reg_3947,
      O => \add_ln427_reg_4021[11]_i_25_n_2\
    );
\add_ln427_reg_4021[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_9_reg_3957(9),
      I1 => tmp_reg_3947,
      I2 => sext_ln69_reg_3863(9),
      O => \add_ln427_reg_4021[11]_i_26_n_2\
    );
\add_ln427_reg_4021[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(8),
      I1 => trunc_ln1364_1_reg_3952(8),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(8),
      O => \add_ln427_reg_4021[11]_i_27_n_2\
    );
\add_ln427_reg_4021[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(7),
      I1 => trunc_ln1364_1_reg_3952(7),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(7),
      O => \add_ln427_reg_4021[11]_i_28_n_2\
    );
\add_ln427_reg_4021[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(6),
      I1 => trunc_ln1364_1_reg_3952(6),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(6),
      O => \add_ln427_reg_4021[11]_i_29_n_2\
    );
\add_ln427_reg_4021[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_64_fu_2097_p2(8),
      I1 => ret_64_fu_2097_p2(6),
      I2 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I3 => ret_64_fu_2097_p2(7),
      I4 => ret_64_fu_2097_p2(10),
      I5 => ret_64_fu_2097_p2(9),
      O => \sext_ln1347_1_fu_2124_p1__0\(9)
    );
\add_ln427_reg_4021[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(5),
      I1 => trunc_ln1364_1_reg_3952(5),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(5),
      O => \add_ln427_reg_4021[11]_i_30_n_2\
    );
\add_ln427_reg_4021[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(4),
      I1 => trunc_ln1364_1_reg_3952(4),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(4),
      O => \add_ln427_reg_4021[11]_i_31_n_2\
    );
\add_ln427_reg_4021[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_64_fu_2097_p2(7),
      I1 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I2 => ret_64_fu_2097_p2(6),
      I3 => ret_64_fu_2097_p2(10),
      I4 => ret_64_fu_2097_p2(8),
      O => \sext_ln1347_1_fu_2124_p1__0\(8)
    );
\add_ln427_reg_4021[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln1347_1_fu_2124_p1(10),
      I1 => ret_fu_2066_p2(9),
      I2 => \add_ln427_reg_4021[11]_i_13_n_2\,
      I3 => ret_fu_2066_p2(10),
      O => \add_ln427_reg_4021[11]_i_5_n_2\
    );
\add_ln427_reg_4021[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(9),
      I1 => ret_fu_2066_p2(9),
      I2 => ret_fu_2066_p2(10),
      I3 => \add_ln427_reg_4021[11]_i_13_n_2\,
      O => \add_ln427_reg_4021[11]_i_6_n_2\
    );
\add_ln427_reg_4021[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(8),
      I1 => ret_fu_2066_p2(8),
      I2 => ret_fu_2066_p2(10),
      I3 => ret_fu_2066_p2(6),
      I4 => \add_ln427_reg_4021[11]_i_15_n_2\,
      I5 => ret_fu_2066_p2(7),
      O => \add_ln427_reg_4021[11]_i_7_n_2\
    );
\add_ln427_reg_4021[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(3),
      I1 => trunc_ln1364_1_reg_3952(3),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(3),
      O => \add_ln427_reg_4021[3]_i_10_n_2\
    );
\add_ln427_reg_4021[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(2),
      I1 => trunc_ln1364_1_reg_3952(2),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(2),
      O => \add_ln427_reg_4021[3]_i_11_n_2\
    );
\add_ln427_reg_4021[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(1),
      I1 => trunc_ln1364_1_reg_3952(1),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(1),
      O => \add_ln427_reg_4021[3]_i_12_n_2\
    );
\add_ln427_reg_4021[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_1_reg_3869(0),
      I1 => trunc_ln1364_1_reg_3952(0),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(0),
      O => \add_ln427_reg_4021[3]_i_13_n_2\
    );
\add_ln427_reg_4021[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(3),
      I1 => trunc_ln1364_1_reg_3952(3),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(3),
      O => \add_ln427_reg_4021[3]_i_15_n_2\
    );
\add_ln427_reg_4021[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(2),
      I1 => trunc_ln1364_1_reg_3952(2),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(2),
      O => \add_ln427_reg_4021[3]_i_16_n_2\
    );
\add_ln427_reg_4021[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(1),
      I1 => trunc_ln1364_1_reg_3952(1),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(1),
      O => \add_ln427_reg_4021[3]_i_17_n_2\
    );
\add_ln427_reg_4021[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(0),
      I1 => trunc_ln1364_1_reg_3952(0),
      I2 => tmp_reg_3947,
      I3 => sub_ln1364_9_reg_3957(0),
      O => \add_ln427_reg_4021[3]_i_18_n_2\
    );
\add_ln427_reg_4021[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_64_fu_2097_p2(2),
      I1 => ret_64_fu_2097_p2(1),
      I2 => ret_64_fu_2097_p2(0),
      I3 => ret_64_fu_2097_p2(10),
      I4 => ret_64_fu_2097_p2(3),
      O => \sext_ln1347_1_fu_2124_p1__0\(3)
    );
\add_ln427_reg_4021[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_64_fu_2097_p2(0),
      I1 => ret_64_fu_2097_p2(1),
      I2 => ret_64_fu_2097_p2(10),
      I3 => ret_64_fu_2097_p2(2),
      O => \sext_ln1347_1_fu_2124_p1__0\(2)
    );
\add_ln427_reg_4021[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_64_fu_2097_p2(0),
      I1 => ret_64_fu_2097_p2(10),
      I2 => ret_64_fu_2097_p2(1),
      O => \sext_ln1347_1_fu_2124_p1__0\(1)
    );
\add_ln427_reg_4021[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(3),
      I1 => ret_fu_2066_p2(3),
      I2 => ret_fu_2066_p2(10),
      I3 => ret_fu_2066_p2(0),
      I4 => ret_fu_2066_p2(1),
      I5 => ret_fu_2066_p2(2),
      O => \add_ln427_reg_4021[3]_i_6_n_2\
    );
\add_ln427_reg_4021[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(2),
      I1 => ret_fu_2066_p2(2),
      I2 => ret_fu_2066_p2(10),
      I3 => ret_fu_2066_p2(1),
      I4 => ret_fu_2066_p2(0),
      O => \add_ln427_reg_4021[3]_i_7_n_2\
    );
\add_ln427_reg_4021[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_64_fu_2097_p2(1),
      I1 => ret_64_fu_2097_p2(10),
      I2 => ret_64_fu_2097_p2(0),
      I3 => ret_fu_2066_p2(1),
      I4 => ret_fu_2066_p2(10),
      I5 => ret_fu_2066_p2(0),
      O => \add_ln427_reg_4021[3]_i_8_n_2\
    );
\add_ln427_reg_4021[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_64_fu_2097_p2(0),
      I1 => ret_fu_2066_p2(0),
      O => \add_ln427_reg_4021[3]_i_9_n_2\
    );
\add_ln427_reg_4021[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_64_fu_2097_p2(3),
      I1 => ret_64_fu_2097_p2(0),
      I2 => ret_64_fu_2097_p2(1),
      I3 => ret_64_fu_2097_p2(2),
      I4 => ret_64_fu_2097_p2(4),
      O => \add_ln427_reg_4021[7]_i_10_n_2\
    );
\add_ln427_reg_4021[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_fu_2066_p2(3),
      I1 => ret_fu_2066_p2(0),
      I2 => ret_fu_2066_p2(1),
      I3 => ret_fu_2066_p2(2),
      I4 => ret_fu_2066_p2(4),
      O => \add_ln427_reg_4021[7]_i_11_n_2\
    );
\add_ln427_reg_4021[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_fu_2066_p2(2),
      I1 => ret_fu_2066_p2(1),
      I2 => ret_fu_2066_p2(0),
      I3 => ret_fu_2066_p2(3),
      O => \add_ln427_reg_4021[7]_i_12_n_2\
    );
\add_ln427_reg_4021[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_64_fu_2097_p2(6),
      I1 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I2 => ret_64_fu_2097_p2(10),
      I3 => ret_64_fu_2097_p2(7),
      O => \sext_ln1347_1_fu_2124_p1__0\(7)
    );
\add_ln427_reg_4021[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I1 => ret_64_fu_2097_p2(10),
      I2 => ret_64_fu_2097_p2(6),
      O => \sext_ln1347_1_fu_2124_p1__0\(6)
    );
\add_ln427_reg_4021[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln427_reg_4021[7]_i_10_n_2\,
      I1 => ret_64_fu_2097_p2(10),
      I2 => ret_64_fu_2097_p2(5),
      O => \sext_ln1347_1_fu_2124_p1__0\(5)
    );
\add_ln427_reg_4021[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_64_fu_2097_p2(3),
      I1 => ret_64_fu_2097_p2(0),
      I2 => ret_64_fu_2097_p2(1),
      I3 => ret_64_fu_2097_p2(2),
      I4 => ret_64_fu_2097_p2(10),
      I5 => ret_64_fu_2097_p2(4),
      O => \sext_ln1347_1_fu_2124_p1__0\(4)
    );
\add_ln427_reg_4021[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(7),
      I1 => ret_fu_2066_p2(7),
      I2 => ret_fu_2066_p2(10),
      I3 => \add_ln427_reg_4021[11]_i_15_n_2\,
      I4 => ret_fu_2066_p2(6),
      O => \add_ln427_reg_4021[7]_i_6_n_2\
    );
\add_ln427_reg_4021[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_64_fu_2097_p2(6),
      I1 => ret_64_fu_2097_p2(10),
      I2 => \add_ln427_reg_4021[11]_i_10_n_2\,
      I3 => ret_fu_2066_p2(6),
      I4 => ret_fu_2066_p2(10),
      I5 => \add_ln427_reg_4021[11]_i_15_n_2\,
      O => \add_ln427_reg_4021[7]_i_7_n_2\
    );
\add_ln427_reg_4021[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_64_fu_2097_p2(5),
      I1 => ret_64_fu_2097_p2(10),
      I2 => \add_ln427_reg_4021[7]_i_10_n_2\,
      I3 => ret_fu_2066_p2(5),
      I4 => ret_fu_2066_p2(10),
      I5 => \add_ln427_reg_4021[7]_i_11_n_2\,
      O => \add_ln427_reg_4021[7]_i_8_n_2\
    );
\add_ln427_reg_4021[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_1_fu_2124_p1__0\(4),
      I1 => ret_fu_2066_p2(4),
      I2 => ret_fu_2066_p2(10),
      I3 => \add_ln427_reg_4021[7]_i_12_n_2\,
      O => \add_ln427_reg_4021[7]_i_9_n_2\
    );
\add_ln427_reg_4021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(0),
      Q => add_ln427_reg_4021(0),
      R => '0'
    );
\add_ln427_reg_4021_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(10),
      Q => add_ln427_reg_4021(10),
      R => '0'
    );
\add_ln427_reg_4021_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(11),
      Q => add_ln427_reg_4021(11),
      R => '0'
    );
\add_ln427_reg_4021_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln427_reg_4021_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln427_reg_4021_reg[11]_i_1_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[11]_i_1_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln427_reg_4021[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln1347_1_fu_2124_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln427_fu_2190_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln427_reg_4021[11]_i_5_n_2\,
      S(1) => \add_ln427_reg_4021[11]_i_6_n_2\,
      S(0) => \add_ln427_reg_4021[11]_i_7_n_2\
    );
\add_ln427_reg_4021_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln427_reg_4021_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln427_reg_4021_reg[11]_i_12_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln427_reg_4021[11]_i_24_n_2\,
      DI(0) => sext_ln69_reg_3863(8),
      O(3) => \NLW_add_ln427_reg_4021_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_fu_2066_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln427_reg_4021[11]_i_25_n_2\,
      S(1) => \add_ln427_reg_4021[11]_i_26_n_2\,
      S(0) => \add_ln427_reg_4021[11]_i_27_n_2\
    );
\add_ln427_reg_4021_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[3]_i_14_n_2\,
      CO(3) => \add_ln427_reg_4021_reg[11]_i_14_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[11]_i_14_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[11]_i_14_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_reg_3863(7 downto 4),
      O(3 downto 0) => ret_fu_2066_p2(7 downto 4),
      S(3) => \add_ln427_reg_4021[11]_i_28_n_2\,
      S(2) => \add_ln427_reg_4021[11]_i_29_n_2\,
      S(1) => \add_ln427_reg_4021[11]_i_30_n_2\,
      S(0) => \add_ln427_reg_4021[11]_i_31_n_2\
    );
\add_ln427_reg_4021_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln427_reg_4021_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln427_reg_4021_reg[11]_i_8_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln427_reg_4021[11]_i_16_n_2\,
      DI(0) => sext_ln69_1_reg_3869(8),
      O(3) => \NLW_add_ln427_reg_4021_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_64_fu_2097_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln427_reg_4021[11]_i_17_n_2\,
      S(1) => \add_ln427_reg_4021[11]_i_18_n_2\,
      S(0) => \add_ln427_reg_4021[11]_i_19_n_2\
    );
\add_ln427_reg_4021_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[3]_i_5_n_2\,
      CO(3) => \add_ln427_reg_4021_reg[11]_i_9_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[11]_i_9_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[11]_i_9_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_1_reg_3869(7 downto 4),
      O(3 downto 0) => ret_64_fu_2097_p2(7 downto 4),
      S(3) => \add_ln427_reg_4021[11]_i_20_n_2\,
      S(2) => \add_ln427_reg_4021[11]_i_21_n_2\,
      S(1) => \add_ln427_reg_4021[11]_i_22_n_2\,
      S(0) => \add_ln427_reg_4021[11]_i_23_n_2\
    );
\add_ln427_reg_4021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(1),
      Q => add_ln427_reg_4021(1),
      R => '0'
    );
\add_ln427_reg_4021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(2),
      Q => add_ln427_reg_4021(2),
      R => '0'
    );
\add_ln427_reg_4021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(3),
      Q => add_ln427_reg_4021(3),
      R => '0'
    );
\add_ln427_reg_4021_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_reg_4021_reg[3]_i_1_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[3]_i_1_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[3]_i_1_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln1347_1_fu_2124_p1__0\(3 downto 1),
      DI(0) => ret_64_fu_2097_p2(0),
      O(3 downto 0) => add_ln427_fu_2190_p2(3 downto 0),
      S(3) => \add_ln427_reg_4021[3]_i_6_n_2\,
      S(2) => \add_ln427_reg_4021[3]_i_7_n_2\,
      S(1) => \add_ln427_reg_4021[3]_i_8_n_2\,
      S(0) => \add_ln427_reg_4021[3]_i_9_n_2\
    );
\add_ln427_reg_4021_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_reg_4021_reg[3]_i_14_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[3]_i_14_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[3]_i_14_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_reg_3863(3 downto 0),
      O(3 downto 0) => ret_fu_2066_p2(3 downto 0),
      S(3) => \add_ln427_reg_4021[3]_i_15_n_2\,
      S(2) => \add_ln427_reg_4021[3]_i_16_n_2\,
      S(1) => \add_ln427_reg_4021[3]_i_17_n_2\,
      S(0) => \add_ln427_reg_4021[3]_i_18_n_2\
    );
\add_ln427_reg_4021_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln427_reg_4021_reg[3]_i_5_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[3]_i_5_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[3]_i_5_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_1_reg_3869(3 downto 0),
      O(3 downto 0) => ret_64_fu_2097_p2(3 downto 0),
      S(3) => \add_ln427_reg_4021[3]_i_10_n_2\,
      S(2) => \add_ln427_reg_4021[3]_i_11_n_2\,
      S(1) => \add_ln427_reg_4021[3]_i_12_n_2\,
      S(0) => \add_ln427_reg_4021[3]_i_13_n_2\
    );
\add_ln427_reg_4021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(4),
      Q => add_ln427_reg_4021(4),
      R => '0'
    );
\add_ln427_reg_4021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(5),
      Q => add_ln427_reg_4021(5),
      R => '0'
    );
\add_ln427_reg_4021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(6),
      Q => add_ln427_reg_4021(6),
      R => '0'
    );
\add_ln427_reg_4021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(7),
      Q => add_ln427_reg_4021(7),
      R => '0'
    );
\add_ln427_reg_4021_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln427_reg_4021_reg[3]_i_1_n_2\,
      CO(3) => \add_ln427_reg_4021_reg[7]_i_1_n_2\,
      CO(2) => \add_ln427_reg_4021_reg[7]_i_1_n_3\,
      CO(1) => \add_ln427_reg_4021_reg[7]_i_1_n_4\,
      CO(0) => \add_ln427_reg_4021_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln1347_1_fu_2124_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln427_fu_2190_p2(7 downto 4),
      S(3) => \add_ln427_reg_4021[7]_i_6_n_2\,
      S(2) => \add_ln427_reg_4021[7]_i_7_n_2\,
      S(1) => \add_ln427_reg_4021[7]_i_8_n_2\,
      S(0) => \add_ln427_reg_4021[7]_i_9_n_2\
    );
\add_ln427_reg_4021_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(8),
      Q => add_ln427_reg_4021(8),
      R => '0'
    );
\add_ln427_reg_4021_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln427_fu_2190_p2(9),
      Q => add_ln427_reg_4021(9),
      R => '0'
    );
\add_ln428_1_reg_4039[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_70_fu_2295_p2(4),
      I1 => ret_70_fu_2295_p2(2),
      I2 => ret_70_fu_2295_p2(1),
      I3 => ret_70_fu_2295_p2(0),
      I4 => ret_70_fu_2295_p2(3),
      I5 => ret_70_fu_2295_p2(5),
      O => \add_ln428_1_reg_4039[11]_i_10_n_2\
    );
\add_ln428_1_reg_4039[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_70_fu_2295_p2(10),
      I1 => ret_70_fu_2295_p2(8),
      I2 => ret_70_fu_2295_p2(6),
      I3 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I4 => ret_70_fu_2295_p2(7),
      I5 => ret_70_fu_2295_p2(9),
      O => sext_ln428_fu_2322_p1(10)
    );
\add_ln428_1_reg_4039[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_69_fu_2264_p2(7),
      I1 => \add_ln428_1_reg_4039[11]_i_15_n_2\,
      I2 => ret_69_fu_2264_p2(6),
      I3 => ret_69_fu_2264_p2(8),
      O => \add_ln428_1_reg_4039[11]_i_13_n_2\
    );
\add_ln428_1_reg_4039[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_69_fu_2264_p2(4),
      I1 => ret_69_fu_2264_p2(2),
      I2 => ret_69_fu_2264_p2(1),
      I3 => ret_69_fu_2264_p2(0),
      I4 => ret_69_fu_2264_p2(3),
      I5 => ret_69_fu_2264_p2(5),
      O => \add_ln428_1_reg_4039[11]_i_15_n_2\
    );
\add_ln428_1_reg_4039[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_24_reg_3962,
      I1 => sub_ln1364_11_reg_3972(9),
      O => select_ln1364_1_fu_2042_p3(9)
    );
\add_ln428_1_reg_4039[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => sub_ln1364_11_reg_3972(10),
      I2 => tmp_24_reg_3962,
      O => \add_ln428_1_reg_4039[11]_i_17_n_2\
    );
\add_ln428_1_reg_4039[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => tmp_24_reg_3962,
      I2 => sext_ln69_9_reg_3907(9),
      O => \add_ln428_1_reg_4039[11]_i_18_n_2\
    );
\add_ln428_1_reg_4039[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(8),
      I1 => trunc_ln1364_3_reg_3967(8),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(8),
      O => \add_ln428_1_reg_4039[11]_i_19_n_2\
    );
\add_ln428_1_reg_4039[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_70_fu_2295_p2(9),
      I1 => ret_70_fu_2295_p2(7),
      I2 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I3 => ret_70_fu_2295_p2(6),
      I4 => ret_70_fu_2295_p2(8),
      I5 => ret_70_fu_2295_p2(10),
      O => \add_ln428_1_reg_4039[11]_i_2_n_2\
    );
\add_ln428_1_reg_4039[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(7),
      I1 => trunc_ln1364_3_reg_3967(7),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(7),
      O => \add_ln428_1_reg_4039[11]_i_20_n_2\
    );
\add_ln428_1_reg_4039[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(6),
      I1 => trunc_ln1364_3_reg_3967(6),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(6),
      O => \add_ln428_1_reg_4039[11]_i_21_n_2\
    );
\add_ln428_1_reg_4039[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(5),
      I1 => trunc_ln1364_3_reg_3967(5),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(5),
      O => \add_ln428_1_reg_4039[11]_i_22_n_2\
    );
\add_ln428_1_reg_4039[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(4),
      I1 => trunc_ln1364_3_reg_3967(4),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(4),
      O => \add_ln428_1_reg_4039[11]_i_23_n_2\
    );
\add_ln428_1_reg_4039[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_24_reg_3962,
      I1 => sub_ln1364_11_reg_3972(9),
      O => \add_ln428_1_reg_4039[11]_i_24_n_2\
    );
\add_ln428_1_reg_4039[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => sub_ln1364_11_reg_3972(10),
      I2 => tmp_24_reg_3962,
      O => \add_ln428_1_reg_4039[11]_i_25_n_2\
    );
\add_ln428_1_reg_4039[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => tmp_24_reg_3962,
      I2 => sext_ln69_8_reg_3901(9),
      O => \add_ln428_1_reg_4039[11]_i_26_n_2\
    );
\add_ln428_1_reg_4039[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(8),
      I1 => trunc_ln1364_3_reg_3967(8),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(8),
      O => \add_ln428_1_reg_4039[11]_i_27_n_2\
    );
\add_ln428_1_reg_4039[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(7),
      I1 => trunc_ln1364_3_reg_3967(7),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(7),
      O => \add_ln428_1_reg_4039[11]_i_28_n_2\
    );
\add_ln428_1_reg_4039[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(6),
      I1 => trunc_ln1364_3_reg_3967(6),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(6),
      O => \add_ln428_1_reg_4039[11]_i_29_n_2\
    );
\add_ln428_1_reg_4039[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_70_fu_2295_p2(8),
      I1 => ret_70_fu_2295_p2(6),
      I2 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I3 => ret_70_fu_2295_p2(7),
      I4 => ret_70_fu_2295_p2(10),
      I5 => ret_70_fu_2295_p2(9),
      O => \sext_ln428_fu_2322_p1__0\(9)
    );
\add_ln428_1_reg_4039[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(5),
      I1 => trunc_ln1364_3_reg_3967(5),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(5),
      O => \add_ln428_1_reg_4039[11]_i_30_n_2\
    );
\add_ln428_1_reg_4039[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(4),
      I1 => trunc_ln1364_3_reg_3967(4),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(4),
      O => \add_ln428_1_reg_4039[11]_i_31_n_2\
    );
\add_ln428_1_reg_4039[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_70_fu_2295_p2(7),
      I1 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I2 => ret_70_fu_2295_p2(6),
      I3 => ret_70_fu_2295_p2(10),
      I4 => ret_70_fu_2295_p2(8),
      O => \sext_ln428_fu_2322_p1__0\(8)
    );
\add_ln428_1_reg_4039[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln428_fu_2322_p1(10),
      I1 => ret_69_fu_2264_p2(9),
      I2 => \add_ln428_1_reg_4039[11]_i_13_n_2\,
      I3 => ret_69_fu_2264_p2(10),
      O => \add_ln428_1_reg_4039[11]_i_5_n_2\
    );
\add_ln428_1_reg_4039[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(9),
      I1 => ret_69_fu_2264_p2(9),
      I2 => ret_69_fu_2264_p2(10),
      I3 => \add_ln428_1_reg_4039[11]_i_13_n_2\,
      O => \add_ln428_1_reg_4039[11]_i_6_n_2\
    );
\add_ln428_1_reg_4039[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(8),
      I1 => ret_69_fu_2264_p2(8),
      I2 => ret_69_fu_2264_p2(10),
      I3 => ret_69_fu_2264_p2(6),
      I4 => \add_ln428_1_reg_4039[11]_i_15_n_2\,
      I5 => ret_69_fu_2264_p2(7),
      O => \add_ln428_1_reg_4039[11]_i_7_n_2\
    );
\add_ln428_1_reg_4039[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(3),
      I1 => trunc_ln1364_3_reg_3967(3),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(3),
      O => \add_ln428_1_reg_4039[3]_i_10_n_2\
    );
\add_ln428_1_reg_4039[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(2),
      I1 => trunc_ln1364_3_reg_3967(2),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(2),
      O => \add_ln428_1_reg_4039[3]_i_11_n_2\
    );
\add_ln428_1_reg_4039[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(1),
      I1 => trunc_ln1364_3_reg_3967(1),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(1),
      O => \add_ln428_1_reg_4039[3]_i_12_n_2\
    );
\add_ln428_1_reg_4039[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_9_reg_3907(0),
      I1 => trunc_ln1364_3_reg_3967(0),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(0),
      O => \add_ln428_1_reg_4039[3]_i_13_n_2\
    );
\add_ln428_1_reg_4039[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(3),
      I1 => trunc_ln1364_3_reg_3967(3),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(3),
      O => \add_ln428_1_reg_4039[3]_i_15_n_2\
    );
\add_ln428_1_reg_4039[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(2),
      I1 => trunc_ln1364_3_reg_3967(2),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(2),
      O => \add_ln428_1_reg_4039[3]_i_16_n_2\
    );
\add_ln428_1_reg_4039[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(1),
      I1 => trunc_ln1364_3_reg_3967(1),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(1),
      O => \add_ln428_1_reg_4039[3]_i_17_n_2\
    );
\add_ln428_1_reg_4039[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(0),
      I1 => trunc_ln1364_3_reg_3967(0),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(0),
      O => \add_ln428_1_reg_4039[3]_i_18_n_2\
    );
\add_ln428_1_reg_4039[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_70_fu_2295_p2(2),
      I1 => ret_70_fu_2295_p2(1),
      I2 => ret_70_fu_2295_p2(0),
      I3 => ret_70_fu_2295_p2(10),
      I4 => ret_70_fu_2295_p2(3),
      O => \sext_ln428_fu_2322_p1__0\(3)
    );
\add_ln428_1_reg_4039[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_70_fu_2295_p2(0),
      I1 => ret_70_fu_2295_p2(1),
      I2 => ret_70_fu_2295_p2(10),
      I3 => ret_70_fu_2295_p2(2),
      O => \sext_ln428_fu_2322_p1__0\(2)
    );
\add_ln428_1_reg_4039[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_70_fu_2295_p2(0),
      I1 => ret_70_fu_2295_p2(10),
      I2 => ret_70_fu_2295_p2(1),
      O => \sext_ln428_fu_2322_p1__0\(1)
    );
\add_ln428_1_reg_4039[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(3),
      I1 => ret_69_fu_2264_p2(3),
      I2 => ret_69_fu_2264_p2(10),
      I3 => ret_69_fu_2264_p2(0),
      I4 => ret_69_fu_2264_p2(1),
      I5 => ret_69_fu_2264_p2(2),
      O => \add_ln428_1_reg_4039[3]_i_6_n_2\
    );
\add_ln428_1_reg_4039[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(2),
      I1 => ret_69_fu_2264_p2(2),
      I2 => ret_69_fu_2264_p2(10),
      I3 => ret_69_fu_2264_p2(1),
      I4 => ret_69_fu_2264_p2(0),
      O => \add_ln428_1_reg_4039[3]_i_7_n_2\
    );
\add_ln428_1_reg_4039[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_70_fu_2295_p2(1),
      I1 => ret_70_fu_2295_p2(10),
      I2 => ret_70_fu_2295_p2(0),
      I3 => ret_69_fu_2264_p2(1),
      I4 => ret_69_fu_2264_p2(10),
      I5 => ret_69_fu_2264_p2(0),
      O => \add_ln428_1_reg_4039[3]_i_8_n_2\
    );
\add_ln428_1_reg_4039[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_70_fu_2295_p2(0),
      I1 => ret_69_fu_2264_p2(0),
      O => \add_ln428_1_reg_4039[3]_i_9_n_2\
    );
\add_ln428_1_reg_4039[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_70_fu_2295_p2(3),
      I1 => ret_70_fu_2295_p2(0),
      I2 => ret_70_fu_2295_p2(1),
      I3 => ret_70_fu_2295_p2(2),
      I4 => ret_70_fu_2295_p2(4),
      O => \add_ln428_1_reg_4039[7]_i_10_n_2\
    );
\add_ln428_1_reg_4039[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_69_fu_2264_p2(3),
      I1 => ret_69_fu_2264_p2(0),
      I2 => ret_69_fu_2264_p2(1),
      I3 => ret_69_fu_2264_p2(2),
      I4 => ret_69_fu_2264_p2(4),
      O => \add_ln428_1_reg_4039[7]_i_11_n_2\
    );
\add_ln428_1_reg_4039[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_69_fu_2264_p2(2),
      I1 => ret_69_fu_2264_p2(1),
      I2 => ret_69_fu_2264_p2(0),
      I3 => ret_69_fu_2264_p2(3),
      O => \add_ln428_1_reg_4039[7]_i_12_n_2\
    );
\add_ln428_1_reg_4039[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_70_fu_2295_p2(6),
      I1 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I2 => ret_70_fu_2295_p2(10),
      I3 => ret_70_fu_2295_p2(7),
      O => \sext_ln428_fu_2322_p1__0\(7)
    );
\add_ln428_1_reg_4039[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I1 => ret_70_fu_2295_p2(10),
      I2 => ret_70_fu_2295_p2(6),
      O => \sext_ln428_fu_2322_p1__0\(6)
    );
\add_ln428_1_reg_4039[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln428_1_reg_4039[7]_i_10_n_2\,
      I1 => ret_70_fu_2295_p2(10),
      I2 => ret_70_fu_2295_p2(5),
      O => \sext_ln428_fu_2322_p1__0\(5)
    );
\add_ln428_1_reg_4039[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_70_fu_2295_p2(3),
      I1 => ret_70_fu_2295_p2(0),
      I2 => ret_70_fu_2295_p2(1),
      I3 => ret_70_fu_2295_p2(2),
      I4 => ret_70_fu_2295_p2(10),
      I5 => ret_70_fu_2295_p2(4),
      O => \sext_ln428_fu_2322_p1__0\(4)
    );
\add_ln428_1_reg_4039[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(7),
      I1 => ret_69_fu_2264_p2(7),
      I2 => ret_69_fu_2264_p2(10),
      I3 => \add_ln428_1_reg_4039[11]_i_15_n_2\,
      I4 => ret_69_fu_2264_p2(6),
      O => \add_ln428_1_reg_4039[7]_i_6_n_2\
    );
\add_ln428_1_reg_4039[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_70_fu_2295_p2(6),
      I1 => ret_70_fu_2295_p2(10),
      I2 => \add_ln428_1_reg_4039[11]_i_10_n_2\,
      I3 => ret_69_fu_2264_p2(6),
      I4 => ret_69_fu_2264_p2(10),
      I5 => \add_ln428_1_reg_4039[11]_i_15_n_2\,
      O => \add_ln428_1_reg_4039[7]_i_7_n_2\
    );
\add_ln428_1_reg_4039[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_70_fu_2295_p2(5),
      I1 => ret_70_fu_2295_p2(10),
      I2 => \add_ln428_1_reg_4039[7]_i_10_n_2\,
      I3 => ret_69_fu_2264_p2(5),
      I4 => ret_69_fu_2264_p2(10),
      I5 => \add_ln428_1_reg_4039[7]_i_11_n_2\,
      O => \add_ln428_1_reg_4039[7]_i_8_n_2\
    );
\add_ln428_1_reg_4039[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln428_fu_2322_p1__0\(4),
      I1 => ret_69_fu_2264_p2(4),
      I2 => ret_69_fu_2264_p2(10),
      I3 => \add_ln428_1_reg_4039[7]_i_12_n_2\,
      O => \add_ln428_1_reg_4039[7]_i_9_n_2\
    );
\add_ln428_1_reg_4039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(0),
      Q => add_ln428_1_reg_4039(0),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(10),
      Q => add_ln428_1_reg_4039(10),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(11),
      Q => add_ln428_1_reg_4039(11),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln428_1_reg_4039_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln428_1_reg_4039_reg[11]_i_1_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[11]_i_1_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln428_1_reg_4039[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln428_fu_2322_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln428_1_fu_2332_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln428_1_reg_4039[11]_i_5_n_2\,
      S(1) => \add_ln428_1_reg_4039[11]_i_6_n_2\,
      S(0) => \add_ln428_1_reg_4039[11]_i_7_n_2\
    );
\add_ln428_1_reg_4039_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln428_1_reg_4039_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln428_1_reg_4039_reg[11]_i_12_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln428_1_reg_4039[11]_i_24_n_2\,
      DI(0) => sext_ln69_8_reg_3901(8),
      O(3) => \NLW_add_ln428_1_reg_4039_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_69_fu_2264_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln428_1_reg_4039[11]_i_25_n_2\,
      S(1) => \add_ln428_1_reg_4039[11]_i_26_n_2\,
      S(0) => \add_ln428_1_reg_4039[11]_i_27_n_2\
    );
\add_ln428_1_reg_4039_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[3]_i_14_n_2\,
      CO(3) => \add_ln428_1_reg_4039_reg[11]_i_14_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[11]_i_14_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[11]_i_14_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_8_reg_3901(7 downto 4),
      O(3 downto 0) => ret_69_fu_2264_p2(7 downto 4),
      S(3) => \add_ln428_1_reg_4039[11]_i_28_n_2\,
      S(2) => \add_ln428_1_reg_4039[11]_i_29_n_2\,
      S(1) => \add_ln428_1_reg_4039[11]_i_30_n_2\,
      S(0) => \add_ln428_1_reg_4039[11]_i_31_n_2\
    );
\add_ln428_1_reg_4039_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln428_1_reg_4039_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln428_1_reg_4039_reg[11]_i_8_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln1364_1_fu_2042_p3(9),
      DI(0) => sext_ln69_9_reg_3907(8),
      O(3) => \NLW_add_ln428_1_reg_4039_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_70_fu_2295_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln428_1_reg_4039[11]_i_17_n_2\,
      S(1) => \add_ln428_1_reg_4039[11]_i_18_n_2\,
      S(0) => \add_ln428_1_reg_4039[11]_i_19_n_2\
    );
\add_ln428_1_reg_4039_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[3]_i_5_n_2\,
      CO(3) => \add_ln428_1_reg_4039_reg[11]_i_9_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[11]_i_9_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[11]_i_9_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_9_reg_3907(7 downto 4),
      O(3 downto 0) => ret_70_fu_2295_p2(7 downto 4),
      S(3) => \add_ln428_1_reg_4039[11]_i_20_n_2\,
      S(2) => \add_ln428_1_reg_4039[11]_i_21_n_2\,
      S(1) => \add_ln428_1_reg_4039[11]_i_22_n_2\,
      S(0) => \add_ln428_1_reg_4039[11]_i_23_n_2\
    );
\add_ln428_1_reg_4039_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(1),
      Q => add_ln428_1_reg_4039(1),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(2),
      Q => add_ln428_1_reg_4039(2),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(3),
      Q => add_ln428_1_reg_4039(3),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_1_reg_4039_reg[3]_i_1_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[3]_i_1_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[3]_i_1_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln428_fu_2322_p1__0\(3 downto 1),
      DI(0) => ret_70_fu_2295_p2(0),
      O(3 downto 0) => add_ln428_1_fu_2332_p2(3 downto 0),
      S(3) => \add_ln428_1_reg_4039[3]_i_6_n_2\,
      S(2) => \add_ln428_1_reg_4039[3]_i_7_n_2\,
      S(1) => \add_ln428_1_reg_4039[3]_i_8_n_2\,
      S(0) => \add_ln428_1_reg_4039[3]_i_9_n_2\
    );
\add_ln428_1_reg_4039_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_1_reg_4039_reg[3]_i_14_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[3]_i_14_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[3]_i_14_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_8_reg_3901(3 downto 0),
      O(3 downto 0) => ret_69_fu_2264_p2(3 downto 0),
      S(3) => \add_ln428_1_reg_4039[3]_i_15_n_2\,
      S(2) => \add_ln428_1_reg_4039[3]_i_16_n_2\,
      S(1) => \add_ln428_1_reg_4039[3]_i_17_n_2\,
      S(0) => \add_ln428_1_reg_4039[3]_i_18_n_2\
    );
\add_ln428_1_reg_4039_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_1_reg_4039_reg[3]_i_5_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[3]_i_5_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[3]_i_5_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_9_reg_3907(3 downto 0),
      O(3 downto 0) => ret_70_fu_2295_p2(3 downto 0),
      S(3) => \add_ln428_1_reg_4039[3]_i_10_n_2\,
      S(2) => \add_ln428_1_reg_4039[3]_i_11_n_2\,
      S(1) => \add_ln428_1_reg_4039[3]_i_12_n_2\,
      S(0) => \add_ln428_1_reg_4039[3]_i_13_n_2\
    );
\add_ln428_1_reg_4039_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(4),
      Q => add_ln428_1_reg_4039(4),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(5),
      Q => add_ln428_1_reg_4039(5),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(6),
      Q => add_ln428_1_reg_4039(6),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(7),
      Q => add_ln428_1_reg_4039(7),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_1_reg_4039_reg[3]_i_1_n_2\,
      CO(3) => \add_ln428_1_reg_4039_reg[7]_i_1_n_2\,
      CO(2) => \add_ln428_1_reg_4039_reg[7]_i_1_n_3\,
      CO(1) => \add_ln428_1_reg_4039_reg[7]_i_1_n_4\,
      CO(0) => \add_ln428_1_reg_4039_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln428_fu_2322_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln428_1_fu_2332_p2(7 downto 4),
      S(3) => \add_ln428_1_reg_4039[7]_i_6_n_2\,
      S(2) => \add_ln428_1_reg_4039[7]_i_7_n_2\,
      S(1) => \add_ln428_1_reg_4039[7]_i_8_n_2\,
      S(0) => \add_ln428_1_reg_4039[7]_i_9_n_2\
    );
\add_ln428_1_reg_4039_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(8),
      Q => add_ln428_1_reg_4039(8),
      R => '0'
    );
\add_ln428_1_reg_4039_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_1_fu_2332_p2(9),
      Q => add_ln428_1_reg_4039(9),
      R => '0'
    );
\add_ln428_reg_4033[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_68_fu_2233_p2(4),
      I1 => ret_68_fu_2233_p2(2),
      I2 => ret_68_fu_2233_p2(1),
      I3 => ret_68_fu_2233_p2(0),
      I4 => ret_68_fu_2233_p2(3),
      I5 => ret_68_fu_2233_p2(5),
      O => \add_ln428_reg_4033[11]_i_10_n_2\
    );
\add_ln428_reg_4033[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_68_fu_2233_p2(10),
      I1 => ret_68_fu_2233_p2(8),
      I2 => ret_68_fu_2233_p2(6),
      I3 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I4 => ret_68_fu_2233_p2(7),
      I5 => ret_68_fu_2233_p2(9),
      O => sext_ln1347_4_fu_2260_p1(10)
    );
\add_ln428_reg_4033[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_67_fu_2202_p2(7),
      I1 => \add_ln428_reg_4033[11]_i_15_n_2\,
      I2 => ret_67_fu_2202_p2(6),
      I3 => ret_67_fu_2202_p2(8),
      O => \add_ln428_reg_4033[11]_i_13_n_2\
    );
\add_ln428_reg_4033[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_67_fu_2202_p2(4),
      I1 => ret_67_fu_2202_p2(2),
      I2 => ret_67_fu_2202_p2(1),
      I3 => ret_67_fu_2202_p2(0),
      I4 => ret_67_fu_2202_p2(3),
      I5 => ret_67_fu_2202_p2(5),
      O => \add_ln428_reg_4033[11]_i_15_n_2\
    );
\add_ln428_reg_4033[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_24_reg_3962,
      I1 => sub_ln1364_11_reg_3972(9),
      O => \add_ln428_reg_4033[11]_i_16_n_2\
    );
\add_ln428_reg_4033[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => sub_ln1364_11_reg_3972(10),
      I2 => tmp_24_reg_3962,
      O => \add_ln428_reg_4033[11]_i_17_n_2\
    );
\add_ln428_reg_4033[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => tmp_24_reg_3962,
      I2 => sext_ln69_7_reg_3895(9),
      O => \add_ln428_reg_4033[11]_i_18_n_2\
    );
\add_ln428_reg_4033[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(8),
      I1 => trunc_ln1364_3_reg_3967(8),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(8),
      O => \add_ln428_reg_4033[11]_i_19_n_2\
    );
\add_ln428_reg_4033[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_68_fu_2233_p2(9),
      I1 => ret_68_fu_2233_p2(7),
      I2 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I3 => ret_68_fu_2233_p2(6),
      I4 => ret_68_fu_2233_p2(8),
      I5 => ret_68_fu_2233_p2(10),
      O => \add_ln428_reg_4033[11]_i_2_n_2\
    );
\add_ln428_reg_4033[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(7),
      I1 => trunc_ln1364_3_reg_3967(7),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(7),
      O => \add_ln428_reg_4033[11]_i_20_n_2\
    );
\add_ln428_reg_4033[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(6),
      I1 => trunc_ln1364_3_reg_3967(6),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(6),
      O => \add_ln428_reg_4033[11]_i_21_n_2\
    );
\add_ln428_reg_4033[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(5),
      I1 => trunc_ln1364_3_reg_3967(5),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(5),
      O => \add_ln428_reg_4033[11]_i_22_n_2\
    );
\add_ln428_reg_4033[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(4),
      I1 => trunc_ln1364_3_reg_3967(4),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(4),
      O => \add_ln428_reg_4033[11]_i_23_n_2\
    );
\add_ln428_reg_4033[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_24_reg_3962,
      I1 => sub_ln1364_11_reg_3972(9),
      O => \add_ln428_reg_4033[11]_i_24_n_2\
    );
\add_ln428_reg_4033[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => sub_ln1364_11_reg_3972(10),
      I2 => tmp_24_reg_3962,
      O => \add_ln428_reg_4033[11]_i_25_n_2\
    );
\add_ln428_reg_4033[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_11_reg_3972(9),
      I1 => tmp_24_reg_3962,
      I2 => sext_ln69_6_reg_3890(9),
      O => \add_ln428_reg_4033[11]_i_26_n_2\
    );
\add_ln428_reg_4033[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(8),
      I1 => trunc_ln1364_3_reg_3967(8),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(8),
      O => \add_ln428_reg_4033[11]_i_27_n_2\
    );
\add_ln428_reg_4033[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(7),
      I1 => trunc_ln1364_3_reg_3967(7),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(7),
      O => \add_ln428_reg_4033[11]_i_28_n_2\
    );
\add_ln428_reg_4033[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(6),
      I1 => trunc_ln1364_3_reg_3967(6),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(6),
      O => \add_ln428_reg_4033[11]_i_29_n_2\
    );
\add_ln428_reg_4033[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_68_fu_2233_p2(8),
      I1 => ret_68_fu_2233_p2(6),
      I2 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I3 => ret_68_fu_2233_p2(7),
      I4 => ret_68_fu_2233_p2(10),
      I5 => ret_68_fu_2233_p2(9),
      O => \sext_ln1347_4_fu_2260_p1__0\(9)
    );
\add_ln428_reg_4033[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(5),
      I1 => trunc_ln1364_3_reg_3967(5),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(5),
      O => \add_ln428_reg_4033[11]_i_30_n_2\
    );
\add_ln428_reg_4033[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(4),
      I1 => trunc_ln1364_3_reg_3967(4),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(4),
      O => \add_ln428_reg_4033[11]_i_31_n_2\
    );
\add_ln428_reg_4033[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_68_fu_2233_p2(7),
      I1 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I2 => ret_68_fu_2233_p2(6),
      I3 => ret_68_fu_2233_p2(10),
      I4 => ret_68_fu_2233_p2(8),
      O => \sext_ln1347_4_fu_2260_p1__0\(8)
    );
\add_ln428_reg_4033[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln1347_4_fu_2260_p1(10),
      I1 => ret_67_fu_2202_p2(9),
      I2 => \add_ln428_reg_4033[11]_i_13_n_2\,
      I3 => ret_67_fu_2202_p2(10),
      O => \add_ln428_reg_4033[11]_i_5_n_2\
    );
\add_ln428_reg_4033[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(9),
      I1 => ret_67_fu_2202_p2(9),
      I2 => ret_67_fu_2202_p2(10),
      I3 => \add_ln428_reg_4033[11]_i_13_n_2\,
      O => \add_ln428_reg_4033[11]_i_6_n_2\
    );
\add_ln428_reg_4033[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(8),
      I1 => ret_67_fu_2202_p2(8),
      I2 => ret_67_fu_2202_p2(10),
      I3 => ret_67_fu_2202_p2(6),
      I4 => \add_ln428_reg_4033[11]_i_15_n_2\,
      I5 => ret_67_fu_2202_p2(7),
      O => \add_ln428_reg_4033[11]_i_7_n_2\
    );
\add_ln428_reg_4033[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(3),
      I1 => trunc_ln1364_3_reg_3967(3),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(3),
      O => \add_ln428_reg_4033[3]_i_10_n_2\
    );
\add_ln428_reg_4033[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(2),
      I1 => trunc_ln1364_3_reg_3967(2),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(2),
      O => \add_ln428_reg_4033[3]_i_11_n_2\
    );
\add_ln428_reg_4033[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(1),
      I1 => trunc_ln1364_3_reg_3967(1),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(1),
      O => \add_ln428_reg_4033[3]_i_12_n_2\
    );
\add_ln428_reg_4033[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(0),
      I1 => trunc_ln1364_3_reg_3967(0),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(0),
      O => \add_ln428_reg_4033[3]_i_13_n_2\
    );
\add_ln428_reg_4033[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(3),
      I1 => trunc_ln1364_3_reg_3967(3),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(3),
      O => \add_ln428_reg_4033[3]_i_15_n_2\
    );
\add_ln428_reg_4033[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(2),
      I1 => trunc_ln1364_3_reg_3967(2),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(2),
      O => \add_ln428_reg_4033[3]_i_16_n_2\
    );
\add_ln428_reg_4033[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(1),
      I1 => trunc_ln1364_3_reg_3967(1),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(1),
      O => \add_ln428_reg_4033[3]_i_17_n_2\
    );
\add_ln428_reg_4033[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_6_reg_3890(0),
      I1 => trunc_ln1364_3_reg_3967(0),
      I2 => tmp_24_reg_3962,
      I3 => sub_ln1364_11_reg_3972(0),
      O => \add_ln428_reg_4033[3]_i_18_n_2\
    );
\add_ln428_reg_4033[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_68_fu_2233_p2(2),
      I1 => ret_68_fu_2233_p2(1),
      I2 => ret_68_fu_2233_p2(0),
      I3 => ret_68_fu_2233_p2(10),
      I4 => ret_68_fu_2233_p2(3),
      O => \sext_ln1347_4_fu_2260_p1__0\(3)
    );
\add_ln428_reg_4033[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_68_fu_2233_p2(0),
      I1 => ret_68_fu_2233_p2(1),
      I2 => ret_68_fu_2233_p2(10),
      I3 => ret_68_fu_2233_p2(2),
      O => \sext_ln1347_4_fu_2260_p1__0\(2)
    );
\add_ln428_reg_4033[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_68_fu_2233_p2(0),
      I1 => ret_68_fu_2233_p2(10),
      I2 => ret_68_fu_2233_p2(1),
      O => \sext_ln1347_4_fu_2260_p1__0\(1)
    );
\add_ln428_reg_4033[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(3),
      I1 => ret_67_fu_2202_p2(3),
      I2 => ret_67_fu_2202_p2(10),
      I3 => ret_67_fu_2202_p2(0),
      I4 => ret_67_fu_2202_p2(1),
      I5 => ret_67_fu_2202_p2(2),
      O => \add_ln428_reg_4033[3]_i_6_n_2\
    );
\add_ln428_reg_4033[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(2),
      I1 => ret_67_fu_2202_p2(2),
      I2 => ret_67_fu_2202_p2(10),
      I3 => ret_67_fu_2202_p2(1),
      I4 => ret_67_fu_2202_p2(0),
      O => \add_ln428_reg_4033[3]_i_7_n_2\
    );
\add_ln428_reg_4033[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_68_fu_2233_p2(1),
      I1 => ret_68_fu_2233_p2(10),
      I2 => ret_68_fu_2233_p2(0),
      I3 => ret_67_fu_2202_p2(1),
      I4 => ret_67_fu_2202_p2(10),
      I5 => ret_67_fu_2202_p2(0),
      O => \add_ln428_reg_4033[3]_i_8_n_2\
    );
\add_ln428_reg_4033[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_68_fu_2233_p2(0),
      I1 => ret_67_fu_2202_p2(0),
      O => \add_ln428_reg_4033[3]_i_9_n_2\
    );
\add_ln428_reg_4033[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_68_fu_2233_p2(3),
      I1 => ret_68_fu_2233_p2(0),
      I2 => ret_68_fu_2233_p2(1),
      I3 => ret_68_fu_2233_p2(2),
      I4 => ret_68_fu_2233_p2(4),
      O => \add_ln428_reg_4033[7]_i_10_n_2\
    );
\add_ln428_reg_4033[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_67_fu_2202_p2(3),
      I1 => ret_67_fu_2202_p2(0),
      I2 => ret_67_fu_2202_p2(1),
      I3 => ret_67_fu_2202_p2(2),
      I4 => ret_67_fu_2202_p2(4),
      O => \add_ln428_reg_4033[7]_i_11_n_2\
    );
\add_ln428_reg_4033[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_67_fu_2202_p2(2),
      I1 => ret_67_fu_2202_p2(1),
      I2 => ret_67_fu_2202_p2(0),
      I3 => ret_67_fu_2202_p2(3),
      O => \add_ln428_reg_4033[7]_i_12_n_2\
    );
\add_ln428_reg_4033[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_68_fu_2233_p2(6),
      I1 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I2 => ret_68_fu_2233_p2(10),
      I3 => ret_68_fu_2233_p2(7),
      O => \sext_ln1347_4_fu_2260_p1__0\(7)
    );
\add_ln428_reg_4033[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I1 => ret_68_fu_2233_p2(10),
      I2 => ret_68_fu_2233_p2(6),
      O => \sext_ln1347_4_fu_2260_p1__0\(6)
    );
\add_ln428_reg_4033[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln428_reg_4033[7]_i_10_n_2\,
      I1 => ret_68_fu_2233_p2(10),
      I2 => ret_68_fu_2233_p2(5),
      O => \sext_ln1347_4_fu_2260_p1__0\(5)
    );
\add_ln428_reg_4033[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_68_fu_2233_p2(3),
      I1 => ret_68_fu_2233_p2(0),
      I2 => ret_68_fu_2233_p2(1),
      I3 => ret_68_fu_2233_p2(2),
      I4 => ret_68_fu_2233_p2(10),
      I5 => ret_68_fu_2233_p2(4),
      O => \sext_ln1347_4_fu_2260_p1__0\(4)
    );
\add_ln428_reg_4033[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(7),
      I1 => ret_67_fu_2202_p2(7),
      I2 => ret_67_fu_2202_p2(10),
      I3 => \add_ln428_reg_4033[11]_i_15_n_2\,
      I4 => ret_67_fu_2202_p2(6),
      O => \add_ln428_reg_4033[7]_i_6_n_2\
    );
\add_ln428_reg_4033[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_68_fu_2233_p2(6),
      I1 => ret_68_fu_2233_p2(10),
      I2 => \add_ln428_reg_4033[11]_i_10_n_2\,
      I3 => ret_67_fu_2202_p2(6),
      I4 => ret_67_fu_2202_p2(10),
      I5 => \add_ln428_reg_4033[11]_i_15_n_2\,
      O => \add_ln428_reg_4033[7]_i_7_n_2\
    );
\add_ln428_reg_4033[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_68_fu_2233_p2(5),
      I1 => ret_68_fu_2233_p2(10),
      I2 => \add_ln428_reg_4033[7]_i_10_n_2\,
      I3 => ret_67_fu_2202_p2(5),
      I4 => ret_67_fu_2202_p2(10),
      I5 => \add_ln428_reg_4033[7]_i_11_n_2\,
      O => \add_ln428_reg_4033[7]_i_8_n_2\
    );
\add_ln428_reg_4033[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_4_fu_2260_p1__0\(4),
      I1 => ret_67_fu_2202_p2(4),
      I2 => ret_67_fu_2202_p2(10),
      I3 => \add_ln428_reg_4033[7]_i_12_n_2\,
      O => \add_ln428_reg_4033[7]_i_9_n_2\
    );
\add_ln428_reg_4033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(0),
      Q => add_ln428_reg_4033(0),
      R => '0'
    );
\add_ln428_reg_4033_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(10),
      Q => add_ln428_reg_4033(10),
      R => '0'
    );
\add_ln428_reg_4033_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(11),
      Q => add_ln428_reg_4033(11),
      R => '0'
    );
\add_ln428_reg_4033_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln428_reg_4033_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln428_reg_4033_reg[11]_i_1_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[11]_i_1_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln428_reg_4033[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln1347_4_fu_2260_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln428_fu_2326_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln428_reg_4033[11]_i_5_n_2\,
      S(1) => \add_ln428_reg_4033[11]_i_6_n_2\,
      S(0) => \add_ln428_reg_4033[11]_i_7_n_2\
    );
\add_ln428_reg_4033_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln428_reg_4033_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln428_reg_4033_reg[11]_i_12_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln428_reg_4033[11]_i_24_n_2\,
      DI(0) => sext_ln69_6_reg_3890(8),
      O(3) => \NLW_add_ln428_reg_4033_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_67_fu_2202_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln428_reg_4033[11]_i_25_n_2\,
      S(1) => \add_ln428_reg_4033[11]_i_26_n_2\,
      S(0) => \add_ln428_reg_4033[11]_i_27_n_2\
    );
\add_ln428_reg_4033_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[3]_i_14_n_2\,
      CO(3) => \add_ln428_reg_4033_reg[11]_i_14_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[11]_i_14_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[11]_i_14_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_6_reg_3890(7 downto 4),
      O(3 downto 0) => ret_67_fu_2202_p2(7 downto 4),
      S(3) => \add_ln428_reg_4033[11]_i_28_n_2\,
      S(2) => \add_ln428_reg_4033[11]_i_29_n_2\,
      S(1) => \add_ln428_reg_4033[11]_i_30_n_2\,
      S(0) => \add_ln428_reg_4033[11]_i_31_n_2\
    );
\add_ln428_reg_4033_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln428_reg_4033_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln428_reg_4033_reg[11]_i_8_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln428_reg_4033[11]_i_16_n_2\,
      DI(0) => sext_ln69_7_reg_3895(8),
      O(3) => \NLW_add_ln428_reg_4033_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_68_fu_2233_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln428_reg_4033[11]_i_17_n_2\,
      S(1) => \add_ln428_reg_4033[11]_i_18_n_2\,
      S(0) => \add_ln428_reg_4033[11]_i_19_n_2\
    );
\add_ln428_reg_4033_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[3]_i_5_n_2\,
      CO(3) => \add_ln428_reg_4033_reg[11]_i_9_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[11]_i_9_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[11]_i_9_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_7_reg_3895(7 downto 4),
      O(3 downto 0) => ret_68_fu_2233_p2(7 downto 4),
      S(3) => \add_ln428_reg_4033[11]_i_20_n_2\,
      S(2) => \add_ln428_reg_4033[11]_i_21_n_2\,
      S(1) => \add_ln428_reg_4033[11]_i_22_n_2\,
      S(0) => \add_ln428_reg_4033[11]_i_23_n_2\
    );
\add_ln428_reg_4033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(1),
      Q => add_ln428_reg_4033(1),
      R => '0'
    );
\add_ln428_reg_4033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(2),
      Q => add_ln428_reg_4033(2),
      R => '0'
    );
\add_ln428_reg_4033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(3),
      Q => add_ln428_reg_4033(3),
      R => '0'
    );
\add_ln428_reg_4033_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_reg_4033_reg[3]_i_1_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[3]_i_1_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[3]_i_1_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln1347_4_fu_2260_p1__0\(3 downto 1),
      DI(0) => ret_68_fu_2233_p2(0),
      O(3 downto 0) => add_ln428_fu_2326_p2(3 downto 0),
      S(3) => \add_ln428_reg_4033[3]_i_6_n_2\,
      S(2) => \add_ln428_reg_4033[3]_i_7_n_2\,
      S(1) => \add_ln428_reg_4033[3]_i_8_n_2\,
      S(0) => \add_ln428_reg_4033[3]_i_9_n_2\
    );
\add_ln428_reg_4033_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_reg_4033_reg[3]_i_14_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[3]_i_14_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[3]_i_14_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_6_reg_3890(3 downto 0),
      O(3 downto 0) => ret_67_fu_2202_p2(3 downto 0),
      S(3) => \add_ln428_reg_4033[3]_i_15_n_2\,
      S(2) => \add_ln428_reg_4033[3]_i_16_n_2\,
      S(1) => \add_ln428_reg_4033[3]_i_17_n_2\,
      S(0) => \add_ln428_reg_4033[3]_i_18_n_2\
    );
\add_ln428_reg_4033_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln428_reg_4033_reg[3]_i_5_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[3]_i_5_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[3]_i_5_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_7_reg_3895(3 downto 0),
      O(3 downto 0) => ret_68_fu_2233_p2(3 downto 0),
      S(3) => \add_ln428_reg_4033[3]_i_10_n_2\,
      S(2) => \add_ln428_reg_4033[3]_i_11_n_2\,
      S(1) => \add_ln428_reg_4033[3]_i_12_n_2\,
      S(0) => \add_ln428_reg_4033[3]_i_13_n_2\
    );
\add_ln428_reg_4033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(4),
      Q => add_ln428_reg_4033(4),
      R => '0'
    );
\add_ln428_reg_4033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(5),
      Q => add_ln428_reg_4033(5),
      R => '0'
    );
\add_ln428_reg_4033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(6),
      Q => add_ln428_reg_4033(6),
      R => '0'
    );
\add_ln428_reg_4033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(7),
      Q => add_ln428_reg_4033(7),
      R => '0'
    );
\add_ln428_reg_4033_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln428_reg_4033_reg[3]_i_1_n_2\,
      CO(3) => \add_ln428_reg_4033_reg[7]_i_1_n_2\,
      CO(2) => \add_ln428_reg_4033_reg[7]_i_1_n_3\,
      CO(1) => \add_ln428_reg_4033_reg[7]_i_1_n_4\,
      CO(0) => \add_ln428_reg_4033_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln1347_4_fu_2260_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln428_fu_2326_p2(7 downto 4),
      S(3) => \add_ln428_reg_4033[7]_i_6_n_2\,
      S(2) => \add_ln428_reg_4033[7]_i_7_n_2\,
      S(1) => \add_ln428_reg_4033[7]_i_8_n_2\,
      S(0) => \add_ln428_reg_4033[7]_i_9_n_2\
    );
\add_ln428_reg_4033_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(8),
      Q => add_ln428_reg_4033(8),
      R => '0'
    );
\add_ln428_reg_4033_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln428_fu_2326_p2(9),
      Q => add_ln428_reg_4033(9),
      R => '0'
    );
\add_ln429_1_reg_4051[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_74_fu_2431_p2(4),
      I1 => ret_74_fu_2431_p2(2),
      I2 => ret_74_fu_2431_p2(1),
      I3 => ret_74_fu_2431_p2(0),
      I4 => ret_74_fu_2431_p2(3),
      I5 => ret_74_fu_2431_p2(5),
      O => \add_ln429_1_reg_4051[11]_i_10_n_2\
    );
\add_ln429_1_reg_4051[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_74_fu_2431_p2(10),
      I1 => ret_74_fu_2431_p2(8),
      I2 => ret_74_fu_2431_p2(6),
      I3 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I4 => ret_74_fu_2431_p2(7),
      I5 => ret_74_fu_2431_p2(9),
      O => sext_ln429_fu_2458_p1(10)
    );
\add_ln429_1_reg_4051[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_73_fu_2400_p2(7),
      I1 => \add_ln429_1_reg_4051[11]_i_15_n_2\,
      I2 => ret_73_fu_2400_p2(6),
      I3 => ret_73_fu_2400_p2(8),
      O => \add_ln429_1_reg_4051[11]_i_13_n_2\
    );
\add_ln429_1_reg_4051[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_73_fu_2400_p2(4),
      I1 => ret_73_fu_2400_p2(2),
      I2 => ret_73_fu_2400_p2(1),
      I3 => ret_73_fu_2400_p2(0),
      I4 => ret_73_fu_2400_p2(3),
      I5 => ret_73_fu_2400_p2(5),
      O => \add_ln429_1_reg_4051[11]_i_15_n_2\
    );
\add_ln429_1_reg_4051[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_25_reg_3977,
      I1 => sub_ln1364_13_reg_3987(9),
      O => select_ln1364_2_fu_2051_p3(9)
    );
\add_ln429_1_reg_4051[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => sub_ln1364_13_reg_3987(10),
      I2 => tmp_25_reg_3977,
      O => \add_ln429_1_reg_4051[11]_i_17_n_2\
    );
\add_ln429_1_reg_4051[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => tmp_25_reg_3977,
      I2 => sext_ln69_8_reg_3901(9),
      O => \add_ln429_1_reg_4051[11]_i_18_n_2\
    );
\add_ln429_1_reg_4051[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(8),
      I1 => trunc_ln1364_5_reg_3982(8),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(8),
      O => \add_ln429_1_reg_4051[11]_i_19_n_2\
    );
\add_ln429_1_reg_4051[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_74_fu_2431_p2(9),
      I1 => ret_74_fu_2431_p2(7),
      I2 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I3 => ret_74_fu_2431_p2(6),
      I4 => ret_74_fu_2431_p2(8),
      I5 => ret_74_fu_2431_p2(10),
      O => \add_ln429_1_reg_4051[11]_i_2_n_2\
    );
\add_ln429_1_reg_4051[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(7),
      I1 => trunc_ln1364_5_reg_3982(7),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(7),
      O => \add_ln429_1_reg_4051[11]_i_20_n_2\
    );
\add_ln429_1_reg_4051[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(6),
      I1 => trunc_ln1364_5_reg_3982(6),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(6),
      O => \add_ln429_1_reg_4051[11]_i_21_n_2\
    );
\add_ln429_1_reg_4051[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(5),
      I1 => trunc_ln1364_5_reg_3982(5),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(5),
      O => \add_ln429_1_reg_4051[11]_i_22_n_2\
    );
\add_ln429_1_reg_4051[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(4),
      I1 => trunc_ln1364_5_reg_3982(4),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(4),
      O => \add_ln429_1_reg_4051[11]_i_23_n_2\
    );
\add_ln429_1_reg_4051[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_25_reg_3977,
      I1 => sub_ln1364_13_reg_3987(9),
      O => \add_ln429_1_reg_4051[11]_i_24_n_2\
    );
\add_ln429_1_reg_4051[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => sub_ln1364_13_reg_3987(10),
      I2 => tmp_25_reg_3977,
      O => \add_ln429_1_reg_4051[11]_i_25_n_2\
    );
\add_ln429_1_reg_4051[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => tmp_25_reg_3977,
      I2 => sext_ln69_13_reg_3922(9),
      O => \add_ln429_1_reg_4051[11]_i_26_n_2\
    );
\add_ln429_1_reg_4051[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(8),
      I1 => trunc_ln1364_5_reg_3982(8),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(8),
      O => \add_ln429_1_reg_4051[11]_i_27_n_2\
    );
\add_ln429_1_reg_4051[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(7),
      I1 => trunc_ln1364_5_reg_3982(7),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(7),
      O => \add_ln429_1_reg_4051[11]_i_28_n_2\
    );
\add_ln429_1_reg_4051[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(6),
      I1 => trunc_ln1364_5_reg_3982(6),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(6),
      O => \add_ln429_1_reg_4051[11]_i_29_n_2\
    );
\add_ln429_1_reg_4051[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_74_fu_2431_p2(8),
      I1 => ret_74_fu_2431_p2(6),
      I2 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I3 => ret_74_fu_2431_p2(7),
      I4 => ret_74_fu_2431_p2(10),
      I5 => ret_74_fu_2431_p2(9),
      O => \sext_ln429_fu_2458_p1__0\(9)
    );
\add_ln429_1_reg_4051[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(5),
      I1 => trunc_ln1364_5_reg_3982(5),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(5),
      O => \add_ln429_1_reg_4051[11]_i_30_n_2\
    );
\add_ln429_1_reg_4051[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(4),
      I1 => trunc_ln1364_5_reg_3982(4),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(4),
      O => \add_ln429_1_reg_4051[11]_i_31_n_2\
    );
\add_ln429_1_reg_4051[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_74_fu_2431_p2(7),
      I1 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I2 => ret_74_fu_2431_p2(6),
      I3 => ret_74_fu_2431_p2(10),
      I4 => ret_74_fu_2431_p2(8),
      O => \sext_ln429_fu_2458_p1__0\(8)
    );
\add_ln429_1_reg_4051[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln429_fu_2458_p1(10),
      I1 => ret_73_fu_2400_p2(9),
      I2 => \add_ln429_1_reg_4051[11]_i_13_n_2\,
      I3 => ret_73_fu_2400_p2(10),
      O => \add_ln429_1_reg_4051[11]_i_5_n_2\
    );
\add_ln429_1_reg_4051[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(9),
      I1 => ret_73_fu_2400_p2(9),
      I2 => ret_73_fu_2400_p2(10),
      I3 => \add_ln429_1_reg_4051[11]_i_13_n_2\,
      O => \add_ln429_1_reg_4051[11]_i_6_n_2\
    );
\add_ln429_1_reg_4051[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(8),
      I1 => ret_73_fu_2400_p2(8),
      I2 => ret_73_fu_2400_p2(10),
      I3 => ret_73_fu_2400_p2(6),
      I4 => \add_ln429_1_reg_4051[11]_i_15_n_2\,
      I5 => ret_73_fu_2400_p2(7),
      O => \add_ln429_1_reg_4051[11]_i_7_n_2\
    );
\add_ln429_1_reg_4051[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(3),
      I1 => trunc_ln1364_5_reg_3982(3),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(3),
      O => \add_ln429_1_reg_4051[3]_i_10_n_2\
    );
\add_ln429_1_reg_4051[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(2),
      I1 => trunc_ln1364_5_reg_3982(2),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(2),
      O => \add_ln429_1_reg_4051[3]_i_11_n_2\
    );
\add_ln429_1_reg_4051[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(1),
      I1 => trunc_ln1364_5_reg_3982(1),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(1),
      O => \add_ln429_1_reg_4051[3]_i_12_n_2\
    );
\add_ln429_1_reg_4051[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_8_reg_3901(0),
      I1 => trunc_ln1364_5_reg_3982(0),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(0),
      O => \add_ln429_1_reg_4051[3]_i_13_n_2\
    );
\add_ln429_1_reg_4051[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(3),
      I1 => trunc_ln1364_5_reg_3982(3),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(3),
      O => \add_ln429_1_reg_4051[3]_i_15_n_2\
    );
\add_ln429_1_reg_4051[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(2),
      I1 => trunc_ln1364_5_reg_3982(2),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(2),
      O => \add_ln429_1_reg_4051[3]_i_16_n_2\
    );
\add_ln429_1_reg_4051[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(1),
      I1 => trunc_ln1364_5_reg_3982(1),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(1),
      O => \add_ln429_1_reg_4051[3]_i_17_n_2\
    );
\add_ln429_1_reg_4051[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_13_reg_3922(0),
      I1 => trunc_ln1364_5_reg_3982(0),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(0),
      O => \add_ln429_1_reg_4051[3]_i_18_n_2\
    );
\add_ln429_1_reg_4051[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_74_fu_2431_p2(2),
      I1 => ret_74_fu_2431_p2(1),
      I2 => ret_74_fu_2431_p2(0),
      I3 => ret_74_fu_2431_p2(10),
      I4 => ret_74_fu_2431_p2(3),
      O => \sext_ln429_fu_2458_p1__0\(3)
    );
\add_ln429_1_reg_4051[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_74_fu_2431_p2(0),
      I1 => ret_74_fu_2431_p2(1),
      I2 => ret_74_fu_2431_p2(10),
      I3 => ret_74_fu_2431_p2(2),
      O => \sext_ln429_fu_2458_p1__0\(2)
    );
\add_ln429_1_reg_4051[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_74_fu_2431_p2(0),
      I1 => ret_74_fu_2431_p2(10),
      I2 => ret_74_fu_2431_p2(1),
      O => \sext_ln429_fu_2458_p1__0\(1)
    );
\add_ln429_1_reg_4051[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(3),
      I1 => ret_73_fu_2400_p2(3),
      I2 => ret_73_fu_2400_p2(10),
      I3 => ret_73_fu_2400_p2(0),
      I4 => ret_73_fu_2400_p2(1),
      I5 => ret_73_fu_2400_p2(2),
      O => \add_ln429_1_reg_4051[3]_i_6_n_2\
    );
\add_ln429_1_reg_4051[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(2),
      I1 => ret_73_fu_2400_p2(2),
      I2 => ret_73_fu_2400_p2(10),
      I3 => ret_73_fu_2400_p2(1),
      I4 => ret_73_fu_2400_p2(0),
      O => \add_ln429_1_reg_4051[3]_i_7_n_2\
    );
\add_ln429_1_reg_4051[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_74_fu_2431_p2(1),
      I1 => ret_74_fu_2431_p2(10),
      I2 => ret_74_fu_2431_p2(0),
      I3 => ret_73_fu_2400_p2(1),
      I4 => ret_73_fu_2400_p2(10),
      I5 => ret_73_fu_2400_p2(0),
      O => \add_ln429_1_reg_4051[3]_i_8_n_2\
    );
\add_ln429_1_reg_4051[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_74_fu_2431_p2(0),
      I1 => ret_73_fu_2400_p2(0),
      O => \add_ln429_1_reg_4051[3]_i_9_n_2\
    );
\add_ln429_1_reg_4051[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_74_fu_2431_p2(3),
      I1 => ret_74_fu_2431_p2(0),
      I2 => ret_74_fu_2431_p2(1),
      I3 => ret_74_fu_2431_p2(2),
      I4 => ret_74_fu_2431_p2(4),
      O => \add_ln429_1_reg_4051[7]_i_10_n_2\
    );
\add_ln429_1_reg_4051[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_73_fu_2400_p2(3),
      I1 => ret_73_fu_2400_p2(0),
      I2 => ret_73_fu_2400_p2(1),
      I3 => ret_73_fu_2400_p2(2),
      I4 => ret_73_fu_2400_p2(4),
      O => \add_ln429_1_reg_4051[7]_i_11_n_2\
    );
\add_ln429_1_reg_4051[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_73_fu_2400_p2(2),
      I1 => ret_73_fu_2400_p2(1),
      I2 => ret_73_fu_2400_p2(0),
      I3 => ret_73_fu_2400_p2(3),
      O => \add_ln429_1_reg_4051[7]_i_12_n_2\
    );
\add_ln429_1_reg_4051[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_74_fu_2431_p2(6),
      I1 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I2 => ret_74_fu_2431_p2(10),
      I3 => ret_74_fu_2431_p2(7),
      O => \sext_ln429_fu_2458_p1__0\(7)
    );
\add_ln429_1_reg_4051[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I1 => ret_74_fu_2431_p2(10),
      I2 => ret_74_fu_2431_p2(6),
      O => \sext_ln429_fu_2458_p1__0\(6)
    );
\add_ln429_1_reg_4051[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln429_1_reg_4051[7]_i_10_n_2\,
      I1 => ret_74_fu_2431_p2(10),
      I2 => ret_74_fu_2431_p2(5),
      O => \sext_ln429_fu_2458_p1__0\(5)
    );
\add_ln429_1_reg_4051[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_74_fu_2431_p2(3),
      I1 => ret_74_fu_2431_p2(0),
      I2 => ret_74_fu_2431_p2(1),
      I3 => ret_74_fu_2431_p2(2),
      I4 => ret_74_fu_2431_p2(10),
      I5 => ret_74_fu_2431_p2(4),
      O => \sext_ln429_fu_2458_p1__0\(4)
    );
\add_ln429_1_reg_4051[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(7),
      I1 => ret_73_fu_2400_p2(7),
      I2 => ret_73_fu_2400_p2(10),
      I3 => \add_ln429_1_reg_4051[11]_i_15_n_2\,
      I4 => ret_73_fu_2400_p2(6),
      O => \add_ln429_1_reg_4051[7]_i_6_n_2\
    );
\add_ln429_1_reg_4051[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_74_fu_2431_p2(6),
      I1 => ret_74_fu_2431_p2(10),
      I2 => \add_ln429_1_reg_4051[11]_i_10_n_2\,
      I3 => ret_73_fu_2400_p2(6),
      I4 => ret_73_fu_2400_p2(10),
      I5 => \add_ln429_1_reg_4051[11]_i_15_n_2\,
      O => \add_ln429_1_reg_4051[7]_i_7_n_2\
    );
\add_ln429_1_reg_4051[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_74_fu_2431_p2(5),
      I1 => ret_74_fu_2431_p2(10),
      I2 => \add_ln429_1_reg_4051[7]_i_10_n_2\,
      I3 => ret_73_fu_2400_p2(5),
      I4 => ret_73_fu_2400_p2(10),
      I5 => \add_ln429_1_reg_4051[7]_i_11_n_2\,
      O => \add_ln429_1_reg_4051[7]_i_8_n_2\
    );
\add_ln429_1_reg_4051[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln429_fu_2458_p1__0\(4),
      I1 => ret_73_fu_2400_p2(4),
      I2 => ret_73_fu_2400_p2(10),
      I3 => \add_ln429_1_reg_4051[7]_i_12_n_2\,
      O => \add_ln429_1_reg_4051[7]_i_9_n_2\
    );
\add_ln429_1_reg_4051_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(0),
      Q => add_ln429_1_reg_4051(0),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(10),
      Q => add_ln429_1_reg_4051(10),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(11),
      Q => add_ln429_1_reg_4051(11),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln429_1_reg_4051_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln429_1_reg_4051_reg[11]_i_1_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[11]_i_1_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln429_1_reg_4051[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln429_fu_2458_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln429_1_fu_2468_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln429_1_reg_4051[11]_i_5_n_2\,
      S(1) => \add_ln429_1_reg_4051[11]_i_6_n_2\,
      S(0) => \add_ln429_1_reg_4051[11]_i_7_n_2\
    );
\add_ln429_1_reg_4051_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln429_1_reg_4051_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln429_1_reg_4051_reg[11]_i_12_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln429_1_reg_4051[11]_i_24_n_2\,
      DI(0) => sext_ln69_13_reg_3922(8),
      O(3) => \NLW_add_ln429_1_reg_4051_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_73_fu_2400_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln429_1_reg_4051[11]_i_25_n_2\,
      S(1) => \add_ln429_1_reg_4051[11]_i_26_n_2\,
      S(0) => \add_ln429_1_reg_4051[11]_i_27_n_2\
    );
\add_ln429_1_reg_4051_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[3]_i_14_n_2\,
      CO(3) => \add_ln429_1_reg_4051_reg[11]_i_14_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[11]_i_14_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[11]_i_14_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_13_reg_3922(7 downto 4),
      O(3 downto 0) => ret_73_fu_2400_p2(7 downto 4),
      S(3) => \add_ln429_1_reg_4051[11]_i_28_n_2\,
      S(2) => \add_ln429_1_reg_4051[11]_i_29_n_2\,
      S(1) => \add_ln429_1_reg_4051[11]_i_30_n_2\,
      S(0) => \add_ln429_1_reg_4051[11]_i_31_n_2\
    );
\add_ln429_1_reg_4051_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln429_1_reg_4051_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln429_1_reg_4051_reg[11]_i_8_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln1364_2_fu_2051_p3(9),
      DI(0) => sext_ln69_8_reg_3901(8),
      O(3) => \NLW_add_ln429_1_reg_4051_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_74_fu_2431_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln429_1_reg_4051[11]_i_17_n_2\,
      S(1) => \add_ln429_1_reg_4051[11]_i_18_n_2\,
      S(0) => \add_ln429_1_reg_4051[11]_i_19_n_2\
    );
\add_ln429_1_reg_4051_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[3]_i_5_n_2\,
      CO(3) => \add_ln429_1_reg_4051_reg[11]_i_9_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[11]_i_9_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[11]_i_9_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_8_reg_3901(7 downto 4),
      O(3 downto 0) => ret_74_fu_2431_p2(7 downto 4),
      S(3) => \add_ln429_1_reg_4051[11]_i_20_n_2\,
      S(2) => \add_ln429_1_reg_4051[11]_i_21_n_2\,
      S(1) => \add_ln429_1_reg_4051[11]_i_22_n_2\,
      S(0) => \add_ln429_1_reg_4051[11]_i_23_n_2\
    );
\add_ln429_1_reg_4051_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(1),
      Q => add_ln429_1_reg_4051(1),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(2),
      Q => add_ln429_1_reg_4051(2),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(3),
      Q => add_ln429_1_reg_4051(3),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_1_reg_4051_reg[3]_i_1_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[3]_i_1_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[3]_i_1_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln429_fu_2458_p1__0\(3 downto 1),
      DI(0) => ret_74_fu_2431_p2(0),
      O(3 downto 0) => add_ln429_1_fu_2468_p2(3 downto 0),
      S(3) => \add_ln429_1_reg_4051[3]_i_6_n_2\,
      S(2) => \add_ln429_1_reg_4051[3]_i_7_n_2\,
      S(1) => \add_ln429_1_reg_4051[3]_i_8_n_2\,
      S(0) => \add_ln429_1_reg_4051[3]_i_9_n_2\
    );
\add_ln429_1_reg_4051_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_1_reg_4051_reg[3]_i_14_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[3]_i_14_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[3]_i_14_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_13_reg_3922(3 downto 0),
      O(3 downto 0) => ret_73_fu_2400_p2(3 downto 0),
      S(3) => \add_ln429_1_reg_4051[3]_i_15_n_2\,
      S(2) => \add_ln429_1_reg_4051[3]_i_16_n_2\,
      S(1) => \add_ln429_1_reg_4051[3]_i_17_n_2\,
      S(0) => \add_ln429_1_reg_4051[3]_i_18_n_2\
    );
\add_ln429_1_reg_4051_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_1_reg_4051_reg[3]_i_5_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[3]_i_5_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[3]_i_5_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_8_reg_3901(3 downto 0),
      O(3 downto 0) => ret_74_fu_2431_p2(3 downto 0),
      S(3) => \add_ln429_1_reg_4051[3]_i_10_n_2\,
      S(2) => \add_ln429_1_reg_4051[3]_i_11_n_2\,
      S(1) => \add_ln429_1_reg_4051[3]_i_12_n_2\,
      S(0) => \add_ln429_1_reg_4051[3]_i_13_n_2\
    );
\add_ln429_1_reg_4051_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(4),
      Q => add_ln429_1_reg_4051(4),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(5),
      Q => add_ln429_1_reg_4051(5),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(6),
      Q => add_ln429_1_reg_4051(6),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(7),
      Q => add_ln429_1_reg_4051(7),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_1_reg_4051_reg[3]_i_1_n_2\,
      CO(3) => \add_ln429_1_reg_4051_reg[7]_i_1_n_2\,
      CO(2) => \add_ln429_1_reg_4051_reg[7]_i_1_n_3\,
      CO(1) => \add_ln429_1_reg_4051_reg[7]_i_1_n_4\,
      CO(0) => \add_ln429_1_reg_4051_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln429_fu_2458_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln429_1_fu_2468_p2(7 downto 4),
      S(3) => \add_ln429_1_reg_4051[7]_i_6_n_2\,
      S(2) => \add_ln429_1_reg_4051[7]_i_7_n_2\,
      S(1) => \add_ln429_1_reg_4051[7]_i_8_n_2\,
      S(0) => \add_ln429_1_reg_4051[7]_i_9_n_2\
    );
\add_ln429_1_reg_4051_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(8),
      Q => add_ln429_1_reg_4051(8),
      R => '0'
    );
\add_ln429_1_reg_4051_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_1_fu_2468_p2(9),
      Q => add_ln429_1_reg_4051(9),
      R => '0'
    );
\add_ln429_reg_4045[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter3_reg,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      O => add_ln427_1_reg_40270
    );
\add_ln429_reg_4045[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_72_fu_2369_p2(4),
      I1 => ret_72_fu_2369_p2(2),
      I2 => ret_72_fu_2369_p2(1),
      I3 => ret_72_fu_2369_p2(0),
      I4 => ret_72_fu_2369_p2(3),
      I5 => ret_72_fu_2369_p2(5),
      O => \add_ln429_reg_4045[11]_i_11_n_2\
    );
\add_ln429_reg_4045[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_72_fu_2369_p2(10),
      I1 => ret_72_fu_2369_p2(8),
      I2 => ret_72_fu_2369_p2(6),
      I3 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I4 => ret_72_fu_2369_p2(7),
      I5 => ret_72_fu_2369_p2(9),
      O => sext_ln1347_7_fu_2396_p1(10)
    );
\add_ln429_reg_4045[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_71_fu_2338_p2(7),
      I1 => \add_ln429_reg_4045[11]_i_16_n_2\,
      I2 => ret_71_fu_2338_p2(6),
      I3 => ret_71_fu_2338_p2(8),
      O => \add_ln429_reg_4045[11]_i_14_n_2\
    );
\add_ln429_reg_4045[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_71_fu_2338_p2(4),
      I1 => ret_71_fu_2338_p2(2),
      I2 => ret_71_fu_2338_p2(1),
      I3 => ret_71_fu_2338_p2(0),
      I4 => ret_71_fu_2338_p2(3),
      I5 => ret_71_fu_2338_p2(5),
      O => \add_ln429_reg_4045[11]_i_16_n_2\
    );
\add_ln429_reg_4045[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_25_reg_3977,
      I1 => sub_ln1364_13_reg_3987(9),
      O => \add_ln429_reg_4045[11]_i_17_n_2\
    );
\add_ln429_reg_4045[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => sub_ln1364_13_reg_3987(10),
      I2 => tmp_25_reg_3977,
      O => \add_ln429_reg_4045[11]_i_18_n_2\
    );
\add_ln429_reg_4045[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => tmp_25_reg_3977,
      I2 => sext_ln69_12_reg_3917(9),
      O => \add_ln429_reg_4045[11]_i_19_n_2\
    );
\add_ln429_reg_4045[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(8),
      I1 => trunc_ln1364_5_reg_3982(8),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(8),
      O => \add_ln429_reg_4045[11]_i_20_n_2\
    );
\add_ln429_reg_4045[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(7),
      I1 => trunc_ln1364_5_reg_3982(7),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(7),
      O => \add_ln429_reg_4045[11]_i_21_n_2\
    );
\add_ln429_reg_4045[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(6),
      I1 => trunc_ln1364_5_reg_3982(6),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(6),
      O => \add_ln429_reg_4045[11]_i_22_n_2\
    );
\add_ln429_reg_4045[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(5),
      I1 => trunc_ln1364_5_reg_3982(5),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(5),
      O => \add_ln429_reg_4045[11]_i_23_n_2\
    );
\add_ln429_reg_4045[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(4),
      I1 => trunc_ln1364_5_reg_3982(4),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(4),
      O => \add_ln429_reg_4045[11]_i_24_n_2\
    );
\add_ln429_reg_4045[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_25_reg_3977,
      I1 => sub_ln1364_13_reg_3987(9),
      O => \add_ln429_reg_4045[11]_i_25_n_2\
    );
\add_ln429_reg_4045[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => sub_ln1364_13_reg_3987(10),
      I2 => tmp_25_reg_3977,
      O => \add_ln429_reg_4045[11]_i_26_n_2\
    );
\add_ln429_reg_4045[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_13_reg_3987(9),
      I1 => tmp_25_reg_3977,
      I2 => sext_ln69_7_reg_3895(9),
      O => \add_ln429_reg_4045[11]_i_27_n_2\
    );
\add_ln429_reg_4045[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(8),
      I1 => trunc_ln1364_5_reg_3982(8),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(8),
      O => \add_ln429_reg_4045[11]_i_28_n_2\
    );
\add_ln429_reg_4045[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(7),
      I1 => trunc_ln1364_5_reg_3982(7),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(7),
      O => \add_ln429_reg_4045[11]_i_29_n_2\
    );
\add_ln429_reg_4045[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_72_fu_2369_p2(9),
      I1 => ret_72_fu_2369_p2(7),
      I2 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I3 => ret_72_fu_2369_p2(6),
      I4 => ret_72_fu_2369_p2(8),
      I5 => ret_72_fu_2369_p2(10),
      O => \add_ln429_reg_4045[11]_i_3_n_2\
    );
\add_ln429_reg_4045[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(6),
      I1 => trunc_ln1364_5_reg_3982(6),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(6),
      O => \add_ln429_reg_4045[11]_i_30_n_2\
    );
\add_ln429_reg_4045[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(5),
      I1 => trunc_ln1364_5_reg_3982(5),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(5),
      O => \add_ln429_reg_4045[11]_i_31_n_2\
    );
\add_ln429_reg_4045[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(4),
      I1 => trunc_ln1364_5_reg_3982(4),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(4),
      O => \add_ln429_reg_4045[11]_i_32_n_2\
    );
\add_ln429_reg_4045[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_72_fu_2369_p2(8),
      I1 => ret_72_fu_2369_p2(6),
      I2 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I3 => ret_72_fu_2369_p2(7),
      I4 => ret_72_fu_2369_p2(10),
      I5 => ret_72_fu_2369_p2(9),
      O => \sext_ln1347_7_fu_2396_p1__0\(9)
    );
\add_ln429_reg_4045[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_72_fu_2369_p2(7),
      I1 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I2 => ret_72_fu_2369_p2(6),
      I3 => ret_72_fu_2369_p2(10),
      I4 => ret_72_fu_2369_p2(8),
      O => \sext_ln1347_7_fu_2396_p1__0\(8)
    );
\add_ln429_reg_4045[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln1347_7_fu_2396_p1(10),
      I1 => ret_71_fu_2338_p2(9),
      I2 => \add_ln429_reg_4045[11]_i_14_n_2\,
      I3 => ret_71_fu_2338_p2(10),
      O => \add_ln429_reg_4045[11]_i_6_n_2\
    );
\add_ln429_reg_4045[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(9),
      I1 => ret_71_fu_2338_p2(9),
      I2 => ret_71_fu_2338_p2(10),
      I3 => \add_ln429_reg_4045[11]_i_14_n_2\,
      O => \add_ln429_reg_4045[11]_i_7_n_2\
    );
\add_ln429_reg_4045[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(8),
      I1 => ret_71_fu_2338_p2(8),
      I2 => ret_71_fu_2338_p2(10),
      I3 => ret_71_fu_2338_p2(6),
      I4 => \add_ln429_reg_4045[11]_i_16_n_2\,
      I5 => ret_71_fu_2338_p2(7),
      O => \add_ln429_reg_4045[11]_i_8_n_2\
    );
\add_ln429_reg_4045[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(3),
      I1 => trunc_ln1364_5_reg_3982(3),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(3),
      O => \add_ln429_reg_4045[3]_i_10_n_2\
    );
\add_ln429_reg_4045[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(2),
      I1 => trunc_ln1364_5_reg_3982(2),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(2),
      O => \add_ln429_reg_4045[3]_i_11_n_2\
    );
\add_ln429_reg_4045[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(1),
      I1 => trunc_ln1364_5_reg_3982(1),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(1),
      O => \add_ln429_reg_4045[3]_i_12_n_2\
    );
\add_ln429_reg_4045[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_12_reg_3917(0),
      I1 => trunc_ln1364_5_reg_3982(0),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(0),
      O => \add_ln429_reg_4045[3]_i_13_n_2\
    );
\add_ln429_reg_4045[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(3),
      I1 => trunc_ln1364_5_reg_3982(3),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(3),
      O => \add_ln429_reg_4045[3]_i_15_n_2\
    );
\add_ln429_reg_4045[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(2),
      I1 => trunc_ln1364_5_reg_3982(2),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(2),
      O => \add_ln429_reg_4045[3]_i_16_n_2\
    );
\add_ln429_reg_4045[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(1),
      I1 => trunc_ln1364_5_reg_3982(1),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(1),
      O => \add_ln429_reg_4045[3]_i_17_n_2\
    );
\add_ln429_reg_4045[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_7_reg_3895(0),
      I1 => trunc_ln1364_5_reg_3982(0),
      I2 => tmp_25_reg_3977,
      I3 => sub_ln1364_13_reg_3987(0),
      O => \add_ln429_reg_4045[3]_i_18_n_2\
    );
\add_ln429_reg_4045[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_72_fu_2369_p2(2),
      I1 => ret_72_fu_2369_p2(1),
      I2 => ret_72_fu_2369_p2(0),
      I3 => ret_72_fu_2369_p2(10),
      I4 => ret_72_fu_2369_p2(3),
      O => \sext_ln1347_7_fu_2396_p1__0\(3)
    );
\add_ln429_reg_4045[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_72_fu_2369_p2(0),
      I1 => ret_72_fu_2369_p2(1),
      I2 => ret_72_fu_2369_p2(10),
      I3 => ret_72_fu_2369_p2(2),
      O => \sext_ln1347_7_fu_2396_p1__0\(2)
    );
\add_ln429_reg_4045[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_72_fu_2369_p2(0),
      I1 => ret_72_fu_2369_p2(10),
      I2 => ret_72_fu_2369_p2(1),
      O => \sext_ln1347_7_fu_2396_p1__0\(1)
    );
\add_ln429_reg_4045[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(3),
      I1 => ret_71_fu_2338_p2(3),
      I2 => ret_71_fu_2338_p2(10),
      I3 => ret_71_fu_2338_p2(0),
      I4 => ret_71_fu_2338_p2(1),
      I5 => ret_71_fu_2338_p2(2),
      O => \add_ln429_reg_4045[3]_i_6_n_2\
    );
\add_ln429_reg_4045[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(2),
      I1 => ret_71_fu_2338_p2(2),
      I2 => ret_71_fu_2338_p2(10),
      I3 => ret_71_fu_2338_p2(1),
      I4 => ret_71_fu_2338_p2(0),
      O => \add_ln429_reg_4045[3]_i_7_n_2\
    );
\add_ln429_reg_4045[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_72_fu_2369_p2(1),
      I1 => ret_72_fu_2369_p2(10),
      I2 => ret_72_fu_2369_p2(0),
      I3 => ret_71_fu_2338_p2(1),
      I4 => ret_71_fu_2338_p2(10),
      I5 => ret_71_fu_2338_p2(0),
      O => \add_ln429_reg_4045[3]_i_8_n_2\
    );
\add_ln429_reg_4045[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_72_fu_2369_p2(0),
      I1 => ret_71_fu_2338_p2(0),
      O => \add_ln429_reg_4045[3]_i_9_n_2\
    );
\add_ln429_reg_4045[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_72_fu_2369_p2(3),
      I1 => ret_72_fu_2369_p2(0),
      I2 => ret_72_fu_2369_p2(1),
      I3 => ret_72_fu_2369_p2(2),
      I4 => ret_72_fu_2369_p2(4),
      O => \add_ln429_reg_4045[7]_i_10_n_2\
    );
\add_ln429_reg_4045[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_71_fu_2338_p2(3),
      I1 => ret_71_fu_2338_p2(0),
      I2 => ret_71_fu_2338_p2(1),
      I3 => ret_71_fu_2338_p2(2),
      I4 => ret_71_fu_2338_p2(4),
      O => \add_ln429_reg_4045[7]_i_11_n_2\
    );
\add_ln429_reg_4045[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_71_fu_2338_p2(2),
      I1 => ret_71_fu_2338_p2(1),
      I2 => ret_71_fu_2338_p2(0),
      I3 => ret_71_fu_2338_p2(3),
      O => \add_ln429_reg_4045[7]_i_12_n_2\
    );
\add_ln429_reg_4045[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_72_fu_2369_p2(6),
      I1 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I2 => ret_72_fu_2369_p2(10),
      I3 => ret_72_fu_2369_p2(7),
      O => \sext_ln1347_7_fu_2396_p1__0\(7)
    );
\add_ln429_reg_4045[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I1 => ret_72_fu_2369_p2(10),
      I2 => ret_72_fu_2369_p2(6),
      O => \sext_ln1347_7_fu_2396_p1__0\(6)
    );
\add_ln429_reg_4045[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln429_reg_4045[7]_i_10_n_2\,
      I1 => ret_72_fu_2369_p2(10),
      I2 => ret_72_fu_2369_p2(5),
      O => \sext_ln1347_7_fu_2396_p1__0\(5)
    );
\add_ln429_reg_4045[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_72_fu_2369_p2(3),
      I1 => ret_72_fu_2369_p2(0),
      I2 => ret_72_fu_2369_p2(1),
      I3 => ret_72_fu_2369_p2(2),
      I4 => ret_72_fu_2369_p2(10),
      I5 => ret_72_fu_2369_p2(4),
      O => \sext_ln1347_7_fu_2396_p1__0\(4)
    );
\add_ln429_reg_4045[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(7),
      I1 => ret_71_fu_2338_p2(7),
      I2 => ret_71_fu_2338_p2(10),
      I3 => \add_ln429_reg_4045[11]_i_16_n_2\,
      I4 => ret_71_fu_2338_p2(6),
      O => \add_ln429_reg_4045[7]_i_6_n_2\
    );
\add_ln429_reg_4045[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_72_fu_2369_p2(6),
      I1 => ret_72_fu_2369_p2(10),
      I2 => \add_ln429_reg_4045[11]_i_11_n_2\,
      I3 => ret_71_fu_2338_p2(6),
      I4 => ret_71_fu_2338_p2(10),
      I5 => \add_ln429_reg_4045[11]_i_16_n_2\,
      O => \add_ln429_reg_4045[7]_i_7_n_2\
    );
\add_ln429_reg_4045[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_72_fu_2369_p2(5),
      I1 => ret_72_fu_2369_p2(10),
      I2 => \add_ln429_reg_4045[7]_i_10_n_2\,
      I3 => ret_71_fu_2338_p2(5),
      I4 => ret_71_fu_2338_p2(10),
      I5 => \add_ln429_reg_4045[7]_i_11_n_2\,
      O => \add_ln429_reg_4045[7]_i_8_n_2\
    );
\add_ln429_reg_4045[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_7_fu_2396_p1__0\(4),
      I1 => ret_71_fu_2338_p2(4),
      I2 => ret_71_fu_2338_p2(10),
      I3 => \add_ln429_reg_4045[7]_i_12_n_2\,
      O => \add_ln429_reg_4045[7]_i_9_n_2\
    );
\add_ln429_reg_4045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(0),
      Q => add_ln429_reg_4045(0),
      R => '0'
    );
\add_ln429_reg_4045_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(10),
      Q => add_ln429_reg_4045(10),
      R => '0'
    );
\add_ln429_reg_4045_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(11),
      Q => add_ln429_reg_4045(11),
      R => '0'
    );
\add_ln429_reg_4045_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[3]_i_5_n_2\,
      CO(3) => \add_ln429_reg_4045_reg[11]_i_10_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[11]_i_10_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[11]_i_10_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[11]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_12_reg_3917(7 downto 4),
      O(3 downto 0) => ret_72_fu_2369_p2(7 downto 4),
      S(3) => \add_ln429_reg_4045[11]_i_21_n_2\,
      S(2) => \add_ln429_reg_4045[11]_i_22_n_2\,
      S(1) => \add_ln429_reg_4045[11]_i_23_n_2\,
      S(0) => \add_ln429_reg_4045[11]_i_24_n_2\
    );
\add_ln429_reg_4045_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[11]_i_15_n_2\,
      CO(3 downto 2) => \NLW_add_ln429_reg_4045_reg[11]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln429_reg_4045_reg[11]_i_13_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[11]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln429_reg_4045[11]_i_25_n_2\,
      DI(0) => sext_ln69_7_reg_3895(8),
      O(3) => \NLW_add_ln429_reg_4045_reg[11]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_71_fu_2338_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln429_reg_4045[11]_i_26_n_2\,
      S(1) => \add_ln429_reg_4045[11]_i_27_n_2\,
      S(0) => \add_ln429_reg_4045[11]_i_28_n_2\
    );
\add_ln429_reg_4045_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[3]_i_14_n_2\,
      CO(3) => \add_ln429_reg_4045_reg[11]_i_15_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[11]_i_15_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[11]_i_15_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[11]_i_15_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_7_reg_3895(7 downto 4),
      O(3 downto 0) => ret_71_fu_2338_p2(7 downto 4),
      S(3) => \add_ln429_reg_4045[11]_i_29_n_2\,
      S(2) => \add_ln429_reg_4045[11]_i_30_n_2\,
      S(1) => \add_ln429_reg_4045[11]_i_31_n_2\,
      S(0) => \add_ln429_reg_4045[11]_i_32_n_2\
    );
\add_ln429_reg_4045_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln429_reg_4045_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln429_reg_4045_reg[11]_i_2_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[11]_i_2_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln429_reg_4045[11]_i_3_n_2\,
      DI(1 downto 0) => \sext_ln1347_7_fu_2396_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln429_fu_2462_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln429_reg_4045[11]_i_6_n_2\,
      S(1) => \add_ln429_reg_4045[11]_i_7_n_2\,
      S(0) => \add_ln429_reg_4045[11]_i_8_n_2\
    );
\add_ln429_reg_4045_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[11]_i_10_n_2\,
      CO(3 downto 2) => \NLW_add_ln429_reg_4045_reg[11]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln429_reg_4045_reg[11]_i_9_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln429_reg_4045[11]_i_17_n_2\,
      DI(0) => sext_ln69_12_reg_3917(8),
      O(3) => \NLW_add_ln429_reg_4045_reg[11]_i_9_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_72_fu_2369_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln429_reg_4045[11]_i_18_n_2\,
      S(1) => \add_ln429_reg_4045[11]_i_19_n_2\,
      S(0) => \add_ln429_reg_4045[11]_i_20_n_2\
    );
\add_ln429_reg_4045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(1),
      Q => add_ln429_reg_4045(1),
      R => '0'
    );
\add_ln429_reg_4045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(2),
      Q => add_ln429_reg_4045(2),
      R => '0'
    );
\add_ln429_reg_4045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(3),
      Q => add_ln429_reg_4045(3),
      R => '0'
    );
\add_ln429_reg_4045_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_reg_4045_reg[3]_i_1_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[3]_i_1_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[3]_i_1_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln1347_7_fu_2396_p1__0\(3 downto 1),
      DI(0) => ret_72_fu_2369_p2(0),
      O(3 downto 0) => add_ln429_fu_2462_p2(3 downto 0),
      S(3) => \add_ln429_reg_4045[3]_i_6_n_2\,
      S(2) => \add_ln429_reg_4045[3]_i_7_n_2\,
      S(1) => \add_ln429_reg_4045[3]_i_8_n_2\,
      S(0) => \add_ln429_reg_4045[3]_i_9_n_2\
    );
\add_ln429_reg_4045_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_reg_4045_reg[3]_i_14_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[3]_i_14_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[3]_i_14_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_7_reg_3895(3 downto 0),
      O(3 downto 0) => ret_71_fu_2338_p2(3 downto 0),
      S(3) => \add_ln429_reg_4045[3]_i_15_n_2\,
      S(2) => \add_ln429_reg_4045[3]_i_16_n_2\,
      S(1) => \add_ln429_reg_4045[3]_i_17_n_2\,
      S(0) => \add_ln429_reg_4045[3]_i_18_n_2\
    );
\add_ln429_reg_4045_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln429_reg_4045_reg[3]_i_5_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[3]_i_5_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[3]_i_5_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_12_reg_3917(3 downto 0),
      O(3 downto 0) => ret_72_fu_2369_p2(3 downto 0),
      S(3) => \add_ln429_reg_4045[3]_i_10_n_2\,
      S(2) => \add_ln429_reg_4045[3]_i_11_n_2\,
      S(1) => \add_ln429_reg_4045[3]_i_12_n_2\,
      S(0) => \add_ln429_reg_4045[3]_i_13_n_2\
    );
\add_ln429_reg_4045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(4),
      Q => add_ln429_reg_4045(4),
      R => '0'
    );
\add_ln429_reg_4045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(5),
      Q => add_ln429_reg_4045(5),
      R => '0'
    );
\add_ln429_reg_4045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(6),
      Q => add_ln429_reg_4045(6),
      R => '0'
    );
\add_ln429_reg_4045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(7),
      Q => add_ln429_reg_4045(7),
      R => '0'
    );
\add_ln429_reg_4045_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln429_reg_4045_reg[3]_i_1_n_2\,
      CO(3) => \add_ln429_reg_4045_reg[7]_i_1_n_2\,
      CO(2) => \add_ln429_reg_4045_reg[7]_i_1_n_3\,
      CO(1) => \add_ln429_reg_4045_reg[7]_i_1_n_4\,
      CO(0) => \add_ln429_reg_4045_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln1347_7_fu_2396_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln429_fu_2462_p2(7 downto 4),
      S(3) => \add_ln429_reg_4045[7]_i_6_n_2\,
      S(2) => \add_ln429_reg_4045[7]_i_7_n_2\,
      S(1) => \add_ln429_reg_4045[7]_i_8_n_2\,
      S(0) => \add_ln429_reg_4045[7]_i_9_n_2\
    );
\add_ln429_reg_4045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(8),
      Q => add_ln429_reg_4045(8),
      R => '0'
    );
\add_ln429_reg_4045_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln429_fu_2462_p2(9),
      Q => add_ln429_reg_4045(9),
      R => '0'
    );
\add_ln430_1_reg_4063[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_78_fu_2567_p2(4),
      I1 => ret_78_fu_2567_p2(2),
      I2 => ret_78_fu_2567_p2(1),
      I3 => ret_78_fu_2567_p2(0),
      I4 => ret_78_fu_2567_p2(3),
      I5 => ret_78_fu_2567_p2(5),
      O => \add_ln430_1_reg_4063[11]_i_10_n_2\
    );
\add_ln430_1_reg_4063[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_78_fu_2567_p2(10),
      I1 => ret_78_fu_2567_p2(8),
      I2 => ret_78_fu_2567_p2(6),
      I3 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I4 => ret_78_fu_2567_p2(7),
      I5 => ret_78_fu_2567_p2(9),
      O => sext_ln430_fu_2594_p1(10)
    );
\add_ln430_1_reg_4063[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_77_fu_2536_p2(7),
      I1 => \add_ln430_1_reg_4063[11]_i_15_n_2\,
      I2 => ret_77_fu_2536_p2(6),
      I3 => ret_77_fu_2536_p2(8),
      O => \add_ln430_1_reg_4063[11]_i_13_n_2\
    );
\add_ln430_1_reg_4063[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_77_fu_2536_p2(4),
      I1 => ret_77_fu_2536_p2(2),
      I2 => ret_77_fu_2536_p2(1),
      I3 => ret_77_fu_2536_p2(0),
      I4 => ret_77_fu_2536_p2(3),
      I5 => ret_77_fu_2536_p2(5),
      O => \add_ln430_1_reg_4063[11]_i_15_n_2\
    );
\add_ln430_1_reg_4063[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_26_reg_3992,
      I1 => sub_ln1364_15_reg_4002(9),
      O => select_ln1364_3_fu_2060_p3(9)
    );
\add_ln430_1_reg_4063[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => sub_ln1364_15_reg_4002(10),
      I2 => tmp_26_reg_3992,
      O => \add_ln430_1_reg_4063[11]_i_17_n_2\
    );
\add_ln430_1_reg_4063[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => tmp_26_reg_3992,
      I2 => sext_ln69_17_reg_3937(9),
      O => \add_ln430_1_reg_4063[11]_i_18_n_2\
    );
\add_ln430_1_reg_4063[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(8),
      I1 => trunc_ln1364_7_reg_3997(8),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(8),
      O => \add_ln430_1_reg_4063[11]_i_19_n_2\
    );
\add_ln430_1_reg_4063[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_78_fu_2567_p2(9),
      I1 => ret_78_fu_2567_p2(7),
      I2 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I3 => ret_78_fu_2567_p2(6),
      I4 => ret_78_fu_2567_p2(8),
      I5 => ret_78_fu_2567_p2(10),
      O => \add_ln430_1_reg_4063[11]_i_2_n_2\
    );
\add_ln430_1_reg_4063[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(7),
      I1 => trunc_ln1364_7_reg_3997(7),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(7),
      O => \add_ln430_1_reg_4063[11]_i_20_n_2\
    );
\add_ln430_1_reg_4063[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(6),
      I1 => trunc_ln1364_7_reg_3997(6),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(6),
      O => \add_ln430_1_reg_4063[11]_i_21_n_2\
    );
\add_ln430_1_reg_4063[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(5),
      I1 => trunc_ln1364_7_reg_3997(5),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(5),
      O => \add_ln430_1_reg_4063[11]_i_22_n_2\
    );
\add_ln430_1_reg_4063[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(4),
      I1 => trunc_ln1364_7_reg_3997(4),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(4),
      O => \add_ln430_1_reg_4063[11]_i_23_n_2\
    );
\add_ln430_1_reg_4063[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_26_reg_3992,
      I1 => sub_ln1364_15_reg_4002(9),
      O => \add_ln430_1_reg_4063[11]_i_24_n_2\
    );
\add_ln430_1_reg_4063[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => sub_ln1364_15_reg_4002(10),
      I2 => tmp_26_reg_3992,
      O => \add_ln430_1_reg_4063[11]_i_25_n_2\
    );
\add_ln430_1_reg_4063[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => tmp_26_reg_3992,
      I2 => sext_ln69_16_reg_3932(9),
      O => \add_ln430_1_reg_4063[11]_i_26_n_2\
    );
\add_ln430_1_reg_4063[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(8),
      I1 => trunc_ln1364_7_reg_3997(8),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(8),
      O => \add_ln430_1_reg_4063[11]_i_27_n_2\
    );
\add_ln430_1_reg_4063[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(7),
      I1 => trunc_ln1364_7_reg_3997(7),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(7),
      O => \add_ln430_1_reg_4063[11]_i_28_n_2\
    );
\add_ln430_1_reg_4063[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(6),
      I1 => trunc_ln1364_7_reg_3997(6),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(6),
      O => \add_ln430_1_reg_4063[11]_i_29_n_2\
    );
\add_ln430_1_reg_4063[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_78_fu_2567_p2(8),
      I1 => ret_78_fu_2567_p2(6),
      I2 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I3 => ret_78_fu_2567_p2(7),
      I4 => ret_78_fu_2567_p2(10),
      I5 => ret_78_fu_2567_p2(9),
      O => \sext_ln430_fu_2594_p1__0\(9)
    );
\add_ln430_1_reg_4063[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(5),
      I1 => trunc_ln1364_7_reg_3997(5),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(5),
      O => \add_ln430_1_reg_4063[11]_i_30_n_2\
    );
\add_ln430_1_reg_4063[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(4),
      I1 => trunc_ln1364_7_reg_3997(4),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(4),
      O => \add_ln430_1_reg_4063[11]_i_31_n_2\
    );
\add_ln430_1_reg_4063[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_78_fu_2567_p2(7),
      I1 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I2 => ret_78_fu_2567_p2(6),
      I3 => ret_78_fu_2567_p2(10),
      I4 => ret_78_fu_2567_p2(8),
      O => \sext_ln430_fu_2594_p1__0\(8)
    );
\add_ln430_1_reg_4063[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln430_fu_2594_p1(10),
      I1 => ret_77_fu_2536_p2(9),
      I2 => \add_ln430_1_reg_4063[11]_i_13_n_2\,
      I3 => ret_77_fu_2536_p2(10),
      O => \add_ln430_1_reg_4063[11]_i_5_n_2\
    );
\add_ln430_1_reg_4063[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(9),
      I1 => ret_77_fu_2536_p2(9),
      I2 => ret_77_fu_2536_p2(10),
      I3 => \add_ln430_1_reg_4063[11]_i_13_n_2\,
      O => \add_ln430_1_reg_4063[11]_i_6_n_2\
    );
\add_ln430_1_reg_4063[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(8),
      I1 => ret_77_fu_2536_p2(8),
      I2 => ret_77_fu_2536_p2(10),
      I3 => ret_77_fu_2536_p2(6),
      I4 => \add_ln430_1_reg_4063[11]_i_15_n_2\,
      I5 => ret_77_fu_2536_p2(7),
      O => \add_ln430_1_reg_4063[11]_i_7_n_2\
    );
\add_ln430_1_reg_4063[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(3),
      I1 => trunc_ln1364_7_reg_3997(3),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(3),
      O => \add_ln430_1_reg_4063[3]_i_10_n_2\
    );
\add_ln430_1_reg_4063[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(2),
      I1 => trunc_ln1364_7_reg_3997(2),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(2),
      O => \add_ln430_1_reg_4063[3]_i_11_n_2\
    );
\add_ln430_1_reg_4063[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(1),
      I1 => trunc_ln1364_7_reg_3997(1),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(1),
      O => \add_ln430_1_reg_4063[3]_i_12_n_2\
    );
\add_ln430_1_reg_4063[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_17_reg_3937(0),
      I1 => trunc_ln1364_7_reg_3997(0),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(0),
      O => \add_ln430_1_reg_4063[3]_i_13_n_2\
    );
\add_ln430_1_reg_4063[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(3),
      I1 => trunc_ln1364_7_reg_3997(3),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(3),
      O => \add_ln430_1_reg_4063[3]_i_15_n_2\
    );
\add_ln430_1_reg_4063[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(2),
      I1 => trunc_ln1364_7_reg_3997(2),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(2),
      O => \add_ln430_1_reg_4063[3]_i_16_n_2\
    );
\add_ln430_1_reg_4063[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(1),
      I1 => trunc_ln1364_7_reg_3997(1),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(1),
      O => \add_ln430_1_reg_4063[3]_i_17_n_2\
    );
\add_ln430_1_reg_4063[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_16_reg_3932(0),
      I1 => trunc_ln1364_7_reg_3997(0),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(0),
      O => \add_ln430_1_reg_4063[3]_i_18_n_2\
    );
\add_ln430_1_reg_4063[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_78_fu_2567_p2(2),
      I1 => ret_78_fu_2567_p2(1),
      I2 => ret_78_fu_2567_p2(0),
      I3 => ret_78_fu_2567_p2(10),
      I4 => ret_78_fu_2567_p2(3),
      O => \sext_ln430_fu_2594_p1__0\(3)
    );
\add_ln430_1_reg_4063[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_78_fu_2567_p2(0),
      I1 => ret_78_fu_2567_p2(1),
      I2 => ret_78_fu_2567_p2(10),
      I3 => ret_78_fu_2567_p2(2),
      O => \sext_ln430_fu_2594_p1__0\(2)
    );
\add_ln430_1_reg_4063[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_78_fu_2567_p2(0),
      I1 => ret_78_fu_2567_p2(10),
      I2 => ret_78_fu_2567_p2(1),
      O => \sext_ln430_fu_2594_p1__0\(1)
    );
\add_ln430_1_reg_4063[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(3),
      I1 => ret_77_fu_2536_p2(3),
      I2 => ret_77_fu_2536_p2(10),
      I3 => ret_77_fu_2536_p2(0),
      I4 => ret_77_fu_2536_p2(1),
      I5 => ret_77_fu_2536_p2(2),
      O => \add_ln430_1_reg_4063[3]_i_6_n_2\
    );
\add_ln430_1_reg_4063[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(2),
      I1 => ret_77_fu_2536_p2(2),
      I2 => ret_77_fu_2536_p2(10),
      I3 => ret_77_fu_2536_p2(1),
      I4 => ret_77_fu_2536_p2(0),
      O => \add_ln430_1_reg_4063[3]_i_7_n_2\
    );
\add_ln430_1_reg_4063[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_78_fu_2567_p2(1),
      I1 => ret_78_fu_2567_p2(10),
      I2 => ret_78_fu_2567_p2(0),
      I3 => ret_77_fu_2536_p2(1),
      I4 => ret_77_fu_2536_p2(10),
      I5 => ret_77_fu_2536_p2(0),
      O => \add_ln430_1_reg_4063[3]_i_8_n_2\
    );
\add_ln430_1_reg_4063[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_78_fu_2567_p2(0),
      I1 => ret_77_fu_2536_p2(0),
      O => \add_ln430_1_reg_4063[3]_i_9_n_2\
    );
\add_ln430_1_reg_4063[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_78_fu_2567_p2(3),
      I1 => ret_78_fu_2567_p2(0),
      I2 => ret_78_fu_2567_p2(1),
      I3 => ret_78_fu_2567_p2(2),
      I4 => ret_78_fu_2567_p2(4),
      O => \add_ln430_1_reg_4063[7]_i_10_n_2\
    );
\add_ln430_1_reg_4063[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_77_fu_2536_p2(3),
      I1 => ret_77_fu_2536_p2(0),
      I2 => ret_77_fu_2536_p2(1),
      I3 => ret_77_fu_2536_p2(2),
      I4 => ret_77_fu_2536_p2(4),
      O => \add_ln430_1_reg_4063[7]_i_11_n_2\
    );
\add_ln430_1_reg_4063[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_77_fu_2536_p2(2),
      I1 => ret_77_fu_2536_p2(1),
      I2 => ret_77_fu_2536_p2(0),
      I3 => ret_77_fu_2536_p2(3),
      O => \add_ln430_1_reg_4063[7]_i_12_n_2\
    );
\add_ln430_1_reg_4063[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_78_fu_2567_p2(6),
      I1 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I2 => ret_78_fu_2567_p2(10),
      I3 => ret_78_fu_2567_p2(7),
      O => \sext_ln430_fu_2594_p1__0\(7)
    );
\add_ln430_1_reg_4063[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I1 => ret_78_fu_2567_p2(10),
      I2 => ret_78_fu_2567_p2(6),
      O => \sext_ln430_fu_2594_p1__0\(6)
    );
\add_ln430_1_reg_4063[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln430_1_reg_4063[7]_i_10_n_2\,
      I1 => ret_78_fu_2567_p2(10),
      I2 => ret_78_fu_2567_p2(5),
      O => \sext_ln430_fu_2594_p1__0\(5)
    );
\add_ln430_1_reg_4063[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_78_fu_2567_p2(3),
      I1 => ret_78_fu_2567_p2(0),
      I2 => ret_78_fu_2567_p2(1),
      I3 => ret_78_fu_2567_p2(2),
      I4 => ret_78_fu_2567_p2(10),
      I5 => ret_78_fu_2567_p2(4),
      O => \sext_ln430_fu_2594_p1__0\(4)
    );
\add_ln430_1_reg_4063[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(7),
      I1 => ret_77_fu_2536_p2(7),
      I2 => ret_77_fu_2536_p2(10),
      I3 => \add_ln430_1_reg_4063[11]_i_15_n_2\,
      I4 => ret_77_fu_2536_p2(6),
      O => \add_ln430_1_reg_4063[7]_i_6_n_2\
    );
\add_ln430_1_reg_4063[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_78_fu_2567_p2(6),
      I1 => ret_78_fu_2567_p2(10),
      I2 => \add_ln430_1_reg_4063[11]_i_10_n_2\,
      I3 => ret_77_fu_2536_p2(6),
      I4 => ret_77_fu_2536_p2(10),
      I5 => \add_ln430_1_reg_4063[11]_i_15_n_2\,
      O => \add_ln430_1_reg_4063[7]_i_7_n_2\
    );
\add_ln430_1_reg_4063[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_78_fu_2567_p2(5),
      I1 => ret_78_fu_2567_p2(10),
      I2 => \add_ln430_1_reg_4063[7]_i_10_n_2\,
      I3 => ret_77_fu_2536_p2(5),
      I4 => ret_77_fu_2536_p2(10),
      I5 => \add_ln430_1_reg_4063[7]_i_11_n_2\,
      O => \add_ln430_1_reg_4063[7]_i_8_n_2\
    );
\add_ln430_1_reg_4063[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln430_fu_2594_p1__0\(4),
      I1 => ret_77_fu_2536_p2(4),
      I2 => ret_77_fu_2536_p2(10),
      I3 => \add_ln430_1_reg_4063[7]_i_12_n_2\,
      O => \add_ln430_1_reg_4063[7]_i_9_n_2\
    );
\add_ln430_1_reg_4063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(0),
      Q => add_ln430_1_reg_4063(0),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(10),
      Q => add_ln430_1_reg_4063(10),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(11),
      Q => add_ln430_1_reg_4063(11),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln430_1_reg_4063_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln430_1_reg_4063_reg[11]_i_1_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[11]_i_1_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln430_1_reg_4063[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln430_fu_2594_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln430_1_fu_2604_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln430_1_reg_4063[11]_i_5_n_2\,
      S(1) => \add_ln430_1_reg_4063[11]_i_6_n_2\,
      S(0) => \add_ln430_1_reg_4063[11]_i_7_n_2\
    );
\add_ln430_1_reg_4063_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln430_1_reg_4063_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln430_1_reg_4063_reg[11]_i_12_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln430_1_reg_4063[11]_i_24_n_2\,
      DI(0) => sext_ln69_16_reg_3932(8),
      O(3) => \NLW_add_ln430_1_reg_4063_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_77_fu_2536_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln430_1_reg_4063[11]_i_25_n_2\,
      S(1) => \add_ln430_1_reg_4063[11]_i_26_n_2\,
      S(0) => \add_ln430_1_reg_4063[11]_i_27_n_2\
    );
\add_ln430_1_reg_4063_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[3]_i_14_n_2\,
      CO(3) => \add_ln430_1_reg_4063_reg[11]_i_14_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[11]_i_14_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[11]_i_14_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_16_reg_3932(7 downto 4),
      O(3 downto 0) => ret_77_fu_2536_p2(7 downto 4),
      S(3) => \add_ln430_1_reg_4063[11]_i_28_n_2\,
      S(2) => \add_ln430_1_reg_4063[11]_i_29_n_2\,
      S(1) => \add_ln430_1_reg_4063[11]_i_30_n_2\,
      S(0) => \add_ln430_1_reg_4063[11]_i_31_n_2\
    );
\add_ln430_1_reg_4063_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln430_1_reg_4063_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln430_1_reg_4063_reg[11]_i_8_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => select_ln1364_3_fu_2060_p3(9),
      DI(0) => sext_ln69_17_reg_3937(8),
      O(3) => \NLW_add_ln430_1_reg_4063_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_78_fu_2567_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln430_1_reg_4063[11]_i_17_n_2\,
      S(1) => \add_ln430_1_reg_4063[11]_i_18_n_2\,
      S(0) => \add_ln430_1_reg_4063[11]_i_19_n_2\
    );
\add_ln430_1_reg_4063_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[3]_i_5_n_2\,
      CO(3) => \add_ln430_1_reg_4063_reg[11]_i_9_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[11]_i_9_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[11]_i_9_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_17_reg_3937(7 downto 4),
      O(3 downto 0) => ret_78_fu_2567_p2(7 downto 4),
      S(3) => \add_ln430_1_reg_4063[11]_i_20_n_2\,
      S(2) => \add_ln430_1_reg_4063[11]_i_21_n_2\,
      S(1) => \add_ln430_1_reg_4063[11]_i_22_n_2\,
      S(0) => \add_ln430_1_reg_4063[11]_i_23_n_2\
    );
\add_ln430_1_reg_4063_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(1),
      Q => add_ln430_1_reg_4063(1),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(2),
      Q => add_ln430_1_reg_4063(2),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(3),
      Q => add_ln430_1_reg_4063(3),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_1_reg_4063_reg[3]_i_1_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[3]_i_1_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[3]_i_1_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln430_fu_2594_p1__0\(3 downto 1),
      DI(0) => ret_78_fu_2567_p2(0),
      O(3 downto 0) => add_ln430_1_fu_2604_p2(3 downto 0),
      S(3) => \add_ln430_1_reg_4063[3]_i_6_n_2\,
      S(2) => \add_ln430_1_reg_4063[3]_i_7_n_2\,
      S(1) => \add_ln430_1_reg_4063[3]_i_8_n_2\,
      S(0) => \add_ln430_1_reg_4063[3]_i_9_n_2\
    );
\add_ln430_1_reg_4063_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_1_reg_4063_reg[3]_i_14_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[3]_i_14_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[3]_i_14_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_16_reg_3932(3 downto 0),
      O(3 downto 0) => ret_77_fu_2536_p2(3 downto 0),
      S(3) => \add_ln430_1_reg_4063[3]_i_15_n_2\,
      S(2) => \add_ln430_1_reg_4063[3]_i_16_n_2\,
      S(1) => \add_ln430_1_reg_4063[3]_i_17_n_2\,
      S(0) => \add_ln430_1_reg_4063[3]_i_18_n_2\
    );
\add_ln430_1_reg_4063_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_1_reg_4063_reg[3]_i_5_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[3]_i_5_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[3]_i_5_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_17_reg_3937(3 downto 0),
      O(3 downto 0) => ret_78_fu_2567_p2(3 downto 0),
      S(3) => \add_ln430_1_reg_4063[3]_i_10_n_2\,
      S(2) => \add_ln430_1_reg_4063[3]_i_11_n_2\,
      S(1) => \add_ln430_1_reg_4063[3]_i_12_n_2\,
      S(0) => \add_ln430_1_reg_4063[3]_i_13_n_2\
    );
\add_ln430_1_reg_4063_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(4),
      Q => add_ln430_1_reg_4063(4),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(5),
      Q => add_ln430_1_reg_4063(5),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(6),
      Q => add_ln430_1_reg_4063(6),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(7),
      Q => add_ln430_1_reg_4063(7),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_1_reg_4063_reg[3]_i_1_n_2\,
      CO(3) => \add_ln430_1_reg_4063_reg[7]_i_1_n_2\,
      CO(2) => \add_ln430_1_reg_4063_reg[7]_i_1_n_3\,
      CO(1) => \add_ln430_1_reg_4063_reg[7]_i_1_n_4\,
      CO(0) => \add_ln430_1_reg_4063_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln430_fu_2594_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln430_1_fu_2604_p2(7 downto 4),
      S(3) => \add_ln430_1_reg_4063[7]_i_6_n_2\,
      S(2) => \add_ln430_1_reg_4063[7]_i_7_n_2\,
      S(1) => \add_ln430_1_reg_4063[7]_i_8_n_2\,
      S(0) => \add_ln430_1_reg_4063[7]_i_9_n_2\
    );
\add_ln430_1_reg_4063_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(8),
      Q => add_ln430_1_reg_4063(8),
      R => '0'
    );
\add_ln430_1_reg_4063_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_1_fu_2604_p2(9),
      Q => add_ln430_1_reg_4063(9),
      R => '0'
    );
\add_ln430_reg_4057[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_76_fu_2505_p2(4),
      I1 => ret_76_fu_2505_p2(2),
      I2 => ret_76_fu_2505_p2(1),
      I3 => ret_76_fu_2505_p2(0),
      I4 => ret_76_fu_2505_p2(3),
      I5 => ret_76_fu_2505_p2(5),
      O => \add_ln430_reg_4057[11]_i_10_n_2\
    );
\add_ln430_reg_4057[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ret_76_fu_2505_p2(10),
      I1 => ret_76_fu_2505_p2(8),
      I2 => ret_76_fu_2505_p2(6),
      I3 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I4 => ret_76_fu_2505_p2(7),
      I5 => ret_76_fu_2505_p2(9),
      O => sext_ln1347_10_fu_2532_p1(10)
    );
\add_ln430_reg_4057[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_75_fu_2474_p2(7),
      I1 => \add_ln430_reg_4057[11]_i_15_n_2\,
      I2 => ret_75_fu_2474_p2(6),
      I3 => ret_75_fu_2474_p2(8),
      O => \add_ln430_reg_4057[11]_i_13_n_2\
    );
\add_ln430_reg_4057[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_75_fu_2474_p2(4),
      I1 => ret_75_fu_2474_p2(2),
      I2 => ret_75_fu_2474_p2(1),
      I3 => ret_75_fu_2474_p2(0),
      I4 => ret_75_fu_2474_p2(3),
      I5 => ret_75_fu_2474_p2(5),
      O => \add_ln430_reg_4057[11]_i_15_n_2\
    );
\add_ln430_reg_4057[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_26_reg_3992,
      I1 => sub_ln1364_15_reg_4002(9),
      O => \add_ln430_reg_4057[11]_i_16_n_2\
    );
\add_ln430_reg_4057[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => sub_ln1364_15_reg_4002(10),
      I2 => tmp_26_reg_3992,
      O => \add_ln430_reg_4057[11]_i_17_n_2\
    );
\add_ln430_reg_4057[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => tmp_26_reg_3992,
      I2 => sext_ln69_3_reg_3879(9),
      O => \add_ln430_reg_4057[11]_i_18_n_2\
    );
\add_ln430_reg_4057[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(8),
      I1 => trunc_ln1364_7_reg_3997(8),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(8),
      O => \add_ln430_reg_4057[11]_i_19_n_2\
    );
\add_ln430_reg_4057[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => ret_76_fu_2505_p2(9),
      I1 => ret_76_fu_2505_p2(7),
      I2 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I3 => ret_76_fu_2505_p2(6),
      I4 => ret_76_fu_2505_p2(8),
      I5 => ret_76_fu_2505_p2(10),
      O => \add_ln430_reg_4057[11]_i_2_n_2\
    );
\add_ln430_reg_4057[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(7),
      I1 => trunc_ln1364_7_reg_3997(7),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(7),
      O => \add_ln430_reg_4057[11]_i_20_n_2\
    );
\add_ln430_reg_4057[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(6),
      I1 => trunc_ln1364_7_reg_3997(6),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(6),
      O => \add_ln430_reg_4057[11]_i_21_n_2\
    );
\add_ln430_reg_4057[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(5),
      I1 => trunc_ln1364_7_reg_3997(5),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(5),
      O => \add_ln430_reg_4057[11]_i_22_n_2\
    );
\add_ln430_reg_4057[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(4),
      I1 => trunc_ln1364_7_reg_3997(4),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(4),
      O => \add_ln430_reg_4057[11]_i_23_n_2\
    );
\add_ln430_reg_4057[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_26_reg_3992,
      I1 => sub_ln1364_15_reg_4002(9),
      O => \add_ln430_reg_4057[11]_i_24_n_2\
    );
\add_ln430_reg_4057[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => sub_ln1364_15_reg_4002(10),
      I2 => tmp_26_reg_3992,
      O => \add_ln430_reg_4057[11]_i_25_n_2\
    );
\add_ln430_reg_4057[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln1364_15_reg_4002(9),
      I1 => tmp_26_reg_3992,
      I2 => sext_ln69_reg_3863(9),
      O => \add_ln430_reg_4057[11]_i_26_n_2\
    );
\add_ln430_reg_4057[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(8),
      I1 => trunc_ln1364_7_reg_3997(8),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(8),
      O => \add_ln430_reg_4057[11]_i_27_n_2\
    );
\add_ln430_reg_4057[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(7),
      I1 => trunc_ln1364_7_reg_3997(7),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(7),
      O => \add_ln430_reg_4057[11]_i_28_n_2\
    );
\add_ln430_reg_4057[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(6),
      I1 => trunc_ln1364_7_reg_3997(6),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(6),
      O => \add_ln430_reg_4057[11]_i_29_n_2\
    );
\add_ln430_reg_4057[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => ret_76_fu_2505_p2(8),
      I1 => ret_76_fu_2505_p2(6),
      I2 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I3 => ret_76_fu_2505_p2(7),
      I4 => ret_76_fu_2505_p2(10),
      I5 => ret_76_fu_2505_p2(9),
      O => \sext_ln1347_10_fu_2532_p1__0\(9)
    );
\add_ln430_reg_4057[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(5),
      I1 => trunc_ln1364_7_reg_3997(5),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(5),
      O => \add_ln430_reg_4057[11]_i_30_n_2\
    );
\add_ln430_reg_4057[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(4),
      I1 => trunc_ln1364_7_reg_3997(4),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(4),
      O => \add_ln430_reg_4057[11]_i_31_n_2\
    );
\add_ln430_reg_4057[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => ret_76_fu_2505_p2(7),
      I1 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I2 => ret_76_fu_2505_p2(6),
      I3 => ret_76_fu_2505_p2(10),
      I4 => ret_76_fu_2505_p2(8),
      O => \sext_ln1347_10_fu_2532_p1__0\(8)
    );
\add_ln430_reg_4057[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => sext_ln1347_10_fu_2532_p1(10),
      I1 => ret_75_fu_2474_p2(9),
      I2 => \add_ln430_reg_4057[11]_i_13_n_2\,
      I3 => ret_75_fu_2474_p2(10),
      O => \add_ln430_reg_4057[11]_i_5_n_2\
    );
\add_ln430_reg_4057[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(9),
      I1 => ret_75_fu_2474_p2(9),
      I2 => ret_75_fu_2474_p2(10),
      I3 => \add_ln430_reg_4057[11]_i_13_n_2\,
      O => \add_ln430_reg_4057[11]_i_6_n_2\
    );
\add_ln430_reg_4057[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(8),
      I1 => ret_75_fu_2474_p2(8),
      I2 => ret_75_fu_2474_p2(10),
      I3 => ret_75_fu_2474_p2(6),
      I4 => \add_ln430_reg_4057[11]_i_15_n_2\,
      I5 => ret_75_fu_2474_p2(7),
      O => \add_ln430_reg_4057[11]_i_7_n_2\
    );
\add_ln430_reg_4057[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(3),
      I1 => trunc_ln1364_7_reg_3997(3),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(3),
      O => \add_ln430_reg_4057[3]_i_10_n_2\
    );
\add_ln430_reg_4057[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(2),
      I1 => trunc_ln1364_7_reg_3997(2),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(2),
      O => \add_ln430_reg_4057[3]_i_11_n_2\
    );
\add_ln430_reg_4057[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(1),
      I1 => trunc_ln1364_7_reg_3997(1),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(1),
      O => \add_ln430_reg_4057[3]_i_12_n_2\
    );
\add_ln430_reg_4057[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_3_reg_3879(0),
      I1 => trunc_ln1364_7_reg_3997(0),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(0),
      O => \add_ln430_reg_4057[3]_i_13_n_2\
    );
\add_ln430_reg_4057[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(3),
      I1 => trunc_ln1364_7_reg_3997(3),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(3),
      O => \add_ln430_reg_4057[3]_i_15_n_2\
    );
\add_ln430_reg_4057[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(2),
      I1 => trunc_ln1364_7_reg_3997(2),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(2),
      O => \add_ln430_reg_4057[3]_i_16_n_2\
    );
\add_ln430_reg_4057[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(1),
      I1 => trunc_ln1364_7_reg_3997(1),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(1),
      O => \add_ln430_reg_4057[3]_i_17_n_2\
    );
\add_ln430_reg_4057[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln69_reg_3863(0),
      I1 => trunc_ln1364_7_reg_3997(0),
      I2 => tmp_26_reg_3992,
      I3 => sub_ln1364_15_reg_4002(0),
      O => \add_ln430_reg_4057[3]_i_18_n_2\
    );
\add_ln430_reg_4057[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => ret_76_fu_2505_p2(2),
      I1 => ret_76_fu_2505_p2(1),
      I2 => ret_76_fu_2505_p2(0),
      I3 => ret_76_fu_2505_p2(10),
      I4 => ret_76_fu_2505_p2(3),
      O => \sext_ln1347_10_fu_2532_p1__0\(3)
    );
\add_ln430_reg_4057[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => ret_76_fu_2505_p2(0),
      I1 => ret_76_fu_2505_p2(1),
      I2 => ret_76_fu_2505_p2(10),
      I3 => ret_76_fu_2505_p2(2),
      O => \sext_ln1347_10_fu_2532_p1__0\(2)
    );
\add_ln430_reg_4057[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ret_76_fu_2505_p2(0),
      I1 => ret_76_fu_2505_p2(10),
      I2 => ret_76_fu_2505_p2(1),
      O => \sext_ln1347_10_fu_2532_p1__0\(1)
    );
\add_ln430_reg_4057[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(3),
      I1 => ret_75_fu_2474_p2(3),
      I2 => ret_75_fu_2474_p2(10),
      I3 => ret_75_fu_2474_p2(0),
      I4 => ret_75_fu_2474_p2(1),
      I5 => ret_75_fu_2474_p2(2),
      O => \add_ln430_reg_4057[3]_i_6_n_2\
    );
\add_ln430_reg_4057[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(2),
      I1 => ret_75_fu_2474_p2(2),
      I2 => ret_75_fu_2474_p2(10),
      I3 => ret_75_fu_2474_p2(1),
      I4 => ret_75_fu_2474_p2(0),
      O => \add_ln430_reg_4057[3]_i_7_n_2\
    );
\add_ln430_reg_4057[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => ret_76_fu_2505_p2(1),
      I1 => ret_76_fu_2505_p2(10),
      I2 => ret_76_fu_2505_p2(0),
      I3 => ret_75_fu_2474_p2(1),
      I4 => ret_75_fu_2474_p2(10),
      I5 => ret_75_fu_2474_p2(0),
      O => \add_ln430_reg_4057[3]_i_8_n_2\
    );
\add_ln430_reg_4057[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_76_fu_2505_p2(0),
      I1 => ret_75_fu_2474_p2(0),
      O => \add_ln430_reg_4057[3]_i_9_n_2\
    );
\add_ln430_reg_4057[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_76_fu_2505_p2(3),
      I1 => ret_76_fu_2505_p2(0),
      I2 => ret_76_fu_2505_p2(1),
      I3 => ret_76_fu_2505_p2(2),
      I4 => ret_76_fu_2505_p2(4),
      O => \add_ln430_reg_4057[7]_i_10_n_2\
    );
\add_ln430_reg_4057[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_75_fu_2474_p2(3),
      I1 => ret_75_fu_2474_p2(0),
      I2 => ret_75_fu_2474_p2(1),
      I3 => ret_75_fu_2474_p2(2),
      I4 => ret_75_fu_2474_p2(4),
      O => \add_ln430_reg_4057[7]_i_11_n_2\
    );
\add_ln430_reg_4057[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_75_fu_2474_p2(2),
      I1 => ret_75_fu_2474_p2(1),
      I2 => ret_75_fu_2474_p2(0),
      I3 => ret_75_fu_2474_p2(3),
      O => \add_ln430_reg_4057[7]_i_12_n_2\
    );
\add_ln430_reg_4057[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => ret_76_fu_2505_p2(6),
      I1 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I2 => ret_76_fu_2505_p2(10),
      I3 => ret_76_fu_2505_p2(7),
      O => \sext_ln1347_10_fu_2532_p1__0\(7)
    );
\add_ln430_reg_4057[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I1 => ret_76_fu_2505_p2(10),
      I2 => ret_76_fu_2505_p2(6),
      O => \sext_ln1347_10_fu_2532_p1__0\(6)
    );
\add_ln430_reg_4057[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln430_reg_4057[7]_i_10_n_2\,
      I1 => ret_76_fu_2505_p2(10),
      I2 => ret_76_fu_2505_p2(5),
      O => \sext_ln1347_10_fu_2532_p1__0\(5)
    );
\add_ln430_reg_4057[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => ret_76_fu_2505_p2(3),
      I1 => ret_76_fu_2505_p2(0),
      I2 => ret_76_fu_2505_p2(1),
      I3 => ret_76_fu_2505_p2(2),
      I4 => ret_76_fu_2505_p2(10),
      I5 => ret_76_fu_2505_p2(4),
      O => \sext_ln1347_10_fu_2532_p1__0\(4)
    );
\add_ln430_reg_4057[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(7),
      I1 => ret_75_fu_2474_p2(7),
      I2 => ret_75_fu_2474_p2(10),
      I3 => \add_ln430_reg_4057[11]_i_15_n_2\,
      I4 => ret_75_fu_2474_p2(6),
      O => \add_ln430_reg_4057[7]_i_6_n_2\
    );
\add_ln430_reg_4057[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_76_fu_2505_p2(6),
      I1 => ret_76_fu_2505_p2(10),
      I2 => \add_ln430_reg_4057[11]_i_10_n_2\,
      I3 => ret_75_fu_2474_p2(6),
      I4 => ret_75_fu_2474_p2(10),
      I5 => \add_ln430_reg_4057[11]_i_15_n_2\,
      O => \add_ln430_reg_4057[7]_i_7_n_2\
    );
\add_ln430_reg_4057[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_76_fu_2505_p2(5),
      I1 => ret_76_fu_2505_p2(10),
      I2 => \add_ln430_reg_4057[7]_i_10_n_2\,
      I3 => ret_75_fu_2474_p2(5),
      I4 => ret_75_fu_2474_p2(10),
      I5 => \add_ln430_reg_4057[7]_i_11_n_2\,
      O => \add_ln430_reg_4057[7]_i_8_n_2\
    );
\add_ln430_reg_4057[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \sext_ln1347_10_fu_2532_p1__0\(4),
      I1 => ret_75_fu_2474_p2(4),
      I2 => ret_75_fu_2474_p2(10),
      I3 => \add_ln430_reg_4057[7]_i_12_n_2\,
      O => \add_ln430_reg_4057[7]_i_9_n_2\
    );
\add_ln430_reg_4057_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(0),
      Q => add_ln430_reg_4057(0),
      R => '0'
    );
\add_ln430_reg_4057_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(10),
      Q => add_ln430_reg_4057(10),
      R => '0'
    );
\add_ln430_reg_4057_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(11),
      Q => add_ln430_reg_4057(11),
      R => '0'
    );
\add_ln430_reg_4057_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[7]_i_1_n_2\,
      CO(3) => \NLW_add_ln430_reg_4057_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln430_reg_4057_reg[11]_i_1_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[11]_i_1_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln430_reg_4057[11]_i_2_n_2\,
      DI(1 downto 0) => \sext_ln1347_10_fu_2532_p1__0\(9 downto 8),
      O(3 downto 0) => add_ln430_fu_2598_p2(11 downto 8),
      S(3) => '1',
      S(2) => \add_ln430_reg_4057[11]_i_5_n_2\,
      S(1) => \add_ln430_reg_4057[11]_i_6_n_2\,
      S(0) => \add_ln430_reg_4057[11]_i_7_n_2\
    );
\add_ln430_reg_4057_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[11]_i_14_n_2\,
      CO(3 downto 2) => \NLW_add_ln430_reg_4057_reg[11]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln430_reg_4057_reg[11]_i_12_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln430_reg_4057[11]_i_24_n_2\,
      DI(0) => sext_ln69_reg_3863(8),
      O(3) => \NLW_add_ln430_reg_4057_reg[11]_i_12_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_75_fu_2474_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln430_reg_4057[11]_i_25_n_2\,
      S(1) => \add_ln430_reg_4057[11]_i_26_n_2\,
      S(0) => \add_ln430_reg_4057[11]_i_27_n_2\
    );
\add_ln430_reg_4057_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[3]_i_14_n_2\,
      CO(3) => \add_ln430_reg_4057_reg[11]_i_14_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[11]_i_14_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[11]_i_14_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[11]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_reg_3863(7 downto 4),
      O(3 downto 0) => ret_75_fu_2474_p2(7 downto 4),
      S(3) => \add_ln430_reg_4057[11]_i_28_n_2\,
      S(2) => \add_ln430_reg_4057[11]_i_29_n_2\,
      S(1) => \add_ln430_reg_4057[11]_i_30_n_2\,
      S(0) => \add_ln430_reg_4057[11]_i_31_n_2\
    );
\add_ln430_reg_4057_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[11]_i_9_n_2\,
      CO(3 downto 2) => \NLW_add_ln430_reg_4057_reg[11]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln430_reg_4057_reg[11]_i_8_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[11]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln430_reg_4057[11]_i_16_n_2\,
      DI(0) => sext_ln69_3_reg_3879(8),
      O(3) => \NLW_add_ln430_reg_4057_reg[11]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => ret_76_fu_2505_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln430_reg_4057[11]_i_17_n_2\,
      S(1) => \add_ln430_reg_4057[11]_i_18_n_2\,
      S(0) => \add_ln430_reg_4057[11]_i_19_n_2\
    );
\add_ln430_reg_4057_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[3]_i_5_n_2\,
      CO(3) => \add_ln430_reg_4057_reg[11]_i_9_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[11]_i_9_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[11]_i_9_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[11]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_3_reg_3879(7 downto 4),
      O(3 downto 0) => ret_76_fu_2505_p2(7 downto 4),
      S(3) => \add_ln430_reg_4057[11]_i_20_n_2\,
      S(2) => \add_ln430_reg_4057[11]_i_21_n_2\,
      S(1) => \add_ln430_reg_4057[11]_i_22_n_2\,
      S(0) => \add_ln430_reg_4057[11]_i_23_n_2\
    );
\add_ln430_reg_4057_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(1),
      Q => add_ln430_reg_4057(1),
      R => '0'
    );
\add_ln430_reg_4057_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(2),
      Q => add_ln430_reg_4057(2),
      R => '0'
    );
\add_ln430_reg_4057_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(3),
      Q => add_ln430_reg_4057(3),
      R => '0'
    );
\add_ln430_reg_4057_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_reg_4057_reg[3]_i_1_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[3]_i_1_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[3]_i_1_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \sext_ln1347_10_fu_2532_p1__0\(3 downto 1),
      DI(0) => ret_76_fu_2505_p2(0),
      O(3 downto 0) => add_ln430_fu_2598_p2(3 downto 0),
      S(3) => \add_ln430_reg_4057[3]_i_6_n_2\,
      S(2) => \add_ln430_reg_4057[3]_i_7_n_2\,
      S(1) => \add_ln430_reg_4057[3]_i_8_n_2\,
      S(0) => \add_ln430_reg_4057[3]_i_9_n_2\
    );
\add_ln430_reg_4057_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_reg_4057_reg[3]_i_14_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[3]_i_14_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[3]_i_14_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_reg_3863(3 downto 0),
      O(3 downto 0) => ret_75_fu_2474_p2(3 downto 0),
      S(3) => \add_ln430_reg_4057[3]_i_15_n_2\,
      S(2) => \add_ln430_reg_4057[3]_i_16_n_2\,
      S(1) => \add_ln430_reg_4057[3]_i_17_n_2\,
      S(0) => \add_ln430_reg_4057[3]_i_18_n_2\
    );
\add_ln430_reg_4057_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln430_reg_4057_reg[3]_i_5_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[3]_i_5_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[3]_i_5_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => sext_ln69_3_reg_3879(3 downto 0),
      O(3 downto 0) => ret_76_fu_2505_p2(3 downto 0),
      S(3) => \add_ln430_reg_4057[3]_i_10_n_2\,
      S(2) => \add_ln430_reg_4057[3]_i_11_n_2\,
      S(1) => \add_ln430_reg_4057[3]_i_12_n_2\,
      S(0) => \add_ln430_reg_4057[3]_i_13_n_2\
    );
\add_ln430_reg_4057_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(4),
      Q => add_ln430_reg_4057(4),
      R => '0'
    );
\add_ln430_reg_4057_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(5),
      Q => add_ln430_reg_4057(5),
      R => '0'
    );
\add_ln430_reg_4057_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(6),
      Q => add_ln430_reg_4057(6),
      R => '0'
    );
\add_ln430_reg_4057_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(7),
      Q => add_ln430_reg_4057(7),
      R => '0'
    );
\add_ln430_reg_4057_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln430_reg_4057_reg[3]_i_1_n_2\,
      CO(3) => \add_ln430_reg_4057_reg[7]_i_1_n_2\,
      CO(2) => \add_ln430_reg_4057_reg[7]_i_1_n_3\,
      CO(1) => \add_ln430_reg_4057_reg[7]_i_1_n_4\,
      CO(0) => \add_ln430_reg_4057_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \sext_ln1347_10_fu_2532_p1__0\(7 downto 4),
      O(3 downto 0) => add_ln430_fu_2598_p2(7 downto 4),
      S(3) => \add_ln430_reg_4057[7]_i_6_n_2\,
      S(2) => \add_ln430_reg_4057[7]_i_7_n_2\,
      S(1) => \add_ln430_reg_4057[7]_i_8_n_2\,
      S(0) => \add_ln430_reg_4057[7]_i_9_n_2\
    );
\add_ln430_reg_4057_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(8),
      Q => add_ln430_reg_4057(8),
      R => '0'
    );
\add_ln430_reg_4057_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln427_1_reg_40270,
      D => add_ln430_fu_2598_p2(9),
      Q => add_ln430_reg_4057(9),
      R => '0'
    );
\add_ln434_reg_4007[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(3),
      I1 => zext_ln69_3_reg_3780_reg(3),
      O => \add_ln434_reg_4007[3]_i_10_n_2\
    );
\add_ln434_reg_4007[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(2),
      I1 => zext_ln69_3_reg_3780_reg(2),
      O => \add_ln434_reg_4007[3]_i_11_n_2\
    );
\add_ln434_reg_4007[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(1),
      I1 => zext_ln69_3_reg_3780_reg(1),
      O => \add_ln434_reg_4007[3]_i_12_n_2\
    );
\add_ln434_reg_4007[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(0),
      I1 => zext_ln69_3_reg_3780_reg(0),
      O => \add_ln434_reg_4007[3]_i_13_n_2\
    );
\add_ln434_reg_4007[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[3]\,
      I1 => zext_ln69_3_reg_3780_reg(3),
      O => \add_ln434_reg_4007[3]_i_15_n_2\
    );
\add_ln434_reg_4007[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[2]\,
      I1 => zext_ln69_3_reg_3780_reg(2),
      O => \add_ln434_reg_4007[3]_i_16_n_2\
    );
\add_ln434_reg_4007[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[1]\,
      I1 => zext_ln69_3_reg_3780_reg(1),
      O => \add_ln434_reg_4007[3]_i_17_n_2\
    );
\add_ln434_reg_4007[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[0]\,
      I1 => zext_ln69_3_reg_3780_reg(0),
      O => \add_ln434_reg_4007[3]_i_18_n_2\
    );
\add_ln434_reg_4007[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(2),
      I2 => ret_80_fu_1928_p2(1),
      I3 => ret_80_fu_1928_p2(0),
      I4 => ret_80_fu_1928_p2(3),
      O => sext_ln434_fu_1954_p1(3)
    );
\add_ln434_reg_4007[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(0),
      I2 => ret_80_fu_1928_p2(1),
      I3 => ret_80_fu_1928_p2(2),
      O => sext_ln434_fu_1954_p1(2)
    );
\add_ln434_reg_4007[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(0),
      I2 => ret_80_fu_1928_p2(1),
      O => sext_ln434_fu_1954_p1(1)
    );
\add_ln434_reg_4007[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999996"
    )
        port map (
      I0 => sext_ln434_fu_1954_p1(3),
      I1 => ret_79_fu_1898_p2(3),
      I2 => ret_79_fu_1898_p2(0),
      I3 => ret_79_fu_1898_p2(1),
      I4 => ret_79_fu_1898_p2(2),
      I5 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[3]_i_6_n_2\
    );
\add_ln434_reg_4007[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669996"
    )
        port map (
      I0 => sext_ln434_fu_1954_p1(2),
      I1 => ret_79_fu_1898_p2(2),
      I2 => ret_79_fu_1898_p2(1),
      I3 => ret_79_fu_1898_p2(0),
      I4 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[3]_i_7_n_2\
    );
\add_ln434_reg_4007[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_80_fu_1928_p2(1),
      I1 => ret_80_fu_1928_p2(0),
      I2 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I3 => ret_79_fu_1898_p2(1),
      I4 => ret_79_fu_1898_p2(0),
      I5 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[3]_i_8_n_2\
    );
\add_ln434_reg_4007[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_80_fu_1928_p2(0),
      I1 => ret_79_fu_1898_p2(0),
      O => \add_ln434_reg_4007[3]_i_9_n_2\
    );
\add_ln434_reg_4007[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_80_fu_1928_p2(3),
      I1 => ret_80_fu_1928_p2(0),
      I2 => ret_80_fu_1928_p2(1),
      I3 => ret_80_fu_1928_p2(2),
      I4 => ret_80_fu_1928_p2(4),
      O => \add_ln434_reg_4007[7]_i_10_n_2\
    );
\add_ln434_reg_4007[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_79_fu_1898_p2(3),
      I1 => ret_79_fu_1898_p2(0),
      I2 => ret_79_fu_1898_p2(1),
      I3 => ret_79_fu_1898_p2(2),
      I4 => ret_79_fu_1898_p2(4),
      O => \add_ln434_reg_4007[7]_i_11_n_2\
    );
\add_ln434_reg_4007[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_79_fu_1898_p2(2),
      I1 => ret_79_fu_1898_p2(1),
      I2 => ret_79_fu_1898_p2(0),
      I3 => ret_79_fu_1898_p2(3),
      O => \add_ln434_reg_4007[7]_i_12_n_2\
    );
\add_ln434_reg_4007[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(6),
      I2 => \add_ln434_reg_4007[9]_i_6_n_2\,
      I3 => ret_80_fu_1928_p2(7),
      O => sext_ln434_fu_1954_p1(7)
    );
\add_ln434_reg_4007[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => \add_ln434_reg_4007[9]_i_6_n_2\,
      I2 => ret_80_fu_1928_p2(6),
      O => sext_ln434_fu_1954_p1(6)
    );
\add_ln434_reg_4007[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => \add_ln434_reg_4007[7]_i_10_n_2\,
      I2 => ret_80_fu_1928_p2(5),
      O => sext_ln434_fu_1954_p1(5)
    );
\add_ln434_reg_4007[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(3),
      I2 => ret_80_fu_1928_p2(0),
      I3 => ret_80_fu_1928_p2(1),
      I4 => ret_80_fu_1928_p2(2),
      I5 => ret_80_fu_1928_p2(4),
      O => sext_ln434_fu_1954_p1(4)
    );
\add_ln434_reg_4007[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => sext_ln434_fu_1954_p1(7),
      I1 => ret_79_fu_1898_p2(7),
      I2 => \add_ln434_reg_4007[9]_i_10_n_2\,
      I3 => ret_79_fu_1898_p2(6),
      I4 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[7]_i_6_n_2\
    );
\add_ln434_reg_4007[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => ret_80_fu_1928_p2(6),
      I1 => \add_ln434_reg_4007[9]_i_6_n_2\,
      I2 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I3 => ret_79_fu_1898_p2(6),
      I4 => \add_ln434_reg_4007[9]_i_10_n_2\,
      I5 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[7]_i_7_n_2\
    );
\add_ln434_reg_4007[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => ret_80_fu_1928_p2(5),
      I1 => \add_ln434_reg_4007[7]_i_10_n_2\,
      I2 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I3 => ret_79_fu_1898_p2(5),
      I4 => \add_ln434_reg_4007[7]_i_11_n_2\,
      I5 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[7]_i_8_n_2\
    );
\add_ln434_reg_4007[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => sext_ln434_fu_1954_p1(4),
      I1 => ret_79_fu_1898_p2(4),
      I2 => \add_ln434_reg_4007[7]_i_12_n_2\,
      I3 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      O => \add_ln434_reg_4007[7]_i_9_n_2\
    );
\add_ln434_reg_4007[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_79_fu_1898_p2(4),
      I1 => ret_79_fu_1898_p2(2),
      I2 => ret_79_fu_1898_p2(1),
      I3 => ret_79_fu_1898_p2(0),
      I4 => ret_79_fu_1898_p2(3),
      I5 => ret_79_fu_1898_p2(5),
      O => \add_ln434_reg_4007[9]_i_10_n_2\
    );
\add_ln434_reg_4007[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(7),
      I1 => zext_ln69_3_reg_3780_reg(7),
      O => \add_ln434_reg_4007[9]_i_11_n_2\
    );
\add_ln434_reg_4007[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(6),
      I1 => zext_ln69_3_reg_3780_reg(6),
      O => \add_ln434_reg_4007[9]_i_12_n_2\
    );
\add_ln434_reg_4007[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(5),
      I1 => zext_ln69_3_reg_3780_reg(5),
      O => \add_ln434_reg_4007[9]_i_13_n_2\
    );
\add_ln434_reg_4007[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_15_reg_3818(4),
      I1 => zext_ln69_3_reg_3780_reg(4),
      O => \add_ln434_reg_4007[9]_i_14_n_2\
    );
\add_ln434_reg_4007[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[7]\,
      I1 => zext_ln69_3_reg_3780_reg(7),
      O => \add_ln434_reg_4007[9]_i_15_n_2\
    );
\add_ln434_reg_4007[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[6]\,
      I1 => zext_ln69_3_reg_3780_reg(6),
      O => \add_ln434_reg_4007[9]_i_16_n_2\
    );
\add_ln434_reg_4007[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[5]\,
      I1 => zext_ln69_3_reg_3780_reg(5),
      O => \add_ln434_reg_4007[9]_i_17_n_2\
    );
\add_ln434_reg_4007[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln69_1_reg_3775_reg_n_2_[4]\,
      I1 => zext_ln69_3_reg_3780_reg(4),
      O => \add_ln434_reg_4007[9]_i_18_n_2\
    );
\add_ln434_reg_4007[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      I1 => ret_80_fu_1928_p2(7),
      I2 => \add_ln434_reg_4007[9]_i_6_n_2\,
      I3 => ret_80_fu_1928_p2(6),
      O => \add_ln434_reg_4007[9]_i_2_n_2\
    );
\add_ln434_reg_4007[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \add_ln434_reg_4007[9]_i_7_n_2\,
      I1 => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      I2 => ret_79_fu_1898_p2(7),
      I3 => \add_ln434_reg_4007[9]_i_10_n_2\,
      I4 => ret_79_fu_1898_p2(6),
      O => \add_ln434_reg_4007[9]_i_3_n_2\
    );
\add_ln434_reg_4007[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_80_fu_1928_p2(4),
      I1 => ret_80_fu_1928_p2(2),
      I2 => ret_80_fu_1928_p2(1),
      I3 => ret_80_fu_1928_p2(0),
      I4 => ret_80_fu_1928_p2(3),
      I5 => ret_80_fu_1928_p2(5),
      O => \add_ln434_reg_4007[9]_i_6_n_2\
    );
\add_ln434_reg_4007[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_80_fu_1928_p2(6),
      I1 => \add_ln434_reg_4007[9]_i_6_n_2\,
      I2 => ret_80_fu_1928_p2(7),
      I3 => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      O => \add_ln434_reg_4007[9]_i_7_n_2\
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(0),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(1),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(2),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(3),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(4),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(5),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(6),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(7),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(8),
      Q => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\,
      R => '0'
    );
\add_ln434_reg_4007_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln434_reg_4007(9),
      Q => tmp_49_fu_2866_p3,
      R => '0'
    );
\add_ln434_reg_4007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(0),
      Q => add_ln434_reg_4007(0),
      R => '0'
    );
\add_ln434_reg_4007_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(1),
      Q => add_ln434_reg_4007(1),
      R => '0'
    );
\add_ln434_reg_4007_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(2),
      Q => add_ln434_reg_4007(2),
      R => '0'
    );
\add_ln434_reg_4007_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(3),
      Q => add_ln434_reg_4007(3),
      R => '0'
    );
\add_ln434_reg_4007_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln434_reg_4007_reg[3]_i_1_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[3]_i_1_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[3]_i_1_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => sext_ln434_fu_1954_p1(3 downto 1),
      DI(0) => ret_80_fu_1928_p2(0),
      O(3 downto 0) => add_ln434_fu_1958_p2(3 downto 0),
      S(3) => \add_ln434_reg_4007[3]_i_6_n_2\,
      S(2) => \add_ln434_reg_4007[3]_i_7_n_2\,
      S(1) => \add_ln434_reg_4007[3]_i_8_n_2\,
      S(0) => \add_ln434_reg_4007[3]_i_9_n_2\
    );
\add_ln434_reg_4007_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln434_reg_4007_reg[3]_i_14_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[3]_i_14_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[3]_i_14_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3) => \zext_ln69_1_reg_3775_reg_n_2_[3]\,
      DI(2) => \zext_ln69_1_reg_3775_reg_n_2_[2]\,
      DI(1) => \zext_ln69_1_reg_3775_reg_n_2_[1]\,
      DI(0) => \zext_ln69_1_reg_3775_reg_n_2_[0]\,
      O(3 downto 0) => ret_79_fu_1898_p2(3 downto 0),
      S(3) => \add_ln434_reg_4007[3]_i_15_n_2\,
      S(2) => \add_ln434_reg_4007[3]_i_16_n_2\,
      S(1) => \add_ln434_reg_4007[3]_i_17_n_2\,
      S(0) => \add_ln434_reg_4007[3]_i_18_n_2\
    );
\add_ln434_reg_4007_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln434_reg_4007_reg[3]_i_5_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[3]_i_5_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[3]_i_5_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln69_15_reg_3818(3 downto 0),
      O(3 downto 0) => ret_80_fu_1928_p2(3 downto 0),
      S(3) => \add_ln434_reg_4007[3]_i_10_n_2\,
      S(2) => \add_ln434_reg_4007[3]_i_11_n_2\,
      S(1) => \add_ln434_reg_4007[3]_i_12_n_2\,
      S(0) => \add_ln434_reg_4007[3]_i_13_n_2\
    );
\add_ln434_reg_4007_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(4),
      Q => add_ln434_reg_4007(4),
      R => '0'
    );
\add_ln434_reg_4007_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(5),
      Q => add_ln434_reg_4007(5),
      R => '0'
    );
\add_ln434_reg_4007_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(6),
      Q => add_ln434_reg_4007(6),
      R => '0'
    );
\add_ln434_reg_4007_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(7),
      Q => add_ln434_reg_4007(7),
      R => '0'
    );
\add_ln434_reg_4007_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[3]_i_1_n_2\,
      CO(3) => \add_ln434_reg_4007_reg[7]_i_1_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[7]_i_1_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[7]_i_1_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln434_fu_1954_p1(7 downto 4),
      O(3 downto 0) => add_ln434_fu_1958_p2(7 downto 4),
      S(3) => \add_ln434_reg_4007[7]_i_6_n_2\,
      S(2) => \add_ln434_reg_4007[7]_i_7_n_2\,
      S(1) => \add_ln434_reg_4007[7]_i_8_n_2\,
      S(0) => \add_ln434_reg_4007[7]_i_9_n_2\
    );
\add_ln434_reg_4007_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(8),
      Q => add_ln434_reg_4007(8),
      R => '0'
    );
\add_ln434_reg_4007_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln434_fu_1958_p2(9),
      Q => add_ln434_reg_4007(9),
      R => '0'
    );
\add_ln434_reg_4007_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_add_ln434_reg_4007_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln434_reg_4007_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln434_reg_4007[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_add_ln434_reg_4007_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln434_fu_1958_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \add_ln434_reg_4007[9]_i_3_n_2\
    );
\add_ln434_reg_4007_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[9]_i_5_n_2\,
      CO(3 downto 1) => \NLW_add_ln434_reg_4007_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln434_reg_4007_reg[9]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln434_reg_4007_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln434_reg_4007_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[3]_i_5_n_2\,
      CO(3) => \add_ln434_reg_4007_reg[9]_i_5_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[9]_i_5_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[9]_i_5_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[9]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln69_15_reg_3818(7 downto 4),
      O(3 downto 0) => ret_80_fu_1928_p2(7 downto 4),
      S(3) => \add_ln434_reg_4007[9]_i_11_n_2\,
      S(2) => \add_ln434_reg_4007[9]_i_12_n_2\,
      S(1) => \add_ln434_reg_4007[9]_i_13_n_2\,
      S(0) => \add_ln434_reg_4007[9]_i_14_n_2\
    );
\add_ln434_reg_4007_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[9]_i_9_n_2\,
      CO(3 downto 1) => \NLW_add_ln434_reg_4007_reg[9]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln434_reg_4007_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln434_reg_4007_reg[9]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln434_reg_4007_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln434_reg_4007_reg[3]_i_14_n_2\,
      CO(3) => \add_ln434_reg_4007_reg[9]_i_9_n_2\,
      CO(2) => \add_ln434_reg_4007_reg[9]_i_9_n_3\,
      CO(1) => \add_ln434_reg_4007_reg[9]_i_9_n_4\,
      CO(0) => \add_ln434_reg_4007_reg[9]_i_9_n_5\,
      CYINIT => '0',
      DI(3) => \zext_ln69_1_reg_3775_reg_n_2_[7]\,
      DI(2) => \zext_ln69_1_reg_3775_reg_n_2_[6]\,
      DI(1) => \zext_ln69_1_reg_3775_reg_n_2_[5]\,
      DI(0) => \zext_ln69_1_reg_3775_reg_n_2_[4]\,
      O(3 downto 0) => ret_79_fu_1898_p2(7 downto 4),
      S(3) => \add_ln434_reg_4007[9]_i_15_n_2\,
      S(2) => \add_ln434_reg_4007[9]_i_16_n_2\,
      S(1) => \add_ln434_reg_4007[9]_i_17_n_2\,
      S(0) => \add_ln434_reg_4007[9]_i_18_n_2\
    );
\add_ln435_reg_4014[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(3),
      I1 => zext_ln69_3_reg_3780_reg(3),
      O => \add_ln435_reg_4014[3]_i_10_n_2\
    );
\add_ln435_reg_4014[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(2),
      I1 => zext_ln69_3_reg_3780_reg(2),
      O => \add_ln435_reg_4014[3]_i_11_n_2\
    );
\add_ln435_reg_4014[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(1),
      I1 => zext_ln69_3_reg_3780_reg(1),
      O => \add_ln435_reg_4014[3]_i_12_n_2\
    );
\add_ln435_reg_4014[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(0),
      I1 => zext_ln69_3_reg_3780_reg(0),
      O => \add_ln435_reg_4014[3]_i_13_n_2\
    );
\add_ln435_reg_4014[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(3),
      I1 => zext_ln69_3_reg_3780_reg(3),
      O => \add_ln435_reg_4014[3]_i_15_n_2\
    );
\add_ln435_reg_4014[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(2),
      I1 => zext_ln69_3_reg_3780_reg(2),
      O => \add_ln435_reg_4014[3]_i_16_n_2\
    );
\add_ln435_reg_4014[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(1),
      I1 => zext_ln69_3_reg_3780_reg(1),
      O => \add_ln435_reg_4014[3]_i_17_n_2\
    );
\add_ln435_reg_4014[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(0),
      I1 => zext_ln69_3_reg_3780_reg(0),
      O => \add_ln435_reg_4014[3]_i_18_n_2\
    );
\add_ln435_reg_4014[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(2),
      I2 => ret_82_fu_1994_p2(1),
      I3 => ret_82_fu_1994_p2(0),
      I4 => ret_82_fu_1994_p2(3),
      O => sext_ln435_fu_2020_p1(3)
    );
\add_ln435_reg_4014[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(0),
      I2 => ret_82_fu_1994_p2(1),
      I3 => ret_82_fu_1994_p2(2),
      O => sext_ln435_fu_2020_p1(2)
    );
\add_ln435_reg_4014[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(0),
      I2 => ret_82_fu_1994_p2(1),
      O => sext_ln435_fu_2020_p1(1)
    );
\add_ln435_reg_4014[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999996"
    )
        port map (
      I0 => sext_ln435_fu_2020_p1(3),
      I1 => ret_81_fu_1964_p2(3),
      I2 => ret_81_fu_1964_p2(0),
      I3 => ret_81_fu_1964_p2(1),
      I4 => ret_81_fu_1964_p2(2),
      I5 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[3]_i_6_n_2\
    );
\add_ln435_reg_4014[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669996"
    )
        port map (
      I0 => sext_ln435_fu_2020_p1(2),
      I1 => ret_81_fu_1964_p2(2),
      I2 => ret_81_fu_1964_p2(1),
      I3 => ret_81_fu_1964_p2(0),
      I4 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[3]_i_7_n_2\
    );
\add_ln435_reg_4014[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => ret_82_fu_1994_p2(1),
      I1 => ret_82_fu_1994_p2(0),
      I2 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I3 => ret_81_fu_1964_p2(1),
      I4 => ret_81_fu_1964_p2(0),
      I5 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[3]_i_8_n_2\
    );
\add_ln435_reg_4014[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_82_fu_1994_p2(0),
      I1 => ret_81_fu_1964_p2(0),
      O => \add_ln435_reg_4014[3]_i_9_n_2\
    );
\add_ln435_reg_4014[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_82_fu_1994_p2(3),
      I1 => ret_82_fu_1994_p2(0),
      I2 => ret_82_fu_1994_p2(1),
      I3 => ret_82_fu_1994_p2(2),
      I4 => ret_82_fu_1994_p2(4),
      O => \add_ln435_reg_4014[7]_i_10_n_2\
    );
\add_ln435_reg_4014[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_81_fu_1964_p2(3),
      I1 => ret_81_fu_1964_p2(0),
      I2 => ret_81_fu_1964_p2(1),
      I3 => ret_81_fu_1964_p2(2),
      I4 => ret_81_fu_1964_p2(4),
      O => \add_ln435_reg_4014[7]_i_11_n_2\
    );
\add_ln435_reg_4014[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_81_fu_1964_p2(2),
      I1 => ret_81_fu_1964_p2(1),
      I2 => ret_81_fu_1964_p2(0),
      I3 => ret_81_fu_1964_p2(3),
      O => \add_ln435_reg_4014[7]_i_12_n_2\
    );
\add_ln435_reg_4014[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(6),
      I2 => \add_ln435_reg_4014[9]_i_6_n_2\,
      I3 => ret_82_fu_1994_p2(7),
      O => sext_ln435_fu_2020_p1(7)
    );
\add_ln435_reg_4014[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => \add_ln435_reg_4014[9]_i_6_n_2\,
      I2 => ret_82_fu_1994_p2(6),
      O => sext_ln435_fu_2020_p1(6)
    );
\add_ln435_reg_4014[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => \add_ln435_reg_4014[7]_i_10_n_2\,
      I2 => ret_82_fu_1994_p2(5),
      O => sext_ln435_fu_2020_p1(5)
    );
\add_ln435_reg_4014[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(3),
      I2 => ret_82_fu_1994_p2(0),
      I3 => ret_82_fu_1994_p2(1),
      I4 => ret_82_fu_1994_p2(2),
      I5 => ret_82_fu_1994_p2(4),
      O => sext_ln435_fu_2020_p1(4)
    );
\add_ln435_reg_4014[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => sext_ln435_fu_2020_p1(7),
      I1 => ret_81_fu_1964_p2(7),
      I2 => \add_ln435_reg_4014[9]_i_10_n_2\,
      I3 => ret_81_fu_1964_p2(6),
      I4 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[7]_i_6_n_2\
    );
\add_ln435_reg_4014[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => ret_82_fu_1994_p2(6),
      I1 => \add_ln435_reg_4014[9]_i_6_n_2\,
      I2 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I3 => ret_81_fu_1964_p2(6),
      I4 => \add_ln435_reg_4014[9]_i_10_n_2\,
      I5 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[7]_i_7_n_2\
    );
\add_ln435_reg_4014[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => ret_82_fu_1994_p2(5),
      I1 => \add_ln435_reg_4014[7]_i_10_n_2\,
      I2 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I3 => ret_81_fu_1964_p2(5),
      I4 => \add_ln435_reg_4014[7]_i_11_n_2\,
      I5 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[7]_i_8_n_2\
    );
\add_ln435_reg_4014[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => sext_ln435_fu_2020_p1(4),
      I1 => ret_81_fu_1964_p2(4),
      I2 => \add_ln435_reg_4014[7]_i_12_n_2\,
      I3 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      O => \add_ln435_reg_4014[7]_i_9_n_2\
    );
\add_ln435_reg_4014[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_81_fu_1964_p2(4),
      I1 => ret_81_fu_1964_p2(2),
      I2 => ret_81_fu_1964_p2(1),
      I3 => ret_81_fu_1964_p2(0),
      I4 => ret_81_fu_1964_p2(3),
      I5 => ret_81_fu_1964_p2(5),
      O => \add_ln435_reg_4014[9]_i_10_n_2\
    );
\add_ln435_reg_4014[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(7),
      I1 => zext_ln69_3_reg_3780_reg(7),
      O => \add_ln435_reg_4014[9]_i_11_n_2\
    );
\add_ln435_reg_4014[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(6),
      I1 => zext_ln69_3_reg_3780_reg(6),
      O => \add_ln435_reg_4014[9]_i_12_n_2\
    );
\add_ln435_reg_4014[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(5),
      I1 => zext_ln69_3_reg_3780_reg(5),
      O => \add_ln435_reg_4014[9]_i_13_n_2\
    );
\add_ln435_reg_4014[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_22_reg_3838_reg(4),
      I1 => zext_ln69_3_reg_3780_reg(4),
      O => \add_ln435_reg_4014[9]_i_14_n_2\
    );
\add_ln435_reg_4014[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(7),
      I1 => zext_ln69_3_reg_3780_reg(7),
      O => \add_ln435_reg_4014[9]_i_15_n_2\
    );
\add_ln435_reg_4014[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(6),
      I1 => zext_ln69_3_reg_3780_reg(6),
      O => \add_ln435_reg_4014[9]_i_16_n_2\
    );
\add_ln435_reg_4014[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(5),
      I1 => zext_ln69_3_reg_3780_reg(5),
      O => \add_ln435_reg_4014[9]_i_17_n_2\
    );
\add_ln435_reg_4014[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln69_8_reg_3798_reg(4),
      I1 => zext_ln69_3_reg_3780_reg(4),
      O => \add_ln435_reg_4014[9]_i_18_n_2\
    );
\add_ln435_reg_4014[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      I1 => ret_82_fu_1994_p2(7),
      I2 => \add_ln435_reg_4014[9]_i_6_n_2\,
      I3 => ret_82_fu_1994_p2(6),
      O => \add_ln435_reg_4014[9]_i_2_n_2\
    );
\add_ln435_reg_4014[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => \add_ln435_reg_4014[9]_i_7_n_2\,
      I1 => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      I2 => ret_81_fu_1964_p2(7),
      I3 => \add_ln435_reg_4014[9]_i_10_n_2\,
      I4 => ret_81_fu_1964_p2(6),
      O => \add_ln435_reg_4014[9]_i_3_n_2\
    );
\add_ln435_reg_4014[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_82_fu_1994_p2(4),
      I1 => ret_82_fu_1994_p2(2),
      I2 => ret_82_fu_1994_p2(1),
      I3 => ret_82_fu_1994_p2(0),
      I4 => ret_82_fu_1994_p2(3),
      I5 => ret_82_fu_1994_p2(5),
      O => \add_ln435_reg_4014[9]_i_6_n_2\
    );
\add_ln435_reg_4014[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ret_82_fu_1994_p2(6),
      I1 => \add_ln435_reg_4014[9]_i_6_n_2\,
      I2 => ret_82_fu_1994_p2(7),
      I3 => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      O => \add_ln435_reg_4014[9]_i_7_n_2\
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(0),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(1),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(2),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(3),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(4),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(5),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(6),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(7),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(8),
      Q => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\,
      R => '0'
    );
\add_ln435_reg_4014_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln435_reg_4014(9),
      Q => tmp_52_fu_2919_p3,
      R => '0'
    );
\add_ln435_reg_4014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(0),
      Q => add_ln435_reg_4014(0),
      R => '0'
    );
\add_ln435_reg_4014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(1),
      Q => add_ln435_reg_4014(1),
      R => '0'
    );
\add_ln435_reg_4014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(2),
      Q => add_ln435_reg_4014(2),
      R => '0'
    );
\add_ln435_reg_4014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(3),
      Q => add_ln435_reg_4014(3),
      R => '0'
    );
\add_ln435_reg_4014_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln435_reg_4014_reg[3]_i_1_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[3]_i_1_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[3]_i_1_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => sext_ln435_fu_2020_p1(3 downto 1),
      DI(0) => ret_82_fu_1994_p2(0),
      O(3 downto 0) => add_ln435_fu_2024_p2(3 downto 0),
      S(3) => \add_ln435_reg_4014[3]_i_6_n_2\,
      S(2) => \add_ln435_reg_4014[3]_i_7_n_2\,
      S(1) => \add_ln435_reg_4014[3]_i_8_n_2\,
      S(0) => \add_ln435_reg_4014[3]_i_9_n_2\
    );
\add_ln435_reg_4014_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln435_reg_4014_reg[3]_i_14_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[3]_i_14_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[3]_i_14_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[3]_i_14_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln69_8_reg_3798_reg(3 downto 0),
      O(3 downto 0) => ret_81_fu_1964_p2(3 downto 0),
      S(3) => \add_ln435_reg_4014[3]_i_15_n_2\,
      S(2) => \add_ln435_reg_4014[3]_i_16_n_2\,
      S(1) => \add_ln435_reg_4014[3]_i_17_n_2\,
      S(0) => \add_ln435_reg_4014[3]_i_18_n_2\
    );
\add_ln435_reg_4014_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln435_reg_4014_reg[3]_i_5_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[3]_i_5_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[3]_i_5_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[3]_i_5_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln69_22_reg_3838_reg(3 downto 0),
      O(3 downto 0) => ret_82_fu_1994_p2(3 downto 0),
      S(3) => \add_ln435_reg_4014[3]_i_10_n_2\,
      S(2) => \add_ln435_reg_4014[3]_i_11_n_2\,
      S(1) => \add_ln435_reg_4014[3]_i_12_n_2\,
      S(0) => \add_ln435_reg_4014[3]_i_13_n_2\
    );
\add_ln435_reg_4014_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(4),
      Q => add_ln435_reg_4014(4),
      R => '0'
    );
\add_ln435_reg_4014_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(5),
      Q => add_ln435_reg_4014(5),
      R => '0'
    );
\add_ln435_reg_4014_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(6),
      Q => add_ln435_reg_4014(6),
      R => '0'
    );
\add_ln435_reg_4014_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(7),
      Q => add_ln435_reg_4014(7),
      R => '0'
    );
\add_ln435_reg_4014_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[3]_i_1_n_2\,
      CO(3) => \add_ln435_reg_4014_reg[7]_i_1_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[7]_i_1_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[7]_i_1_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln435_fu_2020_p1(7 downto 4),
      O(3 downto 0) => add_ln435_fu_2024_p2(7 downto 4),
      S(3) => \add_ln435_reg_4014[7]_i_6_n_2\,
      S(2) => \add_ln435_reg_4014[7]_i_7_n_2\,
      S(1) => \add_ln435_reg_4014[7]_i_8_n_2\,
      S(0) => \add_ln435_reg_4014[7]_i_9_n_2\
    );
\add_ln435_reg_4014_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(8),
      Q => add_ln435_reg_4014(8),
      R => '0'
    );
\add_ln435_reg_4014_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln435_fu_2024_p2(9),
      Q => add_ln435_reg_4014(9),
      R => '0'
    );
\add_ln435_reg_4014_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_add_ln435_reg_4014_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln435_reg_4014_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln435_reg_4014[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_add_ln435_reg_4014_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln435_fu_2024_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \add_ln435_reg_4014[9]_i_3_n_2\
    );
\add_ln435_reg_4014_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[9]_i_5_n_2\,
      CO(3 downto 1) => \NLW_add_ln435_reg_4014_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln435_reg_4014_reg[9]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln435_reg_4014_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln435_reg_4014_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[3]_i_5_n_2\,
      CO(3) => \add_ln435_reg_4014_reg[9]_i_5_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[9]_i_5_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[9]_i_5_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[9]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln69_22_reg_3838_reg(7 downto 4),
      O(3 downto 0) => ret_82_fu_1994_p2(7 downto 4),
      S(3) => \add_ln435_reg_4014[9]_i_11_n_2\,
      S(2) => \add_ln435_reg_4014[9]_i_12_n_2\,
      S(1) => \add_ln435_reg_4014[9]_i_13_n_2\,
      S(0) => \add_ln435_reg_4014[9]_i_14_n_2\
    );
\add_ln435_reg_4014_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[9]_i_9_n_2\,
      CO(3 downto 1) => \NLW_add_ln435_reg_4014_reg[9]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln435_reg_4014_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln435_reg_4014_reg[9]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln435_reg_4014_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln435_reg_4014_reg[3]_i_14_n_2\,
      CO(3) => \add_ln435_reg_4014_reg[9]_i_9_n_2\,
      CO(2) => \add_ln435_reg_4014_reg[9]_i_9_n_3\,
      CO(1) => \add_ln435_reg_4014_reg[9]_i_9_n_4\,
      CO(0) => \add_ln435_reg_4014_reg[9]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln69_8_reg_3798_reg(7 downto 4),
      O(3 downto 0) => ret_81_fu_1964_p2(7 downto 4),
      S(3) => \add_ln435_reg_4014[9]_i_15_n_2\,
      S(2) => \add_ln435_reg_4014[9]_i_16_n_2\,
      S(1) => \add_ln435_reg_4014[9]_i_17_n_2\,
      S(0) => \add_ln435_reg_4014[9]_i_18_n_2\
    );
\add_ln446_1_reg_4124[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(2),
      I1 => zext_ln445_1_fu_3096_p1(2),
      I2 => zext_ln445_fu_3082_p1(2),
      O => \add_ln446_1_reg_4124[3]_i_2_n_2\
    );
\add_ln446_1_reg_4124[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(1),
      I1 => zext_ln445_1_fu_3096_p1(1),
      I2 => zext_ln445_fu_3082_p1(1),
      O => \add_ln446_1_reg_4124[3]_i_3_n_2\
    );
\add_ln446_1_reg_4124[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(0),
      I1 => zext_ln445_1_fu_3096_p1(0),
      I2 => zext_ln445_fu_3082_p1(0),
      O => \add_ln446_1_reg_4124[3]_i_4_n_2\
    );
\add_ln446_1_reg_4124[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(3),
      I1 => zext_ln445_1_fu_3096_p1(3),
      I2 => zext_ln445_fu_3082_p1(3),
      I3 => \add_ln446_1_reg_4124[3]_i_2_n_2\,
      O => \add_ln446_1_reg_4124[3]_i_5_n_2\
    );
\add_ln446_1_reg_4124[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(2),
      I1 => zext_ln445_1_fu_3096_p1(2),
      I2 => zext_ln445_fu_3082_p1(2),
      I3 => \add_ln446_1_reg_4124[3]_i_3_n_2\,
      O => \add_ln446_1_reg_4124[3]_i_6_n_2\
    );
\add_ln446_1_reg_4124[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(1),
      I1 => zext_ln445_1_fu_3096_p1(1),
      I2 => zext_ln445_fu_3082_p1(1),
      I3 => \add_ln446_1_reg_4124[3]_i_4_n_2\,
      O => \add_ln446_1_reg_4124[3]_i_7_n_2\
    );
\add_ln446_1_reg_4124[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(0),
      I1 => zext_ln445_1_fu_3096_p1(0),
      I2 => zext_ln445_fu_3082_p1(0),
      O => \add_ln446_1_reg_4124[3]_i_8_n_2\
    );
\add_ln446_1_reg_4124[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(6),
      I1 => zext_ln445_1_fu_3096_p1(6),
      I2 => zext_ln445_fu_3082_p1(6),
      O => \add_ln446_1_reg_4124[7]_i_2_n_2\
    );
\add_ln446_1_reg_4124[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(5),
      I1 => zext_ln445_1_fu_3096_p1(5),
      I2 => zext_ln445_fu_3082_p1(5),
      O => \add_ln446_1_reg_4124[7]_i_3_n_2\
    );
\add_ln446_1_reg_4124[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(4),
      I1 => zext_ln445_1_fu_3096_p1(4),
      I2 => zext_ln445_fu_3082_p1(4),
      O => \add_ln446_1_reg_4124[7]_i_4_n_2\
    );
\add_ln446_1_reg_4124[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(3),
      I1 => zext_ln445_1_fu_3096_p1(3),
      I2 => zext_ln445_fu_3082_p1(3),
      O => \add_ln446_1_reg_4124[7]_i_5_n_2\
    );
\add_ln446_1_reg_4124[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln446_1_reg_4124[7]_i_2_n_2\,
      I1 => zext_ln445_1_fu_3096_p1(7),
      I2 => zext_ln445_2_fu_3110_p1(7),
      I3 => zext_ln445_fu_3082_p1(7),
      O => \add_ln446_1_reg_4124[7]_i_6_n_2\
    );
\add_ln446_1_reg_4124[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(6),
      I1 => zext_ln445_1_fu_3096_p1(6),
      I2 => zext_ln445_fu_3082_p1(6),
      I3 => \add_ln446_1_reg_4124[7]_i_3_n_2\,
      O => \add_ln446_1_reg_4124[7]_i_7_n_2\
    );
\add_ln446_1_reg_4124[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(5),
      I1 => zext_ln445_1_fu_3096_p1(5),
      I2 => zext_ln445_fu_3082_p1(5),
      I3 => \add_ln446_1_reg_4124[7]_i_4_n_2\,
      O => \add_ln446_1_reg_4124[7]_i_8_n_2\
    );
\add_ln446_1_reg_4124[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln445_2_fu_3110_p1(4),
      I1 => zext_ln445_1_fu_3096_p1(4),
      I2 => zext_ln445_fu_3082_p1(4),
      I3 => \add_ln446_1_reg_4124[7]_i_5_n_2\,
      O => \add_ln446_1_reg_4124[7]_i_9_n_2\
    );
\add_ln446_1_reg_4124[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => zext_ln445_fu_3082_p1(7),
      I1 => zext_ln445_1_fu_3096_p1(7),
      I2 => zext_ln445_2_fu_3110_p1(7),
      I3 => zext_ln445_fu_3082_p1(8),
      O => \add_ln446_1_reg_4124[9]_i_2_n_2\
    );
\add_ln446_1_reg_4124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(0),
      Q => add_ln446_1_reg_4124(0),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(1),
      Q => add_ln446_1_reg_4124(1),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(2),
      Q => add_ln446_1_reg_4124(2),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(3),
      Q => add_ln446_1_reg_4124(3),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln446_1_reg_4124_reg[3]_i_1_n_2\,
      CO(2) => \add_ln446_1_reg_4124_reg[3]_i_1_n_3\,
      CO(1) => \add_ln446_1_reg_4124_reg[3]_i_1_n_4\,
      CO(0) => \add_ln446_1_reg_4124_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \add_ln446_1_reg_4124[3]_i_2_n_2\,
      DI(2) => \add_ln446_1_reg_4124[3]_i_3_n_2\,
      DI(1) => \add_ln446_1_reg_4124[3]_i_4_n_2\,
      DI(0) => '0',
      O(3 downto 0) => add_ln446_1_fu_3120_p2(3 downto 0),
      S(3) => \add_ln446_1_reg_4124[3]_i_5_n_2\,
      S(2) => \add_ln446_1_reg_4124[3]_i_6_n_2\,
      S(1) => \add_ln446_1_reg_4124[3]_i_7_n_2\,
      S(0) => \add_ln446_1_reg_4124[3]_i_8_n_2\
    );
\add_ln446_1_reg_4124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(4),
      Q => add_ln446_1_reg_4124(4),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(5),
      Q => add_ln446_1_reg_4124(5),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(6),
      Q => add_ln446_1_reg_4124(6),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(7),
      Q => add_ln446_1_reg_4124(7),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln446_1_reg_4124_reg[3]_i_1_n_2\,
      CO(3) => \add_ln446_1_reg_4124_reg[7]_i_1_n_2\,
      CO(2) => \add_ln446_1_reg_4124_reg[7]_i_1_n_3\,
      CO(1) => \add_ln446_1_reg_4124_reg[7]_i_1_n_4\,
      CO(0) => \add_ln446_1_reg_4124_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \add_ln446_1_reg_4124[7]_i_2_n_2\,
      DI(2) => \add_ln446_1_reg_4124[7]_i_3_n_2\,
      DI(1) => \add_ln446_1_reg_4124[7]_i_4_n_2\,
      DI(0) => \add_ln446_1_reg_4124[7]_i_5_n_2\,
      O(3 downto 0) => add_ln446_1_fu_3120_p2(7 downto 4),
      S(3) => \add_ln446_1_reg_4124[7]_i_6_n_2\,
      S(2) => \add_ln446_1_reg_4124[7]_i_7_n_2\,
      S(1) => \add_ln446_1_reg_4124[7]_i_8_n_2\,
      S(0) => \add_ln446_1_reg_4124[7]_i_9_n_2\
    );
\add_ln446_1_reg_4124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(8),
      Q => add_ln446_1_reg_4124(8),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => add_ln446_1_fu_3120_p2(9),
      Q => add_ln446_1_reg_4124(9),
      R => '0'
    );
\add_ln446_1_reg_4124_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln446_1_reg_4124_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_add_ln446_1_reg_4124_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln446_1_fu_3120_p2(9),
      CO(0) => \NLW_add_ln446_1_reg_4124_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln445_fu_3082_p1(8),
      O(3 downto 1) => \NLW_add_ln446_1_reg_4124_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln446_1_fu_3120_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \add_ln446_1_reg_4124[9]_i_2_n_2\
    );
\add_ln455_reg_4228[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter15_reg,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      O => add_ln455_reg_42280
    );
\add_ln455_reg_4228_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(13),
      Q => add_ln455_reg_4228(13),
      R => '0'
    );
\add_ln455_reg_4228_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(14),
      Q => add_ln455_reg_4228(14),
      R => '0'
    );
\add_ln455_reg_4228_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(15),
      Q => add_ln455_reg_4228(15),
      R => '0'
    );
\add_ln455_reg_4228_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(16),
      Q => add_ln455_reg_4228(16),
      R => '0'
    );
\add_ln455_reg_4228_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(17),
      Q => add_ln455_reg_4228(17),
      R => '0'
    );
\add_ln455_reg_4228_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(18),
      Q => add_ln455_reg_4228(18),
      R => '0'
    );
\add_ln455_reg_4228_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(19),
      Q => add_ln455_reg_4228(19),
      R => '0'
    );
\add_ln455_reg_4228_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(20),
      Q => add_ln455_reg_4228(20),
      R => '0'
    );
\add_ln455_reg_4228_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(21),
      Q => add_ln455_reg_4228(21),
      R => '0'
    );
\add_ln455_reg_4228_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(22),
      Q => add_ln455_reg_4228(22),
      R => '0'
    );
\add_ln455_reg_4228_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => add_ln455_fu_3239_p2(23),
      Q => add_ln455_reg_4228(23),
      R => '0'
    );
\add_ln69_12_reg_3927[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(0),
      I1 => K_V_9_reg_3848(0),
      O => \add_ln69_12_reg_3927[1]_i_10_n_2\
    );
\add_ln69_12_reg_3927[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(3),
      I1 => K_V_3_reg_3808(3),
      O => \add_ln69_12_reg_3927[1]_i_12_n_2\
    );
\add_ln69_12_reg_3927[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(2),
      I1 => K_V_3_reg_3808(2),
      O => \add_ln69_12_reg_3927[1]_i_13_n_2\
    );
\add_ln69_12_reg_3927[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(1),
      I1 => K_V_3_reg_3808(1),
      O => \add_ln69_12_reg_3927[1]_i_14_n_2\
    );
\add_ln69_12_reg_3927[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(0),
      I1 => K_V_3_reg_3808(0),
      O => \add_ln69_12_reg_3927[1]_i_15_n_2\
    );
\add_ln69_12_reg_3927[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(3),
      I1 => sext_ln69_14_fu_1670_p1(3),
      O => \add_ln69_12_reg_3927[1]_i_3_n_2\
    );
\add_ln69_12_reg_3927[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(2),
      I1 => sext_ln69_14_fu_1670_p1(2),
      O => \add_ln69_12_reg_3927[1]_i_4_n_2\
    );
\add_ln69_12_reg_3927[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(1),
      I1 => sext_ln69_14_fu_1670_p1(1),
      O => \add_ln69_12_reg_3927[1]_i_5_n_2\
    );
\add_ln69_12_reg_3927[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(0),
      I1 => sext_ln69_14_fu_1670_p1(0),
      O => \add_ln69_12_reg_3927[1]_i_6_n_2\
    );
\add_ln69_12_reg_3927[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(3),
      I1 => K_V_9_reg_3848(3),
      O => \add_ln69_12_reg_3927[1]_i_7_n_2\
    );
\add_ln69_12_reg_3927[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(2),
      I1 => K_V_9_reg_3848(2),
      O => \add_ln69_12_reg_3927[1]_i_8_n_2\
    );
\add_ln69_12_reg_3927[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(1),
      I1 => K_V_9_reg_3848(1),
      O => \add_ln69_12_reg_3927[1]_i_9_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(0),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(10),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(11),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(1),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(2),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(3),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(4),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(5),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(6),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(7),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(8),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter10_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6_n_2\,
      Q => add_ln69_12_reg_3927_pp0_iter10_reg(9),
      R => '0'
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_12_reg_3927(0),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[0]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(8),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[10]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_25_reg_3977,
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[11]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_12_reg_3927(1),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[1]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(0),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[2]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(1),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[3]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(2),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[4]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(3),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[5]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(4),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[6]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(5),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[7]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(6),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[8]_srl6_n_2\
    );
\add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_5_reg_3982(7),
      Q => \add_ln69_12_reg_3927_pp0_iter9_reg_reg[9]_srl6_n_2\
    );
\add_ln69_12_reg_3927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_12_fu_1684_p2(0),
      Q => add_ln69_12_reg_3927(0),
      R => '0'
    );
\add_ln69_12_reg_3927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_12_fu_1684_p2(1),
      Q => add_ln69_12_reg_3927(1),
      R => '0'
    );
\add_ln69_12_reg_3927_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_12_reg_3927_reg[1]_i_1_n_2\,
      CO(2) => \add_ln69_12_reg_3927_reg[1]_i_1_n_3\,
      CO(1) => \add_ln69_12_reg_3927_reg[1]_i_1_n_4\,
      CO(0) => \add_ln69_12_reg_3927_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_15_fu_1680_p1(3 downto 0),
      O(3 downto 0) => add_ln69_12_fu_1684_p2(3 downto 0),
      S(3) => \add_ln69_12_reg_3927[1]_i_3_n_2\,
      S(2) => \add_ln69_12_reg_3927[1]_i_4_n_2\,
      S(1) => \add_ln69_12_reg_3927[1]_i_5_n_2\,
      S(0) => \add_ln69_12_reg_3927[1]_i_6_n_2\
    );
\add_ln69_12_reg_3927_reg[1]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_12_reg_3927_reg[1]_i_11_n_2\,
      CO(2) => \add_ln69_12_reg_3927_reg[1]_i_11_n_3\,
      CO(1) => \add_ln69_12_reg_3927_reg[1]_i_11_n_4\,
      CO(0) => \add_ln69_12_reg_3927_reg[1]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_5_reg_3823(3 downto 0),
      O(3 downto 0) => sext_ln69_14_fu_1670_p1(3 downto 0),
      S(3) => \add_ln69_12_reg_3927[1]_i_12_n_2\,
      S(2) => \add_ln69_12_reg_3927[1]_i_13_n_2\,
      S(1) => \add_ln69_12_reg_3927[1]_i_14_n_2\,
      S(0) => \add_ln69_12_reg_3927[1]_i_15_n_2\
    );
\add_ln69_12_reg_3927_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_12_reg_3927_reg[1]_i_2_n_2\,
      CO(2) => \add_ln69_12_reg_3927_reg[1]_i_2_n_3\,
      CO(1) => \add_ln69_12_reg_3927_reg[1]_i_2_n_4\,
      CO(0) => \add_ln69_12_reg_3927_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_7_reg_3833(3 downto 0),
      O(3 downto 0) => sext_ln69_15_fu_1680_p1(3 downto 0),
      S(3) => \add_ln69_12_reg_3927[1]_i_7_n_2\,
      S(2) => \add_ln69_12_reg_3927[1]_i_8_n_2\,
      S(1) => \add_ln69_12_reg_3927[1]_i_9_n_2\,
      S(0) => \add_ln69_12_reg_3927[1]_i_10_n_2\
    );
\add_ln69_15_reg_3942[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(0),
      I1 => K_V_10_reg_3853(0),
      O => \add_ln69_15_reg_3942[1]_i_10_n_2\
    );
\add_ln69_15_reg_3942[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(3),
      I1 => K_V_reg_3788(3),
      O => \add_ln69_15_reg_3942[1]_i_12_n_2\
    );
\add_ln69_15_reg_3942[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(2),
      I1 => K_V_reg_3788(2),
      O => \add_ln69_15_reg_3942[1]_i_13_n_2\
    );
\add_ln69_15_reg_3942[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(1),
      I1 => K_V_reg_3788(1),
      O => \add_ln69_15_reg_3942[1]_i_14_n_2\
    );
\add_ln69_15_reg_3942[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(0),
      I1 => K_V_reg_3788(0),
      O => \add_ln69_15_reg_3942[1]_i_15_n_2\
    );
\add_ln69_15_reg_3942[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(3),
      I1 => sext_ln69_18_fu_1702_p1(3),
      O => \add_ln69_15_reg_3942[1]_i_3_n_2\
    );
\add_ln69_15_reg_3942[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(2),
      I1 => sext_ln69_18_fu_1702_p1(2),
      O => \add_ln69_15_reg_3942[1]_i_4_n_2\
    );
\add_ln69_15_reg_3942[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(1),
      I1 => sext_ln69_18_fu_1702_p1(1),
      O => \add_ln69_15_reg_3942[1]_i_5_n_2\
    );
\add_ln69_15_reg_3942[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(0),
      I1 => sext_ln69_18_fu_1702_p1(0),
      O => \add_ln69_15_reg_3942[1]_i_6_n_2\
    );
\add_ln69_15_reg_3942[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(3),
      I1 => K_V_10_reg_3853(3),
      O => \add_ln69_15_reg_3942[1]_i_7_n_2\
    );
\add_ln69_15_reg_3942[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(2),
      I1 => K_V_10_reg_3853(2),
      O => \add_ln69_15_reg_3942[1]_i_8_n_2\
    );
\add_ln69_15_reg_3942[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(1),
      I1 => K_V_10_reg_3853(1),
      O => \add_ln69_15_reg_3942[1]_i_9_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_15_reg_3942(0),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(8),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_26_reg_3992,
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_15_reg_3942(1),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(0),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(1),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(2),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(3),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(4),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(5),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(6),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_7_reg_3997(7),
      Q => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7_n_2\
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[0]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(0),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[10]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(10),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[11]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(11),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[1]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(1),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[2]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(2),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[3]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(3),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[4]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(4),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[5]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(5),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[6]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(6),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[7]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(7),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[8]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(8),
      R => '0'
    );
\add_ln69_15_reg_3942_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_15_reg_3942_pp0_iter10_reg_reg[9]_srl7_n_2\,
      Q => add_ln69_15_reg_3942_pp0_iter11_reg(9),
      R => '0'
    );
\add_ln69_15_reg_3942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_15_fu_1716_p2(0),
      Q => add_ln69_15_reg_3942(0),
      R => '0'
    );
\add_ln69_15_reg_3942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_15_fu_1716_p2(1),
      Q => add_ln69_15_reg_3942(1),
      R => '0'
    );
\add_ln69_15_reg_3942_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_15_reg_3942_reg[1]_i_1_n_2\,
      CO(2) => \add_ln69_15_reg_3942_reg[1]_i_1_n_3\,
      CO(1) => \add_ln69_15_reg_3942_reg[1]_i_1_n_4\,
      CO(0) => \add_ln69_15_reg_3942_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_19_fu_1712_p1(3 downto 0),
      O(3 downto 0) => add_ln69_15_fu_1716_p2(3 downto 0),
      S(3) => \add_ln69_15_reg_3942[1]_i_3_n_2\,
      S(2) => \add_ln69_15_reg_3942[1]_i_4_n_2\,
      S(1) => \add_ln69_15_reg_3942[1]_i_5_n_2\,
      S(0) => \add_ln69_15_reg_3942[1]_i_6_n_2\
    );
\add_ln69_15_reg_3942_reg[1]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_15_reg_3942_reg[1]_i_11_n_2\,
      CO(2) => \add_ln69_15_reg_3942_reg[1]_i_11_n_3\,
      CO(1) => \add_ln69_15_reg_3942_reg[1]_i_11_n_4\,
      CO(0) => \add_ln69_15_reg_3942_reg[1]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_6_reg_3828(3 downto 0),
      O(3 downto 0) => sext_ln69_18_fu_1702_p1(3 downto 0),
      S(3) => \add_ln69_15_reg_3942[1]_i_12_n_2\,
      S(2) => \add_ln69_15_reg_3942[1]_i_13_n_2\,
      S(1) => \add_ln69_15_reg_3942[1]_i_14_n_2\,
      S(0) => \add_ln69_15_reg_3942[1]_i_15_n_2\
    );
\add_ln69_15_reg_3942_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_15_reg_3942_reg[1]_i_2_n_2\,
      CO(2) => \add_ln69_15_reg_3942_reg[1]_i_2_n_3\,
      CO(1) => \add_ln69_15_reg_3942_reg[1]_i_2_n_4\,
      CO(0) => \add_ln69_15_reg_3942_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_8_reg_3843(3 downto 0),
      O(3 downto 0) => sext_ln69_19_fu_1712_p1(3 downto 0),
      S(3) => \add_ln69_15_reg_3942[1]_i_7_n_2\,
      S(2) => \add_ln69_15_reg_3942[1]_i_8_n_2\,
      S(1) => \add_ln69_15_reg_3942[1]_i_9_n_2\,
      S(0) => \add_ln69_15_reg_3942[1]_i_10_n_2\
    );
\add_ln69_6_reg_3885[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(0),
      I1 => K_V_6_reg_3828(0),
      O => \add_ln69_6_reg_3885[1]_i_10_n_2\
    );
\add_ln69_6_reg_3885[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(3),
      I1 => K_V_reg_3788(3),
      O => \add_ln69_6_reg_3885[1]_i_12_n_2\
    );
\add_ln69_6_reg_3885[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(2),
      I1 => K_V_reg_3788(2),
      O => \add_ln69_6_reg_3885[1]_i_13_n_2\
    );
\add_ln69_6_reg_3885[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(1),
      I1 => K_V_reg_3788(1),
      O => \add_ln69_6_reg_3885[1]_i_14_n_2\
    );
\add_ln69_6_reg_3885[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(0),
      I1 => K_V_reg_3788(0),
      O => \add_ln69_6_reg_3885[1]_i_15_n_2\
    );
\add_ln69_6_reg_3885[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(3),
      I1 => sext_ln69_4_fu_1600_p1(3),
      O => \add_ln69_6_reg_3885[1]_i_3_n_2\
    );
\add_ln69_6_reg_3885[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(2),
      I1 => sext_ln69_4_fu_1600_p1(2),
      O => \add_ln69_6_reg_3885[1]_i_4_n_2\
    );
\add_ln69_6_reg_3885[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(1),
      I1 => sext_ln69_4_fu_1600_p1(1),
      O => \add_ln69_6_reg_3885[1]_i_5_n_2\
    );
\add_ln69_6_reg_3885[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(0),
      I1 => sext_ln69_4_fu_1600_p1(0),
      O => \add_ln69_6_reg_3885[1]_i_6_n_2\
    );
\add_ln69_6_reg_3885[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(3),
      I1 => K_V_6_reg_3828(3),
      O => \add_ln69_6_reg_3885[1]_i_7_n_2\
    );
\add_ln69_6_reg_3885[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(2),
      I1 => K_V_6_reg_3828(2),
      O => \add_ln69_6_reg_3885[1]_i_8_n_2\
    );
\add_ln69_6_reg_3885[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(1),
      I1 => K_V_6_reg_3828(1),
      O => \add_ln69_6_reg_3885[1]_i_9_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_6_reg_3885(0),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(8),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_reg_3947,
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_6_reg_3885(1),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(0),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(1),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(2),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(3),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(4),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(5),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(6),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_1_reg_3952(7),
      Q => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7_n_2\
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[0]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(0),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[10]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(10),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[11]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(11),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[1]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(1),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[2]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(2),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[3]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(3),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[4]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(4),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[5]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(5),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[6]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(6),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[7]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(7),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[8]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(8),
      R => '0'
    );
\add_ln69_6_reg_3885_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_6_reg_3885_pp0_iter10_reg_reg[9]_srl7_n_2\,
      Q => add_ln69_6_reg_3885_pp0_iter11_reg(9),
      R => '0'
    );
\add_ln69_6_reg_3885_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_6_fu_1614_p2(0),
      Q => add_ln69_6_reg_3885(0),
      R => '0'
    );
\add_ln69_6_reg_3885_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_6_fu_1614_p2(1),
      Q => add_ln69_6_reg_3885(1),
      R => '0'
    );
\add_ln69_6_reg_3885_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_6_reg_3885_reg[1]_i_1_n_2\,
      CO(2) => \add_ln69_6_reg_3885_reg[1]_i_1_n_3\,
      CO(1) => \add_ln69_6_reg_3885_reg[1]_i_1_n_4\,
      CO(0) => \add_ln69_6_reg_3885_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_5_fu_1610_p1(3 downto 0),
      O(3 downto 0) => add_ln69_6_fu_1614_p2(3 downto 0),
      S(3) => \add_ln69_6_reg_3885[1]_i_3_n_2\,
      S(2) => \add_ln69_6_reg_3885[1]_i_4_n_2\,
      S(1) => \add_ln69_6_reg_3885[1]_i_5_n_2\,
      S(0) => \add_ln69_6_reg_3885[1]_i_6_n_2\
    );
\add_ln69_6_reg_3885_reg[1]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_6_reg_3885_reg[1]_i_11_n_2\,
      CO(2) => \add_ln69_6_reg_3885_reg[1]_i_11_n_3\,
      CO(1) => \add_ln69_6_reg_3885_reg[1]_i_11_n_4\,
      CO(0) => \add_ln69_6_reg_3885_reg[1]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_2_reg_3803(3 downto 0),
      O(3 downto 0) => sext_ln69_4_fu_1600_p1(3 downto 0),
      S(3) => \add_ln69_6_reg_3885[1]_i_12_n_2\,
      S(2) => \add_ln69_6_reg_3885[1]_i_13_n_2\,
      S(1) => \add_ln69_6_reg_3885[1]_i_14_n_2\,
      S(0) => \add_ln69_6_reg_3885[1]_i_15_n_2\
    );
\add_ln69_6_reg_3885_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_6_reg_3885_reg[1]_i_2_n_2\,
      CO(2) => \add_ln69_6_reg_3885_reg[1]_i_2_n_3\,
      CO(1) => \add_ln69_6_reg_3885_reg[1]_i_2_n_4\,
      CO(0) => \add_ln69_6_reg_3885_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_4_reg_3813(3 downto 0),
      O(3 downto 0) => sext_ln69_5_fu_1610_p1(3 downto 0),
      S(3) => \add_ln69_6_reg_3885[1]_i_7_n_2\,
      S(2) => \add_ln69_6_reg_3885[1]_i_8_n_2\,
      S(1) => \add_ln69_6_reg_3885[1]_i_9_n_2\,
      S(0) => \add_ln69_6_reg_3885[1]_i_10_n_2\
    );
\add_ln69_9_reg_3912[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter2_reg,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      O => add_ln434_reg_40070
    );
\add_ln69_9_reg_3912[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(1),
      I1 => K_V_11_reg_3858(1),
      O => \add_ln69_9_reg_3912[1]_i_10_n_2\
    );
\add_ln69_9_reg_3912[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(0),
      I1 => K_V_11_reg_3858(0),
      O => \add_ln69_9_reg_3912[1]_i_11_n_2\
    );
\add_ln69_9_reg_3912[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(3),
      I1 => K_V_12_reg_3793(3),
      O => \add_ln69_9_reg_3912[1]_i_13_n_2\
    );
\add_ln69_9_reg_3912[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(2),
      I1 => K_V_12_reg_3793(2),
      O => \add_ln69_9_reg_3912[1]_i_14_n_2\
    );
\add_ln69_9_reg_3912[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(1),
      I1 => K_V_12_reg_3793(1),
      O => \add_ln69_9_reg_3912[1]_i_15_n_2\
    );
\add_ln69_9_reg_3912[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(0),
      I1 => K_V_12_reg_3793(0),
      O => \add_ln69_9_reg_3912[1]_i_16_n_2\
    );
\add_ln69_9_reg_3912[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(3),
      I1 => sext_ln69_10_fu_1638_p1(3),
      O => \add_ln69_9_reg_3912[1]_i_4_n_2\
    );
\add_ln69_9_reg_3912[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(2),
      I1 => sext_ln69_10_fu_1638_p1(2),
      O => \add_ln69_9_reg_3912[1]_i_5_n_2\
    );
\add_ln69_9_reg_3912[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(1),
      I1 => sext_ln69_10_fu_1638_p1(1),
      O => \add_ln69_9_reg_3912[1]_i_6_n_2\
    );
\add_ln69_9_reg_3912[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(0),
      I1 => sext_ln69_10_fu_1638_p1(0),
      O => \add_ln69_9_reg_3912[1]_i_7_n_2\
    );
\add_ln69_9_reg_3912[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(3),
      I1 => K_V_11_reg_3858(3),
      O => \add_ln69_9_reg_3912[1]_i_8_n_2\
    );
\add_ln69_9_reg_3912[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(2),
      I1 => K_V_11_reg_3858(2),
      O => \add_ln69_9_reg_3912[1]_i_9_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(0),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(10),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(11),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(1),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(2),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(3),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(4),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(5),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(6),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(7),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(8),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter10_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6_n_2\,
      Q => add_ln69_9_reg_3912_pp0_iter10_reg(9),
      R => '0'
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_9_reg_3912(0),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[0]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(8),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[10]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_24_reg_3962,
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[11]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln69_9_reg_3912(1),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[1]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(0),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[2]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(1),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[3]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(2),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[4]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(3),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[5]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(4),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[6]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(5),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[7]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(6),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[8]_srl6_n_2\
    );
\add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln1364_3_reg_3967(7),
      Q => \add_ln69_9_reg_3912_pp0_iter9_reg_reg[9]_srl6_n_2\
    );
\add_ln69_9_reg_3912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_9_fu_1652_p2(0),
      Q => add_ln69_9_reg_3912(0),
      R => '0'
    );
\add_ln69_9_reg_3912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_9_fu_1652_p2(1),
      Q => add_ln69_9_reg_3912(1),
      R => '0'
    );
\add_ln69_9_reg_3912_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_9_reg_3912_reg[1]_i_12_n_2\,
      CO(2) => \add_ln69_9_reg_3912_reg[1]_i_12_n_3\,
      CO(1) => \add_ln69_9_reg_3912_reg[1]_i_12_n_4\,
      CO(0) => \add_ln69_9_reg_3912_reg[1]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_3_reg_3808(3 downto 0),
      O(3 downto 0) => sext_ln69_10_fu_1638_p1(3 downto 0),
      S(3) => \add_ln69_9_reg_3912[1]_i_13_n_2\,
      S(2) => \add_ln69_9_reg_3912[1]_i_14_n_2\,
      S(1) => \add_ln69_9_reg_3912[1]_i_15_n_2\,
      S(0) => \add_ln69_9_reg_3912[1]_i_16_n_2\
    );
\add_ln69_9_reg_3912_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_9_reg_3912_reg[1]_i_2_n_2\,
      CO(2) => \add_ln69_9_reg_3912_reg[1]_i_2_n_3\,
      CO(1) => \add_ln69_9_reg_3912_reg[1]_i_2_n_4\,
      CO(0) => \add_ln69_9_reg_3912_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_11_fu_1648_p1(3 downto 0),
      O(3 downto 0) => add_ln69_9_fu_1652_p2(3 downto 0),
      S(3) => \add_ln69_9_reg_3912[1]_i_4_n_2\,
      S(2) => \add_ln69_9_reg_3912[1]_i_5_n_2\,
      S(1) => \add_ln69_9_reg_3912[1]_i_6_n_2\,
      S(0) => \add_ln69_9_reg_3912[1]_i_7_n_2\
    );
\add_ln69_9_reg_3912_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_9_reg_3912_reg[1]_i_3_n_2\,
      CO(2) => \add_ln69_9_reg_3912_reg[1]_i_3_n_3\,
      CO(1) => \add_ln69_9_reg_3912_reg[1]_i_3_n_4\,
      CO(0) => \add_ln69_9_reg_3912_reg[1]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_9_reg_3848(3 downto 0),
      O(3 downto 0) => sext_ln69_11_fu_1648_p1(3 downto 0),
      S(3) => \add_ln69_9_reg_3912[1]_i_8_n_2\,
      S(2) => \add_ln69_9_reg_3912[1]_i_9_n_2\,
      S(1) => \add_ln69_9_reg_3912[1]_i_10_n_2\,
      S(0) => \add_ln69_9_reg_3912[1]_i_11_n_2\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^y_reg_459_reg[16]_0\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => bayerPhase_c_full_n,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => bayerPhase_c_full_n,
      I3 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^y_reg_459_reg[16]_0\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010FF1010"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter17,
      I4 => ap_enable_reg_pp0_iter18_reg_n_2,
      I5 => linebuf_yuv_val_V_3_U_n_26,
      O => \ap_CS_fsm[3]_i_2_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => icmp_ln269_fu_748_p2,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => p_1_in,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter16,
      Q => ap_enable_reg_pp0_iter17,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter18_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^y_reg_459_reg[16]_0\(0),
      I2 => ap_enable_reg_pp0_iter18_reg_n_2,
      I3 => linebuf_yuv_val_V_3_U_n_26,
      I4 => ap_enable_reg_pp0_iter17,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter18_i_1_n_2
    );
ap_enable_reg_pp0_iter18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter18_i_1_n_2,
      Q => ap_enable_reg_pp0_iter18_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter3_i_1_n_2
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3_i_1_n_2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\bayerWindow_val_V_0_0_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(1),
      Q => bayerWindow_val_V_0_0_fu_156(0),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(2),
      Q => bayerWindow_val_V_0_0_fu_156(1),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(3),
      Q => bayerWindow_val_V_0_0_fu_156(2),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(4),
      Q => bayerWindow_val_V_0_0_fu_156(3),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(5),
      Q => bayerWindow_val_V_0_0_fu_156(4),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(6),
      Q => bayerWindow_val_V_0_0_fu_156(5),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(7),
      Q => bayerWindow_val_V_0_0_fu_156(6),
      R => '0'
    );
\bayerWindow_val_V_0_0_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_5_fu_1166_p1(8),
      Q => bayerWindow_val_V_0_0_fu_156(7),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      O => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\
    );
\bayerWindow_val_V_0_1_fu_160[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      O => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\
    );
\bayerWindow_val_V_0_1_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_43,
      Q => bayerWindow_val_V_0_1_fu_160(0),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_42,
      Q => bayerWindow_val_V_0_1_fu_160(1),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_41,
      Q => bayerWindow_val_V_0_1_fu_160(2),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_40,
      Q => bayerWindow_val_V_0_1_fu_160(3),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_39,
      Q => bayerWindow_val_V_0_1_fu_160(4),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_38,
      Q => bayerWindow_val_V_0_1_fu_160(5),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_37,
      Q => bayerWindow_val_V_0_1_fu_160(6),
      R => '0'
    );
\bayerWindow_val_V_0_1_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_3_U_n_36,
      Q => bayerWindow_val_V_0_1_fu_160(7),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(1),
      Q => bayerWindow_val_V_0_2_fu_164(0),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(2),
      Q => bayerWindow_val_V_0_2_fu_164(1),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(3),
      Q => bayerWindow_val_V_0_2_fu_164(2),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(4),
      Q => bayerWindow_val_V_0_2_fu_164(3),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(5),
      Q => bayerWindow_val_V_0_2_fu_164(4),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(6),
      Q => bayerWindow_val_V_0_2_fu_164(5),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(7),
      Q => bayerWindow_val_V_0_2_fu_164(6),
      R => '0'
    );
\bayerWindow_val_V_0_2_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_29_fu_1462_p1(8),
      Q => bayerWindow_val_V_0_2_fu_164(7),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(0),
      Q => bayerWindow_val_V_0_3_fu_168(0),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(1),
      Q => bayerWindow_val_V_0_3_fu_168(1),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(2),
      Q => bayerWindow_val_V_0_3_fu_168(2),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(3),
      Q => bayerWindow_val_V_0_3_fu_168(3),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(4),
      Q => bayerWindow_val_V_0_3_fu_168(4),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(5),
      Q => bayerWindow_val_V_0_3_fu_168(5),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(6),
      Q => bayerWindow_val_V_0_3_fu_168(6),
      R => '0'
    );
\bayerWindow_val_V_0_3_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_0_4_fu_252(7),
      Q => bayerWindow_val_V_0_3_fu_168(7),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      O => \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\
    );
\bayerWindow_val_V_1_0_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_17,
      Q => bayerWindow_val_V_1_0_fu_172(0),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_16,
      Q => bayerWindow_val_V_1_0_fu_172(1),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_15,
      Q => bayerWindow_val_V_1_0_fu_172(2),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_14,
      Q => bayerWindow_val_V_1_0_fu_172(3),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_13,
      Q => bayerWindow_val_V_1_0_fu_172(4),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_12,
      Q => bayerWindow_val_V_1_0_fu_172(5),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_11,
      Q => bayerWindow_val_V_1_0_fu_172(6),
      R => '0'
    );
\bayerWindow_val_V_1_0_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_10,
      Q => bayerWindow_val_V_1_0_fu_172(7),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(1),
      Q => bayerWindow_val_V_1_1_fu_176(0),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(2),
      Q => bayerWindow_val_V_1_1_fu_176(1),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(3),
      Q => bayerWindow_val_V_1_1_fu_176(2),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(4),
      Q => bayerWindow_val_V_1_1_fu_176(3),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(5),
      Q => bayerWindow_val_V_1_1_fu_176(4),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(6),
      Q => bayerWindow_val_V_1_1_fu_176(5),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(7),
      Q => bayerWindow_val_V_1_1_fu_176(6),
      R => '0'
    );
\bayerWindow_val_V_1_1_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_fu_1126_p1(8),
      Q => bayerWindow_val_V_1_1_fu_176(7),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_33,
      Q => bayerWindow_val_V_1_2_fu_180(0),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_32,
      Q => bayerWindow_val_V_1_2_fu_180(1),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_31,
      Q => bayerWindow_val_V_1_2_fu_180(2),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_30,
      Q => bayerWindow_val_V_1_2_fu_180(3),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_29,
      Q => bayerWindow_val_V_1_2_fu_180(4),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_28,
      Q => bayerWindow_val_V_1_2_fu_180(5),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_27,
      Q => bayerWindow_val_V_1_2_fu_180(6),
      R => '0'
    );
\bayerWindow_val_V_1_2_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_2_U_n_26,
      Q => bayerWindow_val_V_1_2_fu_180(7),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(1),
      Q => bayerWindow_val_V_1_3_fu_184(0),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(2),
      Q => bayerWindow_val_V_1_3_fu_184(1),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(3),
      Q => bayerWindow_val_V_1_3_fu_184(2),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(4),
      Q => bayerWindow_val_V_1_3_fu_184(3),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(5),
      Q => bayerWindow_val_V_1_3_fu_184(4),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(6),
      Q => bayerWindow_val_V_1_3_fu_184(5),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(7),
      Q => bayerWindow_val_V_1_3_fu_184(6),
      R => '0'
    );
\bayerWindow_val_V_1_3_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_26_fu_1430_p1(8),
      Q => bayerWindow_val_V_1_3_fu_184(7),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(1),
      Q => bayerWindow_val_V_2_0_fu_188(0),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(2),
      Q => bayerWindow_val_V_2_0_fu_188(1),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(3),
      Q => bayerWindow_val_V_2_0_fu_188(2),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(4),
      Q => bayerWindow_val_V_2_0_fu_188(3),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(5),
      Q => bayerWindow_val_V_2_0_fu_188(4),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(6),
      Q => bayerWindow_val_V_2_0_fu_188(5),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(7),
      Q => bayerWindow_val_V_2_0_fu_188(6),
      R => '0'
    );
\bayerWindow_val_V_2_0_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_10_fu_1226_p1(8),
      Q => bayerWindow_val_V_2_0_fu_188(7),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_34,
      Q => bayerWindow_val_V_2_1_fu_192(0),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_33,
      Q => bayerWindow_val_V_2_1_fu_192(1),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_32,
      Q => bayerWindow_val_V_2_1_fu_192(2),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_31,
      Q => bayerWindow_val_V_2_1_fu_192(3),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_30,
      Q => bayerWindow_val_V_2_1_fu_192(4),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_29,
      Q => bayerWindow_val_V_2_1_fu_192(5),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_28,
      Q => bayerWindow_val_V_2_1_fu_192(6),
      R => '0'
    );
\bayerWindow_val_V_2_1_fu_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => linebuf_yuv_val_V_1_U_n_27,
      Q => bayerWindow_val_V_2_1_fu_192(7),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln279_reg_3715_pp0_iter1_reg,
      I1 => cmp88_i_reg_3740_pp0_iter1_reg,
      O => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\
    );
\bayerWindow_val_V_2_2_fu_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(1),
      Q => bayerWindow_val_V_2_2_fu_196(0),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(2),
      Q => bayerWindow_val_V_2_2_fu_196(1),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(3),
      Q => bayerWindow_val_V_2_2_fu_196(2),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(4),
      Q => bayerWindow_val_V_2_2_fu_196(3),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(5),
      Q => bayerWindow_val_V_2_2_fu_196(4),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(6),
      Q => bayerWindow_val_V_2_2_fu_196(5),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(7),
      Q => bayerWindow_val_V_2_2_fu_196(6),
      R => '0'
    );
\bayerWindow_val_V_2_2_fu_196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_24_fu_1402_p1(8),
      Q => bayerWindow_val_V_2_2_fu_196(7),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      I2 => \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\,
      O => bayerWindow_val_V_0_0_fu_1560
    );
\bayerWindow_val_V_2_3_fu_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(0),
      Q => bayerWindow_val_V_2_3_fu_200(0),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(1),
      Q => bayerWindow_val_V_2_3_fu_200(1),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(2),
      Q => bayerWindow_val_V_2_3_fu_200(2),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(3),
      Q => bayerWindow_val_V_2_3_fu_200(3),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(4),
      Q => bayerWindow_val_V_2_3_fu_200(4),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(5),
      Q => bayerWindow_val_V_2_3_fu_200(5),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(6),
      Q => bayerWindow_val_V_2_3_fu_200(6),
      R => '0'
    );
\bayerWindow_val_V_2_3_fu_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_2_4_fu_244(7),
      Q => bayerWindow_val_V_2_3_fu_200(7),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(0),
      O => \bayerWindow_val_V_3_0_fu_204[0]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(1),
      O => \bayerWindow_val_V_3_0_fu_204[1]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(3),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(2),
      O => \bayerWindow_val_V_3_0_fu_204[2]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(4),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(3),
      O => \bayerWindow_val_V_3_0_fu_204[3]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(5),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(4),
      O => \bayerWindow_val_V_3_0_fu_204[4]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(6),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(5),
      O => \bayerWindow_val_V_3_0_fu_204[5]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(7),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(6),
      O => \bayerWindow_val_V_3_0_fu_204[6]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(8),
      I1 => \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_1_fu_208(7),
      O => \bayerWindow_val_V_3_0_fu_204[7]_i_1_n_2\
    );
\bayerWindow_val_V_3_0_fu_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[0]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(0),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[1]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(1),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[2]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(2),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[3]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(3),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[4]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(4),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[5]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(5),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[6]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(6),
      R => '0'
    );
\bayerWindow_val_V_3_0_fu_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_0_fu_204[7]_i_1_n_2\,
      Q => bayerWindow_val_V_3_0_fu_204(7),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(0),
      O => zext_ln69_17_fu_1314_p1(1)
    );
\bayerWindow_val_V_3_1_fu_208[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(1),
      O => zext_ln69_17_fu_1314_p1(2)
    );
\bayerWindow_val_V_3_1_fu_208[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(3),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(2),
      O => zext_ln69_17_fu_1314_p1(3)
    );
\bayerWindow_val_V_3_1_fu_208[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(4),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(3),
      O => zext_ln69_17_fu_1314_p1(4)
    );
\bayerWindow_val_V_3_1_fu_208[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(5),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(4),
      O => zext_ln69_17_fu_1314_p1(5)
    );
\bayerWindow_val_V_3_1_fu_208[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(6),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(5),
      O => zext_ln69_17_fu_1314_p1(6)
    );
\bayerWindow_val_V_3_1_fu_208[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(7),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(6),
      O => zext_ln69_17_fu_1314_p1(7)
    );
\bayerWindow_val_V_3_1_fu_208[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(8),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_2_fu_212(7),
      O => zext_ln69_17_fu_1314_p1(8)
    );
\bayerWindow_val_V_3_1_fu_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(1),
      Q => bayerWindow_val_V_3_1_fu_208(0),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(2),
      Q => bayerWindow_val_V_3_1_fu_208(1),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(3),
      Q => bayerWindow_val_V_3_1_fu_208(2),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(4),
      Q => bayerWindow_val_V_3_1_fu_208(3),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(5),
      Q => bayerWindow_val_V_3_1_fu_208(4),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(6),
      Q => bayerWindow_val_V_3_1_fu_208(5),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(7),
      Q => bayerWindow_val_V_3_1_fu_208(6),
      R => '0'
    );
\bayerWindow_val_V_3_1_fu_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_17_fu_1314_p1(8),
      Q => bayerWindow_val_V_3_1_fu_208(7),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(0),
      O => \bayerWindow_val_V_3_2_fu_212[0]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(1),
      O => \bayerWindow_val_V_3_2_fu_212[1]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(3),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(2),
      O => \bayerWindow_val_V_3_2_fu_212[2]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(4),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(3),
      O => \bayerWindow_val_V_3_2_fu_212[3]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(5),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(4),
      O => \bayerWindow_val_V_3_2_fu_212[4]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(6),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(5),
      O => \bayerWindow_val_V_3_2_fu_212[5]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(7),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(6),
      O => \bayerWindow_val_V_3_2_fu_212[6]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln69_21_fu_1370_p1(8),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_3_3_fu_216(7),
      O => \bayerWindow_val_V_3_2_fu_212[7]_i_1_n_2\
    );
\bayerWindow_val_V_3_2_fu_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[0]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(0),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[1]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(1),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[2]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(2),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[3]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(3),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[4]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(4),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[5]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(5),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[6]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(6),
      R => '0'
    );
\bayerWindow_val_V_3_2_fu_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_3_2_fu_212[7]_i_1_n_2\,
      Q => bayerWindow_val_V_3_2_fu_212(7),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(1),
      Q => bayerWindow_val_V_3_3_fu_216(0),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(2),
      Q => bayerWindow_val_V_3_3_fu_216(1),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(3),
      Q => bayerWindow_val_V_3_3_fu_216(2),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(4),
      Q => bayerWindow_val_V_3_3_fu_216(3),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(5),
      Q => bayerWindow_val_V_3_3_fu_216(4),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(6),
      Q => bayerWindow_val_V_3_3_fu_216(5),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(7),
      Q => bayerWindow_val_V_3_3_fu_216(6),
      R => '0'
    );
\bayerWindow_val_V_3_3_fu_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_21_fu_1370_p1(8),
      Q => bayerWindow_val_V_3_3_fu_216(7),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(0),
      Q => zext_ln69_21_fu_1370_p1(1),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(1),
      Q => zext_ln69_21_fu_1370_p1(2),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(2),
      Q => zext_ln69_21_fu_1370_p1(3),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(3),
      Q => zext_ln69_21_fu_1370_p1(4),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(4),
      Q => zext_ln69_21_fu_1370_p1(5),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(5),
      Q => zext_ln69_21_fu_1370_p1(6),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(6),
      Q => zext_ln69_21_fu_1370_p1(7),
      R => '0'
    );
\bayerWindow_val_V_3_4_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^d\(7),
      Q => zext_ln69_21_fu_1370_p1(8),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(0),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(0),
      O => zext_ln69_14_fu_1282_p1(1)
    );
\bayerWindow_val_V_4_0_fu_220[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(1),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(1),
      O => zext_ln69_14_fu_1282_p1(2)
    );
\bayerWindow_val_V_4_0_fu_220[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(2),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(2),
      O => zext_ln69_14_fu_1282_p1(3)
    );
\bayerWindow_val_V_4_0_fu_220[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(3),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(3),
      O => zext_ln69_14_fu_1282_p1(4)
    );
\bayerWindow_val_V_4_0_fu_220[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(4),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(4),
      O => zext_ln69_14_fu_1282_p1(5)
    );
\bayerWindow_val_V_4_0_fu_220[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(5),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(5),
      O => zext_ln69_14_fu_1282_p1(6)
    );
\bayerWindow_val_V_4_0_fu_220[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_1_fu_224(6),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(6),
      O => zext_ln69_14_fu_1282_p1(7)
    );
\bayerWindow_val_V_4_0_fu_220[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(7),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_1_fu_224(7),
      O => zext_ln69_14_fu_1282_p1(8)
    );
\bayerWindow_val_V_4_0_fu_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(1),
      Q => bayerWindow_val_V_4_0_fu_220(0),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(2),
      Q => bayerWindow_val_V_4_0_fu_220(1),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(3),
      Q => bayerWindow_val_V_4_0_fu_220(2),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(4),
      Q => bayerWindow_val_V_4_0_fu_220(3),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(5),
      Q => bayerWindow_val_V_4_0_fu_220(4),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(6),
      Q => bayerWindow_val_V_4_0_fu_220(5),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(7),
      Q => bayerWindow_val_V_4_0_fu_220(6),
      R => '0'
    );
\bayerWindow_val_V_4_0_fu_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_14_fu_1282_p1(8),
      Q => bayerWindow_val_V_4_0_fu_220(7),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(0),
      I1 => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(0),
      O => \bayerWindow_val_V_4_1_fu_224[0]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(1),
      O => \bayerWindow_val_V_4_1_fu_224[1]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(2),
      O => \bayerWindow_val_V_4_1_fu_224[2]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(3),
      I1 => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_2_fu_228(3),
      O => \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(4),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(4),
      O => \bayerWindow_val_V_4_1_fu_224[4]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(5),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(5),
      O => \bayerWindow_val_V_4_1_fu_224[5]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(6),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(6),
      O => \bayerWindow_val_V_4_1_fu_224[6]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => bayerWindow_val_V_4_2_fu_228(7),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_4_fu_236(7),
      O => \bayerWindow_val_V_4_1_fu_224[7]_i_1_n_2\
    );
\bayerWindow_val_V_4_1_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[0]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(0),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[1]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(1),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[2]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(2),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(3),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[4]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(4),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[5]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(5),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[6]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(6),
      R => '0'
    );
\bayerWindow_val_V_4_1_fu_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => \bayerWindow_val_V_4_1_fu_224[7]_i_1_n_2\,
      Q => bayerWindow_val_V_4_1_fu_224(7),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(0),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(0),
      O => zext_ln69_19_fu_1342_p1(1)
    );
\bayerWindow_val_V_4_2_fu_228[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(1),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(1),
      O => zext_ln69_19_fu_1342_p1(2)
    );
\bayerWindow_val_V_4_2_fu_228[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(2),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(2),
      O => zext_ln69_19_fu_1342_p1(3)
    );
\bayerWindow_val_V_4_2_fu_228[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(3),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(3),
      O => zext_ln69_19_fu_1342_p1(4)
    );
\bayerWindow_val_V_4_2_fu_228[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(4),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(4),
      O => zext_ln69_19_fu_1342_p1(5)
    );
\bayerWindow_val_V_4_2_fu_228[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(5),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(5),
      O => zext_ln69_19_fu_1342_p1(6)
    );
\bayerWindow_val_V_4_2_fu_228[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(6),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(6),
      O => zext_ln69_19_fu_1342_p1(7)
    );
\bayerWindow_val_V_4_2_fu_228[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bayerWindow_val_V_4_4_fu_236(7),
      I1 => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      I2 => bayerWindow_val_V_4_3_fu_232(7),
      O => zext_ln69_19_fu_1342_p1(8)
    );
\bayerWindow_val_V_4_2_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(1),
      Q => bayerWindow_val_V_4_2_fu_228(0),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(2),
      Q => bayerWindow_val_V_4_2_fu_228(1),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(3),
      Q => bayerWindow_val_V_4_2_fu_228(2),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(4),
      Q => bayerWindow_val_V_4_2_fu_228(3),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(5),
      Q => bayerWindow_val_V_4_2_fu_228(4),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(6),
      Q => bayerWindow_val_V_4_2_fu_228(5),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(7),
      Q => bayerWindow_val_V_4_2_fu_228(6),
      R => '0'
    );
\bayerWindow_val_V_4_2_fu_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => zext_ln69_19_fu_1342_p1(8),
      Q => bayerWindow_val_V_4_2_fu_228(7),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(0),
      Q => bayerWindow_val_V_4_3_fu_232(0),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(1),
      Q => bayerWindow_val_V_4_3_fu_232(1),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(2),
      Q => bayerWindow_val_V_4_3_fu_232(2),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(3),
      Q => bayerWindow_val_V_4_3_fu_232(3),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(4),
      Q => bayerWindow_val_V_4_3_fu_232(4),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(5),
      Q => bayerWindow_val_V_4_3_fu_232(5),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(6),
      Q => bayerWindow_val_V_4_3_fu_232(6),
      R => '0'
    );
\bayerWindow_val_V_4_3_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bayerWindow_val_V_0_0_fu_1560,
      D => bayerWindow_val_V_4_4_fu_236(7),
      Q => bayerWindow_val_V_4_3_fu_232(7),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(0),
      Q => bayerWindow_val_V_4_4_fu_236(0),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(1),
      Q => bayerWindow_val_V_4_4_fu_236(1),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(2),
      Q => bayerWindow_val_V_4_4_fu_236(2),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(3),
      Q => bayerWindow_val_V_4_4_fu_236(3),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(4),
      Q => bayerWindow_val_V_4_4_fu_236(4),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(5),
      Q => bayerWindow_val_V_4_4_fu_236(5),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(6),
      Q => bayerWindow_val_V_4_4_fu_236(6),
      R => '0'
    );
\bayerWindow_val_V_4_4_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(7),
      Q => bayerWindow_val_V_4_4_fu_236(7),
      R => '0'
    );
\cmp101_i_reg_3692[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp101_i_reg_3692[0]_i_2_n_2\,
      I1 => \cmp101_i_reg_3692[0]_i_3_n_2\,
      I2 => \cmp101_i_reg_3692[0]_i_4_n_2\,
      I3 => \^y_reg_459_reg[15]_0\(5),
      I4 => \^y_reg_459_reg[15]_0\(14),
      I5 => \^y_reg_459_reg[15]_0\(10),
      O => cmp101_i_fu_736_p2
    );
\cmp101_i_reg_3692[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(11),
      I1 => \^y_reg_459_reg[15]_0\(1),
      I2 => \^y_reg_459_reg[15]_0\(2),
      I3 => \y_reg_459_reg_n_2_[16]\,
      I4 => \^y_reg_459_reg[15]_0\(0),
      I5 => \^y_reg_459_reg[15]_0\(4),
      O => \cmp101_i_reg_3692[0]_i_2_n_2\
    );
\cmp101_i_reg_3692[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(9),
      I1 => \^y_reg_459_reg[15]_0\(6),
      I2 => \^y_reg_459_reg[15]_0\(13),
      I3 => \^y_reg_459_reg[15]_0\(7),
      O => \cmp101_i_reg_3692[0]_i_3_n_2\
    );
\cmp101_i_reg_3692[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(8),
      I1 => \^y_reg_459_reg[15]_0\(3),
      I2 => \^y_reg_459_reg[15]_0\(15),
      I3 => \^y_reg_459_reg[15]_0\(12),
      O => \cmp101_i_reg_3692[0]_i_4_n_2\
    );
\cmp101_i_reg_3692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => cmp101_i_fu_736_p2,
      Q => cmp101_i_reg_3692,
      R => '0'
    );
\cmp47_i_reg_3688[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(13),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(13),
      I2 => \^y_reg_459_reg[15]_0\(12),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(12),
      O => \y_reg_459_reg[15]_1\(2)
    );
\cmp47_i_reg_3688[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(11),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(11),
      I2 => \^y_reg_459_reg[15]_0\(10),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(10),
      O => \y_reg_459_reg[15]_1\(1)
    );
\cmp47_i_reg_3688[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(9),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(9),
      I2 => \^y_reg_459_reg[15]_0\(8),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(8),
      O => \y_reg_459_reg[15]_1\(0)
    );
\cmp47_i_reg_3688[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(7),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(7),
      I2 => \^y_reg_459_reg[15]_0\(6),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(6),
      O => \y_reg_459_reg[7]_0\(3)
    );
\cmp47_i_reg_3688[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(5),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(5),
      I2 => \^y_reg_459_reg[15]_0\(4),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(4),
      O => \y_reg_459_reg[7]_0\(2)
    );
\cmp47_i_reg_3688[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(3),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(3),
      I2 => \^y_reg_459_reg[15]_0\(2),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(2),
      O => \y_reg_459_reg[7]_0\(1)
    );
\cmp47_i_reg_3688[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(1),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(1),
      I2 => \cmp47_i_reg_3688_reg[0]_i_2\(0),
      I3 => \^y_reg_459_reg[15]_0\(0),
      O => \y_reg_459_reg[7]_0\(0)
    );
\cmp47_i_reg_3688[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_459_reg_n_2_[16]\,
      O => \y_reg_459_reg[16]_1\(0)
    );
\cmp47_i_reg_3688[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(15),
      I1 => \cmp47_i_reg_3688_reg[0]_i_2\(15),
      I2 => \^y_reg_459_reg[15]_0\(14),
      I3 => \cmp47_i_reg_3688_reg[0]_i_2\(14),
      O => \y_reg_459_reg[15]_1\(3)
    );
\cmp47_i_reg_3688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => CO(0),
      Q => \^cmp47_i_reg_3688_reg[0]_0\,
      R => '0'
    );
\cmp610_i_reg_3682[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(13),
      I1 => trunc_ln244_1_reg_3652(12),
      I2 => trunc_ln244_1_reg_3652(14),
      O => \cmp610_i_reg_3682[0]_i_3_n_2\
    );
\cmp610_i_reg_3682[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(10),
      I1 => trunc_ln244_1_reg_3652(9),
      I2 => trunc_ln244_1_reg_3652(11),
      O => \cmp610_i_reg_3682[0]_i_4_n_2\
    );
\cmp610_i_reg_3682[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(7),
      I1 => trunc_ln244_1_reg_3652(6),
      I2 => trunc_ln244_1_reg_3652(8),
      O => \cmp610_i_reg_3682[0]_i_5_n_2\
    );
\cmp610_i_reg_3682[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(4),
      I1 => trunc_ln244_1_reg_3652(3),
      I2 => trunc_ln244_1_reg_3652(5),
      O => \cmp610_i_reg_3682[0]_i_6_n_2\
    );
\cmp610_i_reg_3682[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(2),
      I1 => trunc_ln244_1_reg_3652(1),
      I2 => \^y_reg_459_reg[15]_0\(0),
      I3 => trunc_ln244_1_reg_3652(0),
      O => \cmp610_i_reg_3682[0]_i_7_n_2\
    );
\cmp610_i_reg_3682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => cmp610_i_fu_726_p2,
      Q => cmp610_i_reg_3682,
      R => '0'
    );
\cmp610_i_reg_3682_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp610_i_reg_3682_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_cmp610_i_reg_3682_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => cmp610_i_fu_726_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp610_i_reg_3682_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cmp610_i_reg_3682[0]_i_3_n_2\
    );
\cmp610_i_reg_3682_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp610_i_reg_3682_reg[0]_i_2_n_2\,
      CO(2) => \cmp610_i_reg_3682_reg[0]_i_2_n_3\,
      CO(1) => \cmp610_i_reg_3682_reg[0]_i_2_n_4\,
      CO(0) => \cmp610_i_reg_3682_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp610_i_reg_3682_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp610_i_reg_3682[0]_i_4_n_2\,
      S(2) => \cmp610_i_reg_3682[0]_i_5_n_2\,
      S(1) => \cmp610_i_reg_3682[0]_i_6_n_2\,
      S(0) => \cmp610_i_reg_3682[0]_i_7_n_2\
    );
\cmp88_i_reg_3740[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222E22222222"
    )
        port map (
      I0 => \cmp88_i_reg_3740_reg_n_2_[0]\,
      I1 => cmp88_i_reg_37400,
      I2 => \cmp88_i_reg_3740[0]_i_2_n_2\,
      I3 => \cmp88_i_reg_3740[0]_i_3_n_2\,
      I4 => \cmp88_i_reg_3740[0]_i_4_n_2\,
      I5 => \cmp88_i_reg_3740[0]_i_5_n_2\,
      O => \cmp88_i_reg_3740[0]_i_1_n_2\
    );
\cmp88_i_reg_3740[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[4]\,
      O => \cmp88_i_reg_3740[0]_i_10_n_2\
    );
\cmp88_i_reg_3740[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[1]\,
      O => \cmp88_i_reg_3740[0]_i_11_n_2\
    );
\cmp88_i_reg_3740[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => \icmp_ln269_reg_3704[0]_i_12_n_2\,
      I1 => \icmp_ln269_reg_3704[0]_i_18_n_2\,
      I2 => z_reg_3699_reg(12),
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => \z_3_reg_470_reg_n_2_[12]\,
      I5 => \icmp_ln269_reg_3704[0]_i_23_n_2\,
      O => \cmp88_i_reg_3740[0]_i_12_n_2\
    );
\cmp88_i_reg_3740[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => \^z_reg_3699_reg[14]_0\,
      I1 => \cmp88_i_reg_3740[0]_i_6_n_2\,
      I2 => z_reg_3699_reg(16),
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => \z_3_reg_470_reg_n_2_[16]\,
      I5 => \cmp88_i_reg_3740[0]_i_7_n_2\,
      O => \cmp88_i_reg_3740[0]_i_2_n_2\
    );
\cmp88_i_reg_3740[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(2),
      O => \cmp88_i_reg_3740[0]_i_3_n_2\
    );
\cmp88_i_reg_3740[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(8),
      O => \cmp88_i_reg_3740[0]_i_4_n_2\
    );
\cmp88_i_reg_3740[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cmp88_i_reg_3740[0]_i_8_n_2\,
      I1 => \cmp88_i_reg_3740[0]_i_9_n_2\,
      I2 => \cmp88_i_reg_3740[0]_i_10_n_2\,
      I3 => \cmp88_i_reg_3740[0]_i_11_n_2\,
      I4 => trunc_ln277_fu_761_p1(0),
      I5 => \cmp88_i_reg_3740[0]_i_12_n_2\,
      O => \cmp88_i_reg_3740[0]_i_5_n_2\
    );
\cmp88_i_reg_3740[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[11]\,
      O => \cmp88_i_reg_3740[0]_i_6_n_2\
    );
\cmp88_i_reg_3740[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[10]\,
      O => \cmp88_i_reg_3740[0]_i_7_n_2\
    );
\cmp88_i_reg_3740[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000503030005"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[5]\,
      I1 => z_reg_3699_reg(5),
      I2 => \^z_3_reg_470_reg[13]_0\,
      I3 => \z_3_reg_470_reg_n_2_[6]\,
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => z_reg_3699_reg(6),
      O => \cmp88_i_reg_3740[0]_i_8_n_2\
    );
\cmp88_i_reg_3740[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[9]\,
      O => \cmp88_i_reg_3740[0]_i_9_n_2\
    );
\cmp88_i_reg_3740_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => \cmp88_i_reg_3740_reg_n_2_[0]\,
      Q => cmp88_i_reg_3740_pp0_iter1_reg,
      R => '0'
    );
\cmp88_i_reg_3740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp88_i_reg_3740[0]_i_1_n_2\,
      Q => \cmp88_i_reg_3740_reg_n_2_[0]\,
      R => '0'
    );
\g_1_reg_562_pp0_iter15_reg_reg[0]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(0),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[0]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[1]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(1),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[1]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[2]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(2),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[2]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[3]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(3),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[3]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[4]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(4),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[4]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[5]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(5),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[5]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[6]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(6),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[6]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter15_reg_reg[7]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_1_reg_562(7),
      Q => \g_1_reg_562_pp0_iter15_reg_reg[7]_srl13_n_2\
    );
\g_1_reg_562_pp0_iter16_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[0]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(0),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[1]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(1),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[2]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(2),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[3]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(3),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[4]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(4),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[5]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(5),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[6]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(6),
      R => '0'
    );
\g_1_reg_562_pp0_iter16_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_1_reg_562_pp0_iter15_reg_reg[7]_srl13_n_2\,
      Q => g_1_reg_562_pp0_iter16_reg(7),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(0),
      Q => g_1_reg_562_pp0_iter17_reg(0),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(1),
      Q => g_1_reg_562_pp0_iter17_reg(1),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(2),
      Q => g_1_reg_562_pp0_iter17_reg(2),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(3),
      Q => g_1_reg_562_pp0_iter17_reg(3),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(4),
      Q => g_1_reg_562_pp0_iter17_reg(4),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(5),
      Q => g_1_reg_562_pp0_iter17_reg(5),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(6),
      Q => g_1_reg_562_pp0_iter17_reg(6),
      R => '0'
    );
\g_1_reg_562_pp0_iter17_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_1_reg_562_pp0_iter16_reg(7),
      Q => g_1_reg_562_pp0_iter17_reg(7),
      R => '0'
    );
\g_1_reg_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_62,
      Q => g_1_reg_562(0),
      R => '0'
    );
\g_1_reg_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_61,
      Q => g_1_reg_562(1),
      R => '0'
    );
\g_1_reg_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_60,
      Q => g_1_reg_562(2),
      R => '0'
    );
\g_1_reg_562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_59,
      Q => g_1_reg_562(3),
      R => '0'
    );
\g_1_reg_562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_58,
      Q => g_1_reg_562(4),
      R => '0'
    );
\g_1_reg_562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_57,
      Q => g_1_reg_562(5),
      R => '0'
    );
\g_1_reg_562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_56,
      Q => g_1_reg_562(6),
      R => '0'
    );
\g_1_reg_562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_1_ce0,
      D => linebuf_yuv_val_V_1_U_n_55,
      Q => g_1_reg_562(7),
      R => '0'
    );
\icmp_ln269_reg_3704[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      O => \icmp_ln269_reg_3704[0]_i_10_n_2\
    );
\icmp_ln269_reg_3704[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[15]\,
      O => \icmp_ln269_reg_3704[0]_i_12_n_2\
    );
\icmp_ln269_reg_3704[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[14]\,
      O => \^z_reg_3699_reg[14]_0\
    );
\icmp_ln269_reg_3704[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[12]\,
      O => \z_reg_3699_reg[12]_0\
    );
\icmp_ln269_reg_3704[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(13),
      O => \^z_3_reg_470_reg[13]_0\
    );
\icmp_ln269_reg_3704[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[7]\,
      O => \icmp_ln269_reg_3704[0]_i_18_n_2\
    );
\icmp_ln269_reg_3704[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(6),
      O => \icmp_ln269_reg_3704[0]_i_20_n_2\
    );
\icmp_ln269_reg_3704[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => z_reg_3699_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[5]\,
      O => \icmp_ln269_reg_3704[0]_i_21_n_2\
    );
\icmp_ln269_reg_3704[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[3]\,
      O => \icmp_ln269_reg_3704[0]_i_23_n_2\
    );
\icmp_ln269_reg_3704[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_3699_reg(16),
      I1 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I2 => \z_3_reg_470_reg_n_2_[16]\,
      I3 => \icmp_ln269_reg_3704_reg[0]_0\(13),
      I4 => \icmp_ln269_reg_3704[0]_i_12_n_2\,
      I5 => \icmp_ln269_reg_3704_reg[0]_0\(12),
      O => \icmp_ln269_reg_3704[0]_i_4_n_2\
    );
\icmp_ln269_reg_3704[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cmp88_i_reg_3740[0]_i_7_n_2\,
      I1 => \icmp_ln269_reg_3704_reg[0]_0\(10),
      I2 => \icmp_ln269_reg_3704_reg[0]_0\(11),
      I3 => \cmp88_i_reg_3740[0]_i_6_n_2\,
      I4 => \icmp_ln269_reg_3704_reg[0]_0\(9),
      I5 => \cmp88_i_reg_3740[0]_i_9_n_2\,
      O => \icmp_ln269_reg_3704[0]_i_6_n_2\
    );
\icmp_ln269_reg_3704[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln269_reg_3704[0]_i_18_n_2\,
      I1 => \icmp_ln269_reg_3704_reg[0]_0\(7),
      I2 => \icmp_ln269_reg_3704_reg[0]_0\(8),
      I3 => \cmp88_i_reg_3740[0]_i_4_n_2\,
      I4 => \icmp_ln269_reg_3704_reg[0]_0\(6),
      I5 => \icmp_ln269_reg_3704[0]_i_20_n_2\,
      O => \icmp_ln269_reg_3704[0]_i_7_n_2\
    );
\icmp_ln269_reg_3704[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \cmp88_i_reg_3740[0]_i_10_n_2\,
      I1 => \icmp_ln269_reg_3704_reg[0]_0\(4),
      I2 => \icmp_ln269_reg_3704_reg[0]_0\(5),
      I3 => \icmp_ln269_reg_3704[0]_i_21_n_2\,
      I4 => \icmp_ln269_reg_3704_reg[0]_0\(3),
      I5 => \icmp_ln269_reg_3704[0]_i_23_n_2\,
      O => \icmp_ln269_reg_3704[0]_i_8_n_2\
    );
\icmp_ln269_reg_3704[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cmp88_i_reg_3740[0]_i_11_n_2\,
      I1 => \icmp_ln269_reg_3704_reg[0]_0\(1),
      I2 => \icmp_ln269_reg_3704_reg[0]_0\(2),
      I3 => \cmp88_i_reg_3740[0]_i_3_n_2\,
      I4 => \icmp_ln269_reg_3704_reg[0]_0\(0),
      I5 => trunc_ln277_fu_761_p1(0),
      O => \icmp_ln269_reg_3704[0]_i_9_n_2\
    );
\icmp_ln269_reg_3704_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      Q => \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln269_reg_3704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => icmp_ln269_fu_748_p2,
      Q => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln269_reg_3704_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln269_reg_3704_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln269_reg_3704_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln269_fu_748_p2,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln269_reg_3704_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln269_reg_3704[0]_i_4_n_2\,
      S(0) => S(0)
    );
\icmp_ln269_reg_3704_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln269_reg_3704_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln269_reg_3704_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln269_reg_3704_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln269_reg_3704_reg[0]_i_3_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln269_reg_3704_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln269_reg_3704[0]_i_6_n_2\,
      S(2) => \icmp_ln269_reg_3704[0]_i_7_n_2\,
      S(1) => \icmp_ln269_reg_3704[0]_i_8_n_2\,
      S(0) => \icmp_ln269_reg_3704[0]_i_9_n_2\
    );
\icmp_ln279_reg_3715[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \^z_3_reg_470_reg[13]_0\,
      I1 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(13),
      I2 => z_reg_3699_reg(12),
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => \z_3_reg_470_reg_n_2_[12]\,
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(12),
      O => \icmp_ln279_reg_3715[0]_i_10_n_2\
    );
\icmp_ln279_reg_3715[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_3699_reg(11),
      I1 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I2 => \z_3_reg_470_reg_n_2_[11]\,
      I3 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(11),
      I4 => \cmp88_i_reg_3740[0]_i_7_n_2\,
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(10),
      O => \icmp_ln279_reg_3715[0]_i_11_n_2\
    );
\icmp_ln279_reg_3715[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \cmp88_i_reg_3740[0]_i_9_n_2\,
      I1 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(9),
      I2 => \z_3_reg_470_reg_n_2_[8]\,
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => z_reg_3699_reg(8),
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(8),
      O => \icmp_ln279_reg_3715[0]_i_12_n_2\
    );
\icmp_ln279_reg_3715[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(7),
      I1 => \icmp_ln269_reg_3704[0]_i_18_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(6),
      I3 => z_reg_3699_reg(6),
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => \z_3_reg_470_reg_n_2_[6]\,
      O => \icmp_ln279_reg_3715[0]_i_13_n_2\
    );
\icmp_ln279_reg_3715[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(5),
      I1 => \z_3_reg_470_reg_n_2_[5]\,
      I2 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I3 => z_reg_3699_reg(5),
      I4 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(4),
      I5 => \cmp88_i_reg_3740[0]_i_10_n_2\,
      O => \icmp_ln279_reg_3715[0]_i_14_n_2\
    );
\icmp_ln279_reg_3715[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(3),
      I1 => \icmp_ln269_reg_3704[0]_i_23_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(2),
      I3 => z_reg_3699_reg(2),
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => \z_3_reg_470_reg_n_2_[2]\,
      O => \icmp_ln279_reg_3715[0]_i_15_n_2\
    );
\icmp_ln279_reg_3715[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(1),
      I1 => \cmp88_i_reg_3740[0]_i_11_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(0),
      I3 => \z_3_reg_470_reg_n_2_[0]\,
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => z_reg_3699_reg(0),
      O => \icmp_ln279_reg_3715[0]_i_16_n_2\
    );
\icmp_ln279_reg_3715[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \icmp_ln269_reg_3704[0]_i_18_n_2\,
      I1 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(7),
      I2 => \z_3_reg_470_reg_n_2_[6]\,
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => z_reg_3699_reg(6),
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(6),
      O => \icmp_ln279_reg_3715[0]_i_17_n_2\
    );
\icmp_ln279_reg_3715[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_3699_reg(5),
      I1 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I2 => \z_3_reg_470_reg_n_2_[5]\,
      I3 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(5),
      I4 => \cmp88_i_reg_3740[0]_i_10_n_2\,
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(4),
      O => \icmp_ln279_reg_3715[0]_i_18_n_2\
    );
\icmp_ln279_reg_3715[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \icmp_ln269_reg_3704[0]_i_23_n_2\,
      I1 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(3),
      I2 => \z_3_reg_470_reg_n_2_[2]\,
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => z_reg_3699_reg(2),
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(2),
      O => \icmp_ln279_reg_3715[0]_i_19_n_2\
    );
\icmp_ln279_reg_3715[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_3699_reg(1),
      I1 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I2 => \z_3_reg_470_reg_n_2_[1]\,
      I3 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(1),
      I4 => trunc_ln277_fu_761_p1(0),
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(0),
      O => \icmp_ln279_reg_3715[0]_i_20_n_2\
    );
\icmp_ln279_reg_3715[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[16]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(16),
      O => \icmp_ln279_reg_3715[0]_i_3_n_2\
    );
\icmp_ln279_reg_3715[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(15),
      I1 => \icmp_ln269_reg_3704[0]_i_12_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(14),
      I3 => \z_3_reg_470_reg_n_2_[14]\,
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => z_reg_3699_reg(14),
      O => \icmp_ln279_reg_3715[0]_i_5_n_2\
    );
\icmp_ln279_reg_3715[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(13),
      I1 => \^z_3_reg_470_reg[13]_0\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(12),
      I3 => \z_3_reg_470_reg_n_2_[12]\,
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => z_reg_3699_reg(12),
      O => \icmp_ln279_reg_3715[0]_i_6_n_2\
    );
\icmp_ln279_reg_3715[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(11),
      I1 => \cmp88_i_reg_3740[0]_i_6_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(10),
      I3 => \z_3_reg_470_reg_n_2_[10]\,
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => z_reg_3699_reg(10),
      O => \icmp_ln279_reg_3715[0]_i_7_n_2\
    );
\icmp_ln279_reg_3715[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(9),
      I1 => \cmp88_i_reg_3740[0]_i_9_n_2\,
      I2 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(8),
      I3 => z_reg_3699_reg(8),
      I4 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I5 => \z_3_reg_470_reg_n_2_[8]\,
      O => \icmp_ln279_reg_3715[0]_i_8_n_2\
    );
\icmp_ln279_reg_3715[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \icmp_ln269_reg_3704[0]_i_12_n_2\,
      I1 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(15),
      I2 => z_reg_3699_reg(14),
      I3 => \icmp_ln269_reg_3704[0]_i_10_n_2\,
      I4 => \z_3_reg_470_reg_n_2_[14]\,
      I5 => \icmp_ln279_reg_3715_reg[0]_i_2_0\(14),
      O => \icmp_ln279_reg_3715[0]_i_9_n_2\
    );
\icmp_ln279_reg_3715_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => icmp_ln279_reg_3715,
      Q => icmp_ln279_reg_3715_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln279_reg_3715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => icmp_ln279_fu_771_p2,
      Q => icmp_ln279_reg_3715,
      R => '0'
    );
\icmp_ln279_reg_3715_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln279_reg_3715_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln279_reg_3715_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln279_fu_771_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln279_reg_3715_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln279_reg_3715[0]_i_3_n_2\
    );
\icmp_ln279_reg_3715_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln279_reg_3715_reg[0]_i_4_n_2\,
      CO(3) => \icmp_ln279_reg_3715_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln279_reg_3715_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln279_reg_3715_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln279_reg_3715_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln279_reg_3715[0]_i_5_n_2\,
      DI(2) => \icmp_ln279_reg_3715[0]_i_6_n_2\,
      DI(1) => \icmp_ln279_reg_3715[0]_i_7_n_2\,
      DI(0) => \icmp_ln279_reg_3715[0]_i_8_n_2\,
      O(3 downto 0) => \NLW_icmp_ln279_reg_3715_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln279_reg_3715[0]_i_9_n_2\,
      S(2) => \icmp_ln279_reg_3715[0]_i_10_n_2\,
      S(1) => \icmp_ln279_reg_3715[0]_i_11_n_2\,
      S(0) => \icmp_ln279_reg_3715[0]_i_12_n_2\
    );
\icmp_ln279_reg_3715_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln279_reg_3715_reg[0]_i_4_n_2\,
      CO(2) => \icmp_ln279_reg_3715_reg[0]_i_4_n_3\,
      CO(1) => \icmp_ln279_reg_3715_reg[0]_i_4_n_4\,
      CO(0) => \icmp_ln279_reg_3715_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln279_reg_3715[0]_i_13_n_2\,
      DI(2) => \icmp_ln279_reg_3715[0]_i_14_n_2\,
      DI(1) => \icmp_ln279_reg_3715[0]_i_15_n_2\,
      DI(0) => \icmp_ln279_reg_3715[0]_i_16_n_2\,
      O(3 downto 0) => \NLW_icmp_ln279_reg_3715_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln279_reg_3715[0]_i_17_n_2\,
      S(2) => \icmp_ln279_reg_3715[0]_i_18_n_2\,
      S(1) => \icmp_ln279_reg_3715[0]_i_19_n_2\,
      S(0) => \icmp_ln279_reg_3715[0]_i_20_n_2\
    );
\icmp_ln390_reg_3764[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_reg_3677(13),
      I1 => xor_i_reg_3677(14),
      I2 => xor_i_reg_3677(12),
      O => \icmp_ln390_reg_3764[0]_i_3_n_2\
    );
\icmp_ln390_reg_3764[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_reg_3677(10),
      I1 => xor_i_reg_3677(11),
      I2 => xor_i_reg_3677(9),
      O => \icmp_ln390_reg_3764[0]_i_4_n_2\
    );
\icmp_ln390_reg_3764[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_reg_3677(7),
      I1 => xor_i_reg_3677(8),
      I2 => xor_i_reg_3677(6),
      O => \icmp_ln390_reg_3764[0]_i_5_n_2\
    );
\icmp_ln390_reg_3764[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_reg_3677(4),
      I1 => xor_i_reg_3677(5),
      I2 => xor_i_reg_3677(3),
      O => \icmp_ln390_reg_3764[0]_i_6_n_2\
    );
\icmp_ln390_reg_3764[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101001"
    )
        port map (
      I0 => xor_i_reg_3677(1),
      I1 => xor_i_reg_3677(2),
      I2 => x_phase_reg_3647,
      I3 => xor_i_reg_3677(0),
      I4 => trunc_ln277_fu_761_p1(0),
      O => \icmp_ln390_reg_3764[0]_i_7_n_2\
    );
\icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln390_reg_3764_pp0_iter6_reg,
      Q => \icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4_n_2\
    );
\icmp_ln390_reg_3764_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln390_reg_3764_pp0_iter10_reg_reg[0]_srl4_n_2\,
      Q => icmp_ln390_reg_3764_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln390_reg_3764_pp0_iter11_reg,
      Q => \icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3_n_2\
    );
\icmp_ln390_reg_3764_pp0_iter15_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln390_reg_3764_pp0_iter14_reg_reg[0]_srl3_n_2\,
      Q => icmp_ln390_reg_3764_pp0_iter15_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter15_reg,
      Q => icmp_ln390_reg_3764_pp0_iter16_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter17_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter16_reg,
      Q => icmp_ln390_reg_3764_pp0_iter17_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => icmp_ln390_reg_3764,
      Q => icmp_ln390_reg_3764_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter1_reg,
      Q => icmp_ln390_reg_3764_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter2_reg,
      Q => icmp_ln390_reg_3764_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter3_reg,
      Q => icmp_ln390_reg_3764_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter4_reg,
      Q => icmp_ln390_reg_3764_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_reg_3764_pp0_iter5_reg,
      Q => icmp_ln390_reg_3764_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln390_reg_3764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => icmp_ln390_fu_791_p2,
      Q => icmp_ln390_reg_3764,
      R => '0'
    );
\icmp_ln390_reg_3764_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln390_reg_3764_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln390_reg_3764_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln390_fu_791_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln390_reg_3764_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln390_reg_3764[0]_i_3_n_2\
    );
\icmp_ln390_reg_3764_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln390_reg_3764_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln390_reg_3764_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln390_reg_3764_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln390_reg_3764_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln390_reg_3764_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln390_reg_3764[0]_i_4_n_2\,
      S(2) => \icmp_ln390_reg_3764[0]_i_5_n_2\,
      S(1) => \icmp_ln390_reg_3764[0]_i_6_n_2\,
      S(0) => \icmp_ln390_reg_3764[0]_i_7_n_2\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => imgBayer_empty_n,
      I1 => \^e\(0),
      I2 => \^cmp47_i_reg_3688_reg[0]_0\,
      O => internal_empty_n_reg_0
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => imgG_empty_n,
      I1 => DebayerRatBorBatR_U0_srcImg_read,
      I2 => imgG_full_n,
      I3 => ap_enable_reg_pp0_iter18_reg_n_2,
      I4 => tmp_56_reg_3771_pp0_iter17_reg,
      I5 => linebuf_yuv_val_V_3_U_n_26,
      O => internal_empty_n_reg_1
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_srcImg_read,
      I1 => imgG_empty_n,
      I2 => linebuf_yuv_val_V_3_U_n_26,
      I3 => tmp_56_reg_3771_pp0_iter17_reg,
      I4 => ap_enable_reg_pp0_iter18_reg_n_2,
      I5 => imgG_full_n,
      O => mOutPtr110_out
    );
linebuf_yuv_val_V_0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0
     port map (
      D(7 downto 0) => \^d\(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(11 downto 0) => linebuf_yuv_val_V_0_addr_reg_3719(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      ram_reg(11) => linebuf_yuv_val_V_3_U_n_13,
      ram_reg(10) => linebuf_yuv_val_V_3_U_n_14,
      ram_reg(9) => linebuf_yuv_val_V_3_U_n_15,
      ram_reg(8) => linebuf_yuv_val_V_3_U_n_16,
      ram_reg(7) => linebuf_yuv_val_V_3_U_n_17,
      ram_reg(6) => linebuf_yuv_val_V_3_U_n_18,
      ram_reg(5) => linebuf_yuv_val_V_3_U_n_19,
      ram_reg(4) => linebuf_yuv_val_V_3_U_n_20,
      ram_reg(3) => linebuf_yuv_val_V_3_U_n_21,
      ram_reg(2) => linebuf_yuv_val_V_3_U_n_22,
      ram_reg(1) => linebuf_yuv_val_V_3_U_n_23,
      ram_reg(0) => linebuf_yuv_val_V_3_U_n_24,
      ram_reg_0(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_1 => linebuf_yuv_val_V_3_U_n_26,
      ram_reg_2 => \^cmp47_i_reg_3688_reg[0]_0\,
      ram_reg_3 => \^e\(0)
    );
\linebuf_yuv_val_V_0_addr_reg_3719[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => icmp_ln279_fu_771_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => linebuf_yuv_val_V_3_U_n_26,
      I3 => icmp_ln269_fu_748_p2,
      O => cmp88_i_reg_37400
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_24,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(0),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_14,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(10),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_13,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(11),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_23,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(1),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_22,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(2),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_21,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(3),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_20,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(4),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_19,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(5),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_18,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(6),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_17,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(7),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_16,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(8),
      R => '0'
    );
\linebuf_yuv_val_V_0_addr_reg_3719_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp88_i_reg_37400,
      D => linebuf_yuv_val_V_3_U_n_15,
      Q => linebuf_yuv_val_V_0_addr_reg_3719(9),
      R => '0'
    );
linebuf_yuv_val_V_1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_17
     port map (
      D(7) => linebuf_yuv_val_V_1_U_n_11,
      D(6) => linebuf_yuv_val_V_1_U_n_12,
      D(5) => linebuf_yuv_val_V_1_U_n_13,
      D(4) => linebuf_yuv_val_V_1_U_n_14,
      D(3) => linebuf_yuv_val_V_1_U_n_15,
      D(2) => linebuf_yuv_val_V_1_U_n_16,
      D(1) => linebuf_yuv_val_V_1_U_n_17,
      D(0) => linebuf_yuv_val_V_1_U_n_18,
      DI(0) => linebuf_yuv_val_V_1_U_n_10,
      DIADI(7 downto 0) => linebuf_yuv_val_V_2_d0(7 downto 0),
      DOBDO(7 downto 0) => bayerWindow_val_V_2_4_fu_244(7 downto 0),
      \K_V_10_reg_3853_reg[3]\(2 downto 0) => bayerWindow_val_V_0_4_fu_252(2 downto 0),
      \K_V_10_reg_3853_reg[3]_0\(1 downto 0) => zext_ln69_26_fu_1430_p1(2 downto 1),
      \K_V_2_reg_3803_reg[3]\(1 downto 0) => bayerWindow_val_V_0_0_fu_156(1 downto 0),
      \K_V_2_reg_3803_reg[3]_0\(0) => bayerWindow_val_V_1_0_fu_172(0),
      \K_V_3_reg_3808_reg[3]\(0) => \K_V_3_reg_3808[3]_i_4_n_2\,
      \K_V_3_reg_3808_reg[9]\(0) => \K_V_3_reg_3808[9]_i_3_n_2\,
      \K_V_4_reg_3813_reg[3]\(0) => \K_V_4_reg_3813[3]_i_5_n_2\,
      \K_V_4_reg_3813_reg[3]_0\ => \K_V_5_reg_3823[3]_i_11_n_2\,
      \K_V_4_reg_3813_reg[3]_1\ => \K_V_5_reg_3823[3]_i_10_n_2\,
      \K_V_4_reg_3813_reg[7]\ => \K_V_5_reg_3823[7]_i_16_n_2\,
      \K_V_4_reg_3813_reg[7]_0\ => \K_V_5_reg_3823[7]_i_14_n_2\,
      \K_V_4_reg_3813_reg[7]_1\ => \K_V_5_reg_3823[7]_i_12_n_2\,
      \K_V_4_reg_3813_reg[7]_2\ => \K_V_5_reg_3823[7]_i_10_n_2\,
      \K_V_4_reg_3813_reg[9]\(7 downto 0) => bayerWindow_val_V_4_0_fu_220(7 downto 0),
      \K_V_4_reg_3813_reg[9]_0\(7 downto 0) => bayerWindow_val_V_3_0_fu_204(7 downto 0),
      \K_V_4_reg_3813_reg[9]_1\ => \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\,
      \K_V_6_reg_3828_reg[3]\(0) => \K_V_6_reg_3828[3]_i_5_n_2\,
      \K_V_6_reg_3828_reg[3]_0\ => \K_V_5_reg_3823[3]_i_12_n_2\,
      \K_V_6_reg_3828_reg[3]_1\(0) => \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\,
      \K_V_6_reg_3828_reg[7]\ => \K_V_5_reg_3823[7]_i_17_n_2\,
      \K_V_6_reg_3828_reg[7]_0\ => \K_V_5_reg_3823[7]_i_15_n_2\,
      \K_V_6_reg_3828_reg[7]_1\ => \K_V_5_reg_3823[7]_i_13_n_2\,
      \K_V_6_reg_3828_reg[9]\(7 downto 0) => bayerWindow_val_V_4_2_fu_228(7 downto 0),
      \K_V_6_reg_3828_reg[9]_0\(7 downto 0) => bayerWindow_val_V_3_2_fu_212(7 downto 0),
      \K_V_6_reg_3828_reg[9]_1\ => \K_V_5_reg_3823[7]_i_11_n_2\,
      \K_V_6_reg_3828_reg[9]_2\(0) => zext_ln69_17_fu_1314_p1(7),
      \K_V_reg_3788_reg[3]\(0) => bayerWindow_val_V_0_2_fu_164(1),
      \K_V_reg_3788_reg[3]_0\(0) => bayerWindow_val_V_1_2_fu_180(0),
      Q(11) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[11]\,
      Q(10) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[10]\,
      Q(9) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[9]\,
      Q(8) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[8]\,
      Q(7) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[7]\,
      Q(6) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[6]\,
      Q(5) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[5]\,
      Q(4) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[4]\,
      Q(3) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[3]\,
      Q(2) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[2]\,
      Q(1) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[1]\,
      Q(0) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[0]\,
      S(0) => \K_V_3_reg_3808[3]_i_9_n_2\,
      WEA(0) => linebuf_yuv_val_V_1_ce0,
      ap_clk => ap_clk,
      \bayerWindow_val_V_2_0_fu_188_reg[7]\(9 downto 0) => K_V_3_fu_1240_p2(9 downto 0),
      \bayerWindow_val_V_2_0_fu_188_reg[7]_0\(7 downto 0) => bayerWindow_val_V_2_1_fu_192(7 downto 0),
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(7) => linebuf_yuv_val_V_1_U_n_27,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(6) => linebuf_yuv_val_V_1_U_n_28,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(5) => linebuf_yuv_val_V_1_U_n_29,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(4) => linebuf_yuv_val_V_1_U_n_30,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(3) => linebuf_yuv_val_V_1_U_n_31,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(2) => linebuf_yuv_val_V_1_U_n_32,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(1) => linebuf_yuv_val_V_1_U_n_33,
      \bayerWindow_val_V_2_2_fu_196_reg[7]\(0) => linebuf_yuv_val_V_1_U_n_34,
      \bayerWindow_val_V_2_2_fu_196_reg[7]_0\(9 downto 0) => K_V_9_fu_1416_p2(9 downto 0),
      \bayerWindow_val_V_2_2_fu_196_reg[7]_1\(7 downto 0) => bayerWindow_val_V_2_3_fu_200(7 downto 0),
      \bayerWindow_val_V_3_4_fu_240_reg[7]\(9 downto 0) => K_V_8_fu_1388_p2(9 downto 0),
      \bayerWindow_val_V_4_0_fu_220_reg[7]\(9 downto 0) => K_V_4_fu_1268_p2(9 downto 0),
      \bayerWindow_val_V_4_2_fu_228_reg[7]\(9 downto 0) => K_V_6_fu_1328_p2(9 downto 0),
      cmp101_i_reg_3692 => cmp101_i_reg_3692,
      cmp88_i_reg_3740_pp0_iter1_reg => cmp88_i_reg_3740_pp0_iter1_reg,
      \g_1_reg_562_reg[7]\(7 downto 0) => bayerWindow_val_V_2_2_fu_196(7 downto 0),
      \g_1_reg_562_reg[7]_0\ => \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\,
      icmp_ln279_reg_3715_pp0_iter1_reg => icmp_ln279_reg_3715_pp0_iter1_reg,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg(7 downto 0) => zext_ln69_10_fu_1226_p1(8 downto 1),
      ram_reg_0(7 downto 0) => zext_ln69_24_fu_1402_p1(8 downto 1),
      ram_reg_1 => linebuf_yuv_val_V_1_U_n_43,
      ram_reg_10 => linebuf_yuv_val_V_1_U_n_52,
      ram_reg_11 => linebuf_yuv_val_V_1_U_n_53,
      ram_reg_12 => linebuf_yuv_val_V_1_U_n_54,
      ram_reg_13(7) => linebuf_yuv_val_V_1_U_n_55,
      ram_reg_13(6) => linebuf_yuv_val_V_1_U_n_56,
      ram_reg_13(5) => linebuf_yuv_val_V_1_U_n_57,
      ram_reg_13(4) => linebuf_yuv_val_V_1_U_n_58,
      ram_reg_13(3) => linebuf_yuv_val_V_1_U_n_59,
      ram_reg_13(2) => linebuf_yuv_val_V_1_U_n_60,
      ram_reg_13(1) => linebuf_yuv_val_V_1_U_n_61,
      ram_reg_13(0) => linebuf_yuv_val_V_1_U_n_62,
      ram_reg_14(0) => linebuf_yuv_val_V_1_U_n_121,
      ram_reg_15(1) => linebuf_yuv_val_V_1_U_n_122,
      ram_reg_15(0) => linebuf_yuv_val_V_1_U_n_123,
      ram_reg_16(0) => linebuf_yuv_val_V_1_U_n_124,
      ram_reg_17(1) => linebuf_yuv_val_V_1_U_n_125,
      ram_reg_17(0) => linebuf_yuv_val_V_1_U_n_126,
      ram_reg_18 => \^e\(0),
      ram_reg_19(11) => linebuf_yuv_val_V_3_U_n_13,
      ram_reg_19(10) => linebuf_yuv_val_V_3_U_n_14,
      ram_reg_19(9) => linebuf_yuv_val_V_3_U_n_15,
      ram_reg_19(8) => linebuf_yuv_val_V_3_U_n_16,
      ram_reg_19(7) => linebuf_yuv_val_V_3_U_n_17,
      ram_reg_19(6) => linebuf_yuv_val_V_3_U_n_18,
      ram_reg_19(5) => linebuf_yuv_val_V_3_U_n_19,
      ram_reg_19(4) => linebuf_yuv_val_V_3_U_n_20,
      ram_reg_19(3) => linebuf_yuv_val_V_3_U_n_21,
      ram_reg_19(2) => linebuf_yuv_val_V_3_U_n_22,
      ram_reg_19(1) => linebuf_yuv_val_V_3_U_n_23,
      ram_reg_19(0) => linebuf_yuv_val_V_3_U_n_24,
      ram_reg_2 => linebuf_yuv_val_V_1_U_n_44,
      ram_reg_20(7 downto 0) => bayerWindow_val_V_4_4_fu_236(7 downto 0),
      ram_reg_21(7 downto 0) => zext_ln69_21_fu_1370_p1(8 downto 1),
      ram_reg_3 => linebuf_yuv_val_V_1_U_n_45,
      ram_reg_4 => linebuf_yuv_val_V_1_U_n_46,
      ram_reg_5 => linebuf_yuv_val_V_1_U_n_47,
      ram_reg_6 => linebuf_yuv_val_V_1_U_n_48,
      ram_reg_7 => linebuf_yuv_val_V_1_U_n_49,
      ram_reg_8 => linebuf_yuv_val_V_1_U_n_50,
      ram_reg_9 => linebuf_yuv_val_V_1_U_n_51,
      \zext_ln69_3_reg_3780_reg[1]\ => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      \zext_ln69_8_reg_3798_reg[0]\ => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      \zext_ln69_8_reg_3798_reg[1]\ => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      \zext_ln69_8_reg_3798_reg[7]\(7 downto 0) => bayerWindow_val_V_2_0_fu_188(7 downto 0)
    );
linebuf_yuv_val_V_2_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_18
     port map (
      D(7) => linebuf_yuv_val_V_2_U_n_10,
      D(6) => linebuf_yuv_val_V_2_U_n_11,
      D(5) => linebuf_yuv_val_V_2_U_n_12,
      D(4) => linebuf_yuv_val_V_2_U_n_13,
      D(3) => linebuf_yuv_val_V_2_U_n_14,
      D(2) => linebuf_yuv_val_V_2_U_n_15,
      D(1) => linebuf_yuv_val_V_2_U_n_16,
      D(0) => linebuf_yuv_val_V_2_U_n_17,
      DI(1) => linebuf_yuv_val_V_1_U_n_124,
      DI(0) => linebuf_yuv_val_V_3_U_n_53,
      DIADI(7 downto 0) => linebuf_yuv_val_V_2_d0(7 downto 0),
      DOBDO(7 downto 0) => zext_ln69_26_fu_1430_p1(8 downto 1),
      \K_V_10_reg_3853_reg[9]\(5 downto 0) => bayerWindow_val_V_0_4_fu_252(7 downto 2),
      \K_V_10_reg_3853_reg[9]_0\(5 downto 0) => bayerWindow_val_V_2_4_fu_244(7 downto 2),
      \K_V_reg_3788_reg[9]\ => linebuf_yuv_val_V_1_U_n_49,
      \K_V_reg_3788_reg[9]_0\ => linebuf_yuv_val_V_3_U_n_52,
      \K_V_reg_3788_reg[9]_1\ => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      Q(11) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[11]\,
      Q(10) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[10]\,
      Q(9) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[9]\,
      Q(8) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[8]\,
      Q(7) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[7]\,
      Q(6) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[6]\,
      Q(5) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[5]\,
      Q(4) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[4]\,
      Q(3) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[3]\,
      Q(2) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[2]\,
      Q(1) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[1]\,
      Q(0) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[0]\,
      S(2) => linebuf_yuv_val_V_1_U_n_125,
      S(1) => linebuf_yuv_val_V_1_U_n_126,
      S(0) => linebuf_yuv_val_V_3_U_n_94,
      WEA(0) => linebuf_yuv_val_V_1_ce0,
      ap_clk => ap_clk,
      \bayerWindow_val_V_1_0_fu_172_reg[7]\(7 downto 0) => bayerWindow_val_V_1_1_fu_176(7 downto 0),
      \bayerWindow_val_V_1_0_fu_172_reg[7]_0\ => \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\,
      \bayerWindow_val_V_1_1_fu_176_reg[6]\ => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      \bayerWindow_val_V_1_1_fu_176_reg[7]\ => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      \bayerWindow_val_V_1_1_fu_176_reg[7]_0\(7 downto 0) => bayerWindow_val_V_1_2_fu_180(7 downto 0),
      \bayerWindow_val_V_1_2_fu_180_reg[7]\(0) => linebuf_yuv_val_V_2_U_n_52,
      \bayerWindow_val_V_1_2_fu_180_reg[7]_0\(7 downto 0) => bayerWindow_val_V_1_3_fu_184(7 downto 0),
      cmp101_i_reg_3692 => cmp101_i_reg_3692,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg(7 downto 0) => zext_ln69_fu_1126_p1(8 downto 1),
      ram_reg_0(7) => linebuf_yuv_val_V_2_U_n_26,
      ram_reg_0(6) => linebuf_yuv_val_V_2_U_n_27,
      ram_reg_0(5) => linebuf_yuv_val_V_2_U_n_28,
      ram_reg_0(4) => linebuf_yuv_val_V_2_U_n_29,
      ram_reg_0(3) => linebuf_yuv_val_V_2_U_n_30,
      ram_reg_0(2) => linebuf_yuv_val_V_2_U_n_31,
      ram_reg_0(1) => linebuf_yuv_val_V_2_U_n_32,
      ram_reg_0(0) => linebuf_yuv_val_V_2_U_n_33,
      ram_reg_1(7 downto 0) => linebuf_yuv_val_V_3_d0(7 downto 0),
      ram_reg_2(9 downto 0) => K_V_10_fu_1448_p2(9 downto 0),
      ram_reg_3 => \^e\(0),
      ram_reg_4(11) => linebuf_yuv_val_V_3_U_n_13,
      ram_reg_4(10) => linebuf_yuv_val_V_3_U_n_14,
      ram_reg_4(9) => linebuf_yuv_val_V_3_U_n_15,
      ram_reg_4(8) => linebuf_yuv_val_V_3_U_n_16,
      ram_reg_4(7) => linebuf_yuv_val_V_3_U_n_17,
      ram_reg_4(6) => linebuf_yuv_val_V_3_U_n_18,
      ram_reg_4(5) => linebuf_yuv_val_V_3_U_n_19,
      ram_reg_4(4) => linebuf_yuv_val_V_3_U_n_20,
      ram_reg_4(3) => linebuf_yuv_val_V_3_U_n_21,
      ram_reg_4(2) => linebuf_yuv_val_V_3_U_n_22,
      ram_reg_4(1) => linebuf_yuv_val_V_3_U_n_23,
      ram_reg_4(0) => linebuf_yuv_val_V_3_U_n_24,
      ram_reg_5(7 downto 0) => bayerWindow_val_V_4_4_fu_236(7 downto 0)
    );
linebuf_yuv_val_V_3_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG_linebuf_yuv_val_V_0_19
     port map (
      D(7 downto 0) => zext_ln69_5_fu_1166_p1(8 downto 1),
      DI(0) => linebuf_yuv_val_V_3_U_n_53,
      DOBDO(7 downto 0) => bayerWindow_val_V_0_4_fu_252(7 downto 0),
      \K_V_12_reg_3793_reg[3]\(0) => \K_V_12_reg_3793[3]_i_4_n_2\,
      \K_V_12_reg_3793_reg[9]\(7 downto 0) => bayerWindow_val_V_0_0_fu_156(7 downto 0),
      \K_V_12_reg_3793_reg[9]_0\(0) => \K_V_12_reg_3793[9]_i_4_n_2\,
      \K_V_2_reg_3803_reg[3]\ => linebuf_yuv_val_V_1_U_n_48,
      \K_V_2_reg_3803_reg[3]_0\(1 downto 0) => bayerWindow_val_V_2_4_fu_244(1 downto 0),
      \K_V_2_reg_3803_reg[3]_1\(0) => bayerWindow_val_V_2_0_fu_188(1),
      \K_V_2_reg_3803_reg[3]_2\(0) => linebuf_yuv_val_V_1_U_n_10,
      \K_V_2_reg_3803_reg[3]_3\(1) => linebuf_yuv_val_V_1_U_n_122,
      \K_V_2_reg_3803_reg[3]_3\(0) => linebuf_yuv_val_V_1_U_n_123,
      \K_V_2_reg_3803_reg[7]\ => linebuf_yuv_val_V_1_U_n_44,
      \K_V_2_reg_3803_reg[7]_0\ => linebuf_yuv_val_V_1_U_n_45,
      \K_V_2_reg_3803_reg[7]_1\ => linebuf_yuv_val_V_1_U_n_46,
      \K_V_2_reg_3803_reg[7]_2\ => linebuf_yuv_val_V_1_U_n_47,
      \K_V_2_reg_3803_reg[9]\ => linebuf_yuv_val_V_1_U_n_43,
      \K_V_2_reg_3803_reg[9]_0\(6 downto 0) => zext_ln69_26_fu_1430_p1(8 downto 2),
      \K_V_2_reg_3803_reg[9]_1\(6 downto 0) => bayerWindow_val_V_1_0_fu_172(7 downto 1),
      \K_V_2_reg_3803_reg[9]_2\ => \bayerWindow_val_V_1_0_fu_172[7]_i_2_n_2\,
      \K_V_reg_3788_reg[3]\ => linebuf_yuv_val_V_1_U_n_54,
      \K_V_reg_3788_reg[3]_0\(1 downto 0) => bayerWindow_val_V_2_2_fu_196(1 downto 0),
      \K_V_reg_3788_reg[3]_1\(0) => linebuf_yuv_val_V_1_U_n_121,
      \K_V_reg_3788_reg[7]\ => linebuf_yuv_val_V_1_U_n_50,
      \K_V_reg_3788_reg[7]_0\ => linebuf_yuv_val_V_1_U_n_51,
      \K_V_reg_3788_reg[7]_1\ => linebuf_yuv_val_V_1_U_n_52,
      \K_V_reg_3788_reg[7]_2\ => linebuf_yuv_val_V_1_U_n_53,
      \K_V_reg_3788_reg[9]\ => linebuf_yuv_val_V_1_U_n_49,
      \K_V_reg_3788_reg[9]_0\(5 downto 0) => bayerWindow_val_V_1_2_fu_180(6 downto 1),
      \K_V_reg_3788_reg[9]_1\(0) => linebuf_yuv_val_V_2_U_n_52,
      Q(11) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[11]\,
      Q(10) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[10]\,
      Q(9) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[9]\,
      Q(8) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[8]\,
      Q(7) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[7]\,
      Q(6) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[6]\,
      Q(5) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[5]\,
      Q(4) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[4]\,
      Q(3) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[3]\,
      Q(2) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[2]\,
      Q(1) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[1]\,
      Q(0) => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[0]\,
      S(0) => \K_V_12_reg_3793[3]_i_9_n_2\,
      WEA(0) => linebuf_yuv_val_V_1_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bayerWindow_val_V_0_0_fu_156_reg[1]\ => \bayerWindow_val_V_0_1_fu_160[7]_i_2_n_2\,
      \bayerWindow_val_V_0_0_fu_156_reg[7]\(9 downto 0) => K_V_2_fu_1212_p2(9 downto 0),
      \bayerWindow_val_V_0_0_fu_156_reg[7]_0\(7 downto 0) => bayerWindow_val_V_0_1_fu_160(7 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[1]\ => \bayerWindow_val_V_2_2_fu_196[7]_i_2_n_2\,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(7) => linebuf_yuv_val_V_3_U_n_36,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(6) => linebuf_yuv_val_V_3_U_n_37,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(5) => linebuf_yuv_val_V_3_U_n_38,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(4) => linebuf_yuv_val_V_3_U_n_39,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(3) => linebuf_yuv_val_V_3_U_n_40,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(2) => linebuf_yuv_val_V_3_U_n_41,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(1) => linebuf_yuv_val_V_3_U_n_42,
      \bayerWindow_val_V_0_2_fu_164_reg[7]\(0) => linebuf_yuv_val_V_3_U_n_43,
      \bayerWindow_val_V_0_2_fu_164_reg[7]_0\(9 downto 0) => K_V_12_fu_1180_p2(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_1\(9 downto 0) => K_V_11_fu_1476_p2(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_2\(9 downto 0) => K_V_fu_1152_p2(9 downto 0),
      \bayerWindow_val_V_0_2_fu_164_reg[7]_3\(7 downto 0) => bayerWindow_val_V_0_3_fu_168(7 downto 0),
      icmp_ln279_reg_3715 => icmp_ln279_reg_3715,
      icmp_ln279_reg_3715_pp0_iter1_reg => icmp_ln279_reg_3715_pp0_iter1_reg,
      \icmp_ln279_reg_3715_reg[0]\ => \^e\(0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      linebuf_yuv_val_V_0_ce1 => linebuf_yuv_val_V_0_ce1,
      linebuf_yuv_val_V_1_we0 => linebuf_yuv_val_V_1_we0,
      ram_reg(7 downto 0) => zext_ln69_29_fu_1462_p1(8 downto 1),
      ram_reg_0 => linebuf_yuv_val_V_3_U_n_52,
      ram_reg_1(0) => linebuf_yuv_val_V_3_U_n_94,
      ram_reg_2(7 downto 0) => linebuf_yuv_val_V_3_d0(7 downto 0),
      ram_reg_3(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_4 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      ram_reg_5 => ap_enable_reg_pp0_iter18_reg_n_2,
      ram_reg_6(11) => \z_3_reg_470_reg_n_2_[11]\,
      ram_reg_6(10) => \z_3_reg_470_reg_n_2_[10]\,
      ram_reg_6(9) => \z_3_reg_470_reg_n_2_[9]\,
      ram_reg_6(8) => \z_3_reg_470_reg_n_2_[8]\,
      ram_reg_6(7) => \z_3_reg_470_reg_n_2_[7]\,
      ram_reg_6(6) => \z_3_reg_470_reg_n_2_[6]\,
      ram_reg_6(5) => \z_3_reg_470_reg_n_2_[5]\,
      ram_reg_6(4) => \z_3_reg_470_reg_n_2_[4]\,
      ram_reg_6(3) => \z_3_reg_470_reg_n_2_[3]\,
      ram_reg_6(2) => \z_3_reg_470_reg_n_2_[2]\,
      ram_reg_6(1) => \z_3_reg_470_reg_n_2_[1]\,
      ram_reg_6(0) => \z_3_reg_470_reg_n_2_[0]\,
      ram_reg_7 => \icmp_ln269_reg_3704_pp0_iter1_reg_reg_n_2_[0]\,
      ram_reg_i_16 => \^cmp47_i_reg_3688_reg[0]_0\,
      tmp_56_reg_3771_pp0_iter17_reg => tmp_56_reg_3771_pp0_iter17_reg,
      \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\ => linebuf_yuv_val_V_3_U_n_26,
      trunc_ln277_fu_761_p1(0) => trunc_ln277_fu_761_p1(0),
      z_reg_3699_reg(11 downto 0) => z_reg_3699_reg(11 downto 0),
      \z_reg_3699_reg[11]\(11) => linebuf_yuv_val_V_3_U_n_13,
      \z_reg_3699_reg[11]\(10) => linebuf_yuv_val_V_3_U_n_14,
      \z_reg_3699_reg[11]\(9) => linebuf_yuv_val_V_3_U_n_15,
      \z_reg_3699_reg[11]\(8) => linebuf_yuv_val_V_3_U_n_16,
      \z_reg_3699_reg[11]\(7) => linebuf_yuv_val_V_3_U_n_17,
      \z_reg_3699_reg[11]\(6) => linebuf_yuv_val_V_3_U_n_18,
      \z_reg_3699_reg[11]\(5) => linebuf_yuv_val_V_3_U_n_19,
      \z_reg_3699_reg[11]\(4) => linebuf_yuv_val_V_3_U_n_20,
      \z_reg_3699_reg[11]\(3) => linebuf_yuv_val_V_3_U_n_21,
      \z_reg_3699_reg[11]\(2) => linebuf_yuv_val_V_3_U_n_22,
      \z_reg_3699_reg[11]\(1) => linebuf_yuv_val_V_3_U_n_23,
      \z_reg_3699_reg[11]\(0) => linebuf_yuv_val_V_3_U_n_24,
      \zext_ln69_1_reg_3775_reg[0]\ => \bayerWindow_val_V_0_1_fu_160[0]_i_2_n_2\,
      \zext_ln69_1_reg_3775_reg[7]\(7 downto 0) => bayerWindow_val_V_0_2_fu_164(7 downto 0)
    );
\lshr_ln1497_1_reg_4074[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(2),
      O => \lshr_ln1497_1_reg_4074[2]_i_10_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(1),
      O => \lshr_ln1497_1_reg_4074[2]_i_11_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(3),
      I1 => add_ln428_reg_4033(3),
      O => \lshr_ln1497_1_reg_4074[2]_i_13_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(2),
      I1 => add_ln428_reg_4033(2),
      O => \lshr_ln1497_1_reg_4074[2]_i_14_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(1),
      I1 => add_ln428_reg_4033(1),
      O => \lshr_ln1497_1_reg_4074[2]_i_15_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(0),
      I1 => add_ln428_reg_4033(0),
      O => \lshr_ln1497_1_reg_4074[2]_i_16_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(3),
      I1 => add_ln428_reg_4033(3),
      O => \lshr_ln1497_1_reg_4074[2]_i_17_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(2),
      I1 => add_ln428_reg_4033(2),
      O => \lshr_ln1497_1_reg_4074[2]_i_18_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(1),
      I1 => add_ln428_reg_4033(1),
      O => \lshr_ln1497_1_reg_4074[2]_i_19_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      O => add_ln428_2_fu_2680_p2(12)
    );
\lshr_ln1497_1_reg_4074[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(0),
      I1 => add_ln428_reg_4033(0),
      O => \lshr_ln1497_1_reg_4074[2]_i_20_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(3),
      I1 => sub_ln428_fu_2698_p2(4),
      I2 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I3 => add_ln428_3_fu_2686_p2(4),
      O => \lshr_ln1497_1_reg_4074[2]_i_3_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(2),
      I1 => sub_ln428_fu_2698_p2(3),
      I2 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I3 => add_ln428_3_fu_2686_p2(3),
      O => \lshr_ln1497_1_reg_4074[2]_i_4_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(1),
      I1 => sub_ln428_fu_2698_p2(2),
      I2 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I3 => add_ln428_3_fu_2686_p2(2),
      O => \lshr_ln1497_1_reg_4074[2]_i_5_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878877887878778"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I3 => sub_ln428_fu_2698_p2(1),
      I4 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I5 => add_ln428_3_fu_2686_p2(1),
      O => \lshr_ln1497_1_reg_4074[2]_i_6_n_2\
    );
\lshr_ln1497_1_reg_4074[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(3),
      O => \lshr_ln1497_1_reg_4074[2]_i_9_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(5),
      O => \lshr_ln1497_1_reg_4074[6]_i_10_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(4),
      O => \lshr_ln1497_1_reg_4074[6]_i_11_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(7),
      I1 => add_ln428_reg_4033(7),
      O => \lshr_ln1497_1_reg_4074[6]_i_12_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(6),
      I1 => add_ln428_reg_4033(6),
      O => \lshr_ln1497_1_reg_4074[6]_i_13_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(5),
      I1 => add_ln428_reg_4033(5),
      O => \lshr_ln1497_1_reg_4074[6]_i_14_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(4),
      I1 => add_ln428_reg_4033(4),
      O => \lshr_ln1497_1_reg_4074[6]_i_15_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(7),
      I1 => sub_ln428_fu_2698_p2(8),
      I2 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I3 => add_ln428_3_fu_2686_p2(8),
      O => \lshr_ln1497_1_reg_4074[6]_i_2_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(6),
      I1 => sub_ln428_fu_2698_p2(7),
      I2 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I3 => add_ln428_3_fu_2686_p2(7),
      O => \lshr_ln1497_1_reg_4074[6]_i_3_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => sub_ln428_fu_2698_p2(6),
      I4 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I5 => add_ln428_3_fu_2686_p2(6),
      O => \lshr_ln1497_1_reg_4074[6]_i_4_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \lshr_ln1497_2_reg_4079[6]_i_11_n_2\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => sub_ln428_fu_2698_p2(5),
      I4 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I5 => add_ln428_3_fu_2686_p2(5),
      O => \lshr_ln1497_1_reg_4074[6]_i_5_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(7),
      O => \lshr_ln1497_1_reg_4074[6]_i_8_n_2\
    );
\lshr_ln1497_1_reg_4074[6]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(6),
      O => \lshr_ln1497_1_reg_4074[6]_i_9_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(10),
      I1 => add_ln428_reg_4033(10),
      O => \lshr_ln1497_1_reg_4074[9]_i_10_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(9),
      I1 => add_ln428_reg_4033(9),
      O => \lshr_ln1497_1_reg_4074[9]_i_11_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(8),
      I1 => add_ln428_reg_4033(8),
      O => \lshr_ln1497_1_reg_4074[9]_i_12_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_1_reg_4039(11),
      O => \lshr_ln1497_1_reg_4074[9]_i_14_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(11),
      I1 => add_ln428_reg_4033(11),
      O => \lshr_ln1497_1_reg_4074[9]_i_15_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(10),
      I1 => add_ln428_reg_4033(10),
      O => \lshr_ln1497_1_reg_4074[9]_i_16_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(9),
      I1 => add_ln428_reg_4033(9),
      O => \lshr_ln1497_1_reg_4074[9]_i_17_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(8),
      I1 => add_ln428_reg_4033(8),
      O => \lshr_ln1497_1_reg_4074[9]_i_18_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(11),
      O => \lshr_ln1497_1_reg_4074[9]_i_19_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(10),
      I1 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I2 => sub_ln428_fu_2698_p2(10),
      O => \lshr_ln1497_1_reg_4074[9]_i_2_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(10),
      O => \lshr_ln1497_1_reg_4074[9]_i_20_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(9),
      O => \lshr_ln1497_1_reg_4074[9]_i_21_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(8),
      O => \lshr_ln1497_1_reg_4074[9]_i_22_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(7),
      I1 => add_ln428_reg_4033(7),
      O => \lshr_ln1497_1_reg_4074[9]_i_23_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(6),
      I1 => add_ln428_reg_4033(6),
      O => \lshr_ln1497_1_reg_4074[9]_i_24_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(5),
      I1 => add_ln428_reg_4033(5),
      O => \lshr_ln1497_1_reg_4074[9]_i_25_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(4),
      I1 => add_ln428_reg_4033(4),
      O => \lshr_ln1497_1_reg_4074[9]_i_26_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => add_ln428_3_fu_2686_p2(11),
      I1 => add_ln428_3_fu_2686_p2(10),
      I2 => sub_ln428_fu_2698_p2(11),
      I3 => sub_ln428_fu_2698_p2(10),
      I4 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      O => \lshr_ln1497_1_reg_4074[9]_i_3_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => sub_ln428_fu_2698_p2(10),
      I1 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I2 => add_ln428_3_fu_2686_p2(10),
      I3 => \lshr_ln1497_2_reg_4079[9]_i_13_n_2\,
      O => \lshr_ln1497_1_reg_4074[9]_i_4_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95956A956A6A6A95"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[9]_i_11_n_2\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \lshr_ln1497_2_reg_4079[9]_i_12_n_2\,
      I3 => sub_ln428_fu_2698_p2(9),
      I4 => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      I5 => add_ln428_3_fu_2686_p2(9),
      O => \lshr_ln1497_1_reg_4074[9]_i_5_n_2\
    );
\lshr_ln1497_1_reg_4074[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln428_1_reg_4039(11),
      I1 => add_ln428_reg_4033(11),
      O => \lshr_ln1497_1_reg_4074[9]_i_9_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(1),
      Q => lshr_ln1497_1_reg_4074(0),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(2),
      Q => lshr_ln1497_1_reg_4074(1),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(3),
      Q => lshr_ln1497_1_reg_4074(2),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_5\,
      CYINIT => add_ln428_2_fu_2680_p2(12),
      DI(3 downto 0) => sext_ln1346_4_fu_3004_p1(3 downto 0),
      O(3 downto 1) => add_ln1346_3_fu_3008_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_1_reg_4074[2]_i_3_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[2]_i_4_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[2]_i_5_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[2]_i_6_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln428_1_reg_4039(3 downto 0),
      O(3 downto 1) => \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_12_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln428_3_fu_2686_p2(0),
      S(3) => \lshr_ln1497_1_reg_4074[2]_i_17_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[2]_i_18_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[2]_i_19_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[2]_i_20_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln428_fu_2698_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_7_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_1_reg_4074[2]_i_9_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[2]_i_10_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[2]_i_11_n_2\,
      S(0) => add_ln428_3_fu_2686_p2(0)
    );
\lshr_ln1497_1_reg_4074_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln428_1_reg_4039(3 downto 0),
      O(3 downto 1) => add_ln428_3_fu_2686_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_1_reg_4074_reg[2]_i_8_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_1_reg_4074[2]_i_13_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[2]_i_14_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[2]_i_15_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[2]_i_16_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(4),
      Q => lshr_ln1497_1_reg_4074(3),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(5),
      Q => lshr_ln1497_1_reg_4074(4),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(6),
      Q => lshr_ln1497_1_reg_4074(5),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(7),
      Q => lshr_ln1497_1_reg_4074(6),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[2]_i_1_n_2\,
      CO(3) => \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_4_fu_3004_p1(7 downto 4),
      O(3 downto 0) => add_ln1346_3_fu_3008_p2(7 downto 4),
      S(3) => \lshr_ln1497_1_reg_4074[6]_i_2_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[6]_i_3_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[6]_i_4_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[6]_i_5_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[2]_i_7_n_2\,
      CO(3) => \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln428_fu_2698_p2(7 downto 4),
      S(3) => \lshr_ln1497_1_reg_4074[6]_i_8_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[6]_i_9_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[6]_i_10_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[6]_i_11_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[6]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[2]_i_8_n_2\,
      CO(3) => \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln428_1_reg_4039(7 downto 4),
      O(3 downto 0) => add_ln428_3_fu_2686_p2(7 downto 4),
      S(3) => \lshr_ln1497_1_reg_4074[6]_i_12_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[6]_i_13_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[6]_i_14_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[6]_i_15_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(8),
      Q => lshr_ln1497_1_reg_4074(7),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(9),
      Q => lshr_ln1497_1_reg_4074(8),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_3_fu_3008_p2(10),
      Q => lshr_ln1497_1_reg_4074(9),
      R => '0'
    );
\lshr_ln1497_1_reg_4074_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[6]_i_1_n_2\,
      CO(3 downto 2) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \lshr_ln1497_1_reg_4074_reg[9]_i_1_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \lshr_ln1497_1_reg_4074[9]_i_2_n_2\,
      DI(0) => sext_ln1346_4_fu_3004_p1(8),
      O(3) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1346_3_fu_3008_p2(10 downto 8),
      S(3) => '0',
      S(2) => \lshr_ln1497_1_reg_4074[9]_i_3_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[9]_i_4_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[9]_i_5_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[9]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[2]_i_12_n_2\,
      CO(3) => \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln428_1_reg_4039(7 downto 4),
      O(3 downto 0) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_1_reg_4074[9]_i_23_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[9]_i_24_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[9]_i_25_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[9]_i_26_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[6]_i_7_n_2\,
      CO(3) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[9]_i_6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln428_1_reg_4039(10 downto 8),
      O(3 downto 0) => add_ln428_3_fu_2686_p2(11 downto 8),
      S(3) => \lshr_ln1497_1_reg_4074[9]_i_9_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[9]_i_10_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[9]_i_11_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[9]_i_12_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[9]_i_13_n_2\,
      CO(3) => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_2\,
      CO(2) => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[9]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => \lshr_ln1497_1_reg_4074[9]_i_14_n_2\,
      DI(2 downto 0) => add_ln428_1_reg_4039(10 downto 8),
      O(3 downto 0) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_1_reg_4074[9]_i_15_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[9]_i_16_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[9]_i_17_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[9]_i_18_n_2\
    );
\lshr_ln1497_1_reg_4074_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_1_reg_4074_reg[6]_i_6_n_2\,
      CO(3) => \NLW_lshr_ln1497_1_reg_4074_reg[9]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_3\,
      CO(1) => \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_4\,
      CO(0) => \lshr_ln1497_1_reg_4074_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln428_fu_2698_p2(11 downto 8),
      S(3) => \lshr_ln1497_1_reg_4074[9]_i_19_n_2\,
      S(2) => \lshr_ln1497_1_reg_4074[9]_i_20_n_2\,
      S(1) => \lshr_ln1497_1_reg_4074[9]_i_21_n_2\,
      S(0) => \lshr_ln1497_1_reg_4074[9]_i_22_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878877887878778"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I3 => sub_ln429_fu_2762_p2(1),
      I4 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I5 => add_ln429_3_fu_2750_p2(1),
      O => \lshr_ln1497_2_reg_4079[2]_i_10_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(3),
      O => \lshr_ln1497_2_reg_4079[2]_i_13_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(2),
      O => \lshr_ln1497_2_reg_4079[2]_i_14_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(1),
      O => \lshr_ln1497_2_reg_4079[2]_i_15_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(3),
      I1 => add_ln429_reg_4045(3),
      O => \lshr_ln1497_2_reg_4079[2]_i_17_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(2),
      I1 => add_ln429_reg_4045(2),
      O => \lshr_ln1497_2_reg_4079[2]_i_18_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(1),
      I1 => add_ln429_reg_4045(1),
      O => \lshr_ln1497_2_reg_4079[2]_i_19_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      O => add_ln429_2_fu_2744_p2(12)
    );
\lshr_ln1497_2_reg_4079[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(0),
      I1 => add_ln429_reg_4045(0),
      O => \lshr_ln1497_2_reg_4079[2]_i_20_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(3),
      I1 => add_ln429_reg_4045(3),
      O => \lshr_ln1497_2_reg_4079[2]_i_21_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(2),
      I1 => add_ln429_reg_4045(2),
      O => \lshr_ln1497_2_reg_4079[2]_i_22_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(1),
      I1 => add_ln429_reg_4045(1),
      O => \lshr_ln1497_2_reg_4079[2]_i_23_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(0),
      I1 => add_ln429_reg_4045(0),
      O => \lshr_ln1497_2_reg_4079[2]_i_24_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F77FF88808800"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => tmp_52_fu_2919_p3,
      I5 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      O => sext_ln1346_4_fu_3004_p1(3)
    );
\lshr_ln1497_2_reg_4079[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13FFEC00"
    )
        port map (
      I0 => tmp_52_fu_2919_p3,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      O => sext_ln1346_4_fu_3004_p1(2)
    );
\lshr_ln1497_2_reg_4079[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E5A"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I3 => tmp_52_fu_2919_p3,
      O => sext_ln1346_4_fu_3004_p1(1)
    );
\lshr_ln1497_2_reg_4079[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      O => sext_ln1346_4_fu_3004_p1(0)
    );
\lshr_ln1497_2_reg_4079[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(3),
      I1 => sub_ln429_fu_2762_p2(4),
      I2 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I3 => add_ln429_3_fu_2750_p2(4),
      O => \lshr_ln1497_2_reg_4079[2]_i_7_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(2),
      I1 => sub_ln429_fu_2762_p2(3),
      I2 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I3 => add_ln429_3_fu_2750_p2(3),
      O => \lshr_ln1497_2_reg_4079[2]_i_8_n_2\
    );
\lshr_ln1497_2_reg_4079[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(1),
      I1 => sub_ln429_fu_2762_p2(2),
      I2 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I3 => add_ln429_3_fu_2750_p2(2),
      O => \lshr_ln1497_2_reg_4079[2]_i_9_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080008000"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I5 => tmp_52_fu_2919_p3,
      O => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => tmp_52_fu_2919_p3,
      I5 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      O => \lshr_ln1497_2_reg_4079[6]_i_11_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(7),
      O => \lshr_ln1497_2_reg_4079[6]_i_14_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(6),
      O => \lshr_ln1497_2_reg_4079[6]_i_15_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(5),
      O => \lshr_ln1497_2_reg_4079[6]_i_16_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(4),
      O => \lshr_ln1497_2_reg_4079[6]_i_17_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(7),
      I1 => add_ln429_reg_4045(7),
      O => \lshr_ln1497_2_reg_4079[6]_i_18_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(6),
      I1 => add_ln429_reg_4045(6),
      O => \lshr_ln1497_2_reg_4079[6]_i_19_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      O => sext_ln1346_4_fu_3004_p1(7)
    );
\lshr_ln1497_2_reg_4079[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(5),
      I1 => add_ln429_reg_4045(5),
      O => \lshr_ln1497_2_reg_4079[6]_i_20_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(4),
      I1 => add_ln429_reg_4045(4),
      O => \lshr_ln1497_2_reg_4079[6]_i_21_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      O => sext_ln1346_4_fu_3004_p1(6)
    );
\lshr_ln1497_2_reg_4079[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      O => sext_ln1346_4_fu_3004_p1(5)
    );
\lshr_ln1497_2_reg_4079[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \lshr_ln1497_2_reg_4079[6]_i_11_n_2\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      O => sext_ln1346_4_fu_3004_p1(4)
    );
\lshr_ln1497_2_reg_4079[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(7),
      I1 => sub_ln429_fu_2762_p2(8),
      I2 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I3 => add_ln429_3_fu_2750_p2(8),
      O => \lshr_ln1497_2_reg_4079[6]_i_6_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_4_fu_3004_p1(6),
      I1 => sub_ln429_fu_2762_p2(7),
      I2 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I3 => add_ln429_3_fu_2750_p2(7),
      O => \lshr_ln1497_2_reg_4079[6]_i_7_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => sub_ln429_fu_2762_p2(6),
      I4 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I5 => add_ln429_3_fu_2750_p2(6),
      O => \lshr_ln1497_2_reg_4079[6]_i_8_n_2\
    );
\lshr_ln1497_2_reg_4079[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \lshr_ln1497_2_reg_4079[6]_i_11_n_2\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => sub_ln429_fu_2762_p2(5),
      I4 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I5 => add_ln429_3_fu_2750_p2(5),
      O => \lshr_ln1497_2_reg_4079[6]_i_9_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln390_reg_3764_pp0_iter4_reg,
      I1 => linebuf_yuv_val_V_3_U_n_26,
      O => lshr_ln1497_1_reg_40740
    );
\lshr_ln1497_2_reg_4079[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000003"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[6]_i_10_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => \lshr_ln1497_2_reg_4079[6]_i_11_n_2\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I5 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      O => \lshr_ln1497_2_reg_4079[9]_i_11_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[9]_i_28_n_2\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      O => \lshr_ln1497_2_reg_4079[9]_i_12_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555FFFFFFFF"
    )
        port map (
      I0 => tmp_52_fu_2919_p3,
      I1 => \lshr_ln1497_2_reg_4079[9]_i_29_n_2\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      I5 => \lshr_ln1497_2_reg_4079[9]_i_12_n_2\,
      O => \lshr_ln1497_2_reg_4079[9]_i_13_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(11),
      I1 => add_ln429_reg_4045(11),
      O => \lshr_ln1497_2_reg_4079[9]_i_14_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(10),
      I1 => add_ln429_reg_4045(10),
      O => \lshr_ln1497_2_reg_4079[9]_i_15_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(9),
      I1 => add_ln429_reg_4045(9),
      O => \lshr_ln1497_2_reg_4079[9]_i_16_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(8),
      I1 => add_ln429_reg_4045(8),
      O => \lshr_ln1497_2_reg_4079[9]_i_17_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_1_reg_4051(11),
      O => \lshr_ln1497_2_reg_4079[9]_i_19_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(11),
      I1 => add_ln429_reg_4045(11),
      O => \lshr_ln1497_2_reg_4079[9]_i_20_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(10),
      I1 => add_ln429_reg_4045(10),
      O => \lshr_ln1497_2_reg_4079[9]_i_21_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(9),
      I1 => add_ln429_reg_4045(9),
      O => \lshr_ln1497_2_reg_4079[9]_i_22_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(8),
      I1 => add_ln429_reg_4045(8),
      O => \lshr_ln1497_2_reg_4079[9]_i_23_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(11),
      O => \lshr_ln1497_2_reg_4079[9]_i_24_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(10),
      O => \lshr_ln1497_2_reg_4079[9]_i_25_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(9),
      O => \lshr_ln1497_2_reg_4079[9]_i_26_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(8),
      O => \lshr_ln1497_2_reg_4079[9]_i_27_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[4]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[3]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[2]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      O => \lshr_ln1497_2_reg_4079[9]_i_28_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[1]\,
      I2 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[7]\,
      I3 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[8]\,
      I4 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[6]\,
      I5 => \add_ln435_reg_4014_pp0_iter4_reg_reg_n_2_[5]\,
      O => \lshr_ln1497_2_reg_4079[9]_i_29_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(10),
      I1 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I2 => sub_ln429_fu_2762_p2(10),
      O => \lshr_ln1497_2_reg_4079[9]_i_3_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(7),
      I1 => add_ln429_reg_4045(7),
      O => \lshr_ln1497_2_reg_4079[9]_i_30_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(6),
      I1 => add_ln429_reg_4045(6),
      O => \lshr_ln1497_2_reg_4079[9]_i_31_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(5),
      I1 => add_ln429_reg_4045(5),
      O => \lshr_ln1497_2_reg_4079[9]_i_32_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln429_1_reg_4051(4),
      I1 => add_ln429_reg_4045(4),
      O => \lshr_ln1497_2_reg_4079[9]_i_33_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[9]_i_11_n_2\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \lshr_ln1497_2_reg_4079[9]_i_12_n_2\,
      O => sext_ln1346_4_fu_3004_p1(8)
    );
\lshr_ln1497_2_reg_4079[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => add_ln429_3_fu_2750_p2(11),
      I1 => add_ln429_3_fu_2750_p2(10),
      I2 => sub_ln429_fu_2762_p2(11),
      I3 => sub_ln429_fu_2762_p2(10),
      I4 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      O => \lshr_ln1497_2_reg_4079[9]_i_5_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => sub_ln429_fu_2762_p2(10),
      I1 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I2 => add_ln429_3_fu_2750_p2(10),
      I3 => \lshr_ln1497_2_reg_4079[9]_i_13_n_2\,
      O => \lshr_ln1497_2_reg_4079[9]_i_6_n_2\
    );
\lshr_ln1497_2_reg_4079[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95956A956A6A6A95"
    )
        port map (
      I0 => \lshr_ln1497_2_reg_4079[9]_i_11_n_2\,
      I1 => tmp_52_fu_2919_p3,
      I2 => \lshr_ln1497_2_reg_4079[9]_i_12_n_2\,
      I3 => sub_ln429_fu_2762_p2(9),
      I4 => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      I5 => add_ln429_3_fu_2750_p2(9),
      O => \lshr_ln1497_2_reg_4079[9]_i_7_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(1),
      Q => lshr_ln1497_2_reg_4079(0),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(2),
      Q => lshr_ln1497_2_reg_4079(1),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(3),
      Q => lshr_ln1497_2_reg_4079(2),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_5\,
      CYINIT => add_ln429_2_fu_2744_p2(12),
      DI(3 downto 0) => sext_ln1346_4_fu_3004_p1(3 downto 0),
      O(3 downto 1) => add_ln1346_5_fu_3024_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_2_reg_4079[2]_i_7_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[2]_i_8_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[2]_i_9_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[2]_i_10_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln429_fu_2762_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_11_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_2_reg_4079[2]_i_13_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[2]_i_14_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[2]_i_15_n_2\,
      S(0) => add_ln429_3_fu_2750_p2(0)
    );
\lshr_ln1497_2_reg_4079_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln429_1_reg_4051(3 downto 0),
      O(3 downto 1) => add_ln429_3_fu_2750_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_12_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_2_reg_4079[2]_i_17_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[2]_i_18_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[2]_i_19_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[2]_i_20_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[2]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln429_1_reg_4051(3 downto 0),
      O(3 downto 1) => \NLW_lshr_ln1497_2_reg_4079_reg[2]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln429_3_fu_2750_p2(0),
      S(3) => \lshr_ln1497_2_reg_4079[2]_i_21_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[2]_i_22_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[2]_i_23_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[2]_i_24_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(4),
      Q => lshr_ln1497_2_reg_4079(3),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(5),
      Q => lshr_ln1497_2_reg_4079(4),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(6),
      Q => lshr_ln1497_2_reg_4079(5),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(7),
      Q => lshr_ln1497_2_reg_4079(6),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[2]_i_1_n_2\,
      CO(3) => \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_4_fu_3004_p1(7 downto 4),
      O(3 downto 0) => add_ln1346_5_fu_3024_p2(7 downto 4),
      S(3) => \lshr_ln1497_2_reg_4079[6]_i_6_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[6]_i_7_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[6]_i_8_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[6]_i_9_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[2]_i_11_n_2\,
      CO(3) => \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln429_fu_2762_p2(7 downto 4),
      S(3) => \lshr_ln1497_2_reg_4079[6]_i_14_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[6]_i_15_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[6]_i_16_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[6]_i_17_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[2]_i_12_n_2\,
      CO(3) => \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln429_1_reg_4051(7 downto 4),
      O(3 downto 0) => add_ln429_3_fu_2750_p2(7 downto 4),
      S(3) => \lshr_ln1497_2_reg_4079[6]_i_18_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[6]_i_19_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[6]_i_20_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[6]_i_21_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(8),
      Q => lshr_ln1497_2_reg_4079(7),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(9),
      Q => lshr_ln1497_2_reg_4079(8),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_5_fu_3024_p2(10),
      Q => lshr_ln1497_2_reg_4079(9),
      R => '0'
    );
\lshr_ln1497_2_reg_4079_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[6]_i_12_n_2\,
      CO(3) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[9]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln429_fu_2762_p2(11 downto 8),
      S(3) => \lshr_ln1497_2_reg_4079[9]_i_24_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[9]_i_25_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[9]_i_26_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[9]_i_27_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[9]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[2]_i_16_n_2\,
      CO(3) => \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln429_1_reg_4051(7 downto 4),
      O(3 downto 0) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_2_reg_4079[9]_i_30_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[9]_i_31_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[9]_i_32_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[9]_i_33_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[6]_i_1_n_2\,
      CO(3 downto 2) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \lshr_ln1497_2_reg_4079_reg[9]_i_2_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \lshr_ln1497_2_reg_4079[9]_i_3_n_2\,
      DI(0) => sext_ln1346_4_fu_3004_p1(8),
      O(3) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1346_5_fu_3024_p2(10 downto 8),
      S(3) => '0',
      S(2) => \lshr_ln1497_2_reg_4079[9]_i_5_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[9]_i_6_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[9]_i_7_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[6]_i_13_n_2\,
      CO(3) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln429_1_reg_4051(10 downto 8),
      O(3 downto 0) => add_ln429_3_fu_2750_p2(11 downto 8),
      S(3) => \lshr_ln1497_2_reg_4079[9]_i_14_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[9]_i_15_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[9]_i_16_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[9]_i_17_n_2\
    );
\lshr_ln1497_2_reg_4079_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_2_reg_4079_reg[9]_i_18_n_2\,
      CO(3) => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_2\,
      CO(2) => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_3\,
      CO(1) => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_4\,
      CO(0) => \lshr_ln1497_2_reg_4079_reg[9]_i_9_n_5\,
      CYINIT => '0',
      DI(3) => \lshr_ln1497_2_reg_4079[9]_i_19_n_2\,
      DI(2 downto 0) => add_ln429_1_reg_4051(10 downto 8),
      O(3 downto 0) => \NLW_lshr_ln1497_2_reg_4079_reg[9]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_2_reg_4079[9]_i_20_n_2\,
      S(2) => \lshr_ln1497_2_reg_4079[9]_i_21_n_2\,
      S(1) => \lshr_ln1497_2_reg_4079[9]_i_22_n_2\,
      S(0) => \lshr_ln1497_2_reg_4079[9]_i_23_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(2),
      O => \lshr_ln1497_3_reg_4084[2]_i_10_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(1),
      O => \lshr_ln1497_3_reg_4084[2]_i_11_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(3),
      I1 => add_ln430_reg_4057(3),
      O => \lshr_ln1497_3_reg_4084[2]_i_13_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(2),
      I1 => add_ln430_reg_4057(2),
      O => \lshr_ln1497_3_reg_4084[2]_i_14_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(1),
      I1 => add_ln430_reg_4057(1),
      O => \lshr_ln1497_3_reg_4084[2]_i_15_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(0),
      I1 => add_ln430_reg_4057(0),
      O => \lshr_ln1497_3_reg_4084[2]_i_16_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(3),
      I1 => add_ln430_reg_4057(3),
      O => \lshr_ln1497_3_reg_4084[2]_i_17_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(2),
      I1 => add_ln430_reg_4057(2),
      O => \lshr_ln1497_3_reg_4084[2]_i_18_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(1),
      I1 => add_ln430_reg_4057(1),
      O => \lshr_ln1497_3_reg_4084[2]_i_19_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      O => add_ln430_2_fu_2808_p2(12)
    );
\lshr_ln1497_3_reg_4084[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(0),
      I1 => add_ln430_reg_4057(0),
      O => \lshr_ln1497_3_reg_4084[2]_i_20_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(3),
      I1 => sub_ln430_fu_2826_p2(4),
      I2 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I3 => add_ln430_3_fu_2814_p2(4),
      O => \lshr_ln1497_3_reg_4084[2]_i_3_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(2),
      I1 => sub_ln430_fu_2826_p2(3),
      I2 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I3 => add_ln430_3_fu_2814_p2(3),
      O => \lshr_ln1497_3_reg_4084[2]_i_4_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(1),
      I1 => sub_ln430_fu_2826_p2(2),
      I2 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I3 => add_ln430_3_fu_2814_p2(2),
      O => \lshr_ln1497_3_reg_4084[2]_i_5_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878877887878778"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I3 => sub_ln430_fu_2826_p2(1),
      I4 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I5 => add_ln430_3_fu_2814_p2(1),
      O => \lshr_ln1497_3_reg_4084[2]_i_6_n_2\
    );
\lshr_ln1497_3_reg_4084[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(3),
      O => \lshr_ln1497_3_reg_4084[2]_i_9_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(5),
      O => \lshr_ln1497_3_reg_4084[6]_i_10_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(4),
      O => \lshr_ln1497_3_reg_4084[6]_i_11_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(7),
      I1 => add_ln430_reg_4057(7),
      O => \lshr_ln1497_3_reg_4084[6]_i_12_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(6),
      I1 => add_ln430_reg_4057(6),
      O => \lshr_ln1497_3_reg_4084[6]_i_13_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(5),
      I1 => add_ln430_reg_4057(5),
      O => \lshr_ln1497_3_reg_4084[6]_i_14_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(4),
      I1 => add_ln430_reg_4057(4),
      O => \lshr_ln1497_3_reg_4084[6]_i_15_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(7),
      I1 => sub_ln430_fu_2826_p2(8),
      I2 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I3 => add_ln430_3_fu_2814_p2(8),
      O => \lshr_ln1497_3_reg_4084[6]_i_2_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(6),
      I1 => sub_ln430_fu_2826_p2(7),
      I2 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I3 => add_ln430_3_fu_2814_p2(7),
      O => \lshr_ln1497_3_reg_4084[6]_i_3_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => sub_ln430_fu_2826_p2(6),
      I4 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I5 => add_ln430_3_fu_2814_p2(6),
      O => \lshr_ln1497_3_reg_4084[6]_i_4_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \lshr_ln_reg_4069[6]_i_11_n_2\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => sub_ln430_fu_2826_p2(5),
      I4 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I5 => add_ln430_3_fu_2814_p2(5),
      O => \lshr_ln1497_3_reg_4084[6]_i_5_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(7),
      O => \lshr_ln1497_3_reg_4084[6]_i_8_n_2\
    );
\lshr_ln1497_3_reg_4084[6]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(6),
      O => \lshr_ln1497_3_reg_4084[6]_i_9_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(10),
      I1 => add_ln430_reg_4057(10),
      O => \lshr_ln1497_3_reg_4084[9]_i_10_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(9),
      I1 => add_ln430_reg_4057(9),
      O => \lshr_ln1497_3_reg_4084[9]_i_11_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(8),
      I1 => add_ln430_reg_4057(8),
      O => \lshr_ln1497_3_reg_4084[9]_i_12_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_1_reg_4063(11),
      O => \lshr_ln1497_3_reg_4084[9]_i_14_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(11),
      I1 => add_ln430_reg_4057(11),
      O => \lshr_ln1497_3_reg_4084[9]_i_15_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(10),
      I1 => add_ln430_reg_4057(10),
      O => \lshr_ln1497_3_reg_4084[9]_i_16_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(9),
      I1 => add_ln430_reg_4057(9),
      O => \lshr_ln1497_3_reg_4084[9]_i_17_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(8),
      I1 => add_ln430_reg_4057(8),
      O => \lshr_ln1497_3_reg_4084[9]_i_18_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(11),
      O => \lshr_ln1497_3_reg_4084[9]_i_19_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(10),
      I1 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I2 => sub_ln430_fu_2826_p2(10),
      O => \lshr_ln1497_3_reg_4084[9]_i_2_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(10),
      O => \lshr_ln1497_3_reg_4084[9]_i_20_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(9),
      O => \lshr_ln1497_3_reg_4084[9]_i_21_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(8),
      O => \lshr_ln1497_3_reg_4084[9]_i_22_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(7),
      I1 => add_ln430_reg_4057(7),
      O => \lshr_ln1497_3_reg_4084[9]_i_23_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(6),
      I1 => add_ln430_reg_4057(6),
      O => \lshr_ln1497_3_reg_4084[9]_i_24_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(5),
      I1 => add_ln430_reg_4057(5),
      O => \lshr_ln1497_3_reg_4084[9]_i_25_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(4),
      I1 => add_ln430_reg_4057(4),
      O => \lshr_ln1497_3_reg_4084[9]_i_26_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => add_ln430_3_fu_2814_p2(11),
      I1 => add_ln430_3_fu_2814_p2(10),
      I2 => sub_ln430_fu_2826_p2(11),
      I3 => sub_ln430_fu_2826_p2(10),
      I4 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      O => \lshr_ln1497_3_reg_4084[9]_i_3_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => sub_ln430_fu_2826_p2(10),
      I1 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I2 => add_ln430_3_fu_2814_p2(10),
      I3 => \lshr_ln_reg_4069[9]_i_12_n_2\,
      O => \lshr_ln1497_3_reg_4084[9]_i_4_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95956A956A6A6A95"
    )
        port map (
      I0 => \lshr_ln_reg_4069[9]_i_10_n_2\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \lshr_ln_reg_4069[9]_i_11_n_2\,
      I3 => sub_ln430_fu_2826_p2(9),
      I4 => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      I5 => add_ln430_3_fu_2814_p2(9),
      O => \lshr_ln1497_3_reg_4084[9]_i_5_n_2\
    );
\lshr_ln1497_3_reg_4084[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln430_1_reg_4063(11),
      I1 => add_ln430_reg_4057(11),
      O => \lshr_ln1497_3_reg_4084[9]_i_9_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(1),
      Q => lshr_ln1497_3_reg_4084(0),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(2),
      Q => lshr_ln1497_3_reg_4084(1),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(3),
      Q => lshr_ln1497_3_reg_4084(2),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_5\,
      CYINIT => add_ln430_2_fu_2808_p2(12),
      DI(3 downto 0) => sext_ln1346_fu_2978_p1(3 downto 0),
      O(3 downto 1) => add_ln1346_7_fu_3040_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_3_reg_4084[2]_i_3_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[2]_i_4_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[2]_i_5_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[2]_i_6_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln430_1_reg_4063(3 downto 0),
      O(3 downto 1) => \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_12_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln430_3_fu_2814_p2(0),
      S(3) => \lshr_ln1497_3_reg_4084[2]_i_17_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[2]_i_18_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[2]_i_19_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[2]_i_20_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln430_fu_2826_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_7_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_3_reg_4084[2]_i_9_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[2]_i_10_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[2]_i_11_n_2\,
      S(0) => add_ln430_3_fu_2814_p2(0)
    );
\lshr_ln1497_3_reg_4084_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln430_1_reg_4063(3 downto 0),
      O(3 downto 1) => add_ln430_3_fu_2814_p2(3 downto 1),
      O(0) => \NLW_lshr_ln1497_3_reg_4084_reg[2]_i_8_O_UNCONNECTED\(0),
      S(3) => \lshr_ln1497_3_reg_4084[2]_i_13_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[2]_i_14_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[2]_i_15_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[2]_i_16_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(4),
      Q => lshr_ln1497_3_reg_4084(3),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(5),
      Q => lshr_ln1497_3_reg_4084(4),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(6),
      Q => lshr_ln1497_3_reg_4084(5),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(7),
      Q => lshr_ln1497_3_reg_4084(6),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[2]_i_1_n_2\,
      CO(3) => \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_fu_2978_p1(7 downto 4),
      O(3 downto 0) => add_ln1346_7_fu_3040_p2(7 downto 4),
      S(3) => \lshr_ln1497_3_reg_4084[6]_i_2_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[6]_i_3_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[6]_i_4_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[6]_i_5_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[2]_i_7_n_2\,
      CO(3) => \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln430_fu_2826_p2(7 downto 4),
      S(3) => \lshr_ln1497_3_reg_4084[6]_i_8_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[6]_i_9_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[6]_i_10_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[6]_i_11_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[6]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[2]_i_8_n_2\,
      CO(3) => \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln430_1_reg_4063(7 downto 4),
      O(3 downto 0) => add_ln430_3_fu_2814_p2(7 downto 4),
      S(3) => \lshr_ln1497_3_reg_4084[6]_i_12_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[6]_i_13_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[6]_i_14_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[6]_i_15_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(8),
      Q => lshr_ln1497_3_reg_4084(7),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(9),
      Q => lshr_ln1497_3_reg_4084(8),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_7_fu_3040_p2(10),
      Q => lshr_ln1497_3_reg_4084(9),
      R => '0'
    );
\lshr_ln1497_3_reg_4084_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[6]_i_1_n_2\,
      CO(3 downto 2) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \lshr_ln1497_3_reg_4084_reg[9]_i_1_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \lshr_ln1497_3_reg_4084[9]_i_2_n_2\,
      DI(0) => sext_ln1346_fu_2978_p1(8),
      O(3) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1346_7_fu_3040_p2(10 downto 8),
      S(3) => '0',
      S(2) => \lshr_ln1497_3_reg_4084[9]_i_3_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[9]_i_4_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[9]_i_5_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[9]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[2]_i_12_n_2\,
      CO(3) => \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln430_1_reg_4063(7 downto 4),
      O(3 downto 0) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_3_reg_4084[9]_i_23_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[9]_i_24_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[9]_i_25_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[9]_i_26_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[6]_i_7_n_2\,
      CO(3) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[9]_i_6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln430_1_reg_4063(10 downto 8),
      O(3 downto 0) => add_ln430_3_fu_2814_p2(11 downto 8),
      S(3) => \lshr_ln1497_3_reg_4084[9]_i_9_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[9]_i_10_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[9]_i_11_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[9]_i_12_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[9]_i_13_n_2\,
      CO(3) => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_2\,
      CO(2) => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[9]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => \lshr_ln1497_3_reg_4084[9]_i_14_n_2\,
      DI(2 downto 0) => add_ln430_1_reg_4063(10 downto 8),
      O(3 downto 0) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1497_3_reg_4084[9]_i_15_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[9]_i_16_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[9]_i_17_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[9]_i_18_n_2\
    );
\lshr_ln1497_3_reg_4084_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1497_3_reg_4084_reg[6]_i_6_n_2\,
      CO(3) => \NLW_lshr_ln1497_3_reg_4084_reg[9]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_3\,
      CO(1) => \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_4\,
      CO(0) => \lshr_ln1497_3_reg_4084_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln430_fu_2826_p2(11 downto 8),
      S(3) => \lshr_ln1497_3_reg_4084[9]_i_19_n_2\,
      S(2) => \lshr_ln1497_3_reg_4084[9]_i_20_n_2\,
      S(1) => \lshr_ln1497_3_reg_4084[9]_i_21_n_2\,
      S(0) => \lshr_ln1497_3_reg_4084[9]_i_22_n_2\
    );
\lshr_ln1_reg_4109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(0),
      Q => lshr_ln1_reg_4109(0),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(1),
      Q => lshr_ln1_reg_4109(1),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(2),
      Q => lshr_ln1_reg_4109(2),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(3),
      Q => lshr_ln1_reg_4109(3),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(4),
      Q => lshr_ln1_reg_4109(4),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(5),
      Q => lshr_ln1_reg_4109(5),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(6),
      Q => lshr_ln1_reg_4109(6),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(7),
      Q => lshr_ln1_reg_4109(7),
      R => '0'
    );
\lshr_ln1_reg_4109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_fu_3082_p1(8),
      Q => lshr_ln1_reg_4109(8),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(0),
      Q => lshr_ln445_1_reg_4114(0),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(1),
      Q => lshr_ln445_1_reg_4114(1),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(2),
      Q => lshr_ln445_1_reg_4114(2),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(3),
      Q => lshr_ln445_1_reg_4114(3),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(4),
      Q => lshr_ln445_1_reg_4114(4),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(5),
      Q => lshr_ln445_1_reg_4114(5),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(6),
      Q => lshr_ln445_1_reg_4114(6),
      R => '0'
    );
\lshr_ln445_1_reg_4114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_1_fu_3096_p1(7),
      Q => lshr_ln445_1_reg_4114(7),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(0),
      Q => lshr_ln445_2_reg_4119(0),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(1),
      Q => lshr_ln445_2_reg_4119(1),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(2),
      Q => lshr_ln445_2_reg_4119(2),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(3),
      Q => lshr_ln445_2_reg_4119(3),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(4),
      Q => lshr_ln445_2_reg_4119(4),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(5),
      Q => lshr_ln445_2_reg_4119(5),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(6),
      Q => lshr_ln445_2_reg_4119(6),
      R => '0'
    );
\lshr_ln445_2_reg_4119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln446_1_reg_41240,
      D => zext_ln445_2_fu_3110_p1(7),
      Q => lshr_ln445_2_reg_4119(7),
      R => '0'
    );
\lshr_ln_reg_4069[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878877887878778"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I3 => sub_ln427_fu_2634_p2(1),
      I4 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I5 => add_ln427_3_fu_2622_p2(1),
      O => \lshr_ln_reg_4069[2]_i_10_n_2\
    );
\lshr_ln_reg_4069[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(3),
      O => \lshr_ln_reg_4069[2]_i_13_n_2\
    );
\lshr_ln_reg_4069[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(2),
      O => \lshr_ln_reg_4069[2]_i_14_n_2\
    );
\lshr_ln_reg_4069[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(1),
      O => \lshr_ln_reg_4069[2]_i_15_n_2\
    );
\lshr_ln_reg_4069[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(3),
      I1 => add_ln427_reg_4021(3),
      O => \lshr_ln_reg_4069[2]_i_17_n_2\
    );
\lshr_ln_reg_4069[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(2),
      I1 => add_ln427_reg_4021(2),
      O => \lshr_ln_reg_4069[2]_i_18_n_2\
    );
\lshr_ln_reg_4069[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(1),
      I1 => add_ln427_reg_4021(1),
      O => \lshr_ln_reg_4069[2]_i_19_n_2\
    );
\lshr_ln_reg_4069[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      O => add_ln427_2_fu_2616_p2(12)
    );
\lshr_ln_reg_4069[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(0),
      I1 => add_ln427_reg_4021(0),
      O => \lshr_ln_reg_4069[2]_i_20_n_2\
    );
\lshr_ln_reg_4069[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(3),
      I1 => add_ln427_reg_4021(3),
      O => \lshr_ln_reg_4069[2]_i_21_n_2\
    );
\lshr_ln_reg_4069[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(2),
      I1 => add_ln427_reg_4021(2),
      O => \lshr_ln_reg_4069[2]_i_22_n_2\
    );
\lshr_ln_reg_4069[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(1),
      I1 => add_ln427_reg_4021(1),
      O => \lshr_ln_reg_4069[2]_i_23_n_2\
    );
\lshr_ln_reg_4069[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(0),
      I1 => add_ln427_reg_4021(0),
      O => \lshr_ln_reg_4069[2]_i_24_n_2\
    );
\lshr_ln_reg_4069[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F77FF88808800"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => tmp_49_fu_2866_p3,
      I5 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      O => sext_ln1346_fu_2978_p1(3)
    );
\lshr_ln_reg_4069[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13FFEC00"
    )
        port map (
      I0 => tmp_49_fu_2866_p3,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      O => sext_ln1346_fu_2978_p1(2)
    );
\lshr_ln_reg_4069[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E5A"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I3 => tmp_49_fu_2866_p3,
      O => sext_ln1346_fu_2978_p1(1)
    );
\lshr_ln_reg_4069[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      O => sext_ln1346_fu_2978_p1(0)
    );
\lshr_ln_reg_4069[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(3),
      I1 => sub_ln427_fu_2634_p2(4),
      I2 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I3 => add_ln427_3_fu_2622_p2(4),
      O => \lshr_ln_reg_4069[2]_i_7_n_2\
    );
\lshr_ln_reg_4069[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(2),
      I1 => sub_ln427_fu_2634_p2(3),
      I2 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I3 => add_ln427_3_fu_2622_p2(3),
      O => \lshr_ln_reg_4069[2]_i_8_n_2\
    );
\lshr_ln_reg_4069[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(1),
      I1 => sub_ln427_fu_2634_p2(2),
      I2 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I3 => add_ln427_3_fu_2622_p2(2),
      O => \lshr_ln_reg_4069[2]_i_9_n_2\
    );
\lshr_ln_reg_4069[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080008000"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I5 => tmp_49_fu_2866_p3,
      O => \lshr_ln_reg_4069[6]_i_10_n_2\
    );
\lshr_ln_reg_4069[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I4 => tmp_49_fu_2866_p3,
      I5 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      O => \lshr_ln_reg_4069[6]_i_11_n_2\
    );
\lshr_ln_reg_4069[6]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(7),
      O => \lshr_ln_reg_4069[6]_i_14_n_2\
    );
\lshr_ln_reg_4069[6]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(6),
      O => \lshr_ln_reg_4069[6]_i_15_n_2\
    );
\lshr_ln_reg_4069[6]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(5),
      O => \lshr_ln_reg_4069[6]_i_16_n_2\
    );
\lshr_ln_reg_4069[6]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(4),
      O => \lshr_ln_reg_4069[6]_i_17_n_2\
    );
\lshr_ln_reg_4069[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(7),
      I1 => add_ln427_reg_4021(7),
      O => \lshr_ln_reg_4069[6]_i_18_n_2\
    );
\lshr_ln_reg_4069[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(6),
      I1 => add_ln427_reg_4021(6),
      O => \lshr_ln_reg_4069[6]_i_19_n_2\
    );
\lshr_ln_reg_4069[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      O => sext_ln1346_fu_2978_p1(7)
    );
\lshr_ln_reg_4069[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(5),
      I1 => add_ln427_reg_4021(5),
      O => \lshr_ln_reg_4069[6]_i_20_n_2\
    );
\lshr_ln_reg_4069[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(4),
      I1 => add_ln427_reg_4021(4),
      O => \lshr_ln_reg_4069[6]_i_21_n_2\
    );
\lshr_ln_reg_4069[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      O => sext_ln1346_fu_2978_p1(6)
    );
\lshr_ln_reg_4069[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      O => sext_ln1346_fu_2978_p1(5)
    );
\lshr_ln_reg_4069[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \lshr_ln_reg_4069[6]_i_11_n_2\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      O => sext_ln1346_fu_2978_p1(4)
    );
\lshr_ln_reg_4069[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(7),
      I1 => sub_ln427_fu_2634_p2(8),
      I2 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I3 => add_ln427_3_fu_2622_p2(8),
      O => \lshr_ln_reg_4069[6]_i_6_n_2\
    );
\lshr_ln_reg_4069[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln1346_fu_2978_p1(6),
      I1 => sub_ln427_fu_2634_p2(7),
      I2 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I3 => add_ln427_3_fu_2622_p2(7),
      O => \lshr_ln_reg_4069[6]_i_7_n_2\
    );
\lshr_ln_reg_4069[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => sub_ln427_fu_2634_p2(6),
      I4 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I5 => add_ln427_3_fu_2622_p2(6),
      O => \lshr_ln_reg_4069[6]_i_8_n_2\
    );
\lshr_ln_reg_4069[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778787887"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \lshr_ln_reg_4069[6]_i_11_n_2\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I3 => sub_ln427_fu_2634_p2(5),
      I4 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I5 => add_ln427_3_fu_2622_p2(5),
      O => \lshr_ln_reg_4069[6]_i_9_n_2\
    );
\lshr_ln_reg_4069[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000003"
    )
        port map (
      I0 => \lshr_ln_reg_4069[6]_i_10_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I3 => \lshr_ln_reg_4069[6]_i_11_n_2\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I5 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      O => \lshr_ln_reg_4069[9]_i_10_n_2\
    );
\lshr_ln_reg_4069[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lshr_ln_reg_4069[9]_i_27_n_2\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      O => \lshr_ln_reg_4069[9]_i_11_n_2\
    );
\lshr_ln_reg_4069[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555FFFFFFFF"
    )
        port map (
      I0 => tmp_49_fu_2866_p3,
      I1 => \lshr_ln_reg_4069[9]_i_28_n_2\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      I5 => \lshr_ln_reg_4069[9]_i_11_n_2\,
      O => \lshr_ln_reg_4069[9]_i_12_n_2\
    );
\lshr_ln_reg_4069[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(11),
      I1 => add_ln427_reg_4021(11),
      O => \lshr_ln_reg_4069[9]_i_13_n_2\
    );
\lshr_ln_reg_4069[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(10),
      I1 => add_ln427_reg_4021(10),
      O => \lshr_ln_reg_4069[9]_i_14_n_2\
    );
\lshr_ln_reg_4069[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(9),
      I1 => add_ln427_reg_4021(9),
      O => \lshr_ln_reg_4069[9]_i_15_n_2\
    );
\lshr_ln_reg_4069[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(8),
      I1 => add_ln427_reg_4021(8),
      O => \lshr_ln_reg_4069[9]_i_16_n_2\
    );
\lshr_ln_reg_4069[9]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_1_reg_4027(11),
      O => \lshr_ln_reg_4069[9]_i_18_n_2\
    );
\lshr_ln_reg_4069[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(11),
      I1 => add_ln427_reg_4021(11),
      O => \lshr_ln_reg_4069[9]_i_19_n_2\
    );
\lshr_ln_reg_4069[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(10),
      I1 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I2 => sub_ln427_fu_2634_p2(10),
      O => \lshr_ln_reg_4069[9]_i_2_n_2\
    );
\lshr_ln_reg_4069[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(10),
      I1 => add_ln427_reg_4021(10),
      O => \lshr_ln_reg_4069[9]_i_20_n_2\
    );
\lshr_ln_reg_4069[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(9),
      I1 => add_ln427_reg_4021(9),
      O => \lshr_ln_reg_4069[9]_i_21_n_2\
    );
\lshr_ln_reg_4069[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(8),
      I1 => add_ln427_reg_4021(8),
      O => \lshr_ln_reg_4069[9]_i_22_n_2\
    );
\lshr_ln_reg_4069[9]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(11),
      O => \lshr_ln_reg_4069[9]_i_23_n_2\
    );
\lshr_ln_reg_4069[9]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(10),
      O => \lshr_ln_reg_4069[9]_i_24_n_2\
    );
\lshr_ln_reg_4069[9]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(9),
      O => \lshr_ln_reg_4069[9]_i_25_n_2\
    );
\lshr_ln_reg_4069[9]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(8),
      O => \lshr_ln_reg_4069[9]_i_26_n_2\
    );
\lshr_ln_reg_4069[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[4]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[3]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[2]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      O => \lshr_ln_reg_4069[9]_i_27_n_2\
    );
\lshr_ln_reg_4069[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[0]\,
      I1 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[1]\,
      I2 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[7]\,
      I3 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[8]\,
      I4 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[6]\,
      I5 => \add_ln434_reg_4007_pp0_iter4_reg_reg_n_2_[5]\,
      O => \lshr_ln_reg_4069[9]_i_28_n_2\
    );
\lshr_ln_reg_4069[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(7),
      I1 => add_ln427_reg_4021(7),
      O => \lshr_ln_reg_4069[9]_i_29_n_2\
    );
\lshr_ln_reg_4069[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \lshr_ln_reg_4069[9]_i_10_n_2\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \lshr_ln_reg_4069[9]_i_11_n_2\,
      O => sext_ln1346_fu_2978_p1(8)
    );
\lshr_ln_reg_4069[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(6),
      I1 => add_ln427_reg_4021(6),
      O => \lshr_ln_reg_4069[9]_i_30_n_2\
    );
\lshr_ln_reg_4069[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(5),
      I1 => add_ln427_reg_4021(5),
      O => \lshr_ln_reg_4069[9]_i_31_n_2\
    );
\lshr_ln_reg_4069[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln427_1_reg_4027(4),
      I1 => add_ln427_reg_4021(4),
      O => \lshr_ln_reg_4069[9]_i_32_n_2\
    );
\lshr_ln_reg_4069[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => add_ln427_3_fu_2622_p2(11),
      I1 => add_ln427_3_fu_2622_p2(10),
      I2 => sub_ln427_fu_2634_p2(11),
      I3 => sub_ln427_fu_2634_p2(10),
      I4 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      O => \lshr_ln_reg_4069[9]_i_4_n_2\
    );
\lshr_ln_reg_4069[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => sub_ln427_fu_2634_p2(10),
      I1 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I2 => add_ln427_3_fu_2622_p2(10),
      I3 => \lshr_ln_reg_4069[9]_i_12_n_2\,
      O => \lshr_ln_reg_4069[9]_i_5_n_2\
    );
\lshr_ln_reg_4069[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95956A956A6A6A95"
    )
        port map (
      I0 => \lshr_ln_reg_4069[9]_i_10_n_2\,
      I1 => tmp_49_fu_2866_p3,
      I2 => \lshr_ln_reg_4069[9]_i_11_n_2\,
      I3 => sub_ln427_fu_2634_p2(9),
      I4 => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      I5 => add_ln427_3_fu_2622_p2(9),
      O => \lshr_ln_reg_4069[9]_i_6_n_2\
    );
\lshr_ln_reg_4069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(1),
      Q => lshr_ln_reg_4069(0),
      R => '0'
    );
\lshr_ln_reg_4069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(2),
      Q => lshr_ln_reg_4069(1),
      R => '0'
    );
\lshr_ln_reg_4069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(3),
      Q => lshr_ln_reg_4069(2),
      R => '0'
    );
\lshr_ln_reg_4069_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln_reg_4069_reg[2]_i_1_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[2]_i_1_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[2]_i_1_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[2]_i_1_n_5\,
      CYINIT => add_ln427_2_fu_2616_p2(12),
      DI(3 downto 0) => sext_ln1346_fu_2978_p1(3 downto 0),
      O(3 downto 1) => add_ln1346_1_fu_2982_p2(3 downto 1),
      O(0) => \NLW_lshr_ln_reg_4069_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \lshr_ln_reg_4069[2]_i_7_n_2\,
      S(2) => \lshr_ln_reg_4069[2]_i_8_n_2\,
      S(1) => \lshr_ln_reg_4069[2]_i_9_n_2\,
      S(0) => \lshr_ln_reg_4069[2]_i_10_n_2\
    );
\lshr_ln_reg_4069_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln_reg_4069_reg[2]_i_11_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[2]_i_11_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[2]_i_11_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => sub_ln427_fu_2634_p2(3 downto 1),
      O(0) => \NLW_lshr_ln_reg_4069_reg[2]_i_11_O_UNCONNECTED\(0),
      S(3) => \lshr_ln_reg_4069[2]_i_13_n_2\,
      S(2) => \lshr_ln_reg_4069[2]_i_14_n_2\,
      S(1) => \lshr_ln_reg_4069[2]_i_15_n_2\,
      S(0) => add_ln427_3_fu_2622_p2(0)
    );
\lshr_ln_reg_4069_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln_reg_4069_reg[2]_i_12_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[2]_i_12_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[2]_i_12_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[2]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln427_1_reg_4027(3 downto 0),
      O(3 downto 1) => add_ln427_3_fu_2622_p2(3 downto 1),
      O(0) => \NLW_lshr_ln_reg_4069_reg[2]_i_12_O_UNCONNECTED\(0),
      S(3) => \lshr_ln_reg_4069[2]_i_17_n_2\,
      S(2) => \lshr_ln_reg_4069[2]_i_18_n_2\,
      S(1) => \lshr_ln_reg_4069[2]_i_19_n_2\,
      S(0) => \lshr_ln_reg_4069[2]_i_20_n_2\
    );
\lshr_ln_reg_4069_reg[2]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln_reg_4069_reg[2]_i_16_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[2]_i_16_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[2]_i_16_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[2]_i_16_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln427_1_reg_4027(3 downto 0),
      O(3 downto 1) => \NLW_lshr_ln_reg_4069_reg[2]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln427_3_fu_2622_p2(0),
      S(3) => \lshr_ln_reg_4069[2]_i_21_n_2\,
      S(2) => \lshr_ln_reg_4069[2]_i_22_n_2\,
      S(1) => \lshr_ln_reg_4069[2]_i_23_n_2\,
      S(0) => \lshr_ln_reg_4069[2]_i_24_n_2\
    );
\lshr_ln_reg_4069_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(4),
      Q => lshr_ln_reg_4069(3),
      R => '0'
    );
\lshr_ln_reg_4069_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(5),
      Q => lshr_ln_reg_4069(4),
      R => '0'
    );
\lshr_ln_reg_4069_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(6),
      Q => lshr_ln_reg_4069(5),
      R => '0'
    );
\lshr_ln_reg_4069_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(7),
      Q => lshr_ln_reg_4069(6),
      R => '0'
    );
\lshr_ln_reg_4069_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[2]_i_1_n_2\,
      CO(3) => \lshr_ln_reg_4069_reg[6]_i_1_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[6]_i_1_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[6]_i_1_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_fu_2978_p1(7 downto 4),
      O(3 downto 0) => add_ln1346_1_fu_2982_p2(7 downto 4),
      S(3) => \lshr_ln_reg_4069[6]_i_6_n_2\,
      S(2) => \lshr_ln_reg_4069[6]_i_7_n_2\,
      S(1) => \lshr_ln_reg_4069[6]_i_8_n_2\,
      S(0) => \lshr_ln_reg_4069[6]_i_9_n_2\
    );
\lshr_ln_reg_4069_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[2]_i_11_n_2\,
      CO(3) => \lshr_ln_reg_4069_reg[6]_i_12_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[6]_i_12_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[6]_i_12_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[6]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln427_fu_2634_p2(7 downto 4),
      S(3) => \lshr_ln_reg_4069[6]_i_14_n_2\,
      S(2) => \lshr_ln_reg_4069[6]_i_15_n_2\,
      S(1) => \lshr_ln_reg_4069[6]_i_16_n_2\,
      S(0) => \lshr_ln_reg_4069[6]_i_17_n_2\
    );
\lshr_ln_reg_4069_reg[6]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[2]_i_12_n_2\,
      CO(3) => \lshr_ln_reg_4069_reg[6]_i_13_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[6]_i_13_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[6]_i_13_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[6]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln427_1_reg_4027(7 downto 4),
      O(3 downto 0) => add_ln427_3_fu_2622_p2(7 downto 4),
      S(3) => \lshr_ln_reg_4069[6]_i_18_n_2\,
      S(2) => \lshr_ln_reg_4069[6]_i_19_n_2\,
      S(1) => \lshr_ln_reg_4069[6]_i_20_n_2\,
      S(0) => \lshr_ln_reg_4069[6]_i_21_n_2\
    );
\lshr_ln_reg_4069_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(8),
      Q => lshr_ln_reg_4069(7),
      R => '0'
    );
\lshr_ln_reg_4069_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(9),
      Q => lshr_ln_reg_4069(8),
      R => '0'
    );
\lshr_ln_reg_4069_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1497_1_reg_40740,
      D => add_ln1346_1_fu_2982_p2(10),
      Q => lshr_ln_reg_4069(9),
      R => '0'
    );
\lshr_ln_reg_4069_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[6]_i_1_n_2\,
      CO(3 downto 2) => \NLW_lshr_ln_reg_4069_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \lshr_ln_reg_4069_reg[9]_i_1_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \lshr_ln_reg_4069[9]_i_2_n_2\,
      DI(0) => sext_ln1346_fu_2978_p1(8),
      O(3) => \NLW_lshr_ln_reg_4069_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1346_1_fu_2982_p2(10 downto 8),
      S(3) => '0',
      S(2) => \lshr_ln_reg_4069[9]_i_4_n_2\,
      S(1) => \lshr_ln_reg_4069[9]_i_5_n_2\,
      S(0) => \lshr_ln_reg_4069[9]_i_6_n_2\
    );
\lshr_ln_reg_4069_reg[9]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[2]_i_16_n_2\,
      CO(3) => \lshr_ln_reg_4069_reg[9]_i_17_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[9]_i_17_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[9]_i_17_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[9]_i_17_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln427_1_reg_4027(7 downto 4),
      O(3 downto 0) => \NLW_lshr_ln_reg_4069_reg[9]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln_reg_4069[9]_i_29_n_2\,
      S(2) => \lshr_ln_reg_4069[9]_i_30_n_2\,
      S(1) => \lshr_ln_reg_4069[9]_i_31_n_2\,
      S(0) => \lshr_ln_reg_4069[9]_i_32_n_2\
    );
\lshr_ln_reg_4069_reg[9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[6]_i_13_n_2\,
      CO(3) => \NLW_lshr_ln_reg_4069_reg[9]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln_reg_4069_reg[9]_i_7_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[9]_i_7_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[9]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln427_1_reg_4027(10 downto 8),
      O(3 downto 0) => add_ln427_3_fu_2622_p2(11 downto 8),
      S(3) => \lshr_ln_reg_4069[9]_i_13_n_2\,
      S(2) => \lshr_ln_reg_4069[9]_i_14_n_2\,
      S(1) => \lshr_ln_reg_4069[9]_i_15_n_2\,
      S(0) => \lshr_ln_reg_4069[9]_i_16_n_2\
    );
\lshr_ln_reg_4069_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[9]_i_17_n_2\,
      CO(3) => \lshr_ln_reg_4069_reg[9]_i_8_n_2\,
      CO(2) => \lshr_ln_reg_4069_reg[9]_i_8_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[9]_i_8_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3) => \lshr_ln_reg_4069[9]_i_18_n_2\,
      DI(2 downto 0) => add_ln427_1_reg_4027(10 downto 8),
      O(3 downto 0) => \NLW_lshr_ln_reg_4069_reg[9]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln_reg_4069[9]_i_19_n_2\,
      S(2) => \lshr_ln_reg_4069[9]_i_20_n_2\,
      S(1) => \lshr_ln_reg_4069[9]_i_21_n_2\,
      S(0) => \lshr_ln_reg_4069[9]_i_22_n_2\
    );
\lshr_ln_reg_4069_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln_reg_4069_reg[6]_i_12_n_2\,
      CO(3) => \NLW_lshr_ln_reg_4069_reg[9]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \lshr_ln_reg_4069_reg[9]_i_9_n_3\,
      CO(1) => \lshr_ln_reg_4069_reg[9]_i_9_n_4\,
      CO(0) => \lshr_ln_reg_4069_reg[9]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln427_fu_2634_p2(11 downto 8),
      S(3) => \lshr_ln_reg_4069[9]_i_23_n_2\,
      S(2) => \lshr_ln_reg_4069[9]_i_24_n_2\,
      S(1) => \lshr_ln_reg_4069[9]_i_25_n_2\,
      S(0) => \lshr_ln_reg_4069[9]_i_26_n_2\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => linebuf_yuv_val_V_3_U_n_26,
      I1 => tmp_56_reg_3771_pp0_iter17_reg,
      I2 => ap_enable_reg_pp0_iter18_reg_n_2,
      I3 => imgG_full_n,
      O => \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_once_reg_reg_1,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => Debayer_U0_ap_start,
      I4 => start_for_DebayerRatBorBatR_U0_full_n,
      O => start_once_reg_reg_0
    );
mac_muladd_12s_10ns_22s_23_4_1_U30: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1
     port map (
      B(11 downto 0) => add_ln69_6_reg_3885_pp0_iter11_reg(11 downto 0),
      P(22) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_2,
      P(21) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_3,
      P(20) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_4,
      P(19) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_5,
      P(18) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_6,
      P(17) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_7,
      P(16) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_8,
      P(15) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_9,
      P(14) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_10,
      P(13) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_11,
      P(12) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_12,
      P(11) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_13,
      P(10) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_14,
      P(9) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_15,
      P(8) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_16,
      P(7) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_17,
      P(6) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_18,
      P(5) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_19,
      P(4) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_20,
      P(3) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_21,
      P(2) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_22,
      P(1) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_23,
      P(0) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_24,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      lshr_ln2_reg_41680 => lshr_ln2_reg_41680,
      p_reg_reg(9) => mul_mul_18s_9ns_18_4_1_U24_n_2,
      p_reg_reg(8) => mul_mul_18s_9ns_18_4_1_U24_n_3,
      p_reg_reg(7) => mul_mul_18s_9ns_18_4_1_U24_n_4,
      p_reg_reg(6) => mul_mul_18s_9ns_18_4_1_U24_n_5,
      p_reg_reg(5) => mul_mul_18s_9ns_18_4_1_U24_n_6,
      p_reg_reg(4) => mul_mul_18s_9ns_18_4_1_U24_n_7,
      p_reg_reg(3) => mul_mul_18s_9ns_18_4_1_U24_n_8,
      p_reg_reg(2) => mul_mul_18s_9ns_18_4_1_U24_n_9,
      p_reg_reg(1) => mul_mul_18s_9ns_18_4_1_U24_n_10,
      p_reg_reg(0) => mul_mul_18s_9ns_18_4_1_U24_n_11,
      p_reg_reg_0(21) => mul_mul_12s_10ns_22_4_1_U28_n_2,
      p_reg_reg_0(20) => mul_mul_12s_10ns_22_4_1_U28_n_3,
      p_reg_reg_0(19) => mul_mul_12s_10ns_22_4_1_U28_n_4,
      p_reg_reg_0(18) => mul_mul_12s_10ns_22_4_1_U28_n_5,
      p_reg_reg_0(17) => mul_mul_12s_10ns_22_4_1_U28_n_6,
      p_reg_reg_0(16) => mul_mul_12s_10ns_22_4_1_U28_n_7,
      p_reg_reg_0(15) => mul_mul_12s_10ns_22_4_1_U28_n_8,
      p_reg_reg_0(14) => mul_mul_12s_10ns_22_4_1_U28_n_9,
      p_reg_reg_0(13) => mul_mul_12s_10ns_22_4_1_U28_n_10,
      p_reg_reg_0(12) => mul_mul_12s_10ns_22_4_1_U28_n_11,
      p_reg_reg_0(11) => mul_mul_12s_10ns_22_4_1_U28_n_12,
      p_reg_reg_0(10) => mul_mul_12s_10ns_22_4_1_U28_n_13,
      p_reg_reg_0(9) => mul_mul_12s_10ns_22_4_1_U28_n_14,
      p_reg_reg_0(8) => mul_mul_12s_10ns_22_4_1_U28_n_15,
      p_reg_reg_0(7) => mul_mul_12s_10ns_22_4_1_U28_n_16,
      p_reg_reg_0(6) => mul_mul_12s_10ns_22_4_1_U28_n_17,
      p_reg_reg_0(5) => mul_mul_12s_10ns_22_4_1_U28_n_18,
      p_reg_reg_0(4) => mul_mul_12s_10ns_22_4_1_U28_n_19,
      p_reg_reg_0(3) => mul_mul_12s_10ns_22_4_1_U28_n_20,
      p_reg_reg_0(2) => mul_mul_12s_10ns_22_4_1_U28_n_21,
      p_reg_reg_0(1) => mul_mul_12s_10ns_22_4_1_U28_n_22,
      p_reg_reg_0(0) => mul_mul_12s_10ns_22_4_1_U28_n_23
    );
mac_muladd_12s_10ns_22s_23_4_1_U31: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mac_muladd_12s_10ns_22s_23_4_1_20
     port map (
      B(11 downto 0) => add_ln69_15_reg_3942_pp0_iter11_reg(11 downto 0),
      CO(0) => \trunc_ln455_1_reg_4234_reg[6]_i_1_n_2\,
      D(10 downto 0) => add_ln455_fu_3239_p2(23 downto 13),
      P(9) => mul_mul_18s_9ns_18_4_1_U27_n_2,
      P(8) => mul_mul_18s_9ns_18_4_1_U27_n_3,
      P(7) => mul_mul_18s_9ns_18_4_1_U27_n_4,
      P(6) => mul_mul_18s_9ns_18_4_1_U27_n_5,
      P(5) => mul_mul_18s_9ns_18_4_1_U27_n_6,
      P(4) => mul_mul_18s_9ns_18_4_1_U27_n_7,
      P(3) => mul_mul_18s_9ns_18_4_1_U27_n_8,
      P(2) => mul_mul_18s_9ns_18_4_1_U27_n_9,
      P(1) => mul_mul_18s_9ns_18_4_1_U27_n_10,
      P(0) => mul_mul_18s_9ns_18_4_1_U27_n_11,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(2) => \trunc_ln455_1_reg_4234[10]_i_2_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[10]_i_3_n_2\,
      S(0) => \trunc_ln455_1_reg_4234[10]_i_4_n_2\,
      \add_ln455_fu_3239_p2__0\(12 downto 0) => \add_ln455_fu_3239_p2__0\(12 downto 0),
      \add_ln455_reg_4228_reg[22]\(22) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_2,
      \add_ln455_reg_4228_reg[22]\(21) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_3,
      \add_ln455_reg_4228_reg[22]\(20) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_4,
      \add_ln455_reg_4228_reg[22]\(19) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_5,
      \add_ln455_reg_4228_reg[22]\(18) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_6,
      \add_ln455_reg_4228_reg[22]\(17) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_7,
      \add_ln455_reg_4228_reg[22]\(16) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_8,
      \add_ln455_reg_4228_reg[22]\(15) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_9,
      \add_ln455_reg_4228_reg[22]\(14) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_10,
      \add_ln455_reg_4228_reg[22]\(13) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_11,
      \add_ln455_reg_4228_reg[22]\(12) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_12,
      \add_ln455_reg_4228_reg[22]\(11) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_13,
      \add_ln455_reg_4228_reg[22]\(10) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_14,
      \add_ln455_reg_4228_reg[22]\(9) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_15,
      \add_ln455_reg_4228_reg[22]\(8) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_16,
      \add_ln455_reg_4228_reg[22]\(7) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_17,
      \add_ln455_reg_4228_reg[22]\(6) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_18,
      \add_ln455_reg_4228_reg[22]\(5) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_19,
      \add_ln455_reg_4228_reg[22]\(4) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_20,
      \add_ln455_reg_4228_reg[22]\(3) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_21,
      \add_ln455_reg_4228_reg[22]\(2) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_22,
      \add_ln455_reg_4228_reg[22]\(1) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_23,
      \add_ln455_reg_4228_reg[22]\(0) => mac_muladd_12s_10ns_22s_23_4_1_U30_n_24,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      icmp_ln390_reg_3764_pp0_iter11_reg => icmp_ln390_reg_3764_pp0_iter11_reg,
      lshr_ln2_reg_41680 => lshr_ln2_reg_41680,
      p_reg_reg(3 downto 0) => p_0_in(10 downto 7),
      p_reg_reg_0(21) => mul_mul_12s_10ns_22_4_1_U29_n_2,
      p_reg_reg_0(20) => mul_mul_12s_10ns_22_4_1_U29_n_3,
      p_reg_reg_0(19) => mul_mul_12s_10ns_22_4_1_U29_n_4,
      p_reg_reg_0(18) => mul_mul_12s_10ns_22_4_1_U29_n_5,
      p_reg_reg_0(17) => mul_mul_12s_10ns_22_4_1_U29_n_6,
      p_reg_reg_0(16) => mul_mul_12s_10ns_22_4_1_U29_n_7,
      p_reg_reg_0(15) => mul_mul_12s_10ns_22_4_1_U29_n_8,
      p_reg_reg_0(14) => mul_mul_12s_10ns_22_4_1_U29_n_9,
      p_reg_reg_0(13) => mul_mul_12s_10ns_22_4_1_U29_n_10,
      p_reg_reg_0(12) => mul_mul_12s_10ns_22_4_1_U29_n_11,
      p_reg_reg_0(11) => mul_mul_12s_10ns_22_4_1_U29_n_12,
      p_reg_reg_0(10) => mul_mul_12s_10ns_22_4_1_U29_n_13,
      p_reg_reg_0(9) => mul_mul_12s_10ns_22_4_1_U29_n_14,
      p_reg_reg_0(8) => mul_mul_12s_10ns_22_4_1_U29_n_15,
      p_reg_reg_0(7) => mul_mul_12s_10ns_22_4_1_U29_n_16,
      p_reg_reg_0(6) => mul_mul_12s_10ns_22_4_1_U29_n_17,
      p_reg_reg_0(5) => mul_mul_12s_10ns_22_4_1_U29_n_18,
      p_reg_reg_0(4) => mul_mul_12s_10ns_22_4_1_U29_n_19,
      p_reg_reg_0(3) => mul_mul_12s_10ns_22_4_1_U29_n_20,
      p_reg_reg_0(2) => mul_mul_12s_10ns_22_4_1_U29_n_21,
      p_reg_reg_0(1) => mul_mul_12s_10ns_22_4_1_U29_n_22,
      p_reg_reg_0(0) => mul_mul_12s_10ns_22_4_1_U29_n_23,
      p_reg_reg_1 => linebuf_yuv_val_V_3_U_n_26
    );
mul_mul_12s_10ns_22_4_1_U28: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1
     port map (
      A(11 downto 0) => add_ln69_9_reg_3912_pp0_iter10_reg(11 downto 0),
      P(9) => mul_mul_18s_8ns_18_4_1_U25_n_2,
      P(8) => mul_mul_18s_8ns_18_4_1_U25_n_3,
      P(7) => mul_mul_18s_8ns_18_4_1_U25_n_4,
      P(6) => mul_mul_18s_8ns_18_4_1_U25_n_5,
      P(5) => mul_mul_18s_8ns_18_4_1_U25_n_6,
      P(4) => mul_mul_18s_8ns_18_4_1_U25_n_7,
      P(3) => mul_mul_18s_8ns_18_4_1_U25_n_8,
      P(2) => mul_mul_18s_8ns_18_4_1_U25_n_9,
      P(1) => mul_mul_18s_8ns_18_4_1_U25_n_10,
      P(0) => mul_mul_18s_8ns_18_4_1_U25_n_11,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      p_reg_reg(21) => mul_mul_12s_10ns_22_4_1_U28_n_2,
      p_reg_reg(20) => mul_mul_12s_10ns_22_4_1_U28_n_3,
      p_reg_reg(19) => mul_mul_12s_10ns_22_4_1_U28_n_4,
      p_reg_reg(18) => mul_mul_12s_10ns_22_4_1_U28_n_5,
      p_reg_reg(17) => mul_mul_12s_10ns_22_4_1_U28_n_6,
      p_reg_reg(16) => mul_mul_12s_10ns_22_4_1_U28_n_7,
      p_reg_reg(15) => mul_mul_12s_10ns_22_4_1_U28_n_8,
      p_reg_reg(14) => mul_mul_12s_10ns_22_4_1_U28_n_9,
      p_reg_reg(13) => mul_mul_12s_10ns_22_4_1_U28_n_10,
      p_reg_reg(12) => mul_mul_12s_10ns_22_4_1_U28_n_11,
      p_reg_reg(11) => mul_mul_12s_10ns_22_4_1_U28_n_12,
      p_reg_reg(10) => mul_mul_12s_10ns_22_4_1_U28_n_13,
      p_reg_reg(9) => mul_mul_12s_10ns_22_4_1_U28_n_14,
      p_reg_reg(8) => mul_mul_12s_10ns_22_4_1_U28_n_15,
      p_reg_reg(7) => mul_mul_12s_10ns_22_4_1_U28_n_16,
      p_reg_reg(6) => mul_mul_12s_10ns_22_4_1_U28_n_17,
      p_reg_reg(5) => mul_mul_12s_10ns_22_4_1_U28_n_18,
      p_reg_reg(4) => mul_mul_12s_10ns_22_4_1_U28_n_19,
      p_reg_reg(3) => mul_mul_12s_10ns_22_4_1_U28_n_20,
      p_reg_reg(2) => mul_mul_12s_10ns_22_4_1_U28_n_21,
      p_reg_reg(1) => mul_mul_12s_10ns_22_4_1_U28_n_22,
      p_reg_reg(0) => mul_mul_12s_10ns_22_4_1_U28_n_23
    );
mul_mul_12s_10ns_22_4_1_U29: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_12s_10ns_22_4_1_21
     port map (
      A(11 downto 0) => add_ln69_12_reg_3927_pp0_iter10_reg(11 downto 0),
      P(9) => mul_mul_18s_8ns_18_4_1_U26_n_2,
      P(8) => mul_mul_18s_8ns_18_4_1_U26_n_3,
      P(7) => mul_mul_18s_8ns_18_4_1_U26_n_4,
      P(6) => mul_mul_18s_8ns_18_4_1_U26_n_5,
      P(5) => mul_mul_18s_8ns_18_4_1_U26_n_6,
      P(4) => mul_mul_18s_8ns_18_4_1_U26_n_7,
      P(3) => mul_mul_18s_8ns_18_4_1_U26_n_8,
      P(2) => mul_mul_18s_8ns_18_4_1_U26_n_9,
      P(1) => mul_mul_18s_8ns_18_4_1_U26_n_10,
      P(0) => mul_mul_18s_8ns_18_4_1_U26_n_11,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      p_reg_reg(21) => mul_mul_12s_10ns_22_4_1_U29_n_2,
      p_reg_reg(20) => mul_mul_12s_10ns_22_4_1_U29_n_3,
      p_reg_reg(19) => mul_mul_12s_10ns_22_4_1_U29_n_4,
      p_reg_reg(18) => mul_mul_12s_10ns_22_4_1_U29_n_5,
      p_reg_reg(17) => mul_mul_12s_10ns_22_4_1_U29_n_6,
      p_reg_reg(16) => mul_mul_12s_10ns_22_4_1_U29_n_7,
      p_reg_reg(15) => mul_mul_12s_10ns_22_4_1_U29_n_8,
      p_reg_reg(14) => mul_mul_12s_10ns_22_4_1_U29_n_9,
      p_reg_reg(13) => mul_mul_12s_10ns_22_4_1_U29_n_10,
      p_reg_reg(12) => mul_mul_12s_10ns_22_4_1_U29_n_11,
      p_reg_reg(11) => mul_mul_12s_10ns_22_4_1_U29_n_12,
      p_reg_reg(10) => mul_mul_12s_10ns_22_4_1_U29_n_13,
      p_reg_reg(9) => mul_mul_12s_10ns_22_4_1_U29_n_14,
      p_reg_reg(8) => mul_mul_12s_10ns_22_4_1_U29_n_15,
      p_reg_reg(7) => mul_mul_12s_10ns_22_4_1_U29_n_16,
      p_reg_reg(6) => mul_mul_12s_10ns_22_4_1_U29_n_17,
      p_reg_reg(5) => mul_mul_12s_10ns_22_4_1_U29_n_18,
      p_reg_reg(4) => mul_mul_12s_10ns_22_4_1_U29_n_19,
      p_reg_reg(3) => mul_mul_12s_10ns_22_4_1_U29_n_20,
      p_reg_reg(2) => mul_mul_12s_10ns_22_4_1_U29_n_21,
      p_reg_reg(1) => mul_mul_12s_10ns_22_4_1_U29_n_22,
      p_reg_reg(0) => mul_mul_12s_10ns_22_4_1_U29_n_23
    );
mul_mul_18s_8ns_18_4_1_U25: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1
     port map (
      P(9) => mul_mul_18s_8ns_18_4_1_U25_n_2,
      P(8) => mul_mul_18s_8ns_18_4_1_U25_n_3,
      P(7) => mul_mul_18s_8ns_18_4_1_U25_n_4,
      P(6) => mul_mul_18s_8ns_18_4_1_U25_n_5,
      P(5) => mul_mul_18s_8ns_18_4_1_U25_n_6,
      P(4) => mul_mul_18s_8ns_18_4_1_U25_n_7,
      P(3) => mul_mul_18s_8ns_18_4_1_U25_n_8,
      P(2) => mul_mul_18s_8ns_18_4_1_U25_n_9,
      P(1) => mul_mul_18s_8ns_18_4_1_U25_n_10,
      P(0) => mul_mul_18s_8ns_18_4_1_U25_n_11,
      Q(7 downto 0) => lshr_ln445_1_reg_4114(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\(17 downto 0)
    );
mul_mul_18s_8ns_18_4_1_U26: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_8ns_18_4_1_22
     port map (
      P(9) => mul_mul_18s_8ns_18_4_1_U26_n_2,
      P(8) => mul_mul_18s_8ns_18_4_1_U26_n_3,
      P(7) => mul_mul_18s_8ns_18_4_1_U26_n_4,
      P(6) => mul_mul_18s_8ns_18_4_1_U26_n_5,
      P(5) => mul_mul_18s_8ns_18_4_1_U26_n_6,
      P(4) => mul_mul_18s_8ns_18_4_1_U26_n_7,
      P(3) => mul_mul_18s_8ns_18_4_1_U26_n_8,
      P(2) => mul_mul_18s_8ns_18_4_1_U26_n_9,
      P(1) => mul_mul_18s_8ns_18_4_1_U26_n_10,
      P(0) => mul_mul_18s_8ns_18_4_1_U26_n_11,
      Q(7 downto 0) => lshr_ln445_2_reg_4119(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\(17 downto 0)
    );
mul_mul_18s_9ns_18_4_1_U24: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1
     port map (
      Q(8 downto 0) => lshr_ln1_reg_4109(8 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      \out\(17 downto 0) => \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\(17 downto 0),
      p_reg_reg(9) => mul_mul_18s_9ns_18_4_1_U24_n_2,
      p_reg_reg(8) => mul_mul_18s_9ns_18_4_1_U24_n_3,
      p_reg_reg(7) => mul_mul_18s_9ns_18_4_1_U24_n_4,
      p_reg_reg(6) => mul_mul_18s_9ns_18_4_1_U24_n_5,
      p_reg_reg(5) => mul_mul_18s_9ns_18_4_1_U24_n_6,
      p_reg_reg(4) => mul_mul_18s_9ns_18_4_1_U24_n_7,
      p_reg_reg(3) => mul_mul_18s_9ns_18_4_1_U24_n_8,
      p_reg_reg(2) => mul_mul_18s_9ns_18_4_1_U24_n_9,
      p_reg_reg(1) => mul_mul_18s_9ns_18_4_1_U24_n_10,
      p_reg_reg(0) => mul_mul_18s_9ns_18_4_1_U24_n_11
    );
mul_mul_18s_9ns_18_4_1_U27: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_mul_mul_18s_9ns_18_4_1_23
     port map (
      P(9) => mul_mul_18s_9ns_18_4_1_U27_n_2,
      P(8) => mul_mul_18s_9ns_18_4_1_U27_n_3,
      P(7) => mul_mul_18s_9ns_18_4_1_U27_n_4,
      P(6) => mul_mul_18s_9ns_18_4_1_U27_n_5,
      P(5) => mul_mul_18s_9ns_18_4_1_U27_n_6,
      P(4) => mul_mul_18s_9ns_18_4_1_U27_n_7,
      P(3) => mul_mul_18s_9ns_18_4_1_U27_n_8,
      P(2) => mul_mul_18s_9ns_18_4_1_U27_n_9,
      P(1) => mul_mul_18s_9ns_18_4_1_U27_n_10,
      P(0) => mul_mul_18s_9ns_18_4_1_U27_n_11,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3421_ce => grp_fu_3421_ce,
      lshr_ln445_3_reg_4129(8 downto 0) => lshr_ln445_3_reg_4129(8 downto 0),
      \out\(17 downto 0) => \design_1_v_demosaic_0_2_DebayerG_DIV2_TABLE_rom_U/q0_reg\(17 downto 0)
    );
\out_y_reg_3672[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^y_reg_459_reg[16]_0\(0),
      O => p_1_in
    );
\out_y_reg_3672[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(11),
      O => \out_y_reg_3672[16]_i_11_n_2\
    );
\out_y_reg_3672[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(10),
      O => \out_y_reg_3672[16]_i_12_n_2\
    );
\out_y_reg_3672[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(9),
      O => \out_y_reg_3672[16]_i_13_n_2\
    );
\out_y_reg_3672[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(8),
      O => \out_y_reg_3672[16]_i_14_n_2\
    );
\out_y_reg_3672[16]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(7),
      O => \out_y_reg_3672[16]_i_16_n_2\
    );
\out_y_reg_3672[16]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(6),
      O => \out_y_reg_3672[16]_i_17_n_2\
    );
\out_y_reg_3672[16]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(5),
      O => \out_y_reg_3672[16]_i_18_n_2\
    );
\out_y_reg_3672[16]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(4),
      O => \out_y_reg_3672[16]_i_19_n_2\
    );
\out_y_reg_3672[16]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(3),
      O => \out_y_reg_3672[16]_i_20_n_2\
    );
\out_y_reg_3672[16]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(2),
      O => \out_y_reg_3672[16]_i_21_n_2\
    );
\out_y_reg_3672[16]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(1),
      O => \out_y_reg_3672[16]_i_22_n_2\
    );
\out_y_reg_3672[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_459_reg_n_2_[16]\,
      O => \out_y_reg_3672[16]_i_4_n_2\
    );
\out_y_reg_3672[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(15),
      O => \out_y_reg_3672[16]_i_6_n_2\
    );
\out_y_reg_3672[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(14),
      O => \out_y_reg_3672[16]_i_7_n_2\
    );
\out_y_reg_3672[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(13),
      O => \out_y_reg_3672[16]_i_8_n_2\
    );
\out_y_reg_3672[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(12),
      O => \out_y_reg_3672[16]_i_9_n_2\
    );
\out_y_reg_3672_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => out_y_fu_711_p2(16),
      Q => out_y_reg_3672(16),
      R => '0'
    );
\out_y_reg_3672_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_y_reg_3672_reg[16]_i_15_n_2\,
      CO(3) => \out_y_reg_3672_reg[16]_i_10_n_2\,
      CO(2) => \out_y_reg_3672_reg[16]_i_10_n_3\,
      CO(1) => \out_y_reg_3672_reg[16]_i_10_n_4\,
      CO(0) => \out_y_reg_3672_reg[16]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg_459_reg[15]_0\(7 downto 4),
      O(3 downto 0) => \NLW_out_y_reg_3672_reg[16]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_y_reg_3672[16]_i_16_n_2\,
      S(2) => \out_y_reg_3672[16]_i_17_n_2\,
      S(1) => \out_y_reg_3672[16]_i_18_n_2\,
      S(0) => \out_y_reg_3672[16]_i_19_n_2\
    );
\out_y_reg_3672_reg[16]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_y_reg_3672_reg[16]_i_15_n_2\,
      CO(2) => \out_y_reg_3672_reg[16]_i_15_n_3\,
      CO(1) => \out_y_reg_3672_reg[16]_i_15_n_4\,
      CO(0) => \out_y_reg_3672_reg[16]_i_15_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^y_reg_459_reg[15]_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_out_y_reg_3672_reg[16]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_y_reg_3672[16]_i_20_n_2\,
      S(2) => \out_y_reg_3672[16]_i_21_n_2\,
      S(1) => \out_y_reg_3672[16]_i_22_n_2\,
      S(0) => \^y_reg_459_reg[15]_0\(0)
    );
\out_y_reg_3672_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_y_reg_3672_reg[16]_i_3_n_2\,
      CO(3 downto 0) => \NLW_out_y_reg_3672_reg[16]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_y_reg_3672_reg[16]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => out_y_fu_711_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \out_y_reg_3672[16]_i_4_n_2\
    );
\out_y_reg_3672_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_y_reg_3672_reg[16]_i_5_n_2\,
      CO(3) => \out_y_reg_3672_reg[16]_i_3_n_2\,
      CO(2) => \out_y_reg_3672_reg[16]_i_3_n_3\,
      CO(1) => \out_y_reg_3672_reg[16]_i_3_n_4\,
      CO(0) => \out_y_reg_3672_reg[16]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg_459_reg[15]_0\(15 downto 12),
      O(3 downto 0) => \NLW_out_y_reg_3672_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_y_reg_3672[16]_i_6_n_2\,
      S(2) => \out_y_reg_3672[16]_i_7_n_2\,
      S(1) => \out_y_reg_3672[16]_i_8_n_2\,
      S(0) => \out_y_reg_3672[16]_i_9_n_2\
    );
\out_y_reg_3672_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_y_reg_3672_reg[16]_i_10_n_2\,
      CO(3) => \out_y_reg_3672_reg[16]_i_5_n_2\,
      CO(2) => \out_y_reg_3672_reg[16]_i_5_n_3\,
      CO(1) => \out_y_reg_3672_reg[16]_i_5_n_4\,
      CO(0) => \out_y_reg_3672_reg[16]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg_459_reg[15]_0\(11 downto 8),
      O(3 downto 0) => \NLW_out_y_reg_3672_reg[16]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \out_y_reg_3672[16]_i_11_n_2\,
      S(2) => \out_y_reg_3672[16]_i_12_n_2\,
      S(1) => \out_y_reg_3672[16]_i_13_n_2\,
      S(0) => \out_y_reg_3672[16]_i_14_n_2\
    );
q0_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(3),
      I1 => add_ln446_1_reg_4124(3),
      O => q0_reg_0_i_10_n_2
    );
q0_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(2),
      I1 => add_ln446_1_reg_4124(2),
      O => q0_reg_0_i_11_n_2
    );
q0_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(1),
      I1 => add_ln446_1_reg_4124(1),
      O => q0_reg_0_i_12_n_2
    );
q0_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(0),
      I1 => add_ln446_1_reg_4124(0),
      O => q0_reg_0_i_13_n_2
    );
q0_reg_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q0_reg_0_i_3_n_2,
      CO(3) => NLW_q0_reg_0_i_2_CO_UNCONNECTED(3),
      CO(2) => q0_reg_0_i_2_n_3,
      CO(1) => NLW_q0_reg_0_i_2_CO_UNCONNECTED(1),
      CO(0) => q0_reg_0_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => lshr_ln445_3_reg_4129(8),
      O(3 downto 2) => NLW_q0_reg_0_i_2_O_UNCONNECTED(3 downto 2),
      O(1) => q0_reg_0_i_2_n_8,
      O(0) => q0_reg_0_i_2_n_9,
      S(3 downto 2) => B"01",
      S(1) => add_ln446_1_reg_4124(9),
      S(0) => q0_reg_0_i_5_n_2
    );
q0_reg_0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q0_reg_0_i_4_n_2,
      CO(3) => q0_reg_0_i_3_n_2,
      CO(2) => q0_reg_0_i_3_n_3,
      CO(1) => q0_reg_0_i_3_n_4,
      CO(0) => q0_reg_0_i_3_n_5,
      CYINIT => '0',
      DI(3 downto 0) => lshr_ln445_3_reg_4129(7 downto 4),
      O(3) => q0_reg_0_i_3_n_6,
      O(2) => q0_reg_0_i_3_n_7,
      O(1) => q0_reg_0_i_3_n_8,
      O(0) => q0_reg_0_i_3_n_9,
      S(3) => q0_reg_0_i_6_n_2,
      S(2) => q0_reg_0_i_7_n_2,
      S(1) => q0_reg_0_i_8_n_2,
      S(0) => q0_reg_0_i_9_n_2
    );
q0_reg_0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q0_reg_0_i_4_n_2,
      CO(2) => q0_reg_0_i_4_n_3,
      CO(1) => q0_reg_0_i_4_n_4,
      CO(0) => q0_reg_0_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 0) => lshr_ln445_3_reg_4129(3 downto 0),
      O(3) => q0_reg_0_i_4_n_6,
      O(2) => q0_reg_0_i_4_n_7,
      O(1) => q0_reg_0_i_4_n_8,
      O(0) => q0_reg_0_i_4_n_9,
      S(3) => q0_reg_0_i_10_n_2,
      S(2) => q0_reg_0_i_11_n_2,
      S(1) => q0_reg_0_i_12_n_2,
      S(0) => q0_reg_0_i_13_n_2
    );
q0_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(8),
      I1 => add_ln446_1_reg_4124(8),
      O => q0_reg_0_i_5_n_2
    );
q0_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(7),
      I1 => add_ln446_1_reg_4124(7),
      O => q0_reg_0_i_6_n_2
    );
q0_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(6),
      I1 => add_ln446_1_reg_4124(6),
      O => q0_reg_0_i_7_n_2
    );
q0_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(5),
      I1 => add_ln446_1_reg_4124(5),
      O => q0_reg_0_i_8_n_2
    );
q0_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln445_3_reg_4129(4),
      I1 => add_ln446_1_reg_4124(4),
      O => q0_reg_0_i_9_n_2
    );
\select_ln301_reg_4239[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(0),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(0),
      O => select_ln301_fu_3375_p3(0)
    );
\select_ln301_reg_4239[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(1),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(1),
      O => select_ln301_fu_3375_p3(1)
    );
\select_ln301_reg_4239[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(2),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(2),
      O => select_ln301_fu_3375_p3(2)
    );
\select_ln301_reg_4239[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(3),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(3),
      O => select_ln301_fu_3375_p3(3)
    );
\select_ln301_reg_4239[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(16),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(3),
      I3 => g_1_reg_562_pp0_iter16_reg(3),
      O => \select_ln301_reg_4239[3]_i_3_n_2\
    );
\select_ln301_reg_4239[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(15),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(2),
      I3 => g_1_reg_562_pp0_iter16_reg(2),
      O => \select_ln301_reg_4239[3]_i_4_n_2\
    );
\select_ln301_reg_4239[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(14),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(1),
      I3 => g_1_reg_562_pp0_iter16_reg(1),
      O => \select_ln301_reg_4239[3]_i_5_n_2\
    );
\select_ln301_reg_4239[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(13),
      I1 => add_ln455_reg_4228(23),
      I2 => trunc_ln455_1_reg_4234(0),
      I3 => g_1_reg_562_pp0_iter16_reg(0),
      O => \select_ln301_reg_4239[3]_i_6_n_2\
    );
\select_ln301_reg_4239[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(4),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(4),
      O => select_ln301_fu_3375_p3(4)
    );
\select_ln301_reg_4239[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(5),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(5),
      O => select_ln301_fu_3375_p3(5)
    );
\select_ln301_reg_4239[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(6),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(6),
      O => select_ln301_fu_3375_p3(6)
    );
\select_ln301_reg_4239[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \select_ln301_reg_4239[7]_i_2_n_2\,
      I1 => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      I2 => g_fu_3314_p2(7),
      I3 => icmp_ln390_reg_3764_pp0_iter16_reg,
      I4 => g_1_reg_562_pp0_iter16_reg(7),
      O => select_ln301_fu_3375_p3(7)
    );
\select_ln301_reg_4239[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(18),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(5),
      I3 => g_1_reg_562_pp0_iter16_reg(5),
      O => \select_ln301_reg_4239[7]_i_10_n_2\
    );
\select_ln301_reg_4239[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(17),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(4),
      I3 => g_1_reg_562_pp0_iter16_reg(4),
      O => \select_ln301_reg_4239[7]_i_11_n_2\
    );
\select_ln301_reg_4239[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln455_reg_4228(23),
      I1 => \select_ln301_reg_4239_reg[7]_i_17_n_3\,
      O => \select_ln301_reg_4239[7]_i_12_n_2\
    );
\select_ln301_reg_4239[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln455_1_fu_3279_p2(10),
      I1 => add_ln455_reg_4228(23),
      O => sext_ln455_2_fu_3310_p1(10)
    );
\select_ln301_reg_4239[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln455_1_fu_3279_p2(9),
      I1 => add_ln455_reg_4228(23),
      I2 => add_ln455_reg_4228(22),
      O => sext_ln455_2_fu_3310_p1(9)
    );
\select_ln301_reg_4239[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln455_1_fu_3279_p2(8),
      I1 => add_ln455_reg_4228(23),
      I2 => add_ln455_reg_4228(21),
      O => sext_ln455_2_fu_3310_p1(8)
    );
\select_ln301_reg_4239[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => g_fu_3314_p2(12),
      I1 => g_fu_3314_p2(8),
      I2 => g_fu_3314_p2(10),
      I3 => g_fu_3314_p2(9),
      I4 => g_fu_3314_p2(11),
      I5 => g_fu_3314_p2(13),
      O => \select_ln301_reg_4239[7]_i_2_n_2\
    );
\select_ln301_reg_4239[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(10),
      O => p_0_in0
    );
\select_ln301_reg_4239[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(10),
      O => \select_ln301_reg_4239[7]_i_21_n_2\
    );
\select_ln301_reg_4239[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(9),
      O => \select_ln301_reg_4239[7]_i_22_n_2\
    );
\select_ln301_reg_4239[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(8),
      O => \select_ln301_reg_4239[7]_i_23_n_2\
    );
\select_ln301_reg_4239[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(7),
      O => \select_ln301_reg_4239[7]_i_24_n_2\
    );
\select_ln301_reg_4239[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(6),
      O => \select_ln301_reg_4239[7]_i_25_n_2\
    );
\select_ln301_reg_4239[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(5),
      O => \select_ln301_reg_4239[7]_i_26_n_2\
    );
\select_ln301_reg_4239[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(0),
      O => \select_ln301_reg_4239[7]_i_27_n_2\
    );
\select_ln301_reg_4239[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(4),
      O => \select_ln301_reg_4239[7]_i_28_n_2\
    );
\select_ln301_reg_4239[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(3),
      O => \select_ln301_reg_4239[7]_i_29_n_2\
    );
\select_ln301_reg_4239[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(2),
      O => \select_ln301_reg_4239[7]_i_30_n_2\
    );
\select_ln301_reg_4239[7]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln455_1_reg_4234(1),
      O => \select_ln301_reg_4239[7]_i_31_n_2\
    );
\select_ln301_reg_4239[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln455_1_fu_3279_p2(13),
      I1 => add_ln455_reg_4228(23),
      O => sext_ln455_2_fu_3310_p1(13)
    );
\select_ln301_reg_4239[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln455_reg_4228(23),
      I1 => \select_ln301_reg_4239_reg[7]_i_17_n_3\,
      O => sext_ln455_2_fu_3310_p1(12)
    );
\select_ln301_reg_4239[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(20),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(7),
      I3 => g_1_reg_562_pp0_iter16_reg(7),
      O => \select_ln301_reg_4239[7]_i_8_n_2\
    );
\select_ln301_reg_4239[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln455_reg_4228(19),
      I1 => add_ln455_reg_4228(23),
      I2 => sub_ln455_1_fu_3279_p2(6),
      I3 => g_1_reg_562_pp0_iter16_reg(6),
      O => \select_ln301_reg_4239[7]_i_9_n_2\
    );
\select_ln301_reg_4239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(0),
      Q => \select_ln301_reg_4239_reg[7]_0\(0),
      R => '0'
    );
\select_ln301_reg_4239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(1),
      Q => \select_ln301_reg_4239_reg[7]_0\(1),
      R => '0'
    );
\select_ln301_reg_4239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(2),
      Q => \select_ln301_reg_4239_reg[7]_0\(2),
      R => '0'
    );
\select_ln301_reg_4239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(3),
      Q => \select_ln301_reg_4239_reg[7]_0\(3),
      R => '0'
    );
\select_ln301_reg_4239_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln301_reg_4239_reg[3]_i_2_n_2\,
      CO(2) => \select_ln301_reg_4239_reg[3]_i_2_n_3\,
      CO(1) => \select_ln301_reg_4239_reg[3]_i_2_n_4\,
      CO(0) => \select_ln301_reg_4239_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => g_1_reg_562_pp0_iter16_reg(3 downto 0),
      O(3 downto 0) => g_fu_3314_p2(3 downto 0),
      S(3) => \select_ln301_reg_4239[3]_i_3_n_2\,
      S(2) => \select_ln301_reg_4239[3]_i_4_n_2\,
      S(1) => \select_ln301_reg_4239[3]_i_5_n_2\,
      S(0) => \select_ln301_reg_4239[3]_i_6_n_2\
    );
\select_ln301_reg_4239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(4),
      Q => \select_ln301_reg_4239_reg[7]_0\(4),
      R => '0'
    );
\select_ln301_reg_4239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(5),
      Q => \select_ln301_reg_4239_reg[7]_0\(5),
      R => '0'
    );
\select_ln301_reg_4239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(6),
      Q => \select_ln301_reg_4239_reg[7]_0\(6),
      R => '0'
    );
\select_ln301_reg_4239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln301_fu_3375_p3(7),
      Q => \select_ln301_reg_4239_reg[7]_0\(7),
      R => '0'
    );
\select_ln301_reg_4239_reg[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_select_ln301_reg_4239_reg[7]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln301_reg_4239_reg[7]_i_16_n_5\,
      CYINIT => \select_ln301_reg_4239_reg[7]_i_17_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_select_ln301_reg_4239_reg[7]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1) => sub_ln455_1_fu_3279_p2(13),
      O(0) => \NLW_select_ln301_reg_4239_reg[7]_i_16_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => p_0_in0,
      S(0) => '1'
    );
\select_ln301_reg_4239_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln301_reg_4239_reg[7]_i_18_n_2\,
      CO(3) => \NLW_select_ln301_reg_4239_reg[7]_i_17_CO_UNCONNECTED\(3),
      CO(2) => \select_ln301_reg_4239_reg[7]_i_17_n_3\,
      CO(1) => \NLW_select_ln301_reg_4239_reg[7]_i_17_CO_UNCONNECTED\(1),
      CO(0) => \select_ln301_reg_4239_reg[7]_i_17_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_select_ln301_reg_4239_reg[7]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln455_1_fu_3279_p2(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => \select_ln301_reg_4239[7]_i_21_n_2\,
      S(0) => \select_ln301_reg_4239[7]_i_22_n_2\
    );
\select_ln301_reg_4239_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln301_reg_4239_reg[7]_i_19_n_2\,
      CO(3) => \select_ln301_reg_4239_reg[7]_i_18_n_2\,
      CO(2) => \select_ln301_reg_4239_reg[7]_i_18_n_3\,
      CO(1) => \select_ln301_reg_4239_reg[7]_i_18_n_4\,
      CO(0) => \select_ln301_reg_4239_reg[7]_i_18_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln455_1_fu_3279_p2(8 downto 5),
      S(3) => \select_ln301_reg_4239[7]_i_23_n_2\,
      S(2) => \select_ln301_reg_4239[7]_i_24_n_2\,
      S(1) => \select_ln301_reg_4239[7]_i_25_n_2\,
      S(0) => \select_ln301_reg_4239[7]_i_26_n_2\
    );
\select_ln301_reg_4239_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln301_reg_4239_reg[7]_i_19_n_2\,
      CO(2) => \select_ln301_reg_4239_reg[7]_i_19_n_3\,
      CO(1) => \select_ln301_reg_4239_reg[7]_i_19_n_4\,
      CO(0) => \select_ln301_reg_4239_reg[7]_i_19_n_5\,
      CYINIT => \select_ln301_reg_4239[7]_i_27_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln455_1_fu_3279_p2(4 downto 1),
      S(3) => \select_ln301_reg_4239[7]_i_28_n_2\,
      S(2) => \select_ln301_reg_4239[7]_i_29_n_2\,
      S(1) => \select_ln301_reg_4239[7]_i_30_n_2\,
      S(0) => \select_ln301_reg_4239[7]_i_31_n_2\
    );
\select_ln301_reg_4239_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln301_reg_4239_reg[7]_i_5_n_2\,
      CO(3) => \NLW_select_ln301_reg_4239_reg[7]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \select_ln301_reg_4239_reg[7]_i_3_n_3\,
      CO(1) => \NLW_select_ln301_reg_4239_reg[7]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \select_ln301_reg_4239_reg[7]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_select_ln301_reg_4239_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => g_fu_3314_p2(13 downto 12),
      S(3 downto 2) => B"01",
      S(1 downto 0) => sext_ln455_2_fu_3310_p1(13 downto 12)
    );
\select_ln301_reg_4239_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln301_reg_4239_reg[3]_i_2_n_2\,
      CO(3) => \select_ln301_reg_4239_reg[7]_i_4_n_2\,
      CO(2) => \select_ln301_reg_4239_reg[7]_i_4_n_3\,
      CO(1) => \select_ln301_reg_4239_reg[7]_i_4_n_4\,
      CO(0) => \select_ln301_reg_4239_reg[7]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => g_1_reg_562_pp0_iter16_reg(7 downto 4),
      O(3 downto 0) => g_fu_3314_p2(7 downto 4),
      S(3) => \select_ln301_reg_4239[7]_i_8_n_2\,
      S(2) => \select_ln301_reg_4239[7]_i_9_n_2\,
      S(1) => \select_ln301_reg_4239[7]_i_10_n_2\,
      S(0) => \select_ln301_reg_4239[7]_i_11_n_2\
    );
\select_ln301_reg_4239_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln301_reg_4239_reg[7]_i_4_n_2\,
      CO(3) => \select_ln301_reg_4239_reg[7]_i_5_n_2\,
      CO(2) => \select_ln301_reg_4239_reg[7]_i_5_n_3\,
      CO(1) => \select_ln301_reg_4239_reg[7]_i_5_n_4\,
      CO(0) => \select_ln301_reg_4239_reg[7]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => g_fu_3314_p2(11 downto 8),
      S(3) => \select_ln301_reg_4239[7]_i_12_n_2\,
      S(2 downto 0) => sext_ln455_2_fu_3310_p1(10 downto 8)
    );
\sext_ln69_12_reg_3917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(0),
      Q => sext_ln69_12_reg_3917(0),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(1),
      Q => sext_ln69_12_reg_3917(1),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(2),
      Q => sext_ln69_12_reg_3917(2),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(3),
      Q => sext_ln69_12_reg_3917(3),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(4),
      Q => sext_ln69_12_reg_3917(4),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(5),
      Q => sext_ln69_12_reg_3917(5),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(6),
      Q => sext_ln69_12_reg_3917(6),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(7),
      Q => sext_ln69_12_reg_3917(7),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(8),
      Q => sext_ln69_12_reg_3917(8),
      R => '0'
    );
\sext_ln69_12_reg_3917_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_5_reg_3823(9),
      Q => sext_ln69_12_reg_3917(9),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(0),
      Q => sext_ln69_13_reg_3922(0),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(1),
      Q => sext_ln69_13_reg_3922(1),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(2),
      Q => sext_ln69_13_reg_3922(2),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(3),
      Q => sext_ln69_13_reg_3922(3),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(4),
      Q => sext_ln69_13_reg_3922(4),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(5),
      Q => sext_ln69_13_reg_3922(5),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(6),
      Q => sext_ln69_13_reg_3922(6),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(7),
      Q => sext_ln69_13_reg_3922(7),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(8),
      Q => sext_ln69_13_reg_3922(8),
      R => '0'
    );
\sext_ln69_13_reg_3922_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_7_reg_3833(9),
      Q => sext_ln69_13_reg_3922(9),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(0),
      Q => sext_ln69_16_reg_3932(0),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(1),
      Q => sext_ln69_16_reg_3932(1),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(2),
      Q => sext_ln69_16_reg_3932(2),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(3),
      Q => sext_ln69_16_reg_3932(3),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(4),
      Q => sext_ln69_16_reg_3932(4),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(5),
      Q => sext_ln69_16_reg_3932(5),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(6),
      Q => sext_ln69_16_reg_3932(6),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(7),
      Q => sext_ln69_16_reg_3932(7),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(8),
      Q => sext_ln69_16_reg_3932(8),
      R => '0'
    );
\sext_ln69_16_reg_3932_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_8_reg_3843(9),
      Q => sext_ln69_16_reg_3932(9),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(0),
      Q => sext_ln69_17_reg_3937(0),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(1),
      Q => sext_ln69_17_reg_3937(1),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(2),
      Q => sext_ln69_17_reg_3937(2),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(3),
      Q => sext_ln69_17_reg_3937(3),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(4),
      Q => sext_ln69_17_reg_3937(4),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(5),
      Q => sext_ln69_17_reg_3937(5),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(6),
      Q => sext_ln69_17_reg_3937(6),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(7),
      Q => sext_ln69_17_reg_3937(7),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(8),
      Q => sext_ln69_17_reg_3937(8),
      R => '0'
    );
\sext_ln69_17_reg_3937_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_10_reg_3853(9),
      Q => sext_ln69_17_reg_3937(9),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(0),
      Q => sext_ln69_1_reg_3869(0),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(1),
      Q => sext_ln69_1_reg_3869(1),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(2),
      Q => sext_ln69_1_reg_3869(2),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(3),
      Q => sext_ln69_1_reg_3869(3),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(4),
      Q => sext_ln69_1_reg_3869(4),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(5),
      Q => sext_ln69_1_reg_3869(5),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(6),
      Q => sext_ln69_1_reg_3869(6),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(7),
      Q => sext_ln69_1_reg_3869(7),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(8),
      Q => sext_ln69_1_reg_3869(8),
      R => '0'
    );
\sext_ln69_1_reg_3869_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_2_reg_3803(9),
      Q => sext_ln69_1_reg_3869(9),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(0),
      Q => sext_ln69_2_reg_3874(0),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(1),
      Q => sext_ln69_2_reg_3874(1),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(2),
      Q => sext_ln69_2_reg_3874(2),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(3),
      Q => sext_ln69_2_reg_3874(3),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(4),
      Q => sext_ln69_2_reg_3874(4),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(5),
      Q => sext_ln69_2_reg_3874(5),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(6),
      Q => sext_ln69_2_reg_3874(6),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(7),
      Q => sext_ln69_2_reg_3874(7),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(8),
      Q => sext_ln69_2_reg_3874(8),
      R => '0'
    );
\sext_ln69_2_reg_3874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_4_reg_3813(9),
      Q => sext_ln69_2_reg_3874(9),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(0),
      Q => sext_ln69_3_reg_3879(0),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(1),
      Q => sext_ln69_3_reg_3879(1),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(2),
      Q => sext_ln69_3_reg_3879(2),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(3),
      Q => sext_ln69_3_reg_3879(3),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(4),
      Q => sext_ln69_3_reg_3879(4),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(5),
      Q => sext_ln69_3_reg_3879(5),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(6),
      Q => sext_ln69_3_reg_3879(6),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(7),
      Q => sext_ln69_3_reg_3879(7),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(8),
      Q => sext_ln69_3_reg_3879(8),
      R => '0'
    );
\sext_ln69_3_reg_3879_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_6_reg_3828(9),
      Q => sext_ln69_3_reg_3879(9),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(0),
      Q => sext_ln69_6_reg_3890(0),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(1),
      Q => sext_ln69_6_reg_3890(1),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(2),
      Q => sext_ln69_6_reg_3890(2),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(3),
      Q => sext_ln69_6_reg_3890(3),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(4),
      Q => sext_ln69_6_reg_3890(4),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(5),
      Q => sext_ln69_6_reg_3890(5),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(6),
      Q => sext_ln69_6_reg_3890(6),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(7),
      Q => sext_ln69_6_reg_3890(7),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(8),
      Q => sext_ln69_6_reg_3890(8),
      R => '0'
    );
\sext_ln69_6_reg_3890_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_12_reg_3793(9),
      Q => sext_ln69_6_reg_3890(9),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(0),
      Q => sext_ln69_7_reg_3895(0),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(1),
      Q => sext_ln69_7_reg_3895(1),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(2),
      Q => sext_ln69_7_reg_3895(2),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(3),
      Q => sext_ln69_7_reg_3895(3),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(4),
      Q => sext_ln69_7_reg_3895(4),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(5),
      Q => sext_ln69_7_reg_3895(5),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(6),
      Q => sext_ln69_7_reg_3895(6),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(7),
      Q => sext_ln69_7_reg_3895(7),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(8),
      Q => sext_ln69_7_reg_3895(8),
      R => '0'
    );
\sext_ln69_7_reg_3895_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_3_reg_3808(9),
      Q => sext_ln69_7_reg_3895(9),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(0),
      Q => sext_ln69_8_reg_3901(0),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(1),
      Q => sext_ln69_8_reg_3901(1),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(2),
      Q => sext_ln69_8_reg_3901(2),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(3),
      Q => sext_ln69_8_reg_3901(3),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(4),
      Q => sext_ln69_8_reg_3901(4),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(5),
      Q => sext_ln69_8_reg_3901(5),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(6),
      Q => sext_ln69_8_reg_3901(6),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(7),
      Q => sext_ln69_8_reg_3901(7),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(8),
      Q => sext_ln69_8_reg_3901(8),
      R => '0'
    );
\sext_ln69_8_reg_3901_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_9_reg_3848(9),
      Q => sext_ln69_8_reg_3901(9),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(0),
      Q => sext_ln69_9_reg_3907(0),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(1),
      Q => sext_ln69_9_reg_3907(1),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(2),
      Q => sext_ln69_9_reg_3907(2),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(3),
      Q => sext_ln69_9_reg_3907(3),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(4),
      Q => sext_ln69_9_reg_3907(4),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(5),
      Q => sext_ln69_9_reg_3907(5),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(6),
      Q => sext_ln69_9_reg_3907(6),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(7),
      Q => sext_ln69_9_reg_3907(7),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(8),
      Q => sext_ln69_9_reg_3907(8),
      R => '0'
    );
\sext_ln69_9_reg_3907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_11_reg_3858(9),
      Q => sext_ln69_9_reg_3907(9),
      R => '0'
    );
\sext_ln69_reg_3863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(0),
      Q => sext_ln69_reg_3863(0),
      R => '0'
    );
\sext_ln69_reg_3863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(1),
      Q => sext_ln69_reg_3863(1),
      R => '0'
    );
\sext_ln69_reg_3863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(2),
      Q => sext_ln69_reg_3863(2),
      R => '0'
    );
\sext_ln69_reg_3863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(3),
      Q => sext_ln69_reg_3863(3),
      R => '0'
    );
\sext_ln69_reg_3863_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(4),
      Q => sext_ln69_reg_3863(4),
      R => '0'
    );
\sext_ln69_reg_3863_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(5),
      Q => sext_ln69_reg_3863(5),
      R => '0'
    );
\sext_ln69_reg_3863_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(6),
      Q => sext_ln69_reg_3863(6),
      R => '0'
    );
\sext_ln69_reg_3863_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(7),
      Q => sext_ln69_reg_3863(7),
      R => '0'
    );
\sext_ln69_reg_3863_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(8),
      Q => sext_ln69_reg_3863(8),
      R => '0'
    );
\sext_ln69_reg_3863_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => K_V_reg_3788(9),
      Q => sext_ln69_reg_3863(9),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444055550000"
    )
        port map (
      I0 => \^debayer_u0_ap_ready\,
      I1 => Debayer_U0_ap_start,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => start_once_reg_reg_1,
      I4 => \^start_once_reg\,
      I5 => start_for_DebayerRatBorBatR_U0_full_n,
      O => start_once_reg_i_1_n_2
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => Debayer_U0_ap_start,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => start_once_reg_reg_1,
      I3 => \^q\(1),
      I4 => \^y_reg_459_reg[16]_0\(0),
      O => internal_empty_n_reg
    );
start_once_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_reg_459_reg[16]_0\(0),
      I1 => \^q\(1),
      O => \^debayer_u0_ap_ready\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_2,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\sub_ln1364_11_reg_3972[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_9_fu_1652_p2(3),
      O => \sub_ln1364_11_reg_3972[0]_i_2_n_2\
    );
\sub_ln1364_11_reg_3972[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_9_fu_1652_p2(2),
      O => \sub_ln1364_11_reg_3972[0]_i_3_n_2\
    );
\sub_ln1364_11_reg_3972[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_9_fu_1652_p2(1),
      O => \sub_ln1364_11_reg_3972[0]_i_4_n_2\
    );
\sub_ln1364_11_reg_3972[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(6),
      I1 => \sub_ln1364_11_reg_3972_reg[9]_0\(4),
      I2 => \sub_ln1364_11_reg_3972[10]_i_3_n_2\,
      I3 => \sub_ln1364_11_reg_3972_reg[9]_0\(5),
      I4 => \sub_ln1364_11_reg_3972_reg[9]_0\(7),
      O => \sub_ln1364_11_reg_3972[10]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(2),
      I1 => \sub_ln1364_11_reg_3972_reg[9]_0\(0),
      I2 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I3 => sext_ln1364_9_fu_1790_p1(1),
      I4 => \sub_ln1364_11_reg_3972_reg[9]_0\(1),
      I5 => \sub_ln1364_11_reg_3972_reg[9]_0\(3),
      O => \sub_ln1364_11_reg_3972[10]_i_3_n_2\
    );
\sub_ln1364_11_reg_3972[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I1 => sext_ln1364_9_fu_1790_p1(1),
      O => \sub_ln1364_11_reg_3972[1]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sext_ln1364_9_fu_1790_p1(1),
      I1 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I2 => \sub_ln1364_11_reg_3972_reg[9]_0\(0),
      O => \sub_ln1364_11_reg_3972[2]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(0),
      I1 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I2 => sext_ln1364_9_fu_1790_p1(1),
      I3 => \sub_ln1364_11_reg_3972_reg[9]_0\(1),
      O => \sub_ln1364_11_reg_3972[3]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(1),
      I1 => sext_ln1364_9_fu_1790_p1(1),
      I2 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I3 => \sub_ln1364_11_reg_3972_reg[9]_0\(0),
      I4 => \sub_ln1364_11_reg_3972_reg[9]_0\(2),
      O => \sub_ln1364_11_reg_3972[4]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(2),
      I1 => \sub_ln1364_11_reg_3972_reg[9]_0\(0),
      I2 => \sext_ln1364_9_fu_1790_p1__0\(0),
      I3 => sext_ln1364_9_fu_1790_p1(1),
      I4 => \sub_ln1364_11_reg_3972_reg[9]_0\(1),
      I5 => \sub_ln1364_11_reg_3972_reg[9]_0\(3),
      O => \sub_ln1364_11_reg_3972[5]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972[10]_i_3_n_2\,
      I1 => \sub_ln1364_11_reg_3972_reg[9]_0\(4),
      O => \sub_ln1364_11_reg_3972[6]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(4),
      I1 => \sub_ln1364_11_reg_3972[10]_i_3_n_2\,
      I2 => \sub_ln1364_11_reg_3972_reg[9]_0\(5),
      O => \sub_ln1364_11_reg_3972[7]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(5),
      I1 => \sub_ln1364_11_reg_3972[10]_i_3_n_2\,
      I2 => \sub_ln1364_11_reg_3972_reg[9]_0\(4),
      I3 => \sub_ln1364_11_reg_3972_reg[9]_0\(6),
      O => \sub_ln1364_11_reg_3972[8]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \sub_ln1364_11_reg_3972_reg[9]_0\(6),
      I1 => \sub_ln1364_11_reg_3972_reg[9]_0\(4),
      I2 => \sub_ln1364_11_reg_3972[10]_i_3_n_2\,
      I3 => \sub_ln1364_11_reg_3972_reg[9]_0\(5),
      I4 => \sub_ln1364_11_reg_3972_reg[9]_0\(7),
      O => \sub_ln1364_11_reg_3972[9]_i_1_n_2\
    );
\sub_ln1364_11_reg_3972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sext_ln1364_9_fu_1790_p1__0\(0),
      Q => sub_ln1364_11_reg_3972(0),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_9_reg_3912_reg[1]_i_2_0\(0),
      CO(2) => \sub_ln1364_11_reg_3972_reg[0]_i_1_n_3\,
      CO(1) => \sub_ln1364_11_reg_3972_reg[0]_i_1_n_4\,
      CO(0) => \sub_ln1364_11_reg_3972_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => sext_ln1364_9_fu_1790_p1(1),
      O(2) => \sext_ln1364_9_fu_1790_p1__0\(0),
      O(1 downto 0) => \NLW_sub_ln1364_11_reg_3972_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \sub_ln1364_11_reg_3972[0]_i_2_n_2\,
      S(2) => \sub_ln1364_11_reg_3972[0]_i_3_n_2\,
      S(1) => \sub_ln1364_11_reg_3972[0]_i_4_n_2\,
      S(0) => add_ln69_9_fu_1652_p2(0)
    );
\sub_ln1364_11_reg_3972_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[10]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(10),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[1]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(1),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[2]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(2),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[3]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(3),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[4]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(4),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[5]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(5),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[6]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(6),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[7]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(7),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[8]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(8),
      R => '0'
    );
\sub_ln1364_11_reg_3972_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_11_reg_3972[9]_i_1_n_2\,
      Q => sub_ln1364_11_reg_3972(9),
      R => '0'
    );
\sub_ln1364_13_reg_3987[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_12_fu_1684_p2(3),
      O => \sub_ln1364_13_reg_3987[0]_i_2_n_2\
    );
\sub_ln1364_13_reg_3987[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_12_fu_1684_p2(2),
      O => \sub_ln1364_13_reg_3987[0]_i_3_n_2\
    );
\sub_ln1364_13_reg_3987[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_12_fu_1684_p2(1),
      O => \sub_ln1364_13_reg_3987[0]_i_4_n_2\
    );
\sub_ln1364_13_reg_3987[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(6),
      I1 => \sub_ln1364_13_reg_3987_reg[9]_0\(4),
      I2 => \sub_ln1364_13_reg_3987[10]_i_3_n_2\,
      I3 => \sub_ln1364_13_reg_3987_reg[9]_0\(5),
      I4 => \sub_ln1364_13_reg_3987_reg[9]_0\(7),
      O => \sub_ln1364_13_reg_3987[10]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(2),
      I1 => \sub_ln1364_13_reg_3987_reg[9]_0\(0),
      I2 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I3 => sext_ln1364_11_fu_1834_p1(1),
      I4 => \sub_ln1364_13_reg_3987_reg[9]_0\(1),
      I5 => \sub_ln1364_13_reg_3987_reg[9]_0\(3),
      O => \sub_ln1364_13_reg_3987[10]_i_3_n_2\
    );
\sub_ln1364_13_reg_3987[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I1 => sext_ln1364_11_fu_1834_p1(1),
      O => \sub_ln1364_13_reg_3987[1]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sext_ln1364_11_fu_1834_p1(1),
      I1 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I2 => \sub_ln1364_13_reg_3987_reg[9]_0\(0),
      O => \sub_ln1364_13_reg_3987[2]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(0),
      I1 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I2 => sext_ln1364_11_fu_1834_p1(1),
      I3 => \sub_ln1364_13_reg_3987_reg[9]_0\(1),
      O => \sub_ln1364_13_reg_3987[3]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(1),
      I1 => sext_ln1364_11_fu_1834_p1(1),
      I2 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I3 => \sub_ln1364_13_reg_3987_reg[9]_0\(0),
      I4 => \sub_ln1364_13_reg_3987_reg[9]_0\(2),
      O => \sub_ln1364_13_reg_3987[4]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(2),
      I1 => \sub_ln1364_13_reg_3987_reg[9]_0\(0),
      I2 => \sext_ln1364_11_fu_1834_p1__0\(0),
      I3 => sext_ln1364_11_fu_1834_p1(1),
      I4 => \sub_ln1364_13_reg_3987_reg[9]_0\(1),
      I5 => \sub_ln1364_13_reg_3987_reg[9]_0\(3),
      O => \sub_ln1364_13_reg_3987[5]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987[10]_i_3_n_2\,
      I1 => \sub_ln1364_13_reg_3987_reg[9]_0\(4),
      O => \sub_ln1364_13_reg_3987[6]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(4),
      I1 => \sub_ln1364_13_reg_3987[10]_i_3_n_2\,
      I2 => \sub_ln1364_13_reg_3987_reg[9]_0\(5),
      O => \sub_ln1364_13_reg_3987[7]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(5),
      I1 => \sub_ln1364_13_reg_3987[10]_i_3_n_2\,
      I2 => \sub_ln1364_13_reg_3987_reg[9]_0\(4),
      I3 => \sub_ln1364_13_reg_3987_reg[9]_0\(6),
      O => \sub_ln1364_13_reg_3987[8]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \sub_ln1364_13_reg_3987_reg[9]_0\(6),
      I1 => \sub_ln1364_13_reg_3987_reg[9]_0\(4),
      I2 => \sub_ln1364_13_reg_3987[10]_i_3_n_2\,
      I3 => \sub_ln1364_13_reg_3987_reg[9]_0\(5),
      I4 => \sub_ln1364_13_reg_3987_reg[9]_0\(7),
      O => \sub_ln1364_13_reg_3987[9]_i_1_n_2\
    );
\sub_ln1364_13_reg_3987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sext_ln1364_11_fu_1834_p1__0\(0),
      Q => sub_ln1364_13_reg_3987(0),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_12_reg_3927_reg[1]_i_1_0\(0),
      CO(2) => \sub_ln1364_13_reg_3987_reg[0]_i_1_n_3\,
      CO(1) => \sub_ln1364_13_reg_3987_reg[0]_i_1_n_4\,
      CO(0) => \sub_ln1364_13_reg_3987_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => sext_ln1364_11_fu_1834_p1(1),
      O(2) => \sext_ln1364_11_fu_1834_p1__0\(0),
      O(1 downto 0) => \NLW_sub_ln1364_13_reg_3987_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \sub_ln1364_13_reg_3987[0]_i_2_n_2\,
      S(2) => \sub_ln1364_13_reg_3987[0]_i_3_n_2\,
      S(1) => \sub_ln1364_13_reg_3987[0]_i_4_n_2\,
      S(0) => add_ln69_12_fu_1684_p2(0)
    );
\sub_ln1364_13_reg_3987_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[10]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(10),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[1]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(1),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[2]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(2),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[3]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(3),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[4]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(4),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[5]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(5),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[6]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(6),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[7]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(7),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[8]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(8),
      R => '0'
    );
\sub_ln1364_13_reg_3987_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_13_reg_3987[9]_i_1_n_2\,
      Q => sub_ln1364_13_reg_3987(9),
      R => '0'
    );
\sub_ln1364_15_reg_4002[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_15_fu_1716_p2(3),
      O => \sub_ln1364_15_reg_4002[0]_i_2_n_2\
    );
\sub_ln1364_15_reg_4002[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_15_fu_1716_p2(2),
      O => \sub_ln1364_15_reg_4002[0]_i_3_n_2\
    );
\sub_ln1364_15_reg_4002[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_15_fu_1716_p2(1),
      O => \sub_ln1364_15_reg_4002[0]_i_4_n_2\
    );
\sub_ln1364_15_reg_4002[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(6),
      I1 => \sub_ln1364_15_reg_4002_reg[9]_0\(4),
      I2 => \sub_ln1364_15_reg_4002[10]_i_3_n_2\,
      I3 => \sub_ln1364_15_reg_4002_reg[9]_0\(5),
      I4 => \sub_ln1364_15_reg_4002_reg[9]_0\(7),
      O => \sub_ln1364_15_reg_4002[10]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(2),
      I1 => \sub_ln1364_15_reg_4002_reg[9]_0\(0),
      I2 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I3 => sext_ln1364_13_fu_1878_p1(1),
      I4 => \sub_ln1364_15_reg_4002_reg[9]_0\(1),
      I5 => \sub_ln1364_15_reg_4002_reg[9]_0\(3),
      O => \sub_ln1364_15_reg_4002[10]_i_3_n_2\
    );
\sub_ln1364_15_reg_4002[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I1 => sext_ln1364_13_fu_1878_p1(1),
      O => \sub_ln1364_15_reg_4002[1]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sext_ln1364_13_fu_1878_p1(1),
      I1 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I2 => \sub_ln1364_15_reg_4002_reg[9]_0\(0),
      O => \sub_ln1364_15_reg_4002[2]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(0),
      I1 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I2 => sext_ln1364_13_fu_1878_p1(1),
      I3 => \sub_ln1364_15_reg_4002_reg[9]_0\(1),
      O => \sub_ln1364_15_reg_4002[3]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(1),
      I1 => sext_ln1364_13_fu_1878_p1(1),
      I2 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I3 => \sub_ln1364_15_reg_4002_reg[9]_0\(0),
      I4 => \sub_ln1364_15_reg_4002_reg[9]_0\(2),
      O => \sub_ln1364_15_reg_4002[4]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(2),
      I1 => \sub_ln1364_15_reg_4002_reg[9]_0\(0),
      I2 => \sext_ln1364_13_fu_1878_p1__0\(0),
      I3 => sext_ln1364_13_fu_1878_p1(1),
      I4 => \sub_ln1364_15_reg_4002_reg[9]_0\(1),
      I5 => \sub_ln1364_15_reg_4002_reg[9]_0\(3),
      O => \sub_ln1364_15_reg_4002[5]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002[10]_i_3_n_2\,
      I1 => \sub_ln1364_15_reg_4002_reg[9]_0\(4),
      O => \sub_ln1364_15_reg_4002[6]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(4),
      I1 => \sub_ln1364_15_reg_4002[10]_i_3_n_2\,
      I2 => \sub_ln1364_15_reg_4002_reg[9]_0\(5),
      O => \sub_ln1364_15_reg_4002[7]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(5),
      I1 => \sub_ln1364_15_reg_4002[10]_i_3_n_2\,
      I2 => \sub_ln1364_15_reg_4002_reg[9]_0\(4),
      I3 => \sub_ln1364_15_reg_4002_reg[9]_0\(6),
      O => \sub_ln1364_15_reg_4002[8]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \sub_ln1364_15_reg_4002_reg[9]_0\(6),
      I1 => \sub_ln1364_15_reg_4002_reg[9]_0\(4),
      I2 => \sub_ln1364_15_reg_4002[10]_i_3_n_2\,
      I3 => \sub_ln1364_15_reg_4002_reg[9]_0\(5),
      I4 => \sub_ln1364_15_reg_4002_reg[9]_0\(7),
      O => \sub_ln1364_15_reg_4002[9]_i_1_n_2\
    );
\sub_ln1364_15_reg_4002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sext_ln1364_13_fu_1878_p1__0\(0),
      Q => sub_ln1364_15_reg_4002(0),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_15_reg_3942_reg[1]_i_1_0\(0),
      CO(2) => \sub_ln1364_15_reg_4002_reg[0]_i_1_n_3\,
      CO(1) => \sub_ln1364_15_reg_4002_reg[0]_i_1_n_4\,
      CO(0) => \sub_ln1364_15_reg_4002_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => sext_ln1364_13_fu_1878_p1(1),
      O(2) => \sext_ln1364_13_fu_1878_p1__0\(0),
      O(1 downto 0) => \NLW_sub_ln1364_15_reg_4002_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \sub_ln1364_15_reg_4002[0]_i_2_n_2\,
      S(2) => \sub_ln1364_15_reg_4002[0]_i_3_n_2\,
      S(1) => \sub_ln1364_15_reg_4002[0]_i_4_n_2\,
      S(0) => add_ln69_15_fu_1716_p2(0)
    );
\sub_ln1364_15_reg_4002_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[10]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(10),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[1]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(1),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[2]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(2),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[3]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(3),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[4]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(4),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[5]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(5),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[6]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(6),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[7]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(7),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[8]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(8),
      R => '0'
    );
\sub_ln1364_15_reg_4002_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_15_reg_4002[9]_i_1_n_2\,
      Q => sub_ln1364_15_reg_4002(9),
      R => '0'
    );
\sub_ln1364_9_reg_3957[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_6_fu_1614_p2(3),
      O => \sub_ln1364_9_reg_3957[0]_i_2_n_2\
    );
\sub_ln1364_9_reg_3957[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_6_fu_1614_p2(2),
      O => \sub_ln1364_9_reg_3957[0]_i_3_n_2\
    );
\sub_ln1364_9_reg_3957[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln69_6_fu_1614_p2(1),
      O => \sub_ln1364_9_reg_3957[0]_i_4_n_2\
    );
\sub_ln1364_9_reg_3957[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(6),
      I1 => \sub_ln1364_9_reg_3957_reg[9]_0\(4),
      I2 => \sub_ln1364_9_reg_3957[10]_i_3_n_2\,
      I3 => \sub_ln1364_9_reg_3957_reg[9]_0\(5),
      I4 => \sub_ln1364_9_reg_3957_reg[9]_0\(7),
      O => \sub_ln1364_9_reg_3957[10]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(2),
      I1 => \sub_ln1364_9_reg_3957_reg[9]_0\(0),
      I2 => \sext_ln1364_fu_1746_p1__0\(0),
      I3 => sext_ln1364_fu_1746_p1(1),
      I4 => \sub_ln1364_9_reg_3957_reg[9]_0\(1),
      I5 => \sub_ln1364_9_reg_3957_reg[9]_0\(3),
      O => \sub_ln1364_9_reg_3957[10]_i_3_n_2\
    );
\sub_ln1364_9_reg_3957[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln1364_fu_1746_p1__0\(0),
      I1 => sext_ln1364_fu_1746_p1(1),
      O => \sub_ln1364_9_reg_3957[1]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sext_ln1364_fu_1746_p1(1),
      I1 => \sext_ln1364_fu_1746_p1__0\(0),
      I2 => \sub_ln1364_9_reg_3957_reg[9]_0\(0),
      O => \sub_ln1364_9_reg_3957[2]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(0),
      I1 => \sext_ln1364_fu_1746_p1__0\(0),
      I2 => sext_ln1364_fu_1746_p1(1),
      I3 => \sub_ln1364_9_reg_3957_reg[9]_0\(1),
      O => \sub_ln1364_9_reg_3957[3]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(1),
      I1 => sext_ln1364_fu_1746_p1(1),
      I2 => \sext_ln1364_fu_1746_p1__0\(0),
      I3 => \sub_ln1364_9_reg_3957_reg[9]_0\(0),
      I4 => \sub_ln1364_9_reg_3957_reg[9]_0\(2),
      O => \sub_ln1364_9_reg_3957[4]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(2),
      I1 => \sub_ln1364_9_reg_3957_reg[9]_0\(0),
      I2 => \sext_ln1364_fu_1746_p1__0\(0),
      I3 => sext_ln1364_fu_1746_p1(1),
      I4 => \sub_ln1364_9_reg_3957_reg[9]_0\(1),
      I5 => \sub_ln1364_9_reg_3957_reg[9]_0\(3),
      O => \sub_ln1364_9_reg_3957[5]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957[10]_i_3_n_2\,
      I1 => \sub_ln1364_9_reg_3957_reg[9]_0\(4),
      O => \sub_ln1364_9_reg_3957[6]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(4),
      I1 => \sub_ln1364_9_reg_3957[10]_i_3_n_2\,
      I2 => \sub_ln1364_9_reg_3957_reg[9]_0\(5),
      O => \sub_ln1364_9_reg_3957[7]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(5),
      I1 => \sub_ln1364_9_reg_3957[10]_i_3_n_2\,
      I2 => \sub_ln1364_9_reg_3957_reg[9]_0\(4),
      I3 => \sub_ln1364_9_reg_3957_reg[9]_0\(6),
      O => \sub_ln1364_9_reg_3957[8]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \sub_ln1364_9_reg_3957_reg[9]_0\(6),
      I1 => \sub_ln1364_9_reg_3957_reg[9]_0\(4),
      I2 => \sub_ln1364_9_reg_3957[10]_i_3_n_2\,
      I3 => \sub_ln1364_9_reg_3957_reg[9]_0\(5),
      I4 => \sub_ln1364_9_reg_3957_reg[9]_0\(7),
      O => \sub_ln1364_9_reg_3957[9]_i_1_n_2\
    );
\sub_ln1364_9_reg_3957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sext_ln1364_fu_1746_p1__0\(0),
      Q => sub_ln1364_9_reg_3957(0),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln69_6_reg_3885_reg[1]_i_1_0\(0),
      CO(2) => \sub_ln1364_9_reg_3957_reg[0]_i_1_n_3\,
      CO(1) => \sub_ln1364_9_reg_3957_reg[0]_i_1_n_4\,
      CO(0) => \sub_ln1364_9_reg_3957_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => sext_ln1364_fu_1746_p1(1),
      O(2) => \sext_ln1364_fu_1746_p1__0\(0),
      O(1 downto 0) => \NLW_sub_ln1364_9_reg_3957_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \sub_ln1364_9_reg_3957[0]_i_2_n_2\,
      S(2) => \sub_ln1364_9_reg_3957[0]_i_3_n_2\,
      S(1) => \sub_ln1364_9_reg_3957[0]_i_4_n_2\,
      S(0) => add_ln69_6_fu_1614_p2(0)
    );
\sub_ln1364_9_reg_3957_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[10]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(10),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[1]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(1),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[2]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(2),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[3]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(3),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[4]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(4),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[5]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(5),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[6]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(6),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[7]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(7),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[8]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(8),
      R => '0'
    );
\sub_ln1364_9_reg_3957_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \sub_ln1364_9_reg_3957[9]_i_1_n_2\,
      Q => sub_ln1364_9_reg_3957(9),
      R => '0'
    );
\tmp_24_reg_3962[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^k_v_9_reg_3848_reg[8]_1\(0),
      O => add_ln69_9_fu_1652_p2(11)
    );
\tmp_24_reg_3962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_9_fu_1652_p2(11),
      Q => tmp_24_reg_3962,
      R => '0'
    );
\tmp_25_reg_3977[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^k_v_7_reg_3833_reg[8]_1\(0),
      O => add_ln69_12_fu_1684_p2(11)
    );
\tmp_25_reg_3977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_12_fu_1684_p2(11),
      Q => tmp_25_reg_3977,
      R => '0'
    );
\tmp_26_reg_3992[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^k_v_8_reg_3843_reg[8]_1\(0),
      O => add_ln69_15_fu_1716_p2(11)
    );
\tmp_26_reg_3992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_15_fu_1716_p2(11),
      Q => tmp_26_reg_3992,
      R => '0'
    );
\tmp_56_reg_3771[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln269_fu_748_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => linebuf_yuv_val_V_3_U_n_26,
      O => \tmp_56_reg_3771[0]_i_1_n_2\
    );
\tmp_56_reg_3771[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[14]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(14),
      O => \tmp_56_reg_3771[0]_i_10_n_2\
    );
\tmp_56_reg_3771[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_3699_reg(13),
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_3_reg_470_reg_n_2_[13]\,
      O => \tmp_56_reg_3771[0]_i_11_n_2\
    );
\tmp_56_reg_3771[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[12]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(12),
      O => \tmp_56_reg_3771[0]_i_12_n_2\
    );
\tmp_56_reg_3771[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[11]\,
      O => \tmp_56_reg_3771[0]_i_14_n_2\
    );
\tmp_56_reg_3771[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[10]\,
      O => \tmp_56_reg_3771[0]_i_15_n_2\
    );
\tmp_56_reg_3771[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[9]\,
      O => \tmp_56_reg_3771[0]_i_16_n_2\
    );
\tmp_56_reg_3771[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[11]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(11),
      O => \tmp_56_reg_3771[0]_i_17_n_2\
    );
\tmp_56_reg_3771[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[10]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(10),
      O => \tmp_56_reg_3771[0]_i_18_n_2\
    );
\tmp_56_reg_3771[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[9]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(9),
      O => \tmp_56_reg_3771[0]_i_19_n_2\
    );
\tmp_56_reg_3771[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_x_fu_765_p2(16),
      I1 => out_y_reg_3672(16),
      O => or_ln537_fu_796_p2(16)
    );
\tmp_56_reg_3771[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_3699_reg(8),
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_3_reg_470_reg_n_2_[8]\,
      O => \tmp_56_reg_3771[0]_i_20_n_2\
    );
\tmp_56_reg_3771[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[7]\,
      O => \tmp_56_reg_3771[0]_i_22_n_2\
    );
\tmp_56_reg_3771[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[5]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(5),
      O => \tmp_56_reg_3771[0]_i_23_n_2\
    );
\tmp_56_reg_3771[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[4]\,
      O => \tmp_56_reg_3771[0]_i_24_n_2\
    );
\tmp_56_reg_3771[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[7]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(7),
      O => \tmp_56_reg_3771[0]_i_25_n_2\
    );
\tmp_56_reg_3771[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_3699_reg(6),
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_3_reg_470_reg_n_2_[6]\,
      O => \tmp_56_reg_3771[0]_i_26_n_2\
    );
\tmp_56_reg_3771[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => z_reg_3699_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[5]\,
      O => \tmp_56_reg_3771[0]_i_27_n_2\
    );
\tmp_56_reg_3771[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[4]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(4),
      O => \tmp_56_reg_3771[0]_i_28_n_2\
    );
\tmp_56_reg_3771[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[3]\,
      O => \tmp_56_reg_3771[0]_i_29_n_2\
    );
\tmp_56_reg_3771[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[1]\,
      O => \tmp_56_reg_3771[0]_i_30_n_2\
    );
\tmp_56_reg_3771[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[3]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(3),
      O => \tmp_56_reg_3771[0]_i_31_n_2\
    );
\tmp_56_reg_3771[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_3699_reg(2),
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_3_reg_470_reg_n_2_[2]\,
      O => \tmp_56_reg_3771[0]_i_32_n_2\
    );
\tmp_56_reg_3771[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[1]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(1),
      O => \tmp_56_reg_3771[0]_i_33_n_2\
    );
\tmp_56_reg_3771[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[0]\,
      O => \tmp_56_reg_3771[0]_i_34_n_2\
    );
\tmp_56_reg_3771[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[16]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(16),
      O => \tmp_56_reg_3771[0]_i_5_n_2\
    );
\tmp_56_reg_3771[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[15]\,
      O => \tmp_56_reg_3771[0]_i_7_n_2\
    );
\tmp_56_reg_3771[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(13),
      O => \tmp_56_reg_3771[0]_i_8_n_2\
    );
\tmp_56_reg_3771[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[15]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(15),
      O => \tmp_56_reg_3771[0]_i_9_n_2\
    );
\tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_56_reg_3771_pp0_iter1_reg,
      Q => \tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15_n_2\
    );
\tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_56_reg_3771_pp0_iter16_reg_reg[0]_srl15_n_2\,
      Q => tmp_56_reg_3771_pp0_iter17_reg,
      R => '0'
    );
\tmp_56_reg_3771_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => tmp_56_reg_3771,
      Q => tmp_56_reg_3771_pp0_iter1_reg,
      R => '0'
    );
\tmp_56_reg_3771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => or_ln537_fu_796_p2(16),
      Q => tmp_56_reg_3771,
      R => '0'
    );
\tmp_56_reg_3771_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_56_reg_3771_reg[0]_i_21_n_2\,
      CO(3) => \tmp_56_reg_3771_reg[0]_i_13_n_2\,
      CO(2) => \tmp_56_reg_3771_reg[0]_i_13_n_3\,
      CO(1) => \tmp_56_reg_3771_reg[0]_i_13_n_4\,
      CO(0) => \tmp_56_reg_3771_reg[0]_i_13_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_56_reg_3771[0]_i_22_n_2\,
      DI(2) => '1',
      DI(1) => \tmp_56_reg_3771[0]_i_23_n_2\,
      DI(0) => \tmp_56_reg_3771[0]_i_24_n_2\,
      O(3 downto 0) => \NLW_tmp_56_reg_3771_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_56_reg_3771[0]_i_25_n_2\,
      S(2) => \tmp_56_reg_3771[0]_i_26_n_2\,
      S(1) => \tmp_56_reg_3771[0]_i_27_n_2\,
      S(0) => \tmp_56_reg_3771[0]_i_28_n_2\
    );
\tmp_56_reg_3771_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_56_reg_3771_reg[0]_i_21_n_2\,
      CO(2) => \tmp_56_reg_3771_reg[0]_i_21_n_3\,
      CO(1) => \tmp_56_reg_3771_reg[0]_i_21_n_4\,
      CO(0) => \tmp_56_reg_3771_reg[0]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_56_reg_3771[0]_i_29_n_2\,
      DI(2) => '1',
      DI(1) => \tmp_56_reg_3771[0]_i_30_n_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_56_reg_3771_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_56_reg_3771[0]_i_31_n_2\,
      S(2) => \tmp_56_reg_3771[0]_i_32_n_2\,
      S(1) => \tmp_56_reg_3771[0]_i_33_n_2\,
      S(0) => \tmp_56_reg_3771[0]_i_34_n_2\
    );
\tmp_56_reg_3771_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_56_reg_3771_reg[0]_i_4_n_2\,
      CO(3 downto 0) => \NLW_tmp_56_reg_3771_reg[0]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_56_reg_3771_reg[0]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => out_x_fu_765_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \tmp_56_reg_3771[0]_i_5_n_2\
    );
\tmp_56_reg_3771_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_56_reg_3771_reg[0]_i_6_n_2\,
      CO(3) => \tmp_56_reg_3771_reg[0]_i_4_n_2\,
      CO(2) => \tmp_56_reg_3771_reg[0]_i_4_n_3\,
      CO(1) => \tmp_56_reg_3771_reg[0]_i_4_n_4\,
      CO(0) => \tmp_56_reg_3771_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_56_reg_3771[0]_i_7_n_2\,
      DI(2) => '1',
      DI(1) => \tmp_56_reg_3771[0]_i_8_n_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_tmp_56_reg_3771_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_56_reg_3771[0]_i_9_n_2\,
      S(2) => \tmp_56_reg_3771[0]_i_10_n_2\,
      S(1) => \tmp_56_reg_3771[0]_i_11_n_2\,
      S(0) => \tmp_56_reg_3771[0]_i_12_n_2\
    );
\tmp_56_reg_3771_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_56_reg_3771_reg[0]_i_13_n_2\,
      CO(3) => \tmp_56_reg_3771_reg[0]_i_6_n_2\,
      CO(2) => \tmp_56_reg_3771_reg[0]_i_6_n_3\,
      CO(1) => \tmp_56_reg_3771_reg[0]_i_6_n_4\,
      CO(0) => \tmp_56_reg_3771_reg[0]_i_6_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_56_reg_3771[0]_i_14_n_2\,
      DI(2) => \tmp_56_reg_3771[0]_i_15_n_2\,
      DI(1) => \tmp_56_reg_3771[0]_i_16_n_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_tmp_56_reg_3771_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_56_reg_3771[0]_i_17_n_2\,
      S(2) => \tmp_56_reg_3771[0]_i_18_n_2\,
      S(1) => \tmp_56_reg_3771[0]_i_19_n_2\,
      S(0) => \tmp_56_reg_3771[0]_i_20_n_2\
    );
\tmp_reg_3947[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^k_v_4_reg_3813_reg[8]_1\(0),
      O => add_ln69_6_fu_1614_p2(11)
    );
\tmp_reg_3947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_6_fu_1614_p2(11),
      Q => tmp_reg_3947,
      R => '0'
    );
\trunc_ln1364_1_reg_3952[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(4),
      I1 => K_V_6_reg_3828(4),
      O => \trunc_ln1364_1_reg_3952[2]_i_10_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(7),
      I1 => K_V_reg_3788(7),
      O => \trunc_ln1364_1_reg_3952[2]_i_12_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(6),
      I1 => K_V_reg_3788(6),
      O => \trunc_ln1364_1_reg_3952[2]_i_13_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(5),
      I1 => K_V_reg_3788(5),
      O => \trunc_ln1364_1_reg_3952[2]_i_14_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(4),
      I1 => K_V_reg_3788(4),
      O => \trunc_ln1364_1_reg_3952[2]_i_15_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(7),
      I1 => sext_ln69_4_fu_1600_p1(7),
      O => \trunc_ln1364_1_reg_3952[2]_i_3_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(6),
      I1 => sext_ln69_4_fu_1600_p1(6),
      O => \trunc_ln1364_1_reg_3952[2]_i_4_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(5),
      I1 => sext_ln69_4_fu_1600_p1(5),
      O => \trunc_ln1364_1_reg_3952[2]_i_5_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(4),
      I1 => sext_ln69_4_fu_1600_p1(4),
      O => \trunc_ln1364_1_reg_3952[2]_i_6_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(7),
      I1 => K_V_6_reg_3828(7),
      O => \trunc_ln1364_1_reg_3952[2]_i_7_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(6),
      I1 => K_V_6_reg_3828(6),
      O => \trunc_ln1364_1_reg_3952[2]_i_8_n_2\
    );
\trunc_ln1364_1_reg_3952[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(5),
      I1 => K_V_6_reg_3828(5),
      O => \trunc_ln1364_1_reg_3952[2]_i_9_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_2_reg_3803(9),
      O => \trunc_ln1364_1_reg_3952[6]_i_10_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(9),
      I1 => K_V_reg_3788(9),
      O => \trunc_ln1364_1_reg_3952[6]_i_11_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_2_reg_3803(8),
      I1 => K_V_reg_3788(8),
      O => \trunc_ln1364_1_reg_3952[6]_i_12_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_3\,
      I1 => \trunc_ln1364_1_reg_3952_reg[6]_i_9_n_3\,
      O => \trunc_ln1364_1_reg_3952[6]_i_3_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(9),
      I1 => sext_ln69_4_fu_1600_p1(9),
      O => \trunc_ln1364_1_reg_3952[6]_i_4_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_5_fu_1610_p1(8),
      I1 => sext_ln69_4_fu_1600_p1(8),
      O => \trunc_ln1364_1_reg_3952[6]_i_5_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_4_reg_3813(9),
      O => \trunc_ln1364_1_reg_3952[6]_i_6_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(9),
      I1 => K_V_6_reg_3828(9),
      O => \trunc_ln1364_1_reg_3952[6]_i_7_n_2\
    );
\trunc_ln1364_1_reg_3952[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_4_reg_3813(8),
      I1 => K_V_6_reg_3828(8),
      O => \trunc_ln1364_1_reg_3952[6]_i_8_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_6_fu_1614_p2(2),
      Q => trunc_ln1364_1_reg_3952(0),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_6_fu_1614_p2(3),
      Q => trunc_ln1364_1_reg_3952(1),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(0),
      Q => trunc_ln1364_1_reg_3952(2),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_6_reg_3885_reg[1]_i_1_n_2\,
      CO(3) => \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_5_fu_1610_p1(7 downto 4),
      O(3 downto 0) => \^k_v_4_reg_3813_reg[8]_0\(3 downto 0),
      S(3) => \trunc_ln1364_1_reg_3952[2]_i_3_n_2\,
      S(2) => \trunc_ln1364_1_reg_3952[2]_i_4_n_2\,
      S(1) => \trunc_ln1364_1_reg_3952[2]_i_5_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[2]_i_6_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_6_reg_3885_reg[1]_i_11_n_2\,
      CO(3) => \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_2\,
      CO(2) => \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_3\,
      CO(1) => \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_4\,
      CO(0) => \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_2_reg_3803(7 downto 4),
      O(3 downto 0) => sext_ln69_4_fu_1600_p1(7 downto 4),
      S(3) => \trunc_ln1364_1_reg_3952[2]_i_12_n_2\,
      S(2) => \trunc_ln1364_1_reg_3952[2]_i_13_n_2\,
      S(1) => \trunc_ln1364_1_reg_3952[2]_i_14_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[2]_i_15_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_6_reg_3885_reg[1]_i_2_n_2\,
      CO(3) => \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_2\,
      CO(2) => \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_3\,
      CO(1) => \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_4\,
      CO(0) => \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_4_reg_3813(7 downto 4),
      O(3 downto 0) => sext_ln69_5_fu_1610_p1(7 downto 4),
      S(3) => \trunc_ln1364_1_reg_3952[2]_i_7_n_2\,
      S(2) => \trunc_ln1364_1_reg_3952[2]_i_8_n_2\,
      S(1) => \trunc_ln1364_1_reg_3952[2]_i_9_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[2]_i_10_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(1),
      Q => trunc_ln1364_1_reg_3952(3),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(2),
      Q => trunc_ln1364_1_reg_3952(4),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(3),
      Q => trunc_ln1364_1_reg_3952(5),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(4),
      Q => trunc_ln1364_1_reg_3952(6),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_1_reg_3952_reg[2]_i_1_n_2\,
      CO(3) => \^k_v_4_reg_3813_reg[8]_1\(0),
      CO(2) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln1364_1_reg_3952_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln1364_1_reg_3952_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_3\,
      DI(1 downto 0) => sext_ln69_5_fu_1610_p1(9 downto 8),
      O(3) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^k_v_4_reg_3813_reg[8]_0\(6 downto 4),
      S(3) => '1',
      S(2) => \trunc_ln1364_1_reg_3952[6]_i_3_n_2\,
      S(1) => \trunc_ln1364_1_reg_3952[6]_i_4_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[6]_i_5_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_1_reg_3952_reg[2]_i_2_n_2\,
      CO(3) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_3\,
      CO(1) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_1_reg_3952_reg[6]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_1_reg_3952[6]_i_6_n_2\,
      DI(0) => K_V_4_reg_3813(8),
      O(3 downto 2) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_5_fu_1610_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_1_reg_3952[6]_i_7_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[6]_i_8_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_1_reg_3952_reg[2]_i_11_n_2\,
      CO(3) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_1_reg_3952_reg[6]_i_9_n_3\,
      CO(1) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_1_reg_3952_reg[6]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_1_reg_3952[6]_i_10_n_2\,
      DI(0) => K_V_2_reg_3803(8),
      O(3 downto 2) => \NLW_trunc_ln1364_1_reg_3952_reg[6]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_4_fu_1600_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_1_reg_3952[6]_i_11_n_2\,
      S(0) => \trunc_ln1364_1_reg_3952[6]_i_12_n_2\
    );
\trunc_ln1364_1_reg_3952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(5),
      Q => trunc_ln1364_1_reg_3952(7),
      R => '0'
    );
\trunc_ln1364_1_reg_3952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_4_reg_3813_reg[8]_0\(6),
      Q => trunc_ln1364_1_reg_3952(8),
      R => '0'
    );
\trunc_ln1364_3_reg_3967[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(4),
      I1 => K_V_11_reg_3858(4),
      O => \trunc_ln1364_3_reg_3967[2]_i_10_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(7),
      I1 => K_V_12_reg_3793(7),
      O => \trunc_ln1364_3_reg_3967[2]_i_12_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(6),
      I1 => K_V_12_reg_3793(6),
      O => \trunc_ln1364_3_reg_3967[2]_i_13_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(5),
      I1 => K_V_12_reg_3793(5),
      O => \trunc_ln1364_3_reg_3967[2]_i_14_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(4),
      I1 => K_V_12_reg_3793(4),
      O => \trunc_ln1364_3_reg_3967[2]_i_15_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(7),
      I1 => sext_ln69_10_fu_1638_p1(7),
      O => \trunc_ln1364_3_reg_3967[2]_i_3_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(6),
      I1 => sext_ln69_10_fu_1638_p1(6),
      O => \trunc_ln1364_3_reg_3967[2]_i_4_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(5),
      I1 => sext_ln69_10_fu_1638_p1(5),
      O => \trunc_ln1364_3_reg_3967[2]_i_5_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(4),
      I1 => sext_ln69_10_fu_1638_p1(4),
      O => \trunc_ln1364_3_reg_3967[2]_i_6_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(7),
      I1 => K_V_11_reg_3858(7),
      O => \trunc_ln1364_3_reg_3967[2]_i_7_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(6),
      I1 => K_V_11_reg_3858(6),
      O => \trunc_ln1364_3_reg_3967[2]_i_8_n_2\
    );
\trunc_ln1364_3_reg_3967[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(5),
      I1 => K_V_11_reg_3858(5),
      O => \trunc_ln1364_3_reg_3967[2]_i_9_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_3_reg_3808(9),
      O => \trunc_ln1364_3_reg_3967[6]_i_10_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(9),
      I1 => K_V_12_reg_3793(9),
      O => \trunc_ln1364_3_reg_3967[6]_i_11_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_3_reg_3808(8),
      I1 => K_V_12_reg_3793(8),
      O => \trunc_ln1364_3_reg_3967[6]_i_12_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_3\,
      I1 => \trunc_ln1364_3_reg_3967_reg[6]_i_9_n_3\,
      O => \trunc_ln1364_3_reg_3967[6]_i_3_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(9),
      I1 => sext_ln69_10_fu_1638_p1(9),
      O => \trunc_ln1364_3_reg_3967[6]_i_4_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_11_fu_1648_p1(8),
      I1 => sext_ln69_10_fu_1638_p1(8),
      O => \trunc_ln1364_3_reg_3967[6]_i_5_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_9_reg_3848(9),
      O => \trunc_ln1364_3_reg_3967[6]_i_6_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(9),
      I1 => K_V_11_reg_3858(9),
      O => \trunc_ln1364_3_reg_3967[6]_i_7_n_2\
    );
\trunc_ln1364_3_reg_3967[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_9_reg_3848(8),
      I1 => K_V_11_reg_3858(8),
      O => \trunc_ln1364_3_reg_3967[6]_i_8_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_9_fu_1652_p2(2),
      Q => trunc_ln1364_3_reg_3967(0),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_9_fu_1652_p2(3),
      Q => trunc_ln1364_3_reg_3967(1),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(0),
      Q => trunc_ln1364_3_reg_3967(2),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_9_reg_3912_reg[1]_i_2_n_2\,
      CO(3) => \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_11_fu_1648_p1(7 downto 4),
      O(3 downto 0) => \^k_v_9_reg_3848_reg[8]_0\(3 downto 0),
      S(3) => \trunc_ln1364_3_reg_3967[2]_i_3_n_2\,
      S(2) => \trunc_ln1364_3_reg_3967[2]_i_4_n_2\,
      S(1) => \trunc_ln1364_3_reg_3967[2]_i_5_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[2]_i_6_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_9_reg_3912_reg[1]_i_12_n_2\,
      CO(3) => \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_2\,
      CO(2) => \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_3\,
      CO(1) => \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_4\,
      CO(0) => \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_3_reg_3808(7 downto 4),
      O(3 downto 0) => sext_ln69_10_fu_1638_p1(7 downto 4),
      S(3) => \trunc_ln1364_3_reg_3967[2]_i_12_n_2\,
      S(2) => \trunc_ln1364_3_reg_3967[2]_i_13_n_2\,
      S(1) => \trunc_ln1364_3_reg_3967[2]_i_14_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[2]_i_15_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_9_reg_3912_reg[1]_i_3_n_2\,
      CO(3) => \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_2\,
      CO(2) => \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_3\,
      CO(1) => \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_4\,
      CO(0) => \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_9_reg_3848(7 downto 4),
      O(3 downto 0) => sext_ln69_11_fu_1648_p1(7 downto 4),
      S(3) => \trunc_ln1364_3_reg_3967[2]_i_7_n_2\,
      S(2) => \trunc_ln1364_3_reg_3967[2]_i_8_n_2\,
      S(1) => \trunc_ln1364_3_reg_3967[2]_i_9_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[2]_i_10_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(1),
      Q => trunc_ln1364_3_reg_3967(3),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(2),
      Q => trunc_ln1364_3_reg_3967(4),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(3),
      Q => trunc_ln1364_3_reg_3967(5),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(4),
      Q => trunc_ln1364_3_reg_3967(6),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_3_reg_3967_reg[2]_i_1_n_2\,
      CO(3) => \^k_v_9_reg_3848_reg[8]_1\(0),
      CO(2) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln1364_3_reg_3967_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln1364_3_reg_3967_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_3\,
      DI(1 downto 0) => sext_ln69_11_fu_1648_p1(9 downto 8),
      O(3) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^k_v_9_reg_3848_reg[8]_0\(6 downto 4),
      S(3) => '1',
      S(2) => \trunc_ln1364_3_reg_3967[6]_i_3_n_2\,
      S(1) => \trunc_ln1364_3_reg_3967[6]_i_4_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[6]_i_5_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_3_reg_3967_reg[2]_i_2_n_2\,
      CO(3) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_3\,
      CO(1) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_3_reg_3967_reg[6]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_3_reg_3967[6]_i_6_n_2\,
      DI(0) => K_V_9_reg_3848(8),
      O(3 downto 2) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_11_fu_1648_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_3_reg_3967[6]_i_7_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[6]_i_8_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_3_reg_3967_reg[2]_i_11_n_2\,
      CO(3) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_3_reg_3967_reg[6]_i_9_n_3\,
      CO(1) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_3_reg_3967_reg[6]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_3_reg_3967[6]_i_10_n_2\,
      DI(0) => K_V_3_reg_3808(8),
      O(3 downto 2) => \NLW_trunc_ln1364_3_reg_3967_reg[6]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_10_fu_1638_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_3_reg_3967[6]_i_11_n_2\,
      S(0) => \trunc_ln1364_3_reg_3967[6]_i_12_n_2\
    );
\trunc_ln1364_3_reg_3967_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(5),
      Q => trunc_ln1364_3_reg_3967(7),
      R => '0'
    );
\trunc_ln1364_3_reg_3967_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_9_reg_3848_reg[8]_0\(6),
      Q => trunc_ln1364_3_reg_3967(8),
      R => '0'
    );
\trunc_ln1364_5_reg_3982[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(4),
      I1 => K_V_9_reg_3848(4),
      O => \trunc_ln1364_5_reg_3982[2]_i_10_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(7),
      I1 => K_V_3_reg_3808(7),
      O => \trunc_ln1364_5_reg_3982[2]_i_12_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(6),
      I1 => K_V_3_reg_3808(6),
      O => \trunc_ln1364_5_reg_3982[2]_i_13_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(5),
      I1 => K_V_3_reg_3808(5),
      O => \trunc_ln1364_5_reg_3982[2]_i_14_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(4),
      I1 => K_V_3_reg_3808(4),
      O => \trunc_ln1364_5_reg_3982[2]_i_15_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(7),
      I1 => sext_ln69_14_fu_1670_p1(7),
      O => \trunc_ln1364_5_reg_3982[2]_i_3_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(6),
      I1 => sext_ln69_14_fu_1670_p1(6),
      O => \trunc_ln1364_5_reg_3982[2]_i_4_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(5),
      I1 => sext_ln69_14_fu_1670_p1(5),
      O => \trunc_ln1364_5_reg_3982[2]_i_5_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(4),
      I1 => sext_ln69_14_fu_1670_p1(4),
      O => \trunc_ln1364_5_reg_3982[2]_i_6_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(7),
      I1 => K_V_9_reg_3848(7),
      O => \trunc_ln1364_5_reg_3982[2]_i_7_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(6),
      I1 => K_V_9_reg_3848(6),
      O => \trunc_ln1364_5_reg_3982[2]_i_8_n_2\
    );
\trunc_ln1364_5_reg_3982[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(5),
      I1 => K_V_9_reg_3848(5),
      O => \trunc_ln1364_5_reg_3982[2]_i_9_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_5_reg_3823(9),
      O => \trunc_ln1364_5_reg_3982[6]_i_10_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(9),
      I1 => K_V_3_reg_3808(9),
      O => \trunc_ln1364_5_reg_3982[6]_i_11_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_5_reg_3823(8),
      I1 => K_V_3_reg_3808(8),
      O => \trunc_ln1364_5_reg_3982[6]_i_12_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_3\,
      I1 => \trunc_ln1364_5_reg_3982_reg[6]_i_9_n_3\,
      O => \trunc_ln1364_5_reg_3982[6]_i_3_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(9),
      I1 => sext_ln69_14_fu_1670_p1(9),
      O => \trunc_ln1364_5_reg_3982[6]_i_4_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_15_fu_1680_p1(8),
      I1 => sext_ln69_14_fu_1670_p1(8),
      O => \trunc_ln1364_5_reg_3982[6]_i_5_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_7_reg_3833(9),
      O => \trunc_ln1364_5_reg_3982[6]_i_6_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(9),
      I1 => K_V_9_reg_3848(9),
      O => \trunc_ln1364_5_reg_3982[6]_i_7_n_2\
    );
\trunc_ln1364_5_reg_3982[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_7_reg_3833(8),
      I1 => K_V_9_reg_3848(8),
      O => \trunc_ln1364_5_reg_3982[6]_i_8_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_12_fu_1684_p2(2),
      Q => trunc_ln1364_5_reg_3982(0),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_12_fu_1684_p2(3),
      Q => trunc_ln1364_5_reg_3982(1),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(0),
      Q => trunc_ln1364_5_reg_3982(2),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_12_reg_3927_reg[1]_i_1_n_2\,
      CO(3) => \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_15_fu_1680_p1(7 downto 4),
      O(3 downto 0) => \^k_v_7_reg_3833_reg[8]_0\(3 downto 0),
      S(3) => \trunc_ln1364_5_reg_3982[2]_i_3_n_2\,
      S(2) => \trunc_ln1364_5_reg_3982[2]_i_4_n_2\,
      S(1) => \trunc_ln1364_5_reg_3982[2]_i_5_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[2]_i_6_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_12_reg_3927_reg[1]_i_11_n_2\,
      CO(3) => \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_2\,
      CO(2) => \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_3\,
      CO(1) => \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_4\,
      CO(0) => \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_5_reg_3823(7 downto 4),
      O(3 downto 0) => sext_ln69_14_fu_1670_p1(7 downto 4),
      S(3) => \trunc_ln1364_5_reg_3982[2]_i_12_n_2\,
      S(2) => \trunc_ln1364_5_reg_3982[2]_i_13_n_2\,
      S(1) => \trunc_ln1364_5_reg_3982[2]_i_14_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[2]_i_15_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_12_reg_3927_reg[1]_i_2_n_2\,
      CO(3) => \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_2\,
      CO(2) => \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_3\,
      CO(1) => \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_4\,
      CO(0) => \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_7_reg_3833(7 downto 4),
      O(3 downto 0) => sext_ln69_15_fu_1680_p1(7 downto 4),
      S(3) => \trunc_ln1364_5_reg_3982[2]_i_7_n_2\,
      S(2) => \trunc_ln1364_5_reg_3982[2]_i_8_n_2\,
      S(1) => \trunc_ln1364_5_reg_3982[2]_i_9_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[2]_i_10_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(1),
      Q => trunc_ln1364_5_reg_3982(3),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(2),
      Q => trunc_ln1364_5_reg_3982(4),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(3),
      Q => trunc_ln1364_5_reg_3982(5),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(4),
      Q => trunc_ln1364_5_reg_3982(6),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_5_reg_3982_reg[2]_i_1_n_2\,
      CO(3) => \^k_v_7_reg_3833_reg[8]_1\(0),
      CO(2) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln1364_5_reg_3982_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln1364_5_reg_3982_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_3\,
      DI(1 downto 0) => sext_ln69_15_fu_1680_p1(9 downto 8),
      O(3) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^k_v_7_reg_3833_reg[8]_0\(6 downto 4),
      S(3) => '1',
      S(2) => \trunc_ln1364_5_reg_3982[6]_i_3_n_2\,
      S(1) => \trunc_ln1364_5_reg_3982[6]_i_4_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[6]_i_5_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_5_reg_3982_reg[2]_i_2_n_2\,
      CO(3) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_3\,
      CO(1) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_5_reg_3982_reg[6]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_5_reg_3982[6]_i_6_n_2\,
      DI(0) => K_V_7_reg_3833(8),
      O(3 downto 2) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_15_fu_1680_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_5_reg_3982[6]_i_7_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[6]_i_8_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_5_reg_3982_reg[2]_i_11_n_2\,
      CO(3) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_5_reg_3982_reg[6]_i_9_n_3\,
      CO(1) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_5_reg_3982_reg[6]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_5_reg_3982[6]_i_10_n_2\,
      DI(0) => K_V_5_reg_3823(8),
      O(3 downto 2) => \NLW_trunc_ln1364_5_reg_3982_reg[6]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_14_fu_1670_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_5_reg_3982[6]_i_11_n_2\,
      S(0) => \trunc_ln1364_5_reg_3982[6]_i_12_n_2\
    );
\trunc_ln1364_5_reg_3982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(5),
      Q => trunc_ln1364_5_reg_3982(7),
      R => '0'
    );
\trunc_ln1364_5_reg_3982_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_7_reg_3833_reg[8]_0\(6),
      Q => trunc_ln1364_5_reg_3982(8),
      R => '0'
    );
\trunc_ln1364_7_reg_3997[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(4),
      I1 => K_V_10_reg_3853(4),
      O => \trunc_ln1364_7_reg_3997[2]_i_10_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(7),
      I1 => K_V_reg_3788(7),
      O => \trunc_ln1364_7_reg_3997[2]_i_12_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(6),
      I1 => K_V_reg_3788(6),
      O => \trunc_ln1364_7_reg_3997[2]_i_13_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(5),
      I1 => K_V_reg_3788(5),
      O => \trunc_ln1364_7_reg_3997[2]_i_14_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(4),
      I1 => K_V_reg_3788(4),
      O => \trunc_ln1364_7_reg_3997[2]_i_15_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(7),
      I1 => sext_ln69_18_fu_1702_p1(7),
      O => \trunc_ln1364_7_reg_3997[2]_i_3_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(6),
      I1 => sext_ln69_18_fu_1702_p1(6),
      O => \trunc_ln1364_7_reg_3997[2]_i_4_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(5),
      I1 => sext_ln69_18_fu_1702_p1(5),
      O => \trunc_ln1364_7_reg_3997[2]_i_5_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(4),
      I1 => sext_ln69_18_fu_1702_p1(4),
      O => \trunc_ln1364_7_reg_3997[2]_i_6_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(7),
      I1 => K_V_10_reg_3853(7),
      O => \trunc_ln1364_7_reg_3997[2]_i_7_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(6),
      I1 => K_V_10_reg_3853(6),
      O => \trunc_ln1364_7_reg_3997[2]_i_8_n_2\
    );
\trunc_ln1364_7_reg_3997[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(5),
      I1 => K_V_10_reg_3853(5),
      O => \trunc_ln1364_7_reg_3997[2]_i_9_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_6_reg_3828(9),
      O => \trunc_ln1364_7_reg_3997[6]_i_10_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(9),
      I1 => K_V_reg_3788(9),
      O => \trunc_ln1364_7_reg_3997[6]_i_11_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_6_reg_3828(8),
      I1 => K_V_reg_3788(8),
      O => \trunc_ln1364_7_reg_3997[6]_i_12_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_3\,
      I1 => \trunc_ln1364_7_reg_3997_reg[6]_i_9_n_3\,
      O => \trunc_ln1364_7_reg_3997[6]_i_3_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(9),
      I1 => sext_ln69_18_fu_1702_p1(9),
      O => \trunc_ln1364_7_reg_3997[6]_i_4_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln69_19_fu_1712_p1(8),
      I1 => sext_ln69_18_fu_1702_p1(8),
      O => \trunc_ln1364_7_reg_3997[6]_i_5_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_V_8_reg_3843(9),
      O => \trunc_ln1364_7_reg_3997[6]_i_6_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(9),
      I1 => K_V_10_reg_3853(9),
      O => \trunc_ln1364_7_reg_3997[6]_i_7_n_2\
    );
\trunc_ln1364_7_reg_3997[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_V_8_reg_3843(8),
      I1 => K_V_10_reg_3853(8),
      O => \trunc_ln1364_7_reg_3997[6]_i_8_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_15_fu_1716_p2(2),
      Q => trunc_ln1364_7_reg_3997(0),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => add_ln69_15_fu_1716_p2(3),
      Q => trunc_ln1364_7_reg_3997(1),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(0),
      Q => trunc_ln1364_7_reg_3997(2),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_15_reg_3942_reg[1]_i_1_n_2\,
      CO(3) => \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln69_19_fu_1712_p1(7 downto 4),
      O(3 downto 0) => \^k_v_8_reg_3843_reg[8]_0\(3 downto 0),
      S(3) => \trunc_ln1364_7_reg_3997[2]_i_3_n_2\,
      S(2) => \trunc_ln1364_7_reg_3997[2]_i_4_n_2\,
      S(1) => \trunc_ln1364_7_reg_3997[2]_i_5_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[2]_i_6_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_15_reg_3942_reg[1]_i_11_n_2\,
      CO(3) => \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_2\,
      CO(2) => \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_3\,
      CO(1) => \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_4\,
      CO(0) => \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_6_reg_3828(7 downto 4),
      O(3 downto 0) => sext_ln69_18_fu_1702_p1(7 downto 4),
      S(3) => \trunc_ln1364_7_reg_3997[2]_i_12_n_2\,
      S(2) => \trunc_ln1364_7_reg_3997[2]_i_13_n_2\,
      S(1) => \trunc_ln1364_7_reg_3997[2]_i_14_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[2]_i_15_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln69_15_reg_3942_reg[1]_i_2_n_2\,
      CO(3) => \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_2\,
      CO(2) => \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_3\,
      CO(1) => \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_4\,
      CO(0) => \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => K_V_8_reg_3843(7 downto 4),
      O(3 downto 0) => sext_ln69_19_fu_1712_p1(7 downto 4),
      S(3) => \trunc_ln1364_7_reg_3997[2]_i_7_n_2\,
      S(2) => \trunc_ln1364_7_reg_3997[2]_i_8_n_2\,
      S(1) => \trunc_ln1364_7_reg_3997[2]_i_9_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[2]_i_10_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(1),
      Q => trunc_ln1364_7_reg_3997(3),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(2),
      Q => trunc_ln1364_7_reg_3997(4),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(3),
      Q => trunc_ln1364_7_reg_3997(5),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(4),
      Q => trunc_ln1364_7_reg_3997(6),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_7_reg_3997_reg[2]_i_1_n_2\,
      CO(3) => \^k_v_8_reg_3843_reg[8]_1\(0),
      CO(2) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln1364_7_reg_3997_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln1364_7_reg_3997_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_3\,
      DI(1 downto 0) => sext_ln69_19_fu_1712_p1(9 downto 8),
      O(3) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^k_v_8_reg_3843_reg[8]_0\(6 downto 4),
      S(3) => '1',
      S(2) => \trunc_ln1364_7_reg_3997[6]_i_3_n_2\,
      S(1) => \trunc_ln1364_7_reg_3997[6]_i_4_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[6]_i_5_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_7_reg_3997_reg[2]_i_2_n_2\,
      CO(3) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_3\,
      CO(1) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_7_reg_3997_reg[6]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_7_reg_3997[6]_i_6_n_2\,
      DI(0) => K_V_8_reg_3843(8),
      O(3 downto 2) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_19_fu_1712_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_7_reg_3997[6]_i_7_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[6]_i_8_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1364_7_reg_3997_reg[2]_i_11_n_2\,
      CO(3) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1364_7_reg_3997_reg[6]_i_9_n_3\,
      CO(1) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \trunc_ln1364_7_reg_3997_reg[6]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \trunc_ln1364_7_reg_3997[6]_i_10_n_2\,
      DI(0) => K_V_6_reg_3828(8),
      O(3 downto 2) => \NLW_trunc_ln1364_7_reg_3997_reg[6]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln69_18_fu_1702_p1(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \trunc_ln1364_7_reg_3997[6]_i_11_n_2\,
      S(0) => \trunc_ln1364_7_reg_3997[6]_i_12_n_2\
    );
\trunc_ln1364_7_reg_3997_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(5),
      Q => trunc_ln1364_7_reg_3997(7),
      R => '0'
    );
\trunc_ln1364_7_reg_3997_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln434_reg_40070,
      D => \^k_v_8_reg_3843_reg[8]_0\(6),
      Q => trunc_ln1364_7_reg_3997(8),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(1),
      Q => trunc_ln244_1_reg_3652(0),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(11),
      Q => trunc_ln244_1_reg_3652(10),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(12),
      Q => trunc_ln244_1_reg_3652(11),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(13),
      Q => trunc_ln244_1_reg_3652(12),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(14),
      Q => trunc_ln244_1_reg_3652(13),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(15),
      Q => trunc_ln244_1_reg_3652(14),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(2),
      Q => trunc_ln244_1_reg_3652(1),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(3),
      Q => trunc_ln244_1_reg_3652(2),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(4),
      Q => trunc_ln244_1_reg_3652(3),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(5),
      Q => trunc_ln244_1_reg_3652(4),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(6),
      Q => trunc_ln244_1_reg_3652(5),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(7),
      Q => trunc_ln244_1_reg_3652(6),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(8),
      Q => trunc_ln244_1_reg_3652(7),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(9),
      Q => trunc_ln244_1_reg_3652(8),
      R => '0'
    );
\trunc_ln244_1_reg_3652_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(10),
      Q => trunc_ln244_1_reg_3652(9),
      R => '0'
    );
\trunc_ln455_1_reg_4234[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(22),
      O => \trunc_ln455_1_reg_4234[10]_i_2_n_2\
    );
\trunc_ln455_1_reg_4234[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(21),
      O => \trunc_ln455_1_reg_4234[10]_i_3_n_2\
    );
\trunc_ln455_1_reg_4234[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(20),
      O => \trunc_ln455_1_reg_4234[10]_i_4_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(9),
      O => \trunc_ln455_1_reg_4234[2]_i_10_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(8),
      O => \trunc_ln455_1_reg_4234[2]_i_11_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(7),
      O => \trunc_ln455_1_reg_4234[2]_i_13_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(6),
      O => \trunc_ln455_1_reg_4234[2]_i_14_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(5),
      O => \trunc_ln455_1_reg_4234[2]_i_15_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(4),
      O => \trunc_ln455_1_reg_4234[2]_i_16_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(3),
      O => \trunc_ln455_1_reg_4234[2]_i_17_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(2),
      O => \trunc_ln455_1_reg_4234[2]_i_18_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(1),
      O => \trunc_ln455_1_reg_4234[2]_i_19_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(15),
      O => \trunc_ln455_1_reg_4234[2]_i_3_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(14),
      O => \trunc_ln455_1_reg_4234[2]_i_4_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(13),
      O => \trunc_ln455_1_reg_4234[2]_i_5_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(12),
      O => \trunc_ln455_1_reg_4234[2]_i_6_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(11),
      O => \trunc_ln455_1_reg_4234[2]_i_8_n_2\
    );
\trunc_ln455_1_reg_4234[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln455_fu_3239_p2__0\(10),
      O => \trunc_ln455_1_reg_4234[2]_i_9_n_2\
    );
\trunc_ln455_1_reg_4234[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(19),
      O => \trunc_ln455_1_reg_4234[6]_i_2_n_2\
    );
\trunc_ln455_1_reg_4234[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(18),
      O => \trunc_ln455_1_reg_4234[6]_i_3_n_2\
    );
\trunc_ln455_1_reg_4234[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(17),
      O => \trunc_ln455_1_reg_4234[6]_i_4_n_2\
    );
\trunc_ln455_1_reg_4234[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln455_fu_3239_p2(16),
      O => \trunc_ln455_1_reg_4234[6]_i_5_n_2\
    );
\trunc_ln455_1_reg_4234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(0),
      Q => trunc_ln455_1_reg_4234(0),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(10),
      Q => trunc_ln455_1_reg_4234(10),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(1),
      Q => trunc_ln455_1_reg_4234(1),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(2),
      Q => trunc_ln455_1_reg_4234(2),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln455_1_reg_4234_reg[2]_i_2_n_2\,
      CO(3) => \trunc_ln455_1_reg_4234_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln455_1_reg_4234_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_trunc_ln455_1_reg_4234_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln455_1_reg_4234[2]_i_3_n_2\,
      S(2) => \trunc_ln455_1_reg_4234[2]_i_4_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[2]_i_5_n_2\,
      S(0) => \trunc_ln455_1_reg_4234[2]_i_6_n_2\
    );
\trunc_ln455_1_reg_4234_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln455_1_reg_4234_reg[2]_i_12_n_2\,
      CO(2) => \trunc_ln455_1_reg_4234_reg[2]_i_12_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[2]_i_12_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[2]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_trunc_ln455_1_reg_4234_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln455_1_reg_4234[2]_i_17_n_2\,
      S(2) => \trunc_ln455_1_reg_4234[2]_i_18_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[2]_i_19_n_2\,
      S(0) => \add_ln455_fu_3239_p2__0\(0)
    );
\trunc_ln455_1_reg_4234_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln455_1_reg_4234_reg[2]_i_7_n_2\,
      CO(3) => \trunc_ln455_1_reg_4234_reg[2]_i_2_n_2\,
      CO(2) => \trunc_ln455_1_reg_4234_reg[2]_i_2_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[2]_i_2_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln455_1_reg_4234_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln455_1_reg_4234[2]_i_8_n_2\,
      S(2) => \trunc_ln455_1_reg_4234[2]_i_9_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[2]_i_10_n_2\,
      S(0) => \trunc_ln455_1_reg_4234[2]_i_11_n_2\
    );
\trunc_ln455_1_reg_4234_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln455_1_reg_4234_reg[2]_i_12_n_2\,
      CO(3) => \trunc_ln455_1_reg_4234_reg[2]_i_7_n_2\,
      CO(2) => \trunc_ln455_1_reg_4234_reg[2]_i_7_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[2]_i_7_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[2]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln455_1_reg_4234_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln455_1_reg_4234[2]_i_13_n_2\,
      S(2) => \trunc_ln455_1_reg_4234[2]_i_14_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[2]_i_15_n_2\,
      S(0) => \trunc_ln455_1_reg_4234[2]_i_16_n_2\
    );
\trunc_ln455_1_reg_4234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(3),
      Q => trunc_ln455_1_reg_4234(3),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(4),
      Q => trunc_ln455_1_reg_4234(4),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(5),
      Q => trunc_ln455_1_reg_4234(5),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(6),
      Q => trunc_ln455_1_reg_4234(6),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln455_1_reg_4234_reg[2]_i_1_n_2\,
      CO(3) => \trunc_ln455_1_reg_4234_reg[6]_i_1_n_2\,
      CO(2) => \trunc_ln455_1_reg_4234_reg[6]_i_1_n_3\,
      CO(1) => \trunc_ln455_1_reg_4234_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln455_1_reg_4234_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3) => \trunc_ln455_1_reg_4234[6]_i_2_n_2\,
      S(2) => \trunc_ln455_1_reg_4234[6]_i_3_n_2\,
      S(1) => \trunc_ln455_1_reg_4234[6]_i_4_n_2\,
      S(0) => \trunc_ln455_1_reg_4234[6]_i_5_n_2\
    );
\trunc_ln455_1_reg_4234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(7),
      Q => trunc_ln455_1_reg_4234(7),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(8),
      Q => trunc_ln455_1_reg_4234(8),
      R => '0'
    );
\trunc_ln455_1_reg_4234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln455_reg_42280,
      D => p_0_in(9),
      Q => trunc_ln455_1_reg_4234(9),
      R => '0'
    );
\x_phase_reg_3647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => if_din(0),
      Q => x_phase_reg_3647,
      R => '0'
    );
\xor_i_reg_3677[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln244_1_reg_3652(0),
      I1 => \^y_reg_459_reg[15]_0\(0),
      O => xor_i_fu_721_p2(0)
    );
\xor_i_reg_3677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => xor_i_fu_721_p2(0),
      Q => xor_i_reg_3677(0),
      R => '0'
    );
\xor_i_reg_3677_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(10),
      Q => xor_i_reg_3677(10),
      R => '0'
    );
\xor_i_reg_3677_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(11),
      Q => xor_i_reg_3677(11),
      R => '0'
    );
\xor_i_reg_3677_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(12),
      Q => xor_i_reg_3677(12),
      R => '0'
    );
\xor_i_reg_3677_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(13),
      Q => xor_i_reg_3677(13),
      R => '0'
    );
\xor_i_reg_3677_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(14),
      Q => xor_i_reg_3677(14),
      R => '0'
    );
\xor_i_reg_3677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(1),
      Q => xor_i_reg_3677(1),
      R => '0'
    );
\xor_i_reg_3677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(2),
      Q => xor_i_reg_3677(2),
      R => '0'
    );
\xor_i_reg_3677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(3),
      Q => xor_i_reg_3677(3),
      R => '0'
    );
\xor_i_reg_3677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(4),
      Q => xor_i_reg_3677(4),
      R => '0'
    );
\xor_i_reg_3677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(5),
      Q => xor_i_reg_3677(5),
      R => '0'
    );
\xor_i_reg_3677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(6),
      Q => xor_i_reg_3677(6),
      R => '0'
    );
\xor_i_reg_3677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(7),
      Q => xor_i_reg_3677(7),
      R => '0'
    );
\xor_i_reg_3677_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(8),
      Q => xor_i_reg_3677(8),
      R => '0'
    );
\xor_i_reg_3677_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => trunc_ln244_1_reg_3652(9),
      Q => xor_i_reg_3677(9),
      R => '0'
    );
\y_4_reg_3663[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_459_reg[15]_0\(0),
      O => y_4_fu_696_p2(0)
    );
\y_4_reg_3663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(0),
      Q => y_4_reg_3663(0),
      R => '0'
    );
\y_4_reg_3663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(10),
      Q => y_4_reg_3663(10),
      R => '0'
    );
\y_4_reg_3663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(11),
      Q => y_4_reg_3663(11),
      R => '0'
    );
\y_4_reg_3663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(12),
      Q => y_4_reg_3663(12),
      R => '0'
    );
\y_4_reg_3663_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_3663_reg[8]_i_1_n_2\,
      CO(3) => \y_4_reg_3663_reg[12]_i_1_n_2\,
      CO(2) => \y_4_reg_3663_reg[12]_i_1_n_3\,
      CO(1) => \y_4_reg_3663_reg[12]_i_1_n_4\,
      CO(0) => \y_4_reg_3663_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_696_p2(12 downto 9),
      S(3 downto 0) => \^y_reg_459_reg[15]_0\(12 downto 9)
    );
\y_4_reg_3663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(13),
      Q => y_4_reg_3663(13),
      R => '0'
    );
\y_4_reg_3663_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(14),
      Q => y_4_reg_3663(14),
      R => '0'
    );
\y_4_reg_3663_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(15),
      Q => y_4_reg_3663(15),
      R => '0'
    );
\y_4_reg_3663_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(16),
      Q => y_4_reg_3663(16),
      R => '0'
    );
\y_4_reg_3663_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_3663_reg[12]_i_1_n_2\,
      CO(3) => \NLW_y_4_reg_3663_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_4_reg_3663_reg[16]_i_1_n_3\,
      CO(1) => \y_4_reg_3663_reg[16]_i_1_n_4\,
      CO(0) => \y_4_reg_3663_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_696_p2(16 downto 13),
      S(3) => \y_reg_459_reg_n_2_[16]\,
      S(2 downto 0) => \^y_reg_459_reg[15]_0\(15 downto 13)
    );
\y_4_reg_3663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(1),
      Q => y_4_reg_3663(1),
      R => '0'
    );
\y_4_reg_3663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(2),
      Q => y_4_reg_3663(2),
      R => '0'
    );
\y_4_reg_3663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(3),
      Q => y_4_reg_3663(3),
      R => '0'
    );
\y_4_reg_3663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(4),
      Q => y_4_reg_3663(4),
      R => '0'
    );
\y_4_reg_3663_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_4_reg_3663_reg[4]_i_1_n_2\,
      CO(2) => \y_4_reg_3663_reg[4]_i_1_n_3\,
      CO(1) => \y_4_reg_3663_reg[4]_i_1_n_4\,
      CO(0) => \y_4_reg_3663_reg[4]_i_1_n_5\,
      CYINIT => \^y_reg_459_reg[15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_696_p2(4 downto 1),
      S(3 downto 0) => \^y_reg_459_reg[15]_0\(4 downto 1)
    );
\y_4_reg_3663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(5),
      Q => y_4_reg_3663(5),
      R => '0'
    );
\y_4_reg_3663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(6),
      Q => y_4_reg_3663(6),
      R => '0'
    );
\y_4_reg_3663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(7),
      Q => y_4_reg_3663(7),
      R => '0'
    );
\y_4_reg_3663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(8),
      Q => y_4_reg_3663(8),
      R => '0'
    );
\y_4_reg_3663_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_4_reg_3663_reg[4]_i_1_n_2\,
      CO(3) => \y_4_reg_3663_reg[8]_i_1_n_2\,
      CO(2) => \y_4_reg_3663_reg[8]_i_1_n_3\,
      CO(1) => \y_4_reg_3663_reg[8]_i_1_n_4\,
      CO(0) => \y_4_reg_3663_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_4_fu_696_p2(8 downto 5),
      S(3 downto 0) => \^y_reg_459_reg[15]_0\(8 downto 5)
    );
\y_4_reg_3663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_696_p2(9),
      Q => y_4_reg_3663(9),
      R => '0'
    );
\y_reg_459[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => bayerPhase_c_full_n,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_state22,
      O => y_reg_459
    );
\y_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(0),
      Q => \^y_reg_459_reg[15]_0\(0),
      R => y_reg_459
    );
\y_reg_459_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(10),
      Q => \^y_reg_459_reg[15]_0\(10),
      R => y_reg_459
    );
\y_reg_459_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(11),
      Q => \^y_reg_459_reg[15]_0\(11),
      R => y_reg_459
    );
\y_reg_459_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(12),
      Q => \^y_reg_459_reg[15]_0\(12),
      R => y_reg_459
    );
\y_reg_459_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(13),
      Q => \^y_reg_459_reg[15]_0\(13),
      R => y_reg_459
    );
\y_reg_459_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(14),
      Q => \^y_reg_459_reg[15]_0\(14),
      R => y_reg_459
    );
\y_reg_459_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(15),
      Q => \^y_reg_459_reg[15]_0\(15),
      R => y_reg_459
    );
\y_reg_459_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(16),
      Q => \y_reg_459_reg_n_2_[16]\,
      R => y_reg_459
    );
\y_reg_459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(1),
      Q => \^y_reg_459_reg[15]_0\(1),
      R => y_reg_459
    );
\y_reg_459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(2),
      Q => \^y_reg_459_reg[15]_0\(2),
      R => y_reg_459
    );
\y_reg_459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(3),
      Q => \^y_reg_459_reg[15]_0\(3),
      R => y_reg_459
    );
\y_reg_459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(4),
      Q => \^y_reg_459_reg[15]_0\(4),
      R => y_reg_459
    );
\y_reg_459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(5),
      Q => \^y_reg_459_reg[15]_0\(5),
      R => y_reg_459
    );
\y_reg_459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(6),
      Q => \^y_reg_459_reg[15]_0\(6),
      R => y_reg_459
    );
\y_reg_459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(7),
      Q => \^y_reg_459_reg[15]_0\(7),
      R => y_reg_459
    );
\y_reg_459_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(8),
      Q => \^y_reg_459_reg[15]_0\(8),
      R => y_reg_459
    );
\y_reg_459_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => y_4_reg_3663(9),
      Q => \^y_reg_459_reg[15]_0\(9),
      R => y_reg_459
    );
\z_3_reg_470[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I3 => linebuf_yuv_val_V_3_U_n_26,
      I4 => \^y_reg_459_reg[16]_0\(0),
      I5 => \^q\(1),
      O => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(2),
      I1 => \^y_reg_459_reg[15]_0\(2),
      I2 => \^y_reg_459_reg[15]_0\(0),
      I3 => loopHeight_fu_666_p2(0),
      I4 => \^y_reg_459_reg[15]_0\(1),
      I5 => loopHeight_fu_666_p2(1),
      O => \z_3_reg_470[16]_i_10_n_2\
    );
\z_3_reg_470[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I3 => linebuf_yuv_val_V_3_U_n_26,
      O => z_3_reg_4700
    );
\z_3_reg_470[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(16),
      I1 => \y_reg_459_reg_n_2_[16]\,
      I2 => loopHeight_fu_666_p2(15),
      I3 => \^y_reg_459_reg[15]_0\(15),
      O => \z_3_reg_470[16]_i_5_n_2\
    );
\z_3_reg_470[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(13),
      I1 => \^y_reg_459_reg[15]_0\(13),
      I2 => \^y_reg_459_reg[15]_0\(14),
      I3 => loopHeight_fu_666_p2(14),
      I4 => \^y_reg_459_reg[15]_0\(12),
      I5 => loopHeight_fu_666_p2(12),
      O => \z_3_reg_470[16]_i_6_n_2\
    );
\z_3_reg_470[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(11),
      I1 => \^y_reg_459_reg[15]_0\(11),
      I2 => \^y_reg_459_reg[15]_0\(9),
      I3 => loopHeight_fu_666_p2(9),
      I4 => \^y_reg_459_reg[15]_0\(10),
      I5 => loopHeight_fu_666_p2(10),
      O => \z_3_reg_470[16]_i_7_n_2\
    );
\z_3_reg_470[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(8),
      I1 => \^y_reg_459_reg[15]_0\(8),
      I2 => \^y_reg_459_reg[15]_0\(6),
      I3 => loopHeight_fu_666_p2(6),
      I4 => \^y_reg_459_reg[15]_0\(7),
      I5 => loopHeight_fu_666_p2(7),
      O => \z_3_reg_470[16]_i_8_n_2\
    );
\z_3_reg_470[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_fu_666_p2(5),
      I1 => \^y_reg_459_reg[15]_0\(5),
      I2 => \^y_reg_459_reg[15]_0\(3),
      I3 => loopHeight_fu_666_p2(3),
      I4 => \^y_reg_459_reg[15]_0\(4),
      I5 => loopHeight_fu_666_p2(4),
      O => \z_3_reg_470[16]_i_9_n_2\
    );
\z_3_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(0),
      Q => \z_3_reg_470_reg_n_2_[0]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(10),
      Q => \z_3_reg_470_reg_n_2_[10]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(11),
      Q => \z_3_reg_470_reg_n_2_[11]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(12),
      Q => \z_3_reg_470_reg_n_2_[12]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(13),
      Q => \z_3_reg_470_reg_n_2_[13]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(14),
      Q => \z_3_reg_470_reg_n_2_[14]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(15),
      Q => \z_3_reg_470_reg_n_2_[15]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(16),
      Q => \z_3_reg_470_reg_n_2_[16]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_3_reg_470_reg[16]_i_4_n_2\,
      CO(3 downto 2) => \NLW_z_3_reg_470_reg[16]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^y_reg_459_reg[16]_0\(0),
      CO(0) => \z_3_reg_470_reg[16]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_z_3_reg_470_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \z_3_reg_470[16]_i_5_n_2\,
      S(0) => \z_3_reg_470[16]_i_6_n_2\
    );
\z_3_reg_470_reg[16]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_3_reg_470_reg[16]_i_4_n_2\,
      CO(2) => \z_3_reg_470_reg[16]_i_4_n_3\,
      CO(1) => \z_3_reg_470_reg[16]_i_4_n_4\,
      CO(0) => \z_3_reg_470_reg[16]_i_4_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_z_3_reg_470_reg[16]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \z_3_reg_470[16]_i_7_n_2\,
      S(2) => \z_3_reg_470[16]_i_8_n_2\,
      S(1) => \z_3_reg_470[16]_i_9_n_2\,
      S(0) => \z_3_reg_470[16]_i_10_n_2\
    );
\z_3_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(1),
      Q => \z_3_reg_470_reg_n_2_[1]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(2),
      Q => \z_3_reg_470_reg_n_2_[2]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(3),
      Q => \z_3_reg_470_reg_n_2_[3]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(4),
      Q => \z_3_reg_470_reg_n_2_[4]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(5),
      Q => \z_3_reg_470_reg_n_2_[5]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(6),
      Q => \z_3_reg_470_reg_n_2_[6]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(7),
      Q => \z_3_reg_470_reg_n_2_[7]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(8),
      Q => \z_3_reg_470_reg_n_2_[8]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_3_reg_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_3_reg_4700,
      D => z_reg_3699_reg(9),
      Q => \z_3_reg_470_reg_n_2_[9]\,
      R => \z_3_reg_470[16]_i_1_n_2\
    );
\z_reg_3699[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[3]\,
      O => \z_reg_3699[0]_i_2_n_2\
    );
\z_reg_3699[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(2),
      O => \z_reg_3699[0]_i_3_n_2\
    );
\z_reg_3699[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[1]\,
      O => \z_reg_3699[0]_i_4_n_2\
    );
\z_reg_3699[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[0]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(0),
      O => \z_reg_3699[0]_i_5_n_2\
    );
\z_reg_3699[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[15]\,
      O => \z_reg_3699[12]_i_2_n_2\
    );
\z_reg_3699[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[14]\,
      O => \z_reg_3699[12]_i_3_n_2\
    );
\z_reg_3699[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(13),
      O => \z_reg_3699[12]_i_4_n_2\
    );
\z_reg_3699[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[12]\,
      O => \z_reg_3699[12]_i_5_n_2\
    );
\z_reg_3699[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[16]\,
      O => \z_reg_3699[16]_i_2_n_2\
    );
\z_reg_3699[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[7]\,
      O => \z_reg_3699[4]_i_2_n_2\
    );
\z_reg_3699[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(6),
      O => \z_reg_3699[4]_i_3_n_2\
    );
\z_reg_3699[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[5]\,
      I1 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_3699_reg(5),
      O => \z_reg_3699[4]_i_4_n_2\
    );
\z_reg_3699[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[4]\,
      O => \z_reg_3699[4]_i_5_n_2\
    );
\z_reg_3699[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[11]\,
      O => \z_reg_3699[8]_i_2_n_2\
    );
\z_reg_3699[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[10]\,
      O => \z_reg_3699[8]_i_3_n_2\
    );
\z_reg_3699[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_3699_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => \z_3_reg_470_reg_n_2_[9]\,
      O => \z_reg_3699[8]_i_4_n_2\
    );
\z_reg_3699[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_3_reg_470_reg_n_2_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln269_reg_3704_reg_n_2_[0]\,
      I4 => z_reg_3699_reg(8),
      O => \z_reg_3699[8]_i_5_n_2\
    );
\z_reg_3699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[0]_i_1_n_9\,
      Q => z_reg_3699_reg(0),
      R => '0'
    );
\z_reg_3699_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_reg_3699_reg[0]_i_1_n_2\,
      CO(2) => \z_reg_3699_reg[0]_i_1_n_3\,
      CO(1) => \z_reg_3699_reg[0]_i_1_n_4\,
      CO(0) => \z_reg_3699_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \z_reg_3699_reg[0]_i_1_n_6\,
      O(2) => \z_reg_3699_reg[0]_i_1_n_7\,
      O(1) => \z_reg_3699_reg[0]_i_1_n_8\,
      O(0) => \z_reg_3699_reg[0]_i_1_n_9\,
      S(3) => \z_reg_3699[0]_i_2_n_2\,
      S(2) => \z_reg_3699[0]_i_3_n_2\,
      S(1) => \z_reg_3699[0]_i_4_n_2\,
      S(0) => \z_reg_3699[0]_i_5_n_2\
    );
\z_reg_3699_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[8]_i_1_n_7\,
      Q => z_reg_3699_reg(10),
      R => '0'
    );
\z_reg_3699_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[8]_i_1_n_6\,
      Q => z_reg_3699_reg(11),
      R => '0'
    );
\z_reg_3699_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[12]_i_1_n_9\,
      Q => z_reg_3699_reg(12),
      R => '0'
    );
\z_reg_3699_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_3699_reg[8]_i_1_n_2\,
      CO(3) => \z_reg_3699_reg[12]_i_1_n_2\,
      CO(2) => \z_reg_3699_reg[12]_i_1_n_3\,
      CO(1) => \z_reg_3699_reg[12]_i_1_n_4\,
      CO(0) => \z_reg_3699_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_3699_reg[12]_i_1_n_6\,
      O(2) => \z_reg_3699_reg[12]_i_1_n_7\,
      O(1) => \z_reg_3699_reg[12]_i_1_n_8\,
      O(0) => \z_reg_3699_reg[12]_i_1_n_9\,
      S(3) => \z_reg_3699[12]_i_2_n_2\,
      S(2) => \z_reg_3699[12]_i_3_n_2\,
      S(1) => \z_reg_3699[12]_i_4_n_2\,
      S(0) => \z_reg_3699[12]_i_5_n_2\
    );
\z_reg_3699_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[12]_i_1_n_8\,
      Q => z_reg_3699_reg(13),
      R => '0'
    );
\z_reg_3699_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[12]_i_1_n_7\,
      Q => z_reg_3699_reg(14),
      R => '0'
    );
\z_reg_3699_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[12]_i_1_n_6\,
      Q => z_reg_3699_reg(15),
      R => '0'
    );
\z_reg_3699_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[16]_i_1_n_9\,
      Q => z_reg_3699_reg(16),
      R => '0'
    );
\z_reg_3699_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_3699_reg[12]_i_1_n_2\,
      CO(3 downto 0) => \NLW_z_reg_3699_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_z_reg_3699_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \z_reg_3699_reg[16]_i_1_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \z_reg_3699[16]_i_2_n_2\
    );
\z_reg_3699_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[0]_i_1_n_8\,
      Q => z_reg_3699_reg(1),
      R => '0'
    );
\z_reg_3699_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[0]_i_1_n_7\,
      Q => z_reg_3699_reg(2),
      R => '0'
    );
\z_reg_3699_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[0]_i_1_n_6\,
      Q => z_reg_3699_reg(3),
      R => '0'
    );
\z_reg_3699_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[4]_i_1_n_9\,
      Q => z_reg_3699_reg(4),
      R => '0'
    );
\z_reg_3699_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_3699_reg[0]_i_1_n_2\,
      CO(3) => \z_reg_3699_reg[4]_i_1_n_2\,
      CO(2) => \z_reg_3699_reg[4]_i_1_n_3\,
      CO(1) => \z_reg_3699_reg[4]_i_1_n_4\,
      CO(0) => \z_reg_3699_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_3699_reg[4]_i_1_n_6\,
      O(2) => \z_reg_3699_reg[4]_i_1_n_7\,
      O(1) => \z_reg_3699_reg[4]_i_1_n_8\,
      O(0) => \z_reg_3699_reg[4]_i_1_n_9\,
      S(3) => \z_reg_3699[4]_i_2_n_2\,
      S(2) => \z_reg_3699[4]_i_3_n_2\,
      S(1) => \z_reg_3699[4]_i_4_n_2\,
      S(0) => \z_reg_3699[4]_i_5_n_2\
    );
\z_reg_3699_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[4]_i_1_n_8\,
      Q => z_reg_3699_reg(5),
      R => '0'
    );
\z_reg_3699_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[4]_i_1_n_7\,
      Q => z_reg_3699_reg(6),
      R => '0'
    );
\z_reg_3699_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[4]_i_1_n_6\,
      Q => z_reg_3699_reg(7),
      R => '0'
    );
\z_reg_3699_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[8]_i_1_n_9\,
      Q => z_reg_3699_reg(8),
      R => '0'
    );
\z_reg_3699_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_3699_reg[4]_i_1_n_2\,
      CO(3) => \z_reg_3699_reg[8]_i_1_n_2\,
      CO(2) => \z_reg_3699_reg[8]_i_1_n_3\,
      CO(1) => \z_reg_3699_reg[8]_i_1_n_4\,
      CO(0) => \z_reg_3699_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_3699_reg[8]_i_1_n_6\,
      O(2) => \z_reg_3699_reg[8]_i_1_n_7\,
      O(1) => \z_reg_3699_reg[8]_i_1_n_8\,
      O(0) => \z_reg_3699_reg[8]_i_1_n_9\,
      S(3) => \z_reg_3699[8]_i_2_n_2\,
      S(2) => \z_reg_3699[8]_i_3_n_2\,
      S(1) => \z_reg_3699[8]_i_4_n_2\,
      S(0) => \z_reg_3699[8]_i_5_n_2\
    );
\z_reg_3699_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_yuv_val_V_0_ce1,
      D => \z_reg_3699_reg[8]_i_1_n_8\,
      Q => z_reg_3699_reg(9),
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(0),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(10),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[10]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(11),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[11]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(1),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[1]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(2),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[2]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(3),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[3]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(4),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[4]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(5),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[5]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(6),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[6]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(7),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[7]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(8),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[8]\,
      R => '0'
    );
\zext_ln269_reg_3708_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3421_ce,
      D => zext_ln269_reg_3708_reg(9),
      Q => \zext_ln269_reg_3708_pp0_iter1_reg_reg_n_2_[9]\,
      R => '0'
    );
\zext_ln269_reg_3708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_24,
      Q => zext_ln269_reg_3708_reg(0),
      R => '0'
    );
\zext_ln269_reg_3708_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_14,
      Q => zext_ln269_reg_3708_reg(10),
      R => '0'
    );
\zext_ln269_reg_3708_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_13,
      Q => zext_ln269_reg_3708_reg(11),
      R => '0'
    );
\zext_ln269_reg_3708_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_23,
      Q => zext_ln269_reg_3708_reg(1),
      R => '0'
    );
\zext_ln269_reg_3708_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_22,
      Q => zext_ln269_reg_3708_reg(2),
      R => '0'
    );
\zext_ln269_reg_3708_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_21,
      Q => zext_ln269_reg_3708_reg(3),
      R => '0'
    );
\zext_ln269_reg_3708_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_20,
      Q => zext_ln269_reg_3708_reg(4),
      R => '0'
    );
\zext_ln269_reg_3708_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_19,
      Q => zext_ln269_reg_3708_reg(5),
      R => '0'
    );
\zext_ln269_reg_3708_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_18,
      Q => zext_ln269_reg_3708_reg(6),
      R => '0'
    );
\zext_ln269_reg_3708_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_17,
      Q => zext_ln269_reg_3708_reg(7),
      R => '0'
    );
\zext_ln269_reg_3708_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_16,
      Q => zext_ln269_reg_3708_reg(8),
      R => '0'
    );
\zext_ln269_reg_3708_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_56_reg_3771[0]_i_1_n_2\,
      D => linebuf_yuv_val_V_3_U_n_15,
      Q => zext_ln269_reg_3708_reg(9),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[0]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(0),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[1]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(1),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[2]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(2),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[3]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(3),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[4]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(4),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[5]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(5),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[6]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(6),
      R => '0'
    );
\zext_ln69_15_reg_3818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => \bayerWindow_val_V_4_1_fu_224[7]_i_1_n_2\,
      Q => zext_ln69_15_reg_3818(7),
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_43,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[0]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_42,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[1]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_41,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[2]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_40,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[3]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_39,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[4]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_38,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[5]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_37,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[6]\,
      R => '0'
    );
\zext_ln69_1_reg_3775_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_3_U_n_36,
      Q => \zext_ln69_1_reg_3775_reg_n_2_[7]\,
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(0),
      Q => zext_ln69_22_reg_3838_reg(0),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(1),
      Q => zext_ln69_22_reg_3838_reg(1),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(2),
      Q => zext_ln69_22_reg_3838_reg(2),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(3),
      Q => zext_ln69_22_reg_3838_reg(3),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(4),
      Q => zext_ln69_22_reg_3838_reg(4),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(5),
      Q => zext_ln69_22_reg_3838_reg(5),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(6),
      Q => zext_ln69_22_reg_3838_reg(6),
      R => '0'
    );
\zext_ln69_22_reg_3838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => bayerWindow_val_V_2_4_fu_244(7),
      Q => zext_ln69_22_reg_3838_reg(7),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_34,
      Q => zext_ln69_3_reg_3780_reg(0),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_33,
      Q => zext_ln69_3_reg_3780_reg(1),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_32,
      Q => zext_ln69_3_reg_3780_reg(2),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_31,
      Q => zext_ln69_3_reg_3780_reg(3),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_30,
      Q => zext_ln69_3_reg_3780_reg(4),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_29,
      Q => zext_ln69_3_reg_3780_reg(5),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_28,
      Q => zext_ln69_3_reg_3780_reg(6),
      R => '0'
    );
\zext_ln69_3_reg_3780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_27,
      Q => zext_ln69_3_reg_3780_reg(7),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_18,
      Q => zext_ln69_8_reg_3798_reg(0),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_17,
      Q => zext_ln69_8_reg_3798_reg(1),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_16,
      Q => zext_ln69_8_reg_3798_reg(2),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_15,
      Q => zext_ln69_8_reg_3798_reg(3),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_14,
      Q => zext_ln69_8_reg_3798_reg(4),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_13,
      Q => zext_ln69_8_reg_3798_reg(5),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_12,
      Q => zext_ln69_8_reg_3798_reg(6),
      R => '0'
    );
\zext_ln69_8_reg_3798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => K_V_10_reg_38530,
      D => linebuf_yuv_val_V_1_U_n_11,
      Q => zext_ln69_8_reg_3798_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRandBatG is
  port (
    cmp37_i_i_reg_1934 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DebayerRandBatG_U0_bayerPhase_read : out STD_LOGIC;
    DebayerRandBatG_U0_srcImg_read : out STD_LOGIC;
    \y_reg_269_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \y_reg_269_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg_269_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_reg_269_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \cmp37_i_i_reg_1934_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayerPhase_c9_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \cmp140_i_i_reg_1938_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    bayerPhase_c9_empty_n : in STD_LOGIC;
    \icmp_ln843_reg_1959_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    add_ln830_fu_430_p2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    \cmp37_i_i_reg_1934_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ZipperRemoval_U0_img_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRandBatG : entity is "design_1_v_demosaic_0_2_DebayerRandBatG";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRandBatG;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRandBatG is
  signal \^debayerrandbatg_u0_srcimg_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_437 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_2 : STD_LOGIC;
  signal ap_phi_mux_left_val_V_2_phi_fu_351_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_left_val_V_phi_fu_369_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cmp110_i_i_reg_19740 : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_1_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_5_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974[0]_i_6_n_2\ : STD_LOGIC;
  signal cmp110_i_i_reg_1974_pp0_iter1_reg : STD_LOGIC;
  signal \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_1974_reg_n_2_[0]\ : STD_LOGIC;
  signal cmp140_i_i_fu_481_p2 : STD_LOGIC;
  signal cmp140_i_i_reg_1938 : STD_LOGIC;
  signal \^cmp37_i_i_reg_1934\ : STD_LOGIC;
  signal icmp_ln833_fu_493_p2 : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln833_reg_1950_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln843_fu_514_p2 : STD_LOGIC;
  signal icmp_ln843_reg_1959 : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959[0]_i_9_n_2\ : STD_LOGIC;
  signal icmp_ln843_reg_1959_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln843_reg_1959_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln966_fu_540_p2 : STD_LOGIC;
  signal icmp_ln966_reg_1990 : STD_LOGIC;
  signal \icmp_ln966_reg_1990[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990[0]_i_7_n_2\ : STD_LOGIC;
  signal icmp_ln966_reg_1990_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln966_reg_1990_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln966_reg_1990_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln966_reg_1990_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln966_reg_1990_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal lineBuffer_val_V_0_addr_reg_1963 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_val_V_0_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_val_V_0_ce1 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_14 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_16 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_51 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_52 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_53 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_54 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_55 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_56 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_57 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_58 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_59 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_60 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_70 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_71 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_72 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_73 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_74 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_75 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_76 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_77 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_78 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_87 : STD_LOGIC;
  signal lineBuffer_val_V_1_ce0 : STD_LOGIC;
  signal or_ln1004_fu_545_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal out_x_fu_508_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal out_y_cast559_i_i_reg_1924 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\ : STD_LOGIC;
  signal \out_y_cast559_i_i_reg_1924[10]_i_3_n_2\ : STD_LOGIC;
  signal out_y_fu_451_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal pixWindow_val_val_V_0_1_0_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_1_0_fu_1060 : STD_LOGIC;
  signal pixWindow_val_val_V_0_1_1_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_1_2_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_0_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_1_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_2_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_0_0_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_1_0_0_fu_118[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_0_fu_118[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_1_0_1_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_1_0_1_fu_122[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_1_fu_122[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_1_0_2_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_1_0_2_fu_126[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_1_0_2_fu_126[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_1_1_0_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_1_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_2_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_2_0_fu_166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_2_1_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_2_2_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_1_0_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_1_1_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_1_2_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_0_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_1_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_2_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_6_reg_318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_val_V_6_reg_318[0]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[1]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[2]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[3]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[4]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[5]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[6]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_6_reg_318[7]_i_1_n_2\ : STD_LOGIC;
  signal pix_val_V_6_reg_318_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_7_reg_328 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_val_V_7_reg_328[0]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[1]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[2]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[3]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[4]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[5]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[6]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_7_reg_328[7]_i_1_n_2\ : STD_LOGIC;
  signal pix_val_V_reg_338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_val_V_reg_338[0]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[1]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[2]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[3]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[4]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[5]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[6]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_reg_338[7]_i_1_n_2\ : STD_LOGIC;
  signal pix_val_V_reg_338_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ret_27_reg_2015 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal ret_27_reg_20150 : STD_LOGIC;
  signal ret_28_reg_2030 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \ret_28_reg_2030_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal ret_29_reg_2045 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal ret_30_fu_997_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_30_reg_2060 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal ret_31_fu_1015_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_38_fu_1319_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_42_fu_1399_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_46_fu_1069_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ret_46_reg_2102 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ret_46_reg_21020 : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_10_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_10_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102[9]_i_3_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \ret_46_reg_2102_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal ret_50_fu_1095_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ret_50_reg_2109 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ret_50_reg_2109[3]_i_10_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_11_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_12_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_13_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_14_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_10_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_11_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_12_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_13_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_14_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109[9]_i_4_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \ret_50_reg_2109_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal ret_52_reg_2116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_52_reg_21160 : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_10_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_11_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_13_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_14_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_15_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_16_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_17_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_10_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_11_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_12_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_14_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_15_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_16_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_17_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_18_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ret_52_reg_2116_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ret_53_reg_2121 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ret_53_reg_2121[3]_i_10_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_11_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_13_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_14_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_15_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_16_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_17_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_10_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_11_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_12_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_15_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_16_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_17_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_18_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_19_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_20_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_21_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ret_53_reg_2121_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ret_56_fu_1025_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_56_reg_2082 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_56_reg_2082[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_56_reg_2082_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_57_fu_1031_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_57_reg_2087 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_57_reg_2087[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_57_reg_2087_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_58_fu_1037_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_58_reg_2092 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_58_reg_2092[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_58_reg_2092_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_59_fu_1043_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_59_reg_2097 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_59_reg_2097[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_59_reg_2097_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_60_fu_1049_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_61_fu_1055_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_62_fu_1075_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_63_fu_1081_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_reg_2000 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \ret_reg_2000_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal sub_ln180_4_reg_2025 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln180_4_reg_2025[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_4_reg_2025[7]_i_2_n_2\ : STD_LOGIC;
  signal sub_ln180_5_reg_2040 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln180_5_reg_2040[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_5_reg_2040[7]_i_2_n_2\ : STD_LOGIC;
  signal sub_ln180_6_reg_2055 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln180_6_reg_2055[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_6_reg_2055[7]_i_2_n_2\ : STD_LOGIC;
  signal sub_ln180_reg_2010 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln180_reg_2010[1]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[2]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[5]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[6]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln180_reg_2010[7]_i_2_n_2\ : STD_LOGIC;
  signal tmp_20_reg_2132 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_20_reg_2132[2]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132[2]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_20_reg_2132_reg[2]_i_6_n_4\ : STD_LOGIC;
  signal tmp_22_reg_2143 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_22_reg_2143[2]_i_100_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_101_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_102_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_103_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_104_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_105_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_106_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_107_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_108_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_109_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_23_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_24_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_25_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_26_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_28_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_29_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_31_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_33_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_34_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_35_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_36_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_38_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_39_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_40_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_41_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_42_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_43_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_44_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_45_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_46_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_47_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_48_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_49_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_50_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_51_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_52_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_53_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_54_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_56_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_57_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_58_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_59_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_60_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_61_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_62_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_63_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_64_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_65_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_66_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_67_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_68_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_69_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_70_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_71_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_72_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_73_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_74_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_75_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_76_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_77_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_78_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_79_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_80_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_81_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_82_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_83_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_84_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_85_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_86_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_87_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_88_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_89_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_90_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_91_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_92_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_93_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_94_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_95_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_96_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_97_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_98_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_99_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143[2]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_14_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_15_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_15_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_21_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_21_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_7\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_30_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_7\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_55_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_2143_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal tmp_23_reg_1996 : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996[0]_i_9_n_2\ : STD_LOGIC;
  signal tmp_23_reg_1996_pp0_iter1_reg : STD_LOGIC;
  signal tmp_23_reg_1996_pp0_iter2_reg : STD_LOGIC;
  signal tmp_23_reg_1996_pp0_iter3_reg : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_23_reg_1996_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal trunc_ln180_4_reg_2020 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln180_5_reg_2035 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_5_reg_2035[0]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[0]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035[4]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln180_6_reg_2050 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln180_7_reg_2065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_7_reg_2065[3]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[3]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[3]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[3]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[6]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[6]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[6]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065[6]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_7_reg_2065_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln180_8_reg_2076 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln180_reg_2005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_reg_2005[2]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[2]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[2]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[2]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[4]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[4]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[4]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005[4]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_reg_2005_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln822_1_i_reg_1905 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_1900 : STD_LOGIC;
  signal xor_i_i_reg_1929 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \xor_i_i_reg_1929[0]_i_1_n_2\ : STD_LOGIC;
  signal y_3_fu_436_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_3_reg_1915 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_3_reg_1915[10]_i_2_n_2\ : STD_LOGIC;
  signal \y_3_reg_1915[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_3_reg_1915[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_3_reg_1915[6]_i_1_n_2\ : STD_LOGIC;
  signal \y_3_reg_1915[7]_i_1_n_2\ : STD_LOGIC;
  signal y_reg_269 : STD_LOGIC;
  signal \^y_reg_269_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal z_2_reg_280 : STD_LOGIC;
  signal z_2_reg_2800 : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[0]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[10]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[11]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[1]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[2]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[3]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[4]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[5]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[6]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[7]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[8]\ : STD_LOGIC;
  signal \z_2_reg_280_reg_n_2_[9]\ : STD_LOGIC;
  signal \z_reg_1945[0]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_1945[0]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_1945[0]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_1945[0]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_1945[4]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_1945[4]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_1945[4]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_1945[4]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_1945[8]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_1945[8]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_1945[8]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_1945[8]_i_5_n_2\ : STD_LOGIC;
  signal z_reg_1945_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \z_reg_1945_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_1945_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_1945_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_1945_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[10]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[11]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[9]\ : STD_LOGIC;
  signal zext_ln833_reg_1954_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_icmp_ln833_reg_1950_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln843_reg_1959_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln843_reg_1959_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln843_reg_1959_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln966_reg_1990_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln966_reg_1990_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln966_reg_1990_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_28_reg_2030_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_28_reg_2030_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_30_reg_2060_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_30_reg_2060_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_46_reg_2102_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_50_reg_2109_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_53_reg_2121_reg[7]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_53_reg_2121_reg[7]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_56_reg_2082_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_56_reg_2082_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_57_reg_2087_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_57_reg_2087_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_58_reg_2092_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_58_reg_2092_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_59_reg_2097_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_59_reg_2097_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_reg_2000_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_reg_2000_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_20_reg_2132_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_20_reg_2132_reg[2]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_20_reg_2132_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_reg_2143_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_23_reg_1996_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_23_reg_1996_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_reg_1996_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_23_reg_1996_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_reg_1945_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair194";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__2\ : label is "soft_lutpair203";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]\ : label is "cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep\ : label is "cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0\ : label is "cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]";
  attribute SOFT_HLUTNM of \icmp_ln833_reg_1950[0]_i_16\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \icmp_ln843_reg_1959[0]_i_15\ : label is "soft_lutpair190";
  attribute ORIG_CELL_NAME of \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]\ : label is "icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep\ : label is "icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0\ : label is "icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln843_reg_1959_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln843_reg_1959_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[3]_i_10\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[3]_i_11\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[3]_i_13\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[3]_i_8\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[3]_i_9\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[7]_i_10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ret_52_reg_2116[7]_i_8\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[3]_i_10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[3]_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[3]_i_13\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[3]_i_8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[3]_i_9\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[7]_i_10\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ret_53_reg_2121[7]_i_8\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sub_ln180_4_reg_2025[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sub_ln180_5_reg_2040[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sub_ln180_6_reg_2055[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sub_ln180_reg_2010[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_20_reg_2132[2]_i_16\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_20_reg_2132[2]_i_17\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_20_reg_2132[2]_i_18\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_20_reg_2132[2]_i_7\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_20_reg_2132[2]_i_8\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_101\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_104\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_105\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_11\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_12\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_13\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_33\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_34\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_35\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_36\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_45\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_46\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_47\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_48\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_49\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_51\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_53\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_54\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_64\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_65\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_66\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_67\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_68\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_69\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_70\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_71\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_74\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_75\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_76\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_77\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_78\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_79\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_80\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_81\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_82\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_91\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_92\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_93\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_95\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_97\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_22_reg_2143[2]_i_98\ : label is "soft_lutpair205";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_23_reg_1996_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_23_reg_1996_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_23_reg_1996_reg[0]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \y_3_reg_1915[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_3_reg_1915[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_3_reg_1915[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_3_reg_1915[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_3_reg_1915[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \y_3_reg_1915[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \y_3_reg_1915[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \y_3_reg_1915[9]_i_1\ : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD of \z_reg_1945_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_1945_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_1945_reg[8]_i_1\ : label is 11;
begin
  DebayerRandBatG_U0_srcImg_read <= \^debayerrandbatg_u0_srcimg_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  cmp37_i_i_reg_1934 <= \^cmp37_i_i_reg_1934\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  \y_reg_269_reg[10]_0\(10 downto 0) <= \^y_reg_269_reg[10]_0\(10 downto 0);
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(2),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(2),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(3),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(3),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(4),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(4),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(5),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(5),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(6),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(6),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(7),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(7),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(15)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_22_reg_2143(3),
      I1 => tmp_22_reg_2143(0),
      I2 => tmp_22_reg_2143(1),
      I3 => tmp_22_reg_2143(2),
      O => \SRL_SIG[0][15]_i_2_n_2\
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(0),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(0),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(16)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(1),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(1),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(17)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(2),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(2),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(18)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(3),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(3),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(19)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(4),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(4),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(20)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(5),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(5),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(21)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(6),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(6),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(22)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => imgRgb_full_n,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => tmp_23_reg_1996_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4_reg_n_2,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_reg_338_pp0_iter3_reg(7),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_20_reg_2132(3),
      I3 => p_1_in,
      I4 => ret_52_reg_2116(7),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(23)
    );
\SRL_SIG[0][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_20_reg_2132(3),
      I1 => tmp_20_reg_2132(0),
      I2 => tmp_20_reg_2132(1),
      I3 => tmp_20_reg_2132(2),
      O => p_1_in
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(0),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(0),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_val_V_6_reg_318_pp0_iter3_reg(1),
      I1 => icmp_ln966_reg_1990_pp0_iter3_reg,
      I2 => tmp_22_reg_2143(3),
      I3 => \SRL_SIG[0][15]_i_2_n_2\,
      I4 => ret_53_reg_2121(1),
      O => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(9)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => bayerPhase_c9_empty_n,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => DebayerRandBatG_U0_ap_start,
      I2 => bayerPhase_c9_empty_n,
      I3 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      I1 => \^q\(1),
      I2 => lineBuffer_val_V_1_U_n_16,
      I3 => \ap_CS_fsm[2]_i_2_n_2\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_2,
      I1 => ap_enable_reg_pp0_iter4_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[2]_i_2_n_2\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022220020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter4_reg_n_2,
      I5 => ap_enable_reg_pp0_iter3_reg_n_2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D0000000000"
    )
        port map (
      I0 => icmp_ln833_fu_493_p2,
      I1 => ap_enable_reg_pp0_iter0_i_2_n_2,
      I2 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_i_2_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter3_reg_n_2,
      O => \ap_enable_reg_pp0_iter3_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter3_reg_n_2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter4_reg_n_2,
      I3 => lineBuffer_val_V_1_U_n_16,
      I4 => ap_enable_reg_pp0_iter3_reg_n_2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_2
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_2,
      Q => ap_enable_reg_pp0_iter4_reg_n_2,
      R => '0'
    );
\cmp110_i_i_reg_1974[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \cmp110_i_i_reg_1974_reg_n_2_[0]\,
      I1 => \cmp110_i_i_reg_1974[0]_i_2_n_2\,
      I2 => \cmp110_i_i_reg_1974[0]_i_3_n_2\,
      I3 => \cmp110_i_i_reg_1974[0]_i_4_n_2\,
      I4 => \cmp110_i_i_reg_1974[0]_i_5_n_2\,
      I5 => cmp110_i_i_reg_19740,
      O => \cmp110_i_i_reg_1974[0]_i_1_n_2\
    );
\cmp110_i_i_reg_1974[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFCAA"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[0]\,
      I1 => z_reg_1945_reg(0),
      I2 => z_reg_1945_reg(1),
      I3 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I4 => \z_2_reg_280_reg_n_2_[1]\,
      O => \cmp110_i_i_reg_1974[0]_i_2_n_2\
    );
\cmp110_i_i_reg_1974[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[4]\,
      O => \cmp110_i_i_reg_1974[0]_i_3_n_2\
    );
\cmp110_i_i_reg_1974[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(9),
      O => \cmp110_i_i_reg_1974[0]_i_4_n_2\
    );
\cmp110_i_i_reg_1974[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_12_n_2\,
      I1 => \icmp_ln833_reg_1950[0]_i_9_n_2\,
      I2 => \icmp_ln833_reg_1950[0]_i_17_n_2\,
      I3 => \icmp_ln833_reg_1950[0]_i_16_n_2\,
      I4 => \cmp110_i_i_reg_1974[0]_i_6_n_2\,
      O => \cmp110_i_i_reg_1974[0]_i_5_n_2\
    );
\cmp110_i_i_reg_1974[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAE"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_10_n_2\,
      I1 => \z_2_reg_280_reg_n_2_[6]\,
      I2 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I3 => z_reg_1945_reg(6),
      I4 => \icmp_ln833_reg_1950[0]_i_7_n_2\,
      I5 => \icmp_ln833_reg_1950[0]_i_15_n_2\,
      O => \cmp110_i_i_reg_1974[0]_i_6_n_2\
    );
\cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => \cmp110_i_i_reg_1974_reg_n_2_[0]\,
      Q => cmp110_i_i_reg_1974_pp0_iter1_reg,
      R => '0'
    );
\cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => \cmp110_i_i_reg_1974_reg_n_2_[0]\,
      Q => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep_n_2\,
      R => '0'
    );
\cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => \cmp110_i_i_reg_1974_reg_n_2_[0]\,
      Q => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      R => '0'
    );
\cmp110_i_i_reg_1974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp110_i_i_reg_1974[0]_i_1_n_2\,
      Q => \cmp110_i_i_reg_1974_reg_n_2_[0]\,
      R => '0'
    );
\cmp140_i_i_reg_1938[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(10),
      I1 => \out_y_cast559_i_i_reg_1924[10]_i_3_n_2\,
      I2 => \^y_reg_269_reg[10]_0\(7),
      I3 => \^y_reg_269_reg[10]_0\(2),
      I4 => \^y_reg_269_reg[10]_0\(6),
      I5 => \^y_reg_269_reg[10]_0\(5),
      O => cmp140_i_i_fu_481_p2
    );
\cmp140_i_i_reg_1938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => cmp140_i_i_fu_481_p2,
      Q => cmp140_i_i_reg_1938,
      R => '0'
    );
\cmp37_i_i_reg_1934[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(7),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(7),
      I2 => \^y_reg_269_reg[10]_0\(6),
      I3 => \cmp37_i_i_reg_1934_reg[0]_1\(6),
      O => \y_reg_269_reg[7]_0\(2)
    );
\cmp37_i_i_reg_1934[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(5),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(5),
      I2 => \^y_reg_269_reg[10]_0\(4),
      I3 => \cmp37_i_i_reg_1934_reg[0]_1\(4),
      O => \y_reg_269_reg[7]_0\(1)
    );
\cmp37_i_i_reg_1934[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(3),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(3),
      I2 => \^y_reg_269_reg[10]_0\(2),
      I3 => \cmp37_i_i_reg_1934_reg[0]_1\(2),
      O => \y_reg_269_reg[7]_0\(0)
    );
\cmp37_i_i_reg_1934[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(10),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(10),
      O => \y_reg_269_reg[10]_1\(1)
    );
\cmp37_i_i_reg_1934[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(9),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(9),
      I2 => \^y_reg_269_reg[10]_0\(8),
      I3 => \cmp37_i_i_reg_1934_reg[0]_1\(8),
      O => \y_reg_269_reg[10]_1\(0)
    );
\cmp37_i_i_reg_1934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => \cmp37_i_i_reg_1934_reg[0]_0\(0),
      Q => \^cmp37_i_i_reg_1934\,
      R => '0'
    );
\icmp_ln833_reg_1950[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => lineBuffer_val_V_1_U_n_16,
      O => p_7_in
    );
\icmp_ln833_reg_1950[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[7]\,
      O => \icmp_ln833_reg_1950[0]_i_10_n_2\
    );
\icmp_ln833_reg_1950[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(8),
      O => \icmp_ln833_reg_1950[0]_i_12_n_2\
    );
\icmp_ln833_reg_1950[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(6),
      O => \icmp_ln833_reg_1950[0]_i_13_n_2\
    );
\icmp_ln833_reg_1950[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(5),
      O => \icmp_ln833_reg_1950[0]_i_15_n_2\
    );
\icmp_ln833_reg_1950[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(3),
      O => \icmp_ln833_reg_1950[0]_i_16_n_2\
    );
\icmp_ln833_reg_1950[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(2),
      O => \icmp_ln833_reg_1950[0]_i_17_n_2\
    );
\icmp_ln833_reg_1950[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(1),
      O => \icmp_ln833_reg_1950[0]_i_18_n_2\
    );
\icmp_ln833_reg_1950[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_7_n_2\,
      I1 => add_ln830_fu_430_p2(9),
      I2 => add_ln830_fu_430_p2(10),
      I3 => \icmp_ln833_reg_1950[0]_i_9_n_2\,
      I4 => add_ln830_fu_430_p2(8),
      I5 => \cmp110_i_i_reg_1974[0]_i_4_n_2\,
      O => \icmp_ln833_reg_1950[0]_i_3_n_2\
    );
\icmp_ln833_reg_1950[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_10_n_2\,
      I1 => add_ln830_fu_430_p2(6),
      I2 => add_ln830_fu_430_p2(7),
      I3 => \icmp_ln833_reg_1950[0]_i_12_n_2\,
      I4 => add_ln830_fu_430_p2(5),
      I5 => \icmp_ln833_reg_1950[0]_i_13_n_2\,
      O => \icmp_ln833_reg_1950[0]_i_4_n_2\
    );
\icmp_ln833_reg_1950[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cmp110_i_i_reg_1974[0]_i_3_n_2\,
      I1 => add_ln830_fu_430_p2(3),
      I2 => add_ln830_fu_430_p2(4),
      I3 => \icmp_ln833_reg_1950[0]_i_15_n_2\,
      I4 => add_ln830_fu_430_p2(2),
      I5 => \icmp_ln833_reg_1950[0]_i_16_n_2\,
      O => \icmp_ln833_reg_1950[0]_i_5_n_2\
    );
\icmp_ln833_reg_1950[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_14,
      I1 => \icmp_ln843_reg_1959_reg[0]_0\(0),
      I2 => add_ln830_fu_430_p2(1),
      I3 => \icmp_ln833_reg_1950[0]_i_17_n_2\,
      I4 => add_ln830_fu_430_p2(0),
      I5 => \icmp_ln833_reg_1950[0]_i_18_n_2\,
      O => \icmp_ln833_reg_1950[0]_i_6_n_2\
    );
\icmp_ln833_reg_1950[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[10]\,
      O => \icmp_ln833_reg_1950[0]_i_7_n_2\
    );
\icmp_ln833_reg_1950[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(11),
      O => \icmp_ln833_reg_1950[0]_i_9_n_2\
    );
\icmp_ln833_reg_1950_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      Q => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln833_reg_1950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => icmp_ln833_fu_493_p2,
      Q => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln833_reg_1950_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln833_fu_493_p2,
      CO(2) => \icmp_ln833_reg_1950_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln833_reg_1950_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln833_reg_1950_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln833_reg_1950_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln833_reg_1950[0]_i_3_n_2\,
      S(2) => \icmp_ln833_reg_1950[0]_i_4_n_2\,
      S(1) => \icmp_ln833_reg_1950[0]_i_5_n_2\,
      S(0) => \icmp_ln833_reg_1950[0]_i_6_n_2\
    );
\icmp_ln843_reg_1959[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(1),
      I1 => \icmp_ln833_reg_1950[0]_i_18_n_2\,
      I2 => \icmp_ln843_reg_1959_reg[0]_0\(0),
      I3 => \z_2_reg_280_reg_n_2_[0]\,
      I4 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I5 => z_reg_1945_reg(0),
      O => \icmp_ln843_reg_1959[0]_i_10_n_2\
    );
\icmp_ln843_reg_1959[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_10_n_2\,
      I1 => \icmp_ln843_reg_1959_reg[0]_0\(7),
      I2 => \z_2_reg_280_reg_n_2_[6]\,
      I3 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I4 => z_reg_1945_reg(6),
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(6),
      O => \icmp_ln843_reg_1959[0]_i_11_n_2\
    );
\icmp_ln843_reg_1959[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[5]\,
      I1 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I2 => z_reg_1945_reg(5),
      I3 => \icmp_ln843_reg_1959_reg[0]_0\(5),
      I4 => \cmp110_i_i_reg_1974[0]_i_3_n_2\,
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(4),
      O => \icmp_ln843_reg_1959[0]_i_12_n_2\
    );
\icmp_ln843_reg_1959[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \icmp_ln833_reg_1950[0]_i_16_n_2\,
      I1 => \icmp_ln843_reg_1959_reg[0]_0\(3),
      I2 => \z_2_reg_280_reg_n_2_[2]\,
      I3 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I4 => z_reg_1945_reg(2),
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(2),
      O => \icmp_ln843_reg_1959[0]_i_13_n_2\
    );
\icmp_ln843_reg_1959[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_1945_reg(0),
      I1 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I2 => \z_2_reg_280_reg_n_2_[0]\,
      I3 => \icmp_ln843_reg_1959_reg[0]_0\(0),
      I4 => \icmp_ln833_reg_1950[0]_i_18_n_2\,
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(1),
      O => \icmp_ln843_reg_1959[0]_i_14_n_2\
    );
\icmp_ln843_reg_1959[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      O => \icmp_ln843_reg_1959[0]_i_15_n_2\
    );
\icmp_ln843_reg_1959[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A202ABABF202A"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(11),
      I1 => z_reg_1945_reg(11),
      I2 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I3 => \z_2_reg_280_reg_n_2_[11]\,
      I4 => \icmp_ln843_reg_1959_reg[0]_0\(10),
      I5 => \icmp_ln833_reg_1950[0]_i_7_n_2\,
      O => \icmp_ln843_reg_1959[0]_i_3_n_2\
    );
\icmp_ln843_reg_1959[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(9),
      I1 => \cmp110_i_i_reg_1974[0]_i_4_n_2\,
      I2 => \icmp_ln843_reg_1959_reg[0]_0\(8),
      I3 => z_reg_1945_reg(8),
      I4 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I5 => \z_2_reg_280_reg_n_2_[8]\,
      O => \icmp_ln843_reg_1959[0]_i_4_n_2\
    );
\icmp_ln843_reg_1959[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[11]\,
      I1 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I2 => z_reg_1945_reg(11),
      I3 => \icmp_ln843_reg_1959_reg[0]_0\(11),
      I4 => \icmp_ln833_reg_1950[0]_i_7_n_2\,
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(10),
      O => \icmp_ln843_reg_1959[0]_i_5_n_2\
    );
\icmp_ln843_reg_1959[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => \cmp110_i_i_reg_1974[0]_i_4_n_2\,
      I1 => \icmp_ln843_reg_1959_reg[0]_0\(9),
      I2 => \z_2_reg_280_reg_n_2_[8]\,
      I3 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I4 => z_reg_1945_reg(8),
      I5 => \icmp_ln843_reg_1959_reg[0]_0\(8),
      O => \icmp_ln843_reg_1959[0]_i_6_n_2\
    );
\icmp_ln843_reg_1959[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(7),
      I1 => \icmp_ln833_reg_1950[0]_i_10_n_2\,
      I2 => \icmp_ln843_reg_1959_reg[0]_0\(6),
      I3 => z_reg_1945_reg(6),
      I4 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I5 => \z_2_reg_280_reg_n_2_[6]\,
      O => \icmp_ln843_reg_1959[0]_i_7_n_2\
    );
\icmp_ln843_reg_1959[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(5),
      I1 => \icmp_ln833_reg_1950[0]_i_15_n_2\,
      I2 => \icmp_ln843_reg_1959_reg[0]_0\(4),
      I3 => \z_2_reg_280_reg_n_2_[4]\,
      I4 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I5 => z_reg_1945_reg(4),
      O => \icmp_ln843_reg_1959[0]_i_8_n_2\
    );
\icmp_ln843_reg_1959[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2222222B2B2B2"
    )
        port map (
      I0 => \icmp_ln843_reg_1959_reg[0]_0\(3),
      I1 => \icmp_ln833_reg_1950[0]_i_16_n_2\,
      I2 => \icmp_ln843_reg_1959_reg[0]_0\(2),
      I3 => z_reg_1945_reg(2),
      I4 => \icmp_ln843_reg_1959[0]_i_15_n_2\,
      I5 => \z_2_reg_280_reg_n_2_[2]\,
      O => \icmp_ln843_reg_1959[0]_i_9_n_2\
    );
\icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => icmp_ln843_reg_1959,
      Q => icmp_ln843_reg_1959_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => icmp_ln843_reg_1959,
      Q => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      R => '0'
    );
\icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => icmp_ln843_reg_1959,
      Q => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      R => '0'
    );
\icmp_ln843_reg_1959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => icmp_ln843_fu_514_p2,
      Q => icmp_ln843_reg_1959,
      R => '0'
    );
\icmp_ln843_reg_1959_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln843_reg_1959_reg[0]_i_2_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln843_reg_1959_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln843_fu_514_p2,
      CO(0) => \icmp_ln843_reg_1959_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln843_reg_1959[0]_i_3_n_2\,
      DI(0) => \icmp_ln843_reg_1959[0]_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln843_reg_1959_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln843_reg_1959[0]_i_5_n_2\,
      S(0) => \icmp_ln843_reg_1959[0]_i_6_n_2\
    );
\icmp_ln843_reg_1959_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln843_reg_1959_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln843_reg_1959_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln843_reg_1959_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln843_reg_1959_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln843_reg_1959[0]_i_7_n_2\,
      DI(2) => \icmp_ln843_reg_1959[0]_i_8_n_2\,
      DI(1) => \icmp_ln843_reg_1959[0]_i_9_n_2\,
      DI(0) => \icmp_ln843_reg_1959[0]_i_10_n_2\,
      O(3 downto 0) => \NLW_icmp_ln843_reg_1959_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln843_reg_1959[0]_i_11_n_2\,
      S(2) => \icmp_ln843_reg_1959[0]_i_12_n_2\,
      S(1) => \icmp_ln843_reg_1959[0]_i_13_n_2\,
      S(0) => \icmp_ln843_reg_1959[0]_i_14_n_2\
    );
\icmp_ln966_reg_1990[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_1929(13),
      I1 => xor_i_i_reg_1929(14),
      I2 => xor_i_i_reg_1929(12),
      O => \icmp_ln966_reg_1990[0]_i_3_n_2\
    );
\icmp_ln966_reg_1990[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_1929(10),
      I1 => xor_i_i_reg_1929(11),
      I2 => xor_i_i_reg_1929(9),
      O => \icmp_ln966_reg_1990[0]_i_4_n_2\
    );
\icmp_ln966_reg_1990[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_1929(7),
      I1 => xor_i_i_reg_1929(8),
      I2 => xor_i_i_reg_1929(6),
      O => \icmp_ln966_reg_1990[0]_i_5_n_2\
    );
\icmp_ln966_reg_1990[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_1929(4),
      I1 => xor_i_i_reg_1929(5),
      I2 => xor_i_i_reg_1929(3),
      O => \icmp_ln966_reg_1990[0]_i_6_n_2\
    );
\icmp_ln966_reg_1990[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000096"
    )
        port map (
      I0 => x_phase_reg_1900,
      I1 => xor_i_i_reg_1929(0),
      I2 => lineBuffer_val_V_1_U_n_14,
      I3 => xor_i_i_reg_1929(1),
      I4 => xor_i_i_reg_1929(2),
      O => \icmp_ln966_reg_1990[0]_i_7_n_2\
    );
\icmp_ln966_reg_1990_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => icmp_ln966_reg_1990,
      Q => icmp_ln966_reg_1990_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln966_reg_1990_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln966_reg_1990_pp0_iter1_reg,
      Q => icmp_ln966_reg_1990_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln966_reg_1990_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln966_reg_1990_pp0_iter2_reg,
      Q => icmp_ln966_reg_1990_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln966_reg_1990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => icmp_ln966_fu_540_p2,
      Q => icmp_ln966_reg_1990,
      R => '0'
    );
\icmp_ln966_reg_1990_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln966_reg_1990_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln966_reg_1990_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln966_fu_540_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln966_reg_1990_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln966_reg_1990[0]_i_3_n_2\
    );
\icmp_ln966_reg_1990_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln966_reg_1990_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln966_reg_1990_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln966_reg_1990_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln966_reg_1990_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln966_reg_1990_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln966_reg_1990[0]_i_4_n_2\,
      S(2) => \icmp_ln966_reg_1990[0]_i_5_n_2\,
      S(1) => \icmp_ln966_reg_1990[0]_i_6_n_2\,
      S(0) => \icmp_ln966_reg_1990[0]_i_7_n_2\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => bayerPhase_c9_empty_n,
      I2 => DebayerRandBatG_U0_ap_start,
      O => DebayerRandBatG_U0_bayerPhase_read
    );
lineBuffer_val_V_0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_13
     port map (
      Q(0) => ap_CS_fsm_pp0_stage0,
      addr1(11 downto 0) => lineBuffer_val_V_0_address1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      d0(23 downto 0) => d0(23 downto 0),
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      q1(23 downto 0) => \^q1\(23 downto 0),
      ram_reg_0 => lineBuffer_val_V_1_U_n_16,
      ram_reg_0_0(11 downto 0) => lineBuffer_val_V_0_addr_reg_1963(11 downto 0),
      we0 => \^debayerrandbatg_u0_srcimg_read\
    );
\lineBuffer_val_V_0_addr_reg_1963[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln833_fu_493_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => lineBuffer_val_V_1_U_n_16,
      I3 => icmp_ln843_fu_514_p2,
      O => cmp110_i_i_reg_19740
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(0),
      Q => lineBuffer_val_V_0_addr_reg_1963(0),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(10),
      Q => lineBuffer_val_V_0_addr_reg_1963(10),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(11),
      Q => lineBuffer_val_V_0_addr_reg_1963(11),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(1),
      Q => lineBuffer_val_V_0_addr_reg_1963(1),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(2),
      Q => lineBuffer_val_V_0_addr_reg_1963(2),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(3),
      Q => lineBuffer_val_V_0_addr_reg_1963(3),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(4),
      Q => lineBuffer_val_V_0_addr_reg_1963(4),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(5),
      Q => lineBuffer_val_V_0_addr_reg_1963(5),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(6),
      Q => lineBuffer_val_V_0_addr_reg_1963(6),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(7),
      Q => lineBuffer_val_V_0_addr_reg_1963(7),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(8),
      Q => lineBuffer_val_V_0_addr_reg_1963(8),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_1963_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_19740,
      D => lineBuffer_val_V_0_address1(9),
      Q => lineBuffer_val_V_0_addr_reg_1963(9),
      R => '0'
    );
lineBuffer_val_V_1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_14
     port map (
      CO(0) => lineBuffer_val_V_1_U_n_51,
      O(3) => lineBuffer_val_V_1_U_n_52,
      O(2) => lineBuffer_val_V_1_U_n_53,
      O(1) => lineBuffer_val_V_1_U_n_54,
      O(0) => lineBuffer_val_V_1_U_n_55,
      Q(11) => \z_2_reg_280_reg_n_2_[11]\,
      Q(10) => \z_2_reg_280_reg_n_2_[10]\,
      Q(9) => \z_2_reg_280_reg_n_2_[9]\,
      Q(8) => \z_2_reg_280_reg_n_2_[8]\,
      Q(7) => \z_2_reg_280_reg_n_2_[7]\,
      Q(6) => \z_2_reg_280_reg_n_2_[6]\,
      Q(5) => \z_2_reg_280_reg_n_2_[5]\,
      Q(4) => \z_2_reg_280_reg_n_2_[4]\,
      Q(3) => \z_2_reg_280_reg_n_2_[3]\,
      Q(2) => \z_2_reg_280_reg_n_2_[2]\,
      Q(1) => \z_2_reg_280_reg_n_2_[1]\,
      Q(0) => \z_2_reg_280_reg_n_2_[0]\,
      WEA(0) => lineBuffer_val_V_1_ce0,
      addr1(11 downto 0) => lineBuffer_val_V_0_address1(11 downto 0),
      ap_clk => ap_clk,
      ap_condition_437 => ap_condition_437,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      cmp140_i_i_reg_1938 => cmp140_i_i_reg_1938,
      cmp37_i_i_reg_1934 => \^cmp37_i_i_reg_1934\,
      icmp_ln843_reg_1959 => icmp_ln843_reg_1959,
      icmp_ln843_reg_1959_pp0_iter1_reg => icmp_ln843_reg_1959_pp0_iter1_reg,
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      q1(23 downto 16) => pixWindow_val_val_V_0_2_2_fu_186(7 downto 0),
      q1(15 downto 8) => pixWindow_val_val_V_0_2_1_fu_182(7 downto 0),
      q1(7 downto 0) => pixWindow_val_val_V_0_2_0_fu_178(7 downto 0),
      ram_reg_0(3) => lineBuffer_val_V_1_U_n_56,
      ram_reg_0(2) => lineBuffer_val_V_1_U_n_57,
      ram_reg_0(1) => lineBuffer_val_V_1_U_n_58,
      ram_reg_0(0) => lineBuffer_val_V_1_U_n_59,
      ram_reg_0_0(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0_1 => ap_enable_reg_pp0_iter4_reg_n_2,
      ram_reg_0_2(7 downto 0) => pixWindow_val_val_V_1_2_0_fu_166(7 downto 0),
      ram_reg_0_3(7 downto 0) => pixWindow_val_val_V_2_2_0_fu_154(7 downto 0),
      ram_reg_0_4 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      ram_reg_1(3) => lineBuffer_val_V_1_U_n_70,
      ram_reg_1(2) => lineBuffer_val_V_1_U_n_71,
      ram_reg_1(1) => lineBuffer_val_V_1_U_n_72,
      ram_reg_1(0) => lineBuffer_val_V_1_U_n_73,
      ram_reg_1_0(3) => lineBuffer_val_V_1_U_n_74,
      ram_reg_1_0(2) => lineBuffer_val_V_1_U_n_75,
      ram_reg_1_0(1) => lineBuffer_val_V_1_U_n_76,
      ram_reg_1_0(0) => lineBuffer_val_V_1_U_n_77,
      ram_reg_1_1(7 downto 0) => pixWindow_val_val_V_1_2_1_fu_170(7 downto 0),
      ram_reg_1_2(7 downto 0) => pixWindow_val_val_V_2_2_1_fu_158(7 downto 0),
      ram_reg_2 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      ram_reg_2_0(7 downto 0) => pixWindow_val_val_V_1_2_2_fu_174(7 downto 0),
      ram_reg_2_1(7 downto 0) => pixWindow_val_val_V_2_2_2_fu_162(7 downto 0),
      ram_reg_2_2(11) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[11]\,
      ram_reg_2_2(10) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[10]\,
      ram_reg_2_2(9) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[9]\,
      ram_reg_2_2(8) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[8]\,
      ram_reg_2_2(7) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[7]\,
      ram_reg_2_2(6) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[6]\,
      ram_reg_2_2(5) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[5]\,
      ram_reg_2_2(4) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[4]\,
      ram_reg_2_2(3) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[3]\,
      ram_reg_2_2(2) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[2]\,
      ram_reg_2_2(1) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[1]\,
      ram_reg_2_2(0) => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[0]\,
      ret_31_fu_1015_p2(8 downto 0) => ret_31_fu_1015_p2(8 downto 0),
      \ret_46_reg_2102_reg[7]_i_11\(0) => lineBuffer_val_V_1_U_n_87,
      ret_60_fu_1049_p2(7 downto 0) => ret_60_fu_1049_p2(7 downto 0),
      ret_62_fu_1075_p2(7 downto 0) => ret_62_fu_1075_p2(7 downto 0),
      tmp_23_reg_1996_pp0_iter3_reg => tmp_23_reg_1996_pp0_iter3_reg,
      \tmp_23_reg_1996_pp0_iter3_reg_reg[0]\ => lineBuffer_val_V_1_U_n_16,
      \trunc_ln180_4_reg_2020_reg[4]_i_1\(0) => lineBuffer_val_V_1_U_n_60,
      \trunc_ln180_4_reg_2020_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_1_0_fu_106(7 downto 0),
      \trunc_ln180_4_reg_2020_reg[7]_0\(7 downto 0) => pixWindow_val_val_V_2_1_0_fu_142(7 downto 0),
      \trunc_ln180_6_reg_2050_reg[4]_i_1\(0) => lineBuffer_val_V_1_U_n_78,
      \trunc_ln180_6_reg_2050_reg[7]\ => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      \trunc_ln180_6_reg_2050_reg[7]_0\(7 downto 0) => pixWindow_val_val_V_0_1_1_fu_110(7 downto 0),
      \trunc_ln180_6_reg_2050_reg[7]_1\(7 downto 0) => pixWindow_val_val_V_2_1_1_fu_146(7 downto 0),
      \trunc_ln180_8_reg_2076_reg[7]\ => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep_n_2\,
      \trunc_ln180_8_reg_2076_reg[7]_0\(7 downto 0) => pixWindow_val_val_V_0_1_2_fu_114(7 downto 0),
      \trunc_ln180_8_reg_2076_reg[7]_1\(7 downto 0) => pixWindow_val_val_V_2_1_2_fu_150(7 downto 0),
      z_reg_1945_reg(11 downto 0) => z_reg_1945_reg(11 downto 0),
      z_reg_1945_reg_0_sp_1 => lineBuffer_val_V_1_U_n_14
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ZipperRemoval_U0_img_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\out_y_cast559_i_i_reg_1924[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      O => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\
    );
\out_y_cast559_i_i_reg_1924[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(10),
      I1 => \out_y_cast559_i_i_reg_1924[10]_i_3_n_2\,
      I2 => \^y_reg_269_reg[10]_0\(7),
      I3 => \^y_reg_269_reg[10]_0\(2),
      I4 => \^y_reg_269_reg[10]_0\(6),
      I5 => \^y_reg_269_reg[10]_0\(5),
      O => out_y_fu_451_p2(10)
    );
\out_y_cast559_i_i_reg_1924[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(1),
      I1 => \^y_reg_269_reg[10]_0\(0),
      I2 => \^y_reg_269_reg[10]_0\(4),
      I3 => \^y_reg_269_reg[10]_0\(8),
      I4 => \^y_reg_269_reg[10]_0\(3),
      I5 => \^y_reg_269_reg[10]_0\(9),
      O => \out_y_cast559_i_i_reg_1924[10]_i_3_n_2\
    );
\out_y_cast559_i_i_reg_1924_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => out_y_fu_451_p2(10),
      Q => out_y_cast559_i_i_reg_1924(10),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(0),
      Q => pixWindow_val_val_V_0_1_0_fu_106(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(1),
      Q => pixWindow_val_val_V_0_1_0_fu_106(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(2),
      Q => pixWindow_val_val_V_0_1_0_fu_106(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(3),
      Q => pixWindow_val_val_V_0_1_0_fu_106(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(4),
      Q => pixWindow_val_val_V_0_1_0_fu_106(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(5),
      Q => pixWindow_val_val_V_0_1_0_fu_106(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(6),
      Q => pixWindow_val_val_V_0_1_0_fu_106(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_0_fu_178(7),
      Q => pixWindow_val_val_V_0_1_0_fu_106(7),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(0),
      Q => pixWindow_val_val_V_0_1_1_fu_110(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(1),
      Q => pixWindow_val_val_V_0_1_1_fu_110(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(2),
      Q => pixWindow_val_val_V_0_1_1_fu_110(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(3),
      Q => pixWindow_val_val_V_0_1_1_fu_110(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(4),
      Q => pixWindow_val_val_V_0_1_1_fu_110(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(5),
      Q => pixWindow_val_val_V_0_1_1_fu_110(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(6),
      Q => pixWindow_val_val_V_0_1_1_fu_110(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_1_fu_182(7),
      Q => pixWindow_val_val_V_0_1_1_fu_110(7),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      O => pixWindow_val_val_V_0_1_0_fu_1060
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(0),
      Q => pixWindow_val_val_V_0_1_2_fu_114(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(1),
      Q => pixWindow_val_val_V_0_1_2_fu_114(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(2),
      Q => pixWindow_val_val_V_0_1_2_fu_114(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(3),
      Q => pixWindow_val_val_V_0_1_2_fu_114(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(4),
      Q => pixWindow_val_val_V_0_1_2_fu_114(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(5),
      Q => pixWindow_val_val_V_0_1_2_fu_114(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(6),
      Q => pixWindow_val_val_V_0_1_2_fu_114(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_0_2_2_fu_186(7),
      Q => pixWindow_val_val_V_0_1_2_fu_114(7),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(0),
      O => \pixWindow_val_val_V_1_0_0_fu_118[0]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(1),
      O => \pixWindow_val_val_V_1_0_0_fu_118[1]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(2),
      O => \pixWindow_val_val_V_1_0_0_fu_118[2]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(3),
      O => \pixWindow_val_val_V_1_0_0_fu_118[3]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(4),
      O => \pixWindow_val_val_V_1_0_0_fu_118[4]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(5),
      O => \pixWindow_val_val_V_1_0_0_fu_118[5]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(6),
      O => \pixWindow_val_val_V_1_0_0_fu_118[6]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_0_fu_130(7),
      O => \pixWindow_val_val_V_1_0_0_fu_118[7]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(0),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(1),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(2),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(3),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(4),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(5),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(6),
      R => '0'
    );
\pixWindow_val_val_V_1_0_0_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_0_fu_118[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_0_fu_118(7),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(0),
      O => \pixWindow_val_val_V_1_0_1_fu_122[0]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(1),
      O => \pixWindow_val_val_V_1_0_1_fu_122[1]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(2),
      O => \pixWindow_val_val_V_1_0_1_fu_122[2]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(3),
      O => \pixWindow_val_val_V_1_0_1_fu_122[3]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(4),
      O => \pixWindow_val_val_V_1_0_1_fu_122[4]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(5),
      O => \pixWindow_val_val_V_1_0_1_fu_122[5]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(6),
      O => \pixWindow_val_val_V_1_0_1_fu_122[6]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_134(7),
      O => \pixWindow_val_val_V_1_0_1_fu_122[7]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(0),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(1),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(2),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(3),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(4),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(5),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(6),
      R => '0'
    );
\pixWindow_val_val_V_1_0_1_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_1_fu_122[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_1_fu_122(7),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(0),
      O => \pixWindow_val_val_V_1_0_2_fu_126[0]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(1),
      O => \pixWindow_val_val_V_1_0_2_fu_126[1]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(2),
      O => \pixWindow_val_val_V_1_0_2_fu_126[2]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(3),
      O => \pixWindow_val_val_V_1_0_2_fu_126[3]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(4),
      O => \pixWindow_val_val_V_1_0_2_fu_126[4]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(5),
      O => \pixWindow_val_val_V_1_0_2_fu_126[5]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(6),
      O => \pixWindow_val_val_V_1_0_2_fu_126[6]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_2_fu_138(7),
      O => \pixWindow_val_val_V_1_0_2_fu_126[7]_i_1_n_2\
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(0),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(1),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(2),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(3),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(4),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(5),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(6),
      R => '0'
    );
\pixWindow_val_val_V_1_0_2_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => \pixWindow_val_val_V_1_0_2_fu_126[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_1_0_2_fu_126(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(0),
      Q => pixWindow_val_val_V_1_1_0_fu_130(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(1),
      Q => pixWindow_val_val_V_1_1_0_fu_130(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(2),
      Q => pixWindow_val_val_V_1_1_0_fu_130(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(3),
      Q => pixWindow_val_val_V_1_1_0_fu_130(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(4),
      Q => pixWindow_val_val_V_1_1_0_fu_130(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(5),
      Q => pixWindow_val_val_V_1_1_0_fu_130(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(6),
      Q => pixWindow_val_val_V_1_1_0_fu_130(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_0_fu_166(7),
      Q => pixWindow_val_val_V_1_1_0_fu_130(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(0),
      Q => pixWindow_val_val_V_1_1_1_fu_134(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(1),
      Q => pixWindow_val_val_V_1_1_1_fu_134(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(2),
      Q => pixWindow_val_val_V_1_1_1_fu_134(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(3),
      Q => pixWindow_val_val_V_1_1_1_fu_134(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(4),
      Q => pixWindow_val_val_V_1_1_1_fu_134(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(5),
      Q => pixWindow_val_val_V_1_1_1_fu_134(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(6),
      Q => pixWindow_val_val_V_1_1_1_fu_134(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_1_fu_170(7),
      Q => pixWindow_val_val_V_1_1_1_fu_134(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(0),
      Q => pixWindow_val_val_V_1_1_2_fu_138(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(1),
      Q => pixWindow_val_val_V_1_1_2_fu_138(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(2),
      Q => pixWindow_val_val_V_1_1_2_fu_138(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(3),
      Q => pixWindow_val_val_V_1_1_2_fu_138(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(4),
      Q => pixWindow_val_val_V_1_1_2_fu_138(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(5),
      Q => pixWindow_val_val_V_1_1_2_fu_138(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(6),
      Q => pixWindow_val_val_V_1_1_2_fu_138(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_1_2_2_fu_174(7),
      Q => pixWindow_val_val_V_1_1_2_fu_138(7),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(0),
      Q => pixWindow_val_val_V_1_2_0_fu_166(0),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(1),
      Q => pixWindow_val_val_V_1_2_0_fu_166(1),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(2),
      Q => pixWindow_val_val_V_1_2_0_fu_166(2),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(3),
      Q => pixWindow_val_val_V_1_2_0_fu_166(3),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(4),
      Q => pixWindow_val_val_V_1_2_0_fu_166(4),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(5),
      Q => pixWindow_val_val_V_1_2_0_fu_166(5),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(6),
      Q => pixWindow_val_val_V_1_2_0_fu_166(6),
      R => '0'
    );
\pixWindow_val_val_V_1_2_0_fu_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(7),
      Q => pixWindow_val_val_V_1_2_0_fu_166(7),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(8),
      Q => pixWindow_val_val_V_1_2_1_fu_170(0),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(9),
      Q => pixWindow_val_val_V_1_2_1_fu_170(1),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(10),
      Q => pixWindow_val_val_V_1_2_1_fu_170(2),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(11),
      Q => pixWindow_val_val_V_1_2_1_fu_170(3),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(12),
      Q => pixWindow_val_val_V_1_2_1_fu_170(4),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(13),
      Q => pixWindow_val_val_V_1_2_1_fu_170(5),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(14),
      Q => pixWindow_val_val_V_1_2_1_fu_170(6),
      R => '0'
    );
\pixWindow_val_val_V_1_2_1_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(15),
      Q => pixWindow_val_val_V_1_2_1_fu_170(7),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(16),
      Q => pixWindow_val_val_V_1_2_2_fu_174(0),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(17),
      Q => pixWindow_val_val_V_1_2_2_fu_174(1),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(18),
      Q => pixWindow_val_val_V_1_2_2_fu_174(2),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(19),
      Q => pixWindow_val_val_V_1_2_2_fu_174(3),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(20),
      Q => pixWindow_val_val_V_1_2_2_fu_174(4),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(21),
      Q => pixWindow_val_val_V_1_2_2_fu_174(5),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(22),
      Q => pixWindow_val_val_V_1_2_2_fu_174(6),
      R => '0'
    );
\pixWindow_val_val_V_1_2_2_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \^q1\(23),
      Q => pixWindow_val_val_V_1_2_2_fu_174(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(0),
      Q => pixWindow_val_val_V_2_1_0_fu_142(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(1),
      Q => pixWindow_val_val_V_2_1_0_fu_142(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(2),
      Q => pixWindow_val_val_V_2_1_0_fu_142(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(3),
      Q => pixWindow_val_val_V_2_1_0_fu_142(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(4),
      Q => pixWindow_val_val_V_2_1_0_fu_142(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(5),
      Q => pixWindow_val_val_V_2_1_0_fu_142(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(6),
      Q => pixWindow_val_val_V_2_1_0_fu_142(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_0_fu_154(7),
      Q => pixWindow_val_val_V_2_1_0_fu_142(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(0),
      Q => pixWindow_val_val_V_2_1_1_fu_146(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(1),
      Q => pixWindow_val_val_V_2_1_1_fu_146(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(2),
      Q => pixWindow_val_val_V_2_1_1_fu_146(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(3),
      Q => pixWindow_val_val_V_2_1_1_fu_146(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(4),
      Q => pixWindow_val_val_V_2_1_1_fu_146(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(5),
      Q => pixWindow_val_val_V_2_1_1_fu_146(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(6),
      Q => pixWindow_val_val_V_2_1_1_fu_146(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_1_fu_158(7),
      Q => pixWindow_val_val_V_2_1_1_fu_146(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(0),
      Q => pixWindow_val_val_V_2_1_2_fu_150(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(1),
      Q => pixWindow_val_val_V_2_1_2_fu_150(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(2),
      Q => pixWindow_val_val_V_2_1_2_fu_150(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(3),
      Q => pixWindow_val_val_V_2_1_2_fu_150(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(4),
      Q => pixWindow_val_val_V_2_1_2_fu_150(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(5),
      Q => pixWindow_val_val_V_2_1_2_fu_150(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(6),
      Q => pixWindow_val_val_V_2_1_2_fu_150(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_1_0_fu_1060,
      D => pixWindow_val_val_V_2_2_2_fu_162(7),
      Q => pixWindow_val_val_V_2_1_2_fu_150(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(0),
      Q => pixWindow_val_val_V_2_2_0_fu_154(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(1),
      Q => pixWindow_val_val_V_2_2_0_fu_154(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(2),
      Q => pixWindow_val_val_V_2_2_0_fu_154(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(3),
      Q => pixWindow_val_val_V_2_2_0_fu_154(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(4),
      Q => pixWindow_val_val_V_2_2_0_fu_154(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(5),
      Q => pixWindow_val_val_V_2_2_0_fu_154(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(6),
      Q => pixWindow_val_val_V_2_2_0_fu_154(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(7),
      Q => pixWindow_val_val_V_2_2_0_fu_154(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(0),
      Q => pixWindow_val_val_V_2_2_1_fu_158(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(1),
      Q => pixWindow_val_val_V_2_2_1_fu_158(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(2),
      Q => pixWindow_val_val_V_2_2_1_fu_158(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(3),
      Q => pixWindow_val_val_V_2_2_1_fu_158(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(4),
      Q => pixWindow_val_val_V_2_2_1_fu_158(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(5),
      Q => pixWindow_val_val_V_2_2_1_fu_158(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(6),
      Q => pixWindow_val_val_V_2_2_1_fu_158(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(7),
      Q => pixWindow_val_val_V_2_2_1_fu_158(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(0),
      Q => pixWindow_val_val_V_2_2_2_fu_162(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(1),
      Q => pixWindow_val_val_V_2_2_2_fu_162(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(2),
      Q => pixWindow_val_val_V_2_2_2_fu_162(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(3),
      Q => pixWindow_val_val_V_2_2_2_fu_162(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(4),
      Q => pixWindow_val_val_V_2_2_2_fu_162(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(5),
      Q => pixWindow_val_val_V_2_2_2_fu_162(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(6),
      Q => pixWindow_val_val_V_2_2_2_fu_162(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_437,
      D => D(7),
      Q => pixWindow_val_val_V_2_2_2_fu_162(7),
      R => '0'
    );
\pix_val_V_6_reg_318[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(0),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(0),
      O => \pix_val_V_6_reg_318[0]_i_1_n_2\
    );
\pix_val_V_6_reg_318[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(1),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(1),
      O => \pix_val_V_6_reg_318[1]_i_1_n_2\
    );
\pix_val_V_6_reg_318[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(2),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(2),
      O => \pix_val_V_6_reg_318[2]_i_1_n_2\
    );
\pix_val_V_6_reg_318[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(3),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(3),
      O => \pix_val_V_6_reg_318[3]_i_1_n_2\
    );
\pix_val_V_6_reg_318[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(4),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(4),
      O => \pix_val_V_6_reg_318[4]_i_1_n_2\
    );
\pix_val_V_6_reg_318[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(5),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(5),
      O => \pix_val_V_6_reg_318[5]_i_1_n_2\
    );
\pix_val_V_6_reg_318[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(6),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(6),
      O => \pix_val_V_6_reg_318[6]_i_1_n_2\
    );
\pix_val_V_6_reg_318[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(7),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_2_fu_138(7),
      O => \pix_val_V_6_reg_318[7]_i_1_n_2\
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(0),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(0),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(1),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(1),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(2),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(2),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(3),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(3),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(4),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(4),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(5),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(5),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(6),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(6),
      R => '0'
    );
\pix_val_V_6_reg_318_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_6_reg_318(7),
      Q => pix_val_V_6_reg_318_pp0_iter3_reg(7),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[0]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(0),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[1]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(1),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[2]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(2),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[3]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(3),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[4]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(4),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[5]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(5),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[6]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(6),
      R => '0'
    );
\pix_val_V_6_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_6_reg_318[7]_i_1_n_2\,
      Q => pix_val_V_6_reg_318(7),
      R => '0'
    );
\pix_val_V_7_reg_328[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(0),
      O => \pix_val_V_7_reg_328[0]_i_1_n_2\
    );
\pix_val_V_7_reg_328[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(1),
      O => \pix_val_V_7_reg_328[1]_i_1_n_2\
    );
\pix_val_V_7_reg_328[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(2),
      O => \pix_val_V_7_reg_328[2]_i_1_n_2\
    );
\pix_val_V_7_reg_328[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(3),
      O => \pix_val_V_7_reg_328[3]_i_1_n_2\
    );
\pix_val_V_7_reg_328[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(4),
      O => \pix_val_V_7_reg_328[4]_i_1_n_2\
    );
\pix_val_V_7_reg_328[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(5),
      O => \pix_val_V_7_reg_328[5]_i_1_n_2\
    );
\pix_val_V_7_reg_328[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(6),
      O => \pix_val_V_7_reg_328[6]_i_1_n_2\
    );
\pix_val_V_7_reg_328[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_1_fu_134(7),
      O => \pix_val_V_7_reg_328[7]_i_1_n_2\
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(0),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(1),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(2),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(3),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(4),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(5),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(6),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\pix_val_V_7_reg_328_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_7_reg_328(7),
      Q => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[0]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(0),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[1]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(1),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[2]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(2),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[3]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(3),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[4]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(4),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[5]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(5),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[6]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(6),
      R => '0'
    );
\pix_val_V_7_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_7_reg_328[7]_i_1_n_2\,
      Q => pix_val_V_7_reg_328(7),
      R => '0'
    );
\pix_val_V_reg_338[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(0),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(0),
      O => \pix_val_V_reg_338[0]_i_1_n_2\
    );
\pix_val_V_reg_338[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(1),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(1),
      O => \pix_val_V_reg_338[1]_i_1_n_2\
    );
\pix_val_V_reg_338[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(2),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(2),
      O => \pix_val_V_reg_338[2]_i_1_n_2\
    );
\pix_val_V_reg_338[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(3),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(3),
      O => \pix_val_V_reg_338[3]_i_1_n_2\
    );
\pix_val_V_reg_338[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(4),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(4),
      O => \pix_val_V_reg_338[4]_i_1_n_2\
    );
\pix_val_V_reg_338[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(5),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(5),
      O => \pix_val_V_reg_338[5]_i_1_n_2\
    );
\pix_val_V_reg_338[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(6),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(6),
      O => \pix_val_V_reg_338[6]_i_1_n_2\
    );
\pix_val_V_reg_338[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(7),
      I1 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => pixWindow_val_val_V_1_1_0_fu_130(7),
      O => \pix_val_V_reg_338[7]_i_1_n_2\
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(0),
      Q => pix_val_V_reg_338_pp0_iter3_reg(0),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(1),
      Q => pix_val_V_reg_338_pp0_iter3_reg(1),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(2),
      Q => pix_val_V_reg_338_pp0_iter3_reg(2),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(3),
      Q => pix_val_V_reg_338_pp0_iter3_reg(3),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(4),
      Q => pix_val_V_reg_338_pp0_iter3_reg(4),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(5),
      Q => pix_val_V_reg_338_pp0_iter3_reg(5),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(6),
      Q => pix_val_V_reg_338_pp0_iter3_reg(6),
      R => '0'
    );
\pix_val_V_reg_338_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_338(7),
      Q => pix_val_V_reg_338_pp0_iter3_reg(7),
      R => '0'
    );
\pix_val_V_reg_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[0]_i_1_n_2\,
      Q => pix_val_V_reg_338(0),
      R => '0'
    );
\pix_val_V_reg_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[1]_i_1_n_2\,
      Q => pix_val_V_reg_338(1),
      R => '0'
    );
\pix_val_V_reg_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[2]_i_1_n_2\,
      Q => pix_val_V_reg_338(2),
      R => '0'
    );
\pix_val_V_reg_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[3]_i_1_n_2\,
      Q => pix_val_V_reg_338(3),
      R => '0'
    );
\pix_val_V_reg_338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[4]_i_1_n_2\,
      Q => pix_val_V_reg_338(4),
      R => '0'
    );
\pix_val_V_reg_338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[5]_i_1_n_2\,
      Q => pix_val_V_reg_338(5),
      R => '0'
    );
\pix_val_V_reg_338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[6]_i_1_n_2\,
      Q => pix_val_V_reg_338(6),
      R => '0'
    );
\pix_val_V_reg_338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_reg_338[7]_i_1_n_2\,
      Q => pix_val_V_reg_338(7),
      R => '0'
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => icmp_ln843_reg_1959,
      I1 => \^cmp37_i_i_reg_1934\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I5 => lineBuffer_val_V_1_U_n_16,
      O => \^debayerrandbatg_u0_srcimg_read\
    );
\ret_27_reg_2015[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      O => ret_27_reg_20150
    );
\ret_27_reg_2015_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_60,
      Q => ret_27_reg_2015(8),
      R => '0'
    );
\ret_28_reg_2030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \ret_28_reg_2030_reg[8]_i_1_n_9\,
      Q => ret_28_reg_2030(8),
      R => '0'
    );
\ret_28_reg_2030_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_28_reg_2030_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_28_reg_2030_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ret_28_reg_2030_reg[8]_i_1_n_9\,
      S(3 downto 0) => B"0001"
    );
\ret_29_reg_2045_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_78,
      Q => ret_29_reg_2045(8),
      R => '0'
    );
\ret_30_reg_2060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(8),
      Q => ret_30_reg_2060(8),
      R => '0'
    );
\ret_30_reg_2060_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_7_reg_2065_reg[6]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_30_reg_2060_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_30_reg_2060_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_30_fu_997_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_31_reg_2071_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(8),
      Q => p_0_in1_in,
      R => '0'
    );
\ret_46_reg_2102[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(0),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(0),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(0),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(0),
      O => \ret_46_reg_2102[3]_i_10_n_2\
    );
\ret_46_reg_2102[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(3),
      I1 => ret_60_fu_1049_p2(3),
      O => \ret_46_reg_2102[3]_i_3_n_2\
    );
\ret_46_reg_2102[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(2),
      I1 => ret_60_fu_1049_p2(2),
      O => \ret_46_reg_2102[3]_i_4_n_2\
    );
\ret_46_reg_2102[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(1),
      I1 => ret_60_fu_1049_p2(1),
      O => \ret_46_reg_2102[3]_i_5_n_2\
    );
\ret_46_reg_2102[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(0),
      I1 => ret_60_fu_1049_p2(0),
      O => \ret_46_reg_2102[3]_i_6_n_2\
    );
\ret_46_reg_2102[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(3),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(3),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(3),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(3),
      O => \ret_46_reg_2102[3]_i_7_n_2\
    );
\ret_46_reg_2102[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(2),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(2),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(2),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(2),
      O => \ret_46_reg_2102[3]_i_8_n_2\
    );
\ret_46_reg_2102[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(1),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(1),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(1),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(1),
      O => \ret_46_reg_2102[3]_i_9_n_2\
    );
\ret_46_reg_2102[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(4),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(4),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(4),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(4),
      O => \ret_46_reg_2102[7]_i_10_n_2\
    );
\ret_46_reg_2102[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(7),
      I1 => ret_60_fu_1049_p2(7),
      O => \ret_46_reg_2102[7]_i_3_n_2\
    );
\ret_46_reg_2102[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(6),
      I1 => ret_60_fu_1049_p2(6),
      O => \ret_46_reg_2102[7]_i_4_n_2\
    );
\ret_46_reg_2102[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(5),
      I1 => ret_60_fu_1049_p2(5),
      O => \ret_46_reg_2102[7]_i_5_n_2\
    );
\ret_46_reg_2102[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_61_fu_1055_p2(4),
      I1 => ret_60_fu_1049_p2(4),
      O => \ret_46_reg_2102[7]_i_6_n_2\
    );
\ret_46_reg_2102[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(7),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(7),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(7),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(7),
      O => \ret_46_reg_2102[7]_i_7_n_2\
    );
\ret_46_reg_2102[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(6),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(6),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(6),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(6),
      O => \ret_46_reg_2102[7]_i_8_n_2\
    );
\ret_46_reg_2102[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(5),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(5),
      I2 => pixWindow_val_val_V_2_1_0_fu_142(5),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_0_fu_154(5),
      O => \ret_46_reg_2102[7]_i_9_n_2\
    );
\ret_46_reg_2102[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ret_46_reg_2102_reg[9]_i_2_n_5\,
      I1 => lineBuffer_val_V_1_U_n_87,
      O => \ret_46_reg_2102[9]_i_3_n_2\
    );
\ret_46_reg_2102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(0),
      Q => ret_46_reg_2102(0),
      R => '0'
    );
\ret_46_reg_2102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(1),
      Q => ret_46_reg_2102(1),
      R => '0'
    );
\ret_46_reg_2102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(2),
      Q => ret_46_reg_2102(2),
      R => '0'
    );
\ret_46_reg_2102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(3),
      Q => ret_46_reg_2102(3),
      R => '0'
    );
\ret_46_reg_2102_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_46_reg_2102_reg[3]_i_1_n_2\,
      CO(2) => \ret_46_reg_2102_reg[3]_i_1_n_3\,
      CO(1) => \ret_46_reg_2102_reg[3]_i_1_n_4\,
      CO(0) => \ret_46_reg_2102_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_61_fu_1055_p2(3 downto 0),
      O(3 downto 0) => ret_46_fu_1069_p2(3 downto 0),
      S(3) => \ret_46_reg_2102[3]_i_3_n_2\,
      S(2) => \ret_46_reg_2102[3]_i_4_n_2\,
      S(1) => \ret_46_reg_2102[3]_i_5_n_2\,
      S(0) => \ret_46_reg_2102[3]_i_6_n_2\
    );
\ret_46_reg_2102_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_46_reg_2102_reg[3]_i_2_n_2\,
      CO(2) => \ret_46_reg_2102_reg[3]_i_2_n_3\,
      CO(1) => \ret_46_reg_2102_reg[3]_i_2_n_4\,
      CO(0) => \ret_46_reg_2102_reg[3]_i_2_n_5\,
      CYINIT => '1',
      DI(3) => \ret_50_reg_2109[3]_i_7_n_2\,
      DI(2) => \ret_50_reg_2109[3]_i_8_n_2\,
      DI(1) => \ret_50_reg_2109[3]_i_9_n_2\,
      DI(0) => \ret_50_reg_2109[3]_i_10_n_2\,
      O(3 downto 0) => ret_61_fu_1055_p2(3 downto 0),
      S(3) => \ret_46_reg_2102[3]_i_7_n_2\,
      S(2) => \ret_46_reg_2102[3]_i_8_n_2\,
      S(1) => \ret_46_reg_2102[3]_i_9_n_2\,
      S(0) => \ret_46_reg_2102[3]_i_10_n_2\
    );
\ret_46_reg_2102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(4),
      Q => ret_46_reg_2102(4),
      R => '0'
    );
\ret_46_reg_2102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(5),
      Q => ret_46_reg_2102(5),
      R => '0'
    );
\ret_46_reg_2102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(6),
      Q => ret_46_reg_2102(6),
      R => '0'
    );
\ret_46_reg_2102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(7),
      Q => ret_46_reg_2102(7),
      R => '0'
    );
\ret_46_reg_2102_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[3]_i_1_n_2\,
      CO(3) => \ret_46_reg_2102_reg[7]_i_1_n_2\,
      CO(2) => \ret_46_reg_2102_reg[7]_i_1_n_3\,
      CO(1) => \ret_46_reg_2102_reg[7]_i_1_n_4\,
      CO(0) => \ret_46_reg_2102_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_61_fu_1055_p2(7 downto 4),
      O(3 downto 0) => ret_46_fu_1069_p2(7 downto 4),
      S(3) => \ret_46_reg_2102[7]_i_3_n_2\,
      S(2) => \ret_46_reg_2102[7]_i_4_n_2\,
      S(1) => \ret_46_reg_2102[7]_i_5_n_2\,
      S(0) => \ret_46_reg_2102[7]_i_6_n_2\
    );
\ret_46_reg_2102_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[3]_i_2_n_2\,
      CO(3) => \ret_46_reg_2102_reg[7]_i_2_n_2\,
      CO(2) => \ret_46_reg_2102_reg[7]_i_2_n_3\,
      CO(1) => \ret_46_reg_2102_reg[7]_i_2_n_4\,
      CO(0) => \ret_46_reg_2102_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \ret_50_reg_2109[7]_i_7_n_2\,
      DI(2) => \ret_50_reg_2109[7]_i_8_n_2\,
      DI(1) => \ret_50_reg_2109[7]_i_9_n_2\,
      DI(0) => \ret_50_reg_2109[7]_i_10_n_2\,
      O(3 downto 0) => ret_61_fu_1055_p2(7 downto 4),
      S(3) => \ret_46_reg_2102[7]_i_7_n_2\,
      S(2) => \ret_46_reg_2102[7]_i_8_n_2\,
      S(1) => \ret_46_reg_2102[7]_i_9_n_2\,
      S(0) => \ret_46_reg_2102[7]_i_10_n_2\
    );
\ret_46_reg_2102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(8),
      Q => ret_46_reg_2102(8),
      R => '0'
    );
\ret_46_reg_2102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_46_fu_1069_p2(9),
      Q => ret_46_reg_2102(9),
      R => '0'
    );
\ret_46_reg_2102_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_ret_46_reg_2102_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_46_reg_2102_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ret_46_reg_2102_reg[9]_i_2_n_5\,
      O(3 downto 2) => \NLW_ret_46_reg_2102_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ret_46_fu_1069_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \ret_46_reg_2102[9]_i_3_n_2\
    );
\ret_46_reg_2102_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_46_reg_2102_reg[7]_i_2_n_2\,
      CO(3 downto 1) => \NLW_ret_46_reg_2102_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_46_reg_2102_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_46_reg_2102_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ret_50_reg_2109[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(0),
      O => \ret_50_reg_2109[3]_i_10_n_2\
    );
\ret_50_reg_2109[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(3),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(3),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(3),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(3),
      O => \ret_50_reg_2109[3]_i_11_n_2\
    );
\ret_50_reg_2109[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(2),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(2),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(2),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(2),
      O => \ret_50_reg_2109[3]_i_12_n_2\
    );
\ret_50_reg_2109[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(1),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(1),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(1),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(1),
      O => \ret_50_reg_2109[3]_i_13_n_2\
    );
\ret_50_reg_2109[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(0),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(0),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(0),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(0),
      O => \ret_50_reg_2109[3]_i_14_n_2\
    );
\ret_50_reg_2109[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(3),
      I1 => ret_62_fu_1075_p2(3),
      O => \ret_50_reg_2109[3]_i_3_n_2\
    );
\ret_50_reg_2109[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(2),
      I1 => ret_62_fu_1075_p2(2),
      O => \ret_50_reg_2109[3]_i_4_n_2\
    );
\ret_50_reg_2109[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(1),
      I1 => ret_62_fu_1075_p2(1),
      O => \ret_50_reg_2109[3]_i_5_n_2\
    );
\ret_50_reg_2109[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(0),
      I1 => ret_62_fu_1075_p2(0),
      O => \ret_50_reg_2109[3]_i_6_n_2\
    );
\ret_50_reg_2109[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(3),
      O => \ret_50_reg_2109[3]_i_7_n_2\
    );
\ret_50_reg_2109[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(2),
      O => \ret_50_reg_2109[3]_i_8_n_2\
    );
\ret_50_reg_2109[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(1),
      O => \ret_50_reg_2109[3]_i_9_n_2\
    );
\ret_50_reg_2109[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(4),
      O => \ret_50_reg_2109[7]_i_10_n_2\
    );
\ret_50_reg_2109[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(7),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(7),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(7),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(7),
      O => \ret_50_reg_2109[7]_i_11_n_2\
    );
\ret_50_reg_2109[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(6),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(6),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(6),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(6),
      O => \ret_50_reg_2109[7]_i_12_n_2\
    );
\ret_50_reg_2109[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(5),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(5),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(5),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(5),
      O => \ret_50_reg_2109[7]_i_13_n_2\
    );
\ret_50_reg_2109[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_2_1_1_fu_146(4),
      I1 => pixWindow_val_val_V_2_2_1_fu_158(4),
      I2 => pixWindow_val_val_V_2_1_2_fu_150(4),
      I3 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I5 => pixWindow_val_val_V_2_2_2_fu_162(4),
      O => \ret_50_reg_2109[7]_i_14_n_2\
    );
\ret_50_reg_2109[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(7),
      I1 => ret_62_fu_1075_p2(7),
      O => \ret_50_reg_2109[7]_i_3_n_2\
    );
\ret_50_reg_2109[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(6),
      I1 => ret_62_fu_1075_p2(6),
      O => \ret_50_reg_2109[7]_i_4_n_2\
    );
\ret_50_reg_2109[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(5),
      I1 => ret_62_fu_1075_p2(5),
      O => \ret_50_reg_2109[7]_i_5_n_2\
    );
\ret_50_reg_2109[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_63_fu_1081_p2(4),
      I1 => ret_62_fu_1075_p2(4),
      O => \ret_50_reg_2109[7]_i_6_n_2\
    );
\ret_50_reg_2109[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(7),
      O => \ret_50_reg_2109[7]_i_7_n_2\
    );
\ret_50_reg_2109[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(6),
      O => \ret_50_reg_2109[7]_i_8_n_2\
    );
\ret_50_reg_2109[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_158(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I2 => \cmp110_i_i_reg_1974_pp0_iter1_reg_reg[0]_rep__0_n_2\,
      I3 => pixWindow_val_val_V_2_1_1_fu_146(5),
      O => \ret_50_reg_2109[7]_i_9_n_2\
    );
\ret_50_reg_2109[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => icmp_ln966_reg_1990_pp0_iter1_reg,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => \icmp_ln833_reg_1950_pp0_iter1_reg_reg_n_2_[0]\,
      O => ret_46_reg_21020
    );
\ret_50_reg_2109[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ret_50_reg_2109_reg[9]_i_3_n_5\,
      I1 => lineBuffer_val_V_1_U_n_51,
      O => \ret_50_reg_2109[9]_i_4_n_2\
    );
\ret_50_reg_2109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(0),
      Q => ret_50_reg_2109(0),
      R => '0'
    );
\ret_50_reg_2109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(1),
      Q => ret_50_reg_2109(1),
      R => '0'
    );
\ret_50_reg_2109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(2),
      Q => ret_50_reg_2109(2),
      R => '0'
    );
\ret_50_reg_2109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(3),
      Q => ret_50_reg_2109(3),
      R => '0'
    );
\ret_50_reg_2109_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_50_reg_2109_reg[3]_i_1_n_2\,
      CO(2) => \ret_50_reg_2109_reg[3]_i_1_n_3\,
      CO(1) => \ret_50_reg_2109_reg[3]_i_1_n_4\,
      CO(0) => \ret_50_reg_2109_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_63_fu_1081_p2(3 downto 0),
      O(3 downto 0) => ret_50_fu_1095_p2(3 downto 0),
      S(3) => \ret_50_reg_2109[3]_i_3_n_2\,
      S(2) => \ret_50_reg_2109[3]_i_4_n_2\,
      S(1) => \ret_50_reg_2109[3]_i_5_n_2\,
      S(0) => \ret_50_reg_2109[3]_i_6_n_2\
    );
\ret_50_reg_2109_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_50_reg_2109_reg[3]_i_2_n_2\,
      CO(2) => \ret_50_reg_2109_reg[3]_i_2_n_3\,
      CO(1) => \ret_50_reg_2109_reg[3]_i_2_n_4\,
      CO(0) => \ret_50_reg_2109_reg[3]_i_2_n_5\,
      CYINIT => '1',
      DI(3) => \ret_50_reg_2109[3]_i_7_n_2\,
      DI(2) => \ret_50_reg_2109[3]_i_8_n_2\,
      DI(1) => \ret_50_reg_2109[3]_i_9_n_2\,
      DI(0) => \ret_50_reg_2109[3]_i_10_n_2\,
      O(3 downto 0) => ret_63_fu_1081_p2(3 downto 0),
      S(3) => \ret_50_reg_2109[3]_i_11_n_2\,
      S(2) => \ret_50_reg_2109[3]_i_12_n_2\,
      S(1) => \ret_50_reg_2109[3]_i_13_n_2\,
      S(0) => \ret_50_reg_2109[3]_i_14_n_2\
    );
\ret_50_reg_2109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(4),
      Q => ret_50_reg_2109(4),
      R => '0'
    );
\ret_50_reg_2109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(5),
      Q => ret_50_reg_2109(5),
      R => '0'
    );
\ret_50_reg_2109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(6),
      Q => ret_50_reg_2109(6),
      R => '0'
    );
\ret_50_reg_2109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(7),
      Q => ret_50_reg_2109(7),
      R => '0'
    );
\ret_50_reg_2109_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[3]_i_1_n_2\,
      CO(3) => \ret_50_reg_2109_reg[7]_i_1_n_2\,
      CO(2) => \ret_50_reg_2109_reg[7]_i_1_n_3\,
      CO(1) => \ret_50_reg_2109_reg[7]_i_1_n_4\,
      CO(0) => \ret_50_reg_2109_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_63_fu_1081_p2(7 downto 4),
      O(3 downto 0) => ret_50_fu_1095_p2(7 downto 4),
      S(3) => \ret_50_reg_2109[7]_i_3_n_2\,
      S(2) => \ret_50_reg_2109[7]_i_4_n_2\,
      S(1) => \ret_50_reg_2109[7]_i_5_n_2\,
      S(0) => \ret_50_reg_2109[7]_i_6_n_2\
    );
\ret_50_reg_2109_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[3]_i_2_n_2\,
      CO(3) => \ret_50_reg_2109_reg[7]_i_2_n_2\,
      CO(2) => \ret_50_reg_2109_reg[7]_i_2_n_3\,
      CO(1) => \ret_50_reg_2109_reg[7]_i_2_n_4\,
      CO(0) => \ret_50_reg_2109_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \ret_50_reg_2109[7]_i_7_n_2\,
      DI(2) => \ret_50_reg_2109[7]_i_8_n_2\,
      DI(1) => \ret_50_reg_2109[7]_i_9_n_2\,
      DI(0) => \ret_50_reg_2109[7]_i_10_n_2\,
      O(3 downto 0) => ret_63_fu_1081_p2(7 downto 4),
      S(3) => \ret_50_reg_2109[7]_i_11_n_2\,
      S(2) => \ret_50_reg_2109[7]_i_12_n_2\,
      S(1) => \ret_50_reg_2109[7]_i_13_n_2\,
      S(0) => \ret_50_reg_2109[7]_i_14_n_2\
    );
\ret_50_reg_2109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(8),
      Q => ret_50_reg_2109(8),
      R => '0'
    );
\ret_50_reg_2109_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_50_fu_1095_p2(9),
      Q => ret_50_reg_2109(9),
      R => '0'
    );
\ret_50_reg_2109_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_ret_50_reg_2109_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_50_reg_2109_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ret_50_reg_2109_reg[9]_i_3_n_5\,
      O(3 downto 2) => \NLW_ret_50_reg_2109_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ret_50_fu_1095_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \ret_50_reg_2109[9]_i_4_n_2\
    );
\ret_50_reg_2109_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_50_reg_2109_reg[7]_i_2_n_2\,
      CO(3 downto 1) => \NLW_ret_50_reg_2109_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ret_50_reg_2109_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_50_reg_2109_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ret_52_reg_2116[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => ret_38_fu_1319_p2(2),
      I1 => ret_38_fu_1319_p2(1),
      I2 => ret_38_fu_1319_p2(0),
      I3 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      O => \ret_52_reg_2116[3]_i_10_n_2\
    );
\ret_52_reg_2116[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ret_46_reg_2102(9),
      I1 => ret_46_reg_2102(0),
      I2 => ret_46_reg_2102(1),
      O => \ret_52_reg_2116[3]_i_11_n_2\
    );
\ret_52_reg_2116[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ret_46_reg_2102(1),
      I1 => ret_46_reg_2102(9),
      I2 => ret_46_reg_2102(0),
      O => \ret_52_reg_2116[3]_i_13_n_2\
    );
\ret_52_reg_2116[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(3),
      I1 => ret_56_reg_2082(3),
      O => \ret_52_reg_2116[3]_i_14_n_2\
    );
\ret_52_reg_2116[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(2),
      I1 => ret_56_reg_2082(2),
      O => \ret_52_reg_2116[3]_i_15_n_2\
    );
\ret_52_reg_2116[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(1),
      I1 => ret_56_reg_2082(1),
      O => \ret_52_reg_2116[3]_i_16_n_2\
    );
\ret_52_reg_2116[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(0),
      I1 => ret_56_reg_2082(0),
      O => \ret_52_reg_2116[3]_i_17_n_2\
    );
\ret_52_reg_2116[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(3),
      I1 => \ret_52_reg_2116[3]_i_6_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_52_reg_2116[3]_i_7_n_2\,
      O => \ret_52_reg_2116[3]_i_2_n_2\
    );
\ret_52_reg_2116[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(2),
      I1 => \ret_52_reg_2116[3]_i_8_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_52_reg_2116[3]_i_9_n_2\,
      O => \ret_52_reg_2116[3]_i_3_n_2\
    );
\ret_52_reg_2116[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(1),
      I1 => \ret_52_reg_2116[3]_i_10_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_52_reg_2116[3]_i_11_n_2\,
      I4 => ret_46_reg_2102(2),
      O => \ret_52_reg_2116[3]_i_4_n_2\
    );
\ret_52_reg_2116[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A659AAAAA659"
    )
        port map (
      I0 => pix_val_V_7_reg_328(0),
      I1 => ret_38_fu_1319_p2(0),
      I2 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I3 => ret_38_fu_1319_p2(1),
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \ret_52_reg_2116[3]_i_13_n_2\,
      O => \ret_52_reg_2116[3]_i_5_n_2\
    );
\ret_52_reg_2116[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFF7FFF"
    )
        port map (
      I0 => ret_38_fu_1319_p2(3),
      I1 => ret_38_fu_1319_p2(1),
      I2 => ret_38_fu_1319_p2(0),
      I3 => ret_38_fu_1319_p2(2),
      I4 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I5 => ret_38_fu_1319_p2(4),
      O => \ret_52_reg_2116[3]_i_6_n_2\
    );
\ret_52_reg_2116[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => ret_46_reg_2102(9),
      I1 => ret_46_reg_2102(1),
      I2 => ret_46_reg_2102(2),
      I3 => ret_46_reg_2102(0),
      I4 => ret_46_reg_2102(3),
      I5 => ret_46_reg_2102(4),
      O => \ret_52_reg_2116[3]_i_7_n_2\
    );
\ret_52_reg_2116[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000BFFF"
    )
        port map (
      I0 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I1 => ret_38_fu_1319_p2(0),
      I2 => ret_38_fu_1319_p2(1),
      I3 => ret_38_fu_1319_p2(2),
      I4 => ret_38_fu_1319_p2(3),
      O => \ret_52_reg_2116[3]_i_8_n_2\
    );
\ret_52_reg_2116[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => ret_46_reg_2102(3),
      I1 => ret_46_reg_2102(2),
      I2 => ret_46_reg_2102(9),
      I3 => ret_46_reg_2102(0),
      I4 => ret_46_reg_2102(1),
      O => \ret_52_reg_2116[3]_i_9_n_2\
    );
\ret_52_reg_2116[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09F6"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_14_n_2\,
      I1 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I2 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I3 => ret_38_fu_1319_p2(6),
      O => \ret_52_reg_2116[7]_i_10_n_2\
    );
\ret_52_reg_2116[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444442BBBBBBBD"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_17_n_2\,
      I1 => ret_46_reg_2102(5),
      I2 => ret_46_reg_2102(3),
      I3 => \tmp_20_reg_2132[2]_i_18_n_2\,
      I4 => ret_46_reg_2102(4),
      I5 => ret_46_reg_2102(6),
      O => \ret_52_reg_2116[7]_i_11_n_2\
    );
\ret_52_reg_2116[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => ret_38_fu_1319_p2(4),
      I1 => ret_38_fu_1319_p2(2),
      I2 => ret_38_fu_1319_p2(0),
      I3 => ret_38_fu_1319_p2(1),
      I4 => ret_38_fu_1319_p2(3),
      I5 => ret_38_fu_1319_p2(5),
      O => \ret_52_reg_2116[7]_i_12_n_2\
    );
\ret_52_reg_2116[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE0000FE01FFFF"
    )
        port map (
      I0 => ret_46_reg_2102(4),
      I1 => \tmp_20_reg_2132[2]_i_18_n_2\,
      I2 => ret_46_reg_2102(3),
      I3 => \tmp_20_reg_2132[2]_i_17_n_2\,
      I4 => ret_46_reg_2102(9),
      I5 => ret_46_reg_2102(5),
      O => \ret_52_reg_2116[7]_i_14_n_2\
    );
\ret_52_reg_2116[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(7),
      I1 => ret_56_reg_2082(7),
      O => \ret_52_reg_2116[7]_i_15_n_2\
    );
\ret_52_reg_2116[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(6),
      I1 => ret_56_reg_2082(6),
      O => \ret_52_reg_2116[7]_i_16_n_2\
    );
\ret_52_reg_2116[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(5),
      I1 => ret_56_reg_2082(5),
      O => \ret_52_reg_2116[7]_i_17_n_2\
    );
\ret_52_reg_2116[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(4),
      I1 => ret_56_reg_2082(4),
      O => \ret_52_reg_2116[7]_i_18_n_2\
    );
\ret_52_reg_2116[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(7),
      I1 => \ret_52_reg_2116[7]_i_6_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => ret_46_reg_2102(8),
      I4 => ret_46_reg_2102(9),
      I5 => \ret_52_reg_2116[7]_i_7_n_2\,
      O => \ret_52_reg_2116[7]_i_2_n_2\
    );
\ret_52_reg_2116[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(6),
      I1 => \ret_52_reg_2116[7]_i_8_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_52_reg_2116[7]_i_9_n_2\,
      O => \ret_52_reg_2116[7]_i_3_n_2\
    );
\ret_52_reg_2116[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(5),
      I1 => \ret_52_reg_2116[7]_i_10_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => ret_46_reg_2102(6),
      I4 => ret_46_reg_2102(9),
      I5 => \ret_52_reg_2116[7]_i_11_n_2\,
      O => \ret_52_reg_2116[7]_i_4_n_2\
    );
\ret_52_reg_2116[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(4),
      I1 => \ret_52_reg_2116[7]_i_12_n_2\,
      I2 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I3 => ret_38_fu_1319_p2(5),
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \ret_52_reg_2116[7]_i_14_n_2\,
      O => \ret_52_reg_2116[7]_i_5_n_2\
    );
\ret_52_reg_2116[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000001BFFFFFFE"
    )
        port map (
      I0 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I1 => \tmp_20_reg_2132[2]_i_14_n_2\,
      I2 => ret_38_fu_1319_p2(7),
      I3 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I4 => ret_38_fu_1319_p2(6),
      I5 => ret_38_fu_1319_p2(8),
      O => \ret_52_reg_2116[7]_i_6_n_2\
    );
\ret_52_reg_2116[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000002BFFFFFFD"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_17_n_2\,
      I1 => ret_46_reg_2102(7),
      I2 => ret_46_reg_2102(5),
      I3 => \tmp_20_reg_2132[2]_i_16_n_2\,
      I4 => ret_46_reg_2102(6),
      I5 => ret_46_reg_2102(8),
      O => \ret_52_reg_2116[7]_i_7_n_2\
    );
\ret_52_reg_2116[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4001BFFE"
    )
        port map (
      I0 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I1 => \tmp_20_reg_2132[2]_i_14_n_2\,
      I2 => ret_38_fu_1319_p2(6),
      I3 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I4 => ret_38_fu_1319_p2(7),
      O => \ret_52_reg_2116[7]_i_8_n_2\
    );
\ret_52_reg_2116[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40020000BFFDFFFF"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_17_n_2\,
      I1 => ret_46_reg_2102(6),
      I2 => \tmp_20_reg_2132[2]_i_16_n_2\,
      I3 => ret_46_reg_2102(5),
      I4 => ret_46_reg_2102(9),
      I5 => ret_46_reg_2102(7),
      O => \ret_52_reg_2116[7]_i_9_n_2\
    );
\ret_52_reg_2116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[3]_i_1_n_9\,
      Q => ret_52_reg_2116(0),
      R => '0'
    );
\ret_52_reg_2116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[3]_i_1_n_8\,
      Q => ret_52_reg_2116(1),
      R => '0'
    );
\ret_52_reg_2116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[3]_i_1_n_7\,
      Q => ret_52_reg_2116(2),
      R => '0'
    );
\ret_52_reg_2116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[3]_i_1_n_6\,
      Q => ret_52_reg_2116(3),
      R => '0'
    );
\ret_52_reg_2116_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_52_reg_2116_reg[3]_i_1_n_2\,
      CO(2) => \ret_52_reg_2116_reg[3]_i_1_n_3\,
      CO(1) => \ret_52_reg_2116_reg[3]_i_1_n_4\,
      CO(0) => \ret_52_reg_2116_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => pix_val_V_7_reg_328(3 downto 0),
      O(3) => \ret_52_reg_2116_reg[3]_i_1_n_6\,
      O(2) => \ret_52_reg_2116_reg[3]_i_1_n_7\,
      O(1) => \ret_52_reg_2116_reg[3]_i_1_n_8\,
      O(0) => \ret_52_reg_2116_reg[3]_i_1_n_9\,
      S(3) => \ret_52_reg_2116[3]_i_2_n_2\,
      S(2) => \ret_52_reg_2116[3]_i_3_n_2\,
      S(1) => \ret_52_reg_2116[3]_i_4_n_2\,
      S(0) => \ret_52_reg_2116[3]_i_5_n_2\
    );
\ret_52_reg_2116_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_52_reg_2116_reg[3]_i_12_n_2\,
      CO(2) => \ret_52_reg_2116_reg[3]_i_12_n_3\,
      CO(1) => \ret_52_reg_2116_reg[3]_i_12_n_4\,
      CO(0) => \ret_52_reg_2116_reg[3]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_57_reg_2087(3 downto 0),
      O(3 downto 0) => ret_38_fu_1319_p2(3 downto 0),
      S(3) => \ret_52_reg_2116[3]_i_14_n_2\,
      S(2) => \ret_52_reg_2116[3]_i_15_n_2\,
      S(1) => \ret_52_reg_2116[3]_i_16_n_2\,
      S(0) => \ret_52_reg_2116[3]_i_17_n_2\
    );
\ret_52_reg_2116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[7]_i_1_n_9\,
      Q => ret_52_reg_2116(4),
      R => '0'
    );
\ret_52_reg_2116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[7]_i_1_n_8\,
      Q => ret_52_reg_2116(5),
      R => '0'
    );
\ret_52_reg_2116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[7]_i_1_n_7\,
      Q => ret_52_reg_2116(6),
      R => '0'
    );
\ret_52_reg_2116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_52_reg_2116_reg[7]_i_1_n_6\,
      Q => ret_52_reg_2116(7),
      R => '0'
    );
\ret_52_reg_2116_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_52_reg_2116_reg[3]_i_1_n_2\,
      CO(3) => \ret_52_reg_2116_reg[7]_i_1_n_2\,
      CO(2) => \ret_52_reg_2116_reg[7]_i_1_n_3\,
      CO(1) => \ret_52_reg_2116_reg[7]_i_1_n_4\,
      CO(0) => \ret_52_reg_2116_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pix_val_V_7_reg_328(7 downto 4),
      O(3) => \ret_52_reg_2116_reg[7]_i_1_n_6\,
      O(2) => \ret_52_reg_2116_reg[7]_i_1_n_7\,
      O(1) => \ret_52_reg_2116_reg[7]_i_1_n_8\,
      O(0) => \ret_52_reg_2116_reg[7]_i_1_n_9\,
      S(3) => \ret_52_reg_2116[7]_i_2_n_2\,
      S(2) => \ret_52_reg_2116[7]_i_3_n_2\,
      S(1) => \ret_52_reg_2116[7]_i_4_n_2\,
      S(0) => \ret_52_reg_2116[7]_i_5_n_2\
    );
\ret_52_reg_2116_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_52_reg_2116_reg[3]_i_12_n_2\,
      CO(3) => \ret_52_reg_2116_reg[7]_i_13_n_2\,
      CO(2) => \ret_52_reg_2116_reg[7]_i_13_n_3\,
      CO(1) => \ret_52_reg_2116_reg[7]_i_13_n_4\,
      CO(0) => \ret_52_reg_2116_reg[7]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_57_reg_2087(7 downto 4),
      O(3 downto 0) => ret_38_fu_1319_p2(7 downto 4),
      S(3) => \ret_52_reg_2116[7]_i_15_n_2\,
      S(2) => \ret_52_reg_2116[7]_i_16_n_2\,
      S(1) => \ret_52_reg_2116[7]_i_17_n_2\,
      S(0) => \ret_52_reg_2116[7]_i_18_n_2\
    );
\ret_53_reg_2121[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => ret_42_fu_1399_p2(2),
      I1 => ret_42_fu_1399_p2(1),
      I2 => ret_42_fu_1399_p2(0),
      I3 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      O => \ret_53_reg_2121[3]_i_10_n_2\
    );
\ret_53_reg_2121[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ret_50_reg_2109(9),
      I1 => ret_50_reg_2109(0),
      I2 => ret_50_reg_2109(1),
      O => \ret_53_reg_2121[3]_i_11_n_2\
    );
\ret_53_reg_2121[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => ret_50_reg_2109(1),
      I1 => ret_50_reg_2109(9),
      I2 => ret_50_reg_2109(0),
      O => \ret_53_reg_2121[3]_i_13_n_2\
    );
\ret_53_reg_2121[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(3),
      I1 => ret_58_reg_2092(3),
      O => \ret_53_reg_2121[3]_i_14_n_2\
    );
\ret_53_reg_2121[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(2),
      I1 => ret_58_reg_2092(2),
      O => \ret_53_reg_2121[3]_i_15_n_2\
    );
\ret_53_reg_2121[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(1),
      I1 => ret_58_reg_2092(1),
      O => \ret_53_reg_2121[3]_i_16_n_2\
    );
\ret_53_reg_2121[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(0),
      I1 => ret_58_reg_2092(0),
      O => \ret_53_reg_2121[3]_i_17_n_2\
    );
\ret_53_reg_2121[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(3),
      I1 => \ret_53_reg_2121[3]_i_6_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_53_reg_2121[3]_i_7_n_2\,
      O => \ret_53_reg_2121[3]_i_2_n_2\
    );
\ret_53_reg_2121[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(2),
      I1 => \ret_53_reg_2121[3]_i_8_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_53_reg_2121[3]_i_9_n_2\,
      O => \ret_53_reg_2121[3]_i_3_n_2\
    );
\ret_53_reg_2121[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(1),
      I1 => \ret_53_reg_2121[3]_i_10_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_53_reg_2121[3]_i_11_n_2\,
      I4 => ret_50_reg_2109(2),
      O => \ret_53_reg_2121[3]_i_4_n_2\
    );
\ret_53_reg_2121[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A659AAAAA659"
    )
        port map (
      I0 => pix_val_V_7_reg_328(0),
      I1 => ret_42_fu_1399_p2(0),
      I2 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I3 => ret_42_fu_1399_p2(1),
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \ret_53_reg_2121[3]_i_13_n_2\,
      O => \ret_53_reg_2121[3]_i_5_n_2\
    );
\ret_53_reg_2121[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFF7FFF"
    )
        port map (
      I0 => ret_42_fu_1399_p2(3),
      I1 => ret_42_fu_1399_p2(1),
      I2 => ret_42_fu_1399_p2(0),
      I3 => ret_42_fu_1399_p2(2),
      I4 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I5 => ret_42_fu_1399_p2(4),
      O => \ret_53_reg_2121[3]_i_6_n_2\
    );
\ret_53_reg_2121[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => ret_50_reg_2109(9),
      I1 => ret_50_reg_2109(1),
      I2 => ret_50_reg_2109(2),
      I3 => ret_50_reg_2109(0),
      I4 => ret_50_reg_2109(3),
      I5 => ret_50_reg_2109(4),
      O => \ret_53_reg_2121[3]_i_7_n_2\
    );
\ret_53_reg_2121[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000BFFF"
    )
        port map (
      I0 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I1 => ret_42_fu_1399_p2(0),
      I2 => ret_42_fu_1399_p2(1),
      I3 => ret_42_fu_1399_p2(2),
      I4 => ret_42_fu_1399_p2(3),
      O => \ret_53_reg_2121[3]_i_8_n_2\
    );
\ret_53_reg_2121[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => ret_50_reg_2109(3),
      I1 => ret_50_reg_2109(2),
      I2 => ret_50_reg_2109(9),
      I3 => ret_50_reg_2109(0),
      I4 => ret_50_reg_2109(1),
      O => \ret_53_reg_2121[3]_i_9_n_2\
    );
\ret_53_reg_2121[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09F6"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_20_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_19_n_2\,
      I2 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I3 => ret_42_fu_1399_p2(6),
      O => \ret_53_reg_2121[7]_i_10_n_2\
    );
\ret_53_reg_2121[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444442BBBBBBBD"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_13_n_2\,
      I1 => ret_50_reg_2109(5),
      I2 => ret_50_reg_2109(3),
      I3 => \tmp_22_reg_2143[2]_i_11_n_2\,
      I4 => ret_50_reg_2109(4),
      I5 => ret_50_reg_2109(6),
      O => \ret_53_reg_2121[7]_i_11_n_2\
    );
\ret_53_reg_2121[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => ret_42_fu_1399_p2(4),
      I1 => ret_42_fu_1399_p2(2),
      I2 => ret_42_fu_1399_p2(0),
      I3 => ret_42_fu_1399_p2(1),
      I4 => ret_42_fu_1399_p2(3),
      I5 => ret_42_fu_1399_p2(5),
      O => \ret_53_reg_2121[7]_i_12_n_2\
    );
\ret_53_reg_2121[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE0000FE01FFFF"
    )
        port map (
      I0 => ret_50_reg_2109(4),
      I1 => \tmp_22_reg_2143[2]_i_11_n_2\,
      I2 => ret_50_reg_2109(3),
      I3 => \tmp_22_reg_2143[2]_i_13_n_2\,
      I4 => ret_50_reg_2109(9),
      I5 => ret_50_reg_2109(5),
      O => \ret_53_reg_2121[7]_i_15_n_2\
    );
\ret_53_reg_2121[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_59_reg_2097(8),
      O => \ret_53_reg_2121[7]_i_16_n_2\
    );
\ret_53_reg_2121[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(8),
      I1 => ret_58_reg_2092(8),
      O => \ret_53_reg_2121[7]_i_17_n_2\
    );
\ret_53_reg_2121[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(7),
      I1 => ret_58_reg_2092(7),
      O => \ret_53_reg_2121[7]_i_18_n_2\
    );
\ret_53_reg_2121[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(6),
      I1 => ret_58_reg_2092(6),
      O => \ret_53_reg_2121[7]_i_19_n_2\
    );
\ret_53_reg_2121[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(7),
      I1 => \ret_53_reg_2121[7]_i_6_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => ret_50_reg_2109(8),
      I4 => ret_50_reg_2109(9),
      I5 => \ret_53_reg_2121[7]_i_7_n_2\,
      O => \ret_53_reg_2121[7]_i_2_n_2\
    );
\ret_53_reg_2121[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(5),
      I1 => ret_58_reg_2092(5),
      O => \ret_53_reg_2121[7]_i_20_n_2\
    );
\ret_53_reg_2121[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_59_reg_2097(4),
      I1 => ret_58_reg_2092(4),
      O => \ret_53_reg_2121[7]_i_21_n_2\
    );
\ret_53_reg_2121[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_val_V_7_reg_328(6),
      I1 => \ret_53_reg_2121[7]_i_8_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => \ret_53_reg_2121[7]_i_9_n_2\,
      O => \ret_53_reg_2121[7]_i_3_n_2\
    );
\ret_53_reg_2121[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656A656A6A6A656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(5),
      I1 => \ret_53_reg_2121[7]_i_10_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I3 => ret_50_reg_2109(6),
      I4 => ret_50_reg_2109(9),
      I5 => \ret_53_reg_2121[7]_i_11_n_2\,
      O => \ret_53_reg_2121[7]_i_4_n_2\
    );
\ret_53_reg_2121[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => pix_val_V_7_reg_328(4),
      I1 => \ret_53_reg_2121[7]_i_12_n_2\,
      I2 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I3 => ret_42_fu_1399_p2(5),
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \ret_53_reg_2121[7]_i_15_n_2\,
      O => \ret_53_reg_2121[7]_i_5_n_2\
    );
\ret_53_reg_2121[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000001BFFFFFFE"
    )
        port map (
      I0 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I1 => \tmp_22_reg_2143[2]_i_20_n_2\,
      I2 => ret_42_fu_1399_p2(7),
      I3 => \tmp_22_reg_2143[2]_i_19_n_2\,
      I4 => ret_42_fu_1399_p2(6),
      I5 => ret_42_fu_1399_p2(8),
      O => \ret_53_reg_2121[7]_i_6_n_2\
    );
\ret_53_reg_2121[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000002BFFFFFFD"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_13_n_2\,
      I1 => ret_50_reg_2109(7),
      I2 => ret_50_reg_2109(5),
      I3 => \tmp_22_reg_2143[2]_i_12_n_2\,
      I4 => ret_50_reg_2109(6),
      I5 => ret_50_reg_2109(8),
      O => \ret_53_reg_2121[7]_i_7_n_2\
    );
\ret_53_reg_2121[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4001BFFE"
    )
        port map (
      I0 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I1 => \tmp_22_reg_2143[2]_i_20_n_2\,
      I2 => ret_42_fu_1399_p2(6),
      I3 => \tmp_22_reg_2143[2]_i_19_n_2\,
      I4 => ret_42_fu_1399_p2(7),
      O => \ret_53_reg_2121[7]_i_8_n_2\
    );
\ret_53_reg_2121[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40020000BFFDFFFF"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_13_n_2\,
      I1 => ret_50_reg_2109(6),
      I2 => \tmp_22_reg_2143[2]_i_12_n_2\,
      I3 => ret_50_reg_2109(5),
      I4 => ret_50_reg_2109(9),
      I5 => ret_50_reg_2109(7),
      O => \ret_53_reg_2121[7]_i_9_n_2\
    );
\ret_53_reg_2121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[3]_i_1_n_9\,
      Q => ret_53_reg_2121(0),
      R => '0'
    );
\ret_53_reg_2121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[3]_i_1_n_8\,
      Q => ret_53_reg_2121(1),
      R => '0'
    );
\ret_53_reg_2121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[3]_i_1_n_7\,
      Q => ret_53_reg_2121(2),
      R => '0'
    );
\ret_53_reg_2121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[3]_i_1_n_6\,
      Q => ret_53_reg_2121(3),
      R => '0'
    );
\ret_53_reg_2121_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_53_reg_2121_reg[3]_i_1_n_2\,
      CO(2) => \ret_53_reg_2121_reg[3]_i_1_n_3\,
      CO(1) => \ret_53_reg_2121_reg[3]_i_1_n_4\,
      CO(0) => \ret_53_reg_2121_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => pix_val_V_7_reg_328(3 downto 0),
      O(3) => \ret_53_reg_2121_reg[3]_i_1_n_6\,
      O(2) => \ret_53_reg_2121_reg[3]_i_1_n_7\,
      O(1) => \ret_53_reg_2121_reg[3]_i_1_n_8\,
      O(0) => \ret_53_reg_2121_reg[3]_i_1_n_9\,
      S(3) => \ret_53_reg_2121[3]_i_2_n_2\,
      S(2) => \ret_53_reg_2121[3]_i_3_n_2\,
      S(1) => \ret_53_reg_2121[3]_i_4_n_2\,
      S(0) => \ret_53_reg_2121[3]_i_5_n_2\
    );
\ret_53_reg_2121_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_53_reg_2121_reg[3]_i_12_n_2\,
      CO(2) => \ret_53_reg_2121_reg[3]_i_12_n_3\,
      CO(1) => \ret_53_reg_2121_reg[3]_i_12_n_4\,
      CO(0) => \ret_53_reg_2121_reg[3]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_59_reg_2097(3 downto 0),
      O(3 downto 0) => ret_42_fu_1399_p2(3 downto 0),
      S(3) => \ret_53_reg_2121[3]_i_14_n_2\,
      S(2) => \ret_53_reg_2121[3]_i_15_n_2\,
      S(1) => \ret_53_reg_2121[3]_i_16_n_2\,
      S(0) => \ret_53_reg_2121[3]_i_17_n_2\
    );
\ret_53_reg_2121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[7]_i_1_n_9\,
      Q => ret_53_reg_2121(4),
      R => '0'
    );
\ret_53_reg_2121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[7]_i_1_n_8\,
      Q => ret_53_reg_2121(5),
      R => '0'
    );
\ret_53_reg_2121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[7]_i_1_n_7\,
      Q => ret_53_reg_2121(6),
      R => '0'
    );
\ret_53_reg_2121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \ret_53_reg_2121_reg[7]_i_1_n_6\,
      Q => ret_53_reg_2121(7),
      R => '0'
    );
\ret_53_reg_2121_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_53_reg_2121_reg[3]_i_1_n_2\,
      CO(3) => \ret_53_reg_2121_reg[7]_i_1_n_2\,
      CO(2) => \ret_53_reg_2121_reg[7]_i_1_n_3\,
      CO(1) => \ret_53_reg_2121_reg[7]_i_1_n_4\,
      CO(0) => \ret_53_reg_2121_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pix_val_V_7_reg_328(7 downto 4),
      O(3) => \ret_53_reg_2121_reg[7]_i_1_n_6\,
      O(2) => \ret_53_reg_2121_reg[7]_i_1_n_7\,
      O(1) => \ret_53_reg_2121_reg[7]_i_1_n_8\,
      O(0) => \ret_53_reg_2121_reg[7]_i_1_n_9\,
      S(3) => \ret_53_reg_2121[7]_i_2_n_2\,
      S(2) => \ret_53_reg_2121[7]_i_3_n_2\,
      S(1) => \ret_53_reg_2121[7]_i_4_n_2\,
      S(0) => \ret_53_reg_2121[7]_i_5_n_2\
    );
\ret_53_reg_2121_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_53_reg_2121_reg[7]_i_14_n_2\,
      CO(3 downto 2) => \NLW_ret_53_reg_2121_reg[7]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      CO(0) => \NLW_ret_53_reg_2121_reg[7]_i_13_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ret_53_reg_2121[7]_i_16_n_2\,
      O(3 downto 1) => \NLW_ret_53_reg_2121_reg[7]_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_42_fu_1399_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \ret_53_reg_2121[7]_i_17_n_2\
    );
\ret_53_reg_2121_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_53_reg_2121_reg[3]_i_12_n_2\,
      CO(3) => \ret_53_reg_2121_reg[7]_i_14_n_2\,
      CO(2) => \ret_53_reg_2121_reg[7]_i_14_n_3\,
      CO(1) => \ret_53_reg_2121_reg[7]_i_14_n_4\,
      CO(0) => \ret_53_reg_2121_reg[7]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_59_reg_2097(7 downto 4),
      O(3 downto 0) => ret_42_fu_1399_p2(7 downto 4),
      S(3) => \ret_53_reg_2121[7]_i_18_n_2\,
      S(2) => \ret_53_reg_2121[7]_i_19_n_2\,
      S(1) => \ret_53_reg_2121[7]_i_20_n_2\,
      S(0) => \ret_53_reg_2121[7]_i_21_n_2\
    );
\ret_56_reg_2082[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(3),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(3),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(3),
      O => \ret_56_reg_2082[3]_i_2_n_2\
    );
\ret_56_reg_2082[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(2),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(2),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(2),
      O => \ret_56_reg_2082[3]_i_3_n_2\
    );
\ret_56_reg_2082[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(1),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(1),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(1),
      O => \ret_56_reg_2082[3]_i_4_n_2\
    );
\ret_56_reg_2082[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(0),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(0),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(0),
      O => \ret_56_reg_2082[3]_i_5_n_2\
    );
\ret_56_reg_2082[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(7),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(7),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(7),
      O => \ret_56_reg_2082[7]_i_2_n_2\
    );
\ret_56_reg_2082[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(6),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(6),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(6),
      O => \ret_56_reg_2082[7]_i_3_n_2\
    );
\ret_56_reg_2082[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(5),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(5),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(5),
      O => \ret_56_reg_2082[7]_i_4_n_2\
    );
\ret_56_reg_2082[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(4),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I2 => pixWindow_val_val_V_1_0_0_fu_118(4),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_0_fu_166(4),
      O => \ret_56_reg_2082[7]_i_5_n_2\
    );
\ret_56_reg_2082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(0),
      Q => ret_56_reg_2082(0),
      R => '0'
    );
\ret_56_reg_2082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(1),
      Q => ret_56_reg_2082(1),
      R => '0'
    );
\ret_56_reg_2082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(2),
      Q => ret_56_reg_2082(2),
      R => '0'
    );
\ret_56_reg_2082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(3),
      Q => ret_56_reg_2082(3),
      R => '0'
    );
\ret_56_reg_2082_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_56_reg_2082_reg[3]_i_1_n_2\,
      CO(2) => \ret_56_reg_2082_reg[3]_i_1_n_3\,
      CO(1) => \ret_56_reg_2082_reg[3]_i_1_n_4\,
      CO(0) => \ret_56_reg_2082_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \ret_58_reg_2092[3]_i_2_n_2\,
      DI(2) => \ret_58_reg_2092[3]_i_3_n_2\,
      DI(1) => \ret_58_reg_2092[3]_i_4_n_2\,
      DI(0) => \ret_58_reg_2092[3]_i_5_n_2\,
      O(3 downto 0) => ret_56_fu_1025_p2(3 downto 0),
      S(3) => \ret_56_reg_2082[3]_i_2_n_2\,
      S(2) => \ret_56_reg_2082[3]_i_3_n_2\,
      S(1) => \ret_56_reg_2082[3]_i_4_n_2\,
      S(0) => \ret_56_reg_2082[3]_i_5_n_2\
    );
\ret_56_reg_2082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(4),
      Q => ret_56_reg_2082(4),
      R => '0'
    );
\ret_56_reg_2082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(5),
      Q => ret_56_reg_2082(5),
      R => '0'
    );
\ret_56_reg_2082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(6),
      Q => ret_56_reg_2082(6),
      R => '0'
    );
\ret_56_reg_2082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(7),
      Q => ret_56_reg_2082(7),
      R => '0'
    );
\ret_56_reg_2082_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_56_reg_2082_reg[3]_i_1_n_2\,
      CO(3) => \ret_56_reg_2082_reg[7]_i_1_n_2\,
      CO(2) => \ret_56_reg_2082_reg[7]_i_1_n_3\,
      CO(1) => \ret_56_reg_2082_reg[7]_i_1_n_4\,
      CO(0) => \ret_56_reg_2082_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \ret_58_reg_2092[7]_i_2_n_2\,
      DI(2) => \ret_58_reg_2092[7]_i_3_n_2\,
      DI(1) => \ret_58_reg_2092[7]_i_4_n_2\,
      DI(0) => \ret_58_reg_2092[7]_i_5_n_2\,
      O(3 downto 0) => ret_56_fu_1025_p2(7 downto 4),
      S(3) => \ret_56_reg_2082[7]_i_2_n_2\,
      S(2) => \ret_56_reg_2082[7]_i_3_n_2\,
      S(1) => \ret_56_reg_2082[7]_i_4_n_2\,
      S(0) => \ret_56_reg_2082[7]_i_5_n_2\
    );
\ret_56_reg_2082_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_56_fu_1025_p2(8),
      Q => ret_56_reg_2082(8),
      R => '0'
    );
\ret_56_reg_2082_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_56_reg_2082_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_56_reg_2082_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_56_reg_2082_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_56_fu_1025_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_57_reg_2087[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(3),
      O => \ret_57_reg_2087[3]_i_2_n_2\
    );
\ret_57_reg_2087[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(2),
      O => \ret_57_reg_2087[3]_i_3_n_2\
    );
\ret_57_reg_2087[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(1),
      O => \ret_57_reg_2087[3]_i_4_n_2\
    );
\ret_57_reg_2087[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(0),
      O => \ret_57_reg_2087[3]_i_5_n_2\
    );
\ret_57_reg_2087[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(7),
      O => \ret_57_reg_2087[7]_i_2_n_2\
    );
\ret_57_reg_2087[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(6),
      O => \ret_57_reg_2087[7]_i_3_n_2\
    );
\ret_57_reg_2087[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(5),
      O => \ret_57_reg_2087[7]_i_4_n_2\
    );
\ret_57_reg_2087[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => pixWindow_val_val_V_1_2_0_fu_166(4),
      O => \ret_57_reg_2087[7]_i_5_n_2\
    );
\ret_57_reg_2087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(0),
      Q => ret_57_reg_2087(0),
      R => '0'
    );
\ret_57_reg_2087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(1),
      Q => ret_57_reg_2087(1),
      R => '0'
    );
\ret_57_reg_2087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(2),
      Q => ret_57_reg_2087(2),
      R => '0'
    );
\ret_57_reg_2087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(3),
      Q => ret_57_reg_2087(3),
      R => '0'
    );
\ret_57_reg_2087_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_57_reg_2087_reg[3]_i_1_n_2\,
      CO(2) => \ret_57_reg_2087_reg[3]_i_1_n_3\,
      CO(1) => \ret_57_reg_2087_reg[3]_i_1_n_4\,
      CO(0) => \ret_57_reg_2087_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => pixWindow_val_val_V_1_2_1_fu_170(3 downto 0),
      O(3 downto 0) => ret_57_fu_1031_p2(3 downto 0),
      S(3) => \ret_57_reg_2087[3]_i_2_n_2\,
      S(2) => \ret_57_reg_2087[3]_i_3_n_2\,
      S(1) => \ret_57_reg_2087[3]_i_4_n_2\,
      S(0) => \ret_57_reg_2087[3]_i_5_n_2\
    );
\ret_57_reg_2087_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(4),
      Q => ret_57_reg_2087(4),
      R => '0'
    );
\ret_57_reg_2087_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(5),
      Q => ret_57_reg_2087(5),
      R => '0'
    );
\ret_57_reg_2087_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(6),
      Q => ret_57_reg_2087(6),
      R => '0'
    );
\ret_57_reg_2087_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(7),
      Q => ret_57_reg_2087(7),
      R => '0'
    );
\ret_57_reg_2087_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_57_reg_2087_reg[3]_i_1_n_2\,
      CO(3) => \ret_57_reg_2087_reg[7]_i_1_n_2\,
      CO(2) => \ret_57_reg_2087_reg[7]_i_1_n_3\,
      CO(1) => \ret_57_reg_2087_reg[7]_i_1_n_4\,
      CO(0) => \ret_57_reg_2087_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pixWindow_val_val_V_1_2_1_fu_170(7 downto 4),
      O(3 downto 0) => ret_57_fu_1031_p2(7 downto 4),
      S(3) => \ret_57_reg_2087[7]_i_2_n_2\,
      S(2) => \ret_57_reg_2087[7]_i_3_n_2\,
      S(1) => \ret_57_reg_2087[7]_i_4_n_2\,
      S(0) => \ret_57_reg_2087[7]_i_5_n_2\
    );
\ret_57_reg_2087_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_57_fu_1031_p2(8),
      Q => ret_57_reg_2087(8),
      R => '0'
    );
\ret_57_reg_2087_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_57_reg_2087_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_57_reg_2087_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_57_reg_2087_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_57_fu_1031_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_58_reg_2092[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(3),
      O => \ret_58_reg_2092[3]_i_2_n_2\
    );
\ret_58_reg_2092[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(2),
      O => \ret_58_reg_2092[3]_i_3_n_2\
    );
\ret_58_reg_2092[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(1),
      O => \ret_58_reg_2092[3]_i_4_n_2\
    );
\ret_58_reg_2092[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(0),
      O => \ret_58_reg_2092[3]_i_5_n_2\
    );
\ret_58_reg_2092[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(3),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(3),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(3),
      O => \ret_58_reg_2092[3]_i_6_n_2\
    );
\ret_58_reg_2092[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(2),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(2),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(2),
      O => \ret_58_reg_2092[3]_i_7_n_2\
    );
\ret_58_reg_2092[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(1),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(1),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(1),
      O => \ret_58_reg_2092[3]_i_8_n_2\
    );
\ret_58_reg_2092[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(0),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(0),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(0),
      O => \ret_58_reg_2092[3]_i_9_n_2\
    );
\ret_58_reg_2092[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(7),
      O => \ret_58_reg_2092[7]_i_2_n_2\
    );
\ret_58_reg_2092[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(6),
      O => \ret_58_reg_2092[7]_i_3_n_2\
    );
\ret_58_reg_2092[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(5),
      O => \ret_58_reg_2092[7]_i_4_n_2\
    );
\ret_58_reg_2092[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(4),
      O => \ret_58_reg_2092[7]_i_5_n_2\
    );
\ret_58_reg_2092[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(7),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(7),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(7),
      O => \ret_58_reg_2092[7]_i_6_n_2\
    );
\ret_58_reg_2092[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(6),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(6),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(6),
      O => \ret_58_reg_2092[7]_i_7_n_2\
    );
\ret_58_reg_2092[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(5),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(5),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(5),
      O => \ret_58_reg_2092[7]_i_8_n_2\
    );
\ret_58_reg_2092[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(4),
      I1 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I2 => pixWindow_val_val_V_1_0_2_fu_126(4),
      I3 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I4 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I5 => pixWindow_val_val_V_1_2_2_fu_174(4),
      O => \ret_58_reg_2092[7]_i_9_n_2\
    );
\ret_58_reg_2092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(0),
      Q => ret_58_reg_2092(0),
      R => '0'
    );
\ret_58_reg_2092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(1),
      Q => ret_58_reg_2092(1),
      R => '0'
    );
\ret_58_reg_2092_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(2),
      Q => ret_58_reg_2092(2),
      R => '0'
    );
\ret_58_reg_2092_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(3),
      Q => ret_58_reg_2092(3),
      R => '0'
    );
\ret_58_reg_2092_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_58_reg_2092_reg[3]_i_1_n_2\,
      CO(2) => \ret_58_reg_2092_reg[3]_i_1_n_3\,
      CO(1) => \ret_58_reg_2092_reg[3]_i_1_n_4\,
      CO(0) => \ret_58_reg_2092_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \ret_58_reg_2092[3]_i_2_n_2\,
      DI(2) => \ret_58_reg_2092[3]_i_3_n_2\,
      DI(1) => \ret_58_reg_2092[3]_i_4_n_2\,
      DI(0) => \ret_58_reg_2092[3]_i_5_n_2\,
      O(3 downto 0) => ret_58_fu_1037_p2(3 downto 0),
      S(3) => \ret_58_reg_2092[3]_i_6_n_2\,
      S(2) => \ret_58_reg_2092[3]_i_7_n_2\,
      S(1) => \ret_58_reg_2092[3]_i_8_n_2\,
      S(0) => \ret_58_reg_2092[3]_i_9_n_2\
    );
\ret_58_reg_2092_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(4),
      Q => ret_58_reg_2092(4),
      R => '0'
    );
\ret_58_reg_2092_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(5),
      Q => ret_58_reg_2092(5),
      R => '0'
    );
\ret_58_reg_2092_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(6),
      Q => ret_58_reg_2092(6),
      R => '0'
    );
\ret_58_reg_2092_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(7),
      Q => ret_58_reg_2092(7),
      R => '0'
    );
\ret_58_reg_2092_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_58_reg_2092_reg[3]_i_1_n_2\,
      CO(3) => \ret_58_reg_2092_reg[7]_i_1_n_2\,
      CO(2) => \ret_58_reg_2092_reg[7]_i_1_n_3\,
      CO(1) => \ret_58_reg_2092_reg[7]_i_1_n_4\,
      CO(0) => \ret_58_reg_2092_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \ret_58_reg_2092[7]_i_2_n_2\,
      DI(2) => \ret_58_reg_2092[7]_i_3_n_2\,
      DI(1) => \ret_58_reg_2092[7]_i_4_n_2\,
      DI(0) => \ret_58_reg_2092[7]_i_5_n_2\,
      O(3 downto 0) => ret_58_fu_1037_p2(7 downto 4),
      S(3) => \ret_58_reg_2092[7]_i_6_n_2\,
      S(2) => \ret_58_reg_2092[7]_i_7_n_2\,
      S(1) => \ret_58_reg_2092[7]_i_8_n_2\,
      S(0) => \ret_58_reg_2092[7]_i_9_n_2\
    );
\ret_58_reg_2092_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_58_fu_1037_p2(8),
      Q => ret_58_reg_2092(8),
      R => '0'
    );
\ret_58_reg_2092_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_58_reg_2092_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_58_reg_2092_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_58_reg_2092_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_58_fu_1037_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_59_reg_2097[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(3),
      O => \ret_59_reg_2097[3]_i_2_n_2\
    );
\ret_59_reg_2097[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(2),
      O => \ret_59_reg_2097[3]_i_3_n_2\
    );
\ret_59_reg_2097[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(1),
      O => \ret_59_reg_2097[3]_i_4_n_2\
    );
\ret_59_reg_2097[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(0),
      O => \ret_59_reg_2097[3]_i_5_n_2\
    );
\ret_59_reg_2097[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(7),
      O => \ret_59_reg_2097[7]_i_2_n_2\
    );
\ret_59_reg_2097[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(6),
      O => \ret_59_reg_2097[7]_i_3_n_2\
    );
\ret_59_reg_2097[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(5),
      O => \ret_59_reg_2097[7]_i_4_n_2\
    );
\ret_59_reg_2097[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => pixWindow_val_val_V_1_2_2_fu_174(4),
      O => \ret_59_reg_2097[7]_i_5_n_2\
    );
\ret_59_reg_2097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(0),
      Q => ret_59_reg_2097(0),
      R => '0'
    );
\ret_59_reg_2097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(1),
      Q => ret_59_reg_2097(1),
      R => '0'
    );
\ret_59_reg_2097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(2),
      Q => ret_59_reg_2097(2),
      R => '0'
    );
\ret_59_reg_2097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(3),
      Q => ret_59_reg_2097(3),
      R => '0'
    );
\ret_59_reg_2097_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_59_reg_2097_reg[3]_i_1_n_2\,
      CO(2) => \ret_59_reg_2097_reg[3]_i_1_n_3\,
      CO(1) => \ret_59_reg_2097_reg[3]_i_1_n_4\,
      CO(0) => \ret_59_reg_2097_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => pixWindow_val_val_V_1_2_1_fu_170(3 downto 0),
      O(3 downto 0) => ret_59_fu_1043_p2(3 downto 0),
      S(3) => \ret_59_reg_2097[3]_i_2_n_2\,
      S(2) => \ret_59_reg_2097[3]_i_3_n_2\,
      S(1) => \ret_59_reg_2097[3]_i_4_n_2\,
      S(0) => \ret_59_reg_2097[3]_i_5_n_2\
    );
\ret_59_reg_2097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(4),
      Q => ret_59_reg_2097(4),
      R => '0'
    );
\ret_59_reg_2097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(5),
      Q => ret_59_reg_2097(5),
      R => '0'
    );
\ret_59_reg_2097_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(6),
      Q => ret_59_reg_2097(6),
      R => '0'
    );
\ret_59_reg_2097_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(7),
      Q => ret_59_reg_2097(7),
      R => '0'
    );
\ret_59_reg_2097_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_59_reg_2097_reg[3]_i_1_n_2\,
      CO(3) => \ret_59_reg_2097_reg[7]_i_1_n_2\,
      CO(2) => \ret_59_reg_2097_reg[7]_i_1_n_3\,
      CO(1) => \ret_59_reg_2097_reg[7]_i_1_n_4\,
      CO(0) => \ret_59_reg_2097_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pixWindow_val_val_V_1_2_1_fu_170(7 downto 4),
      O(3 downto 0) => ret_59_fu_1043_p2(7 downto 4),
      S(3) => \ret_59_reg_2097[7]_i_2_n_2\,
      S(2) => \ret_59_reg_2097[7]_i_3_n_2\,
      S(1) => \ret_59_reg_2097[7]_i_4_n_2\,
      S(0) => \ret_59_reg_2097[7]_i_5_n_2\
    );
\ret_59_reg_2097_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_46_reg_21020,
      D => ret_59_fu_1043_p2(8),
      Q => ret_59_reg_2097(8),
      R => '0'
    );
\ret_59_reg_2097_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_59_reg_2097_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_59_reg_2097_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_59_reg_2097_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_59_fu_1043_p2(8),
      S(3 downto 0) => B"0001"
    );
\ret_reg_2000_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \ret_reg_2000_reg[8]_i_1_n_9\,
      Q => ret_reg_2000(8),
      R => '0'
    );
\ret_reg_2000_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_reg_2005_reg[4]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_reg_2000_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_reg_2000_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ret_reg_2000_reg[8]_i_1_n_9\,
      S(3 downto 0) => B"0001"
    );
\sub_ln180_4_reg_2025[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_55,
      I1 => lineBuffer_val_V_1_U_n_54,
      O => \sub_ln180_4_reg_2025[1]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_53,
      I1 => lineBuffer_val_V_1_U_n_54,
      I2 => lineBuffer_val_V_1_U_n_55,
      O => \sub_ln180_4_reg_2025[2]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_52,
      I1 => lineBuffer_val_V_1_U_n_55,
      I2 => lineBuffer_val_V_1_U_n_54,
      I3 => lineBuffer_val_V_1_U_n_53,
      O => \sub_ln180_4_reg_2025[3]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_59,
      I1 => lineBuffer_val_V_1_U_n_53,
      I2 => lineBuffer_val_V_1_U_n_54,
      I3 => lineBuffer_val_V_1_U_n_55,
      I4 => lineBuffer_val_V_1_U_n_52,
      O => \sub_ln180_4_reg_2025[4]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_58,
      I1 => lineBuffer_val_V_1_U_n_52,
      I2 => lineBuffer_val_V_1_U_n_55,
      I3 => lineBuffer_val_V_1_U_n_54,
      I4 => lineBuffer_val_V_1_U_n_53,
      I5 => lineBuffer_val_V_1_U_n_59,
      O => \sub_ln180_4_reg_2025[5]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_57,
      I1 => \sub_ln180_4_reg_2025[7]_i_2_n_2\,
      O => \sub_ln180_4_reg_2025[6]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_56,
      I1 => \sub_ln180_4_reg_2025[7]_i_2_n_2\,
      I2 => lineBuffer_val_V_1_U_n_57,
      O => \sub_ln180_4_reg_2025[7]_i_1_n_2\
    );
\sub_ln180_4_reg_2025[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_58,
      I1 => lineBuffer_val_V_1_U_n_52,
      I2 => lineBuffer_val_V_1_U_n_55,
      I3 => lineBuffer_val_V_1_U_n_54,
      I4 => lineBuffer_val_V_1_U_n_53,
      I5 => lineBuffer_val_V_1_U_n_59,
      O => \sub_ln180_4_reg_2025[7]_i_2_n_2\
    );
\sub_ln180_4_reg_2025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[1]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(1),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[2]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(2),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[3]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(3),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[4]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(4),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[5]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(5),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[6]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(6),
      R => '0'
    );
\sub_ln180_4_reg_2025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_4_reg_2025[7]_i_1_n_2\,
      Q => sub_ln180_4_reg_2025(7),
      R => '0'
    );
\sub_ln180_5_reg_2040[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      O => \sub_ln180_5_reg_2040[1]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      I2 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      O => \sub_ln180_5_reg_2040[2]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      I2 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      I3 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      O => \sub_ln180_5_reg_2040[3]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      I2 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      I3 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      I4 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      O => \sub_ln180_5_reg_2040[4]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_8\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      I2 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      I3 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      I4 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      I5 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\,
      O => \sub_ln180_5_reg_2040[5]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_7\,
      I1 => \sub_ln180_5_reg_2040[7]_i_2_n_2\,
      O => \sub_ln180_5_reg_2040[6]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_6\,
      I1 => \sub_ln180_5_reg_2040[7]_i_2_n_2\,
      I2 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_7\,
      O => \sub_ln180_5_reg_2040[7]_i_1_n_2\
    );
\sub_ln180_5_reg_2040[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_8\,
      I1 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      I2 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      I3 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      I4 => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      I5 => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\,
      O => \sub_ln180_5_reg_2040[7]_i_2_n_2\
    );
\sub_ln180_5_reg_2040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[1]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(1),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[2]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(2),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[3]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(3),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[4]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(4),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[5]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(5),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[6]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(6),
      R => '0'
    );
\sub_ln180_5_reg_2040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_5_reg_2040[7]_i_1_n_2\,
      Q => sub_ln180_5_reg_2040(7),
      R => '0'
    );
\sub_ln180_6_reg_2055[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_73,
      I1 => lineBuffer_val_V_1_U_n_72,
      O => \sub_ln180_6_reg_2055[1]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_71,
      I1 => lineBuffer_val_V_1_U_n_72,
      I2 => lineBuffer_val_V_1_U_n_73,
      O => \sub_ln180_6_reg_2055[2]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_70,
      I1 => lineBuffer_val_V_1_U_n_73,
      I2 => lineBuffer_val_V_1_U_n_72,
      I3 => lineBuffer_val_V_1_U_n_71,
      O => \sub_ln180_6_reg_2055[3]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_77,
      I1 => lineBuffer_val_V_1_U_n_71,
      I2 => lineBuffer_val_V_1_U_n_72,
      I3 => lineBuffer_val_V_1_U_n_73,
      I4 => lineBuffer_val_V_1_U_n_70,
      O => \sub_ln180_6_reg_2055[4]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_76,
      I1 => lineBuffer_val_V_1_U_n_70,
      I2 => lineBuffer_val_V_1_U_n_73,
      I3 => lineBuffer_val_V_1_U_n_72,
      I4 => lineBuffer_val_V_1_U_n_71,
      I5 => lineBuffer_val_V_1_U_n_77,
      O => \sub_ln180_6_reg_2055[5]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_75,
      I1 => \sub_ln180_6_reg_2055[7]_i_2_n_2\,
      O => \sub_ln180_6_reg_2055[6]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_74,
      I1 => \sub_ln180_6_reg_2055[7]_i_2_n_2\,
      I2 => lineBuffer_val_V_1_U_n_75,
      O => \sub_ln180_6_reg_2055[7]_i_1_n_2\
    );
\sub_ln180_6_reg_2055[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_76,
      I1 => lineBuffer_val_V_1_U_n_70,
      I2 => lineBuffer_val_V_1_U_n_73,
      I3 => lineBuffer_val_V_1_U_n_72,
      I4 => lineBuffer_val_V_1_U_n_71,
      I5 => lineBuffer_val_V_1_U_n_77,
      O => \sub_ln180_6_reg_2055[7]_i_2_n_2\
    );
\sub_ln180_6_reg_2055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[1]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(1),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[2]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(2),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[3]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(3),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[4]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(4),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[5]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(5),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[6]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(6),
      R => '0'
    );
\sub_ln180_6_reg_2055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_6_reg_2055[7]_i_1_n_2\,
      Q => sub_ln180_6_reg_2055(7),
      R => '0'
    );
\sub_ln180_reg_2010[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      O => \sub_ln180_reg_2010[1]_i_1_n_2\
    );
\sub_ln180_reg_2010[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      I2 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      O => \sub_ln180_reg_2010[2]_i_1_n_2\
    );
\sub_ln180_reg_2010[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      I2 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      I3 => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      O => \sub_ln180_reg_2010[3]_i_1_n_2\
    );
\sub_ln180_reg_2010[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[4]_i_1_n_9\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      I2 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      I3 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      I4 => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      O => \sub_ln180_reg_2010[4]_i_1_n_2\
    );
\sub_ln180_reg_2010[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[4]_i_1_n_8\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      I2 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      I3 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      I4 => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      I5 => \trunc_ln180_reg_2005_reg[4]_i_1_n_9\,
      O => \sub_ln180_reg_2010[5]_i_1_n_2\
    );
\sub_ln180_reg_2010[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[4]_i_1_n_7\,
      I1 => \sub_ln180_reg_2010[7]_i_2_n_2\,
      O => \sub_ln180_reg_2010[6]_i_1_n_2\
    );
\sub_ln180_reg_2010[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[4]_i_1_n_6\,
      I1 => \sub_ln180_reg_2010[7]_i_2_n_2\,
      I2 => \trunc_ln180_reg_2005_reg[4]_i_1_n_7\,
      O => \sub_ln180_reg_2010[7]_i_1_n_2\
    );
\sub_ln180_reg_2010[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trunc_ln180_reg_2005_reg[4]_i_1_n_8\,
      I1 => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      I2 => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      I3 => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      I4 => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      I5 => \trunc_ln180_reg_2005_reg[4]_i_1_n_9\,
      O => \sub_ln180_reg_2010[7]_i_2_n_2\
    );
\sub_ln180_reg_2010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[1]_i_1_n_2\,
      Q => sub_ln180_reg_2010(1),
      R => '0'
    );
\sub_ln180_reg_2010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[2]_i_1_n_2\,
      Q => sub_ln180_reg_2010(2),
      R => '0'
    );
\sub_ln180_reg_2010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[3]_i_1_n_2\,
      Q => sub_ln180_reg_2010(3),
      R => '0'
    );
\sub_ln180_reg_2010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[4]_i_1_n_2\,
      Q => sub_ln180_reg_2010(4),
      R => '0'
    );
\sub_ln180_reg_2010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[5]_i_1_n_2\,
      Q => sub_ln180_reg_2010(5),
      R => '0'
    );
\sub_ln180_reg_2010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[6]_i_1_n_2\,
      Q => sub_ln180_reg_2010(6),
      R => '0'
    );
\sub_ln180_reg_2010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \sub_ln180_reg_2010[7]_i_1_n_2\,
      Q => sub_ln180_reg_2010(7),
      R => '0'
    );
\tmp_20_reg_2132[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_46_reg_2102(7),
      I1 => ret_46_reg_2102(5),
      I2 => ret_46_reg_2102(3),
      I3 => \tmp_20_reg_2132[2]_i_18_n_2\,
      I4 => ret_46_reg_2102(4),
      I5 => ret_46_reg_2102(6),
      O => \tmp_20_reg_2132[2]_i_10_n_2\
    );
\tmp_20_reg_2132[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I1 => ret_38_fu_1319_p2(8),
      I2 => ret_38_fu_1319_p2(6),
      I3 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I4 => ret_38_fu_1319_p2(7),
      I5 => \tmp_20_reg_2132[2]_i_14_n_2\,
      O => \tmp_20_reg_2132[2]_i_11_n_2\
    );
\tmp_20_reg_2132[2]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ret_57_reg_2087(8),
      O => \tmp_20_reg_2132[2]_i_12_n_2\
    );
\tmp_20_reg_2132[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_57_reg_2087(8),
      I1 => ret_56_reg_2082(8),
      O => \tmp_20_reg_2132[2]_i_13_n_2\
    );
\tmp_20_reg_2132[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => ret_38_fu_1319_p2(4),
      I1 => ret_38_fu_1319_p2(2),
      I2 => ret_38_fu_1319_p2(0),
      I3 => ret_38_fu_1319_p2(1),
      I4 => ret_38_fu_1319_p2(3),
      I5 => ret_38_fu_1319_p2(5),
      O => \tmp_20_reg_2132[2]_i_14_n_2\
    );
\tmp_20_reg_2132[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ret_38_fu_1319_p2(5),
      I1 => ret_38_fu_1319_p2(3),
      I2 => ret_38_fu_1319_p2(1),
      I3 => ret_38_fu_1319_p2(0),
      I4 => ret_38_fu_1319_p2(2),
      I5 => ret_38_fu_1319_p2(4),
      O => \tmp_20_reg_2132[2]_i_15_n_2\
    );
\tmp_20_reg_2132[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ret_46_reg_2102(4),
      I1 => ret_46_reg_2102(0),
      I2 => ret_46_reg_2102(2),
      I3 => ret_46_reg_2102(1),
      I4 => ret_46_reg_2102(3),
      O => \tmp_20_reg_2132[2]_i_16_n_2\
    );
\tmp_20_reg_2132[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => ret_46_reg_2102(3),
      I1 => ret_46_reg_2102(1),
      I2 => ret_46_reg_2102(2),
      I3 => ret_46_reg_2102(0),
      I4 => ret_46_reg_2102(4),
      O => \tmp_20_reg_2132[2]_i_17_n_2\
    );
\tmp_20_reg_2132[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ret_46_reg_2102(0),
      I1 => ret_46_reg_2102(2),
      I2 => ret_46_reg_2102(1),
      O => \tmp_20_reg_2132[2]_i_18_n_2\
    );
\tmp_20_reg_2132[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAA8A8A8A8A8"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_5_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I2 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I3 => \tmp_20_reg_2132[2]_i_7_n_2\,
      I4 => \tmp_20_reg_2132[2]_i_8_n_2\,
      I5 => ret_38_fu_1319_p2(8),
      O => \tmp_20_reg_2132[2]_i_2_n_2\
    );
\tmp_20_reg_2132[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B75FFFF5B750000"
    )
        port map (
      I0 => ret_46_reg_2102(9),
      I1 => \tmp_20_reg_2132[2]_i_9_n_2\,
      I2 => ret_46_reg_2102(8),
      I3 => \tmp_20_reg_2132[2]_i_10_n_2\,
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \tmp_20_reg_2132[2]_i_11_n_2\,
      O => \tmp_20_reg_2132[2]_i_3_n_2\
    );
\tmp_20_reg_2132[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAA8A8A8A8A8"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_5_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I2 => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      I3 => \tmp_20_reg_2132[2]_i_7_n_2\,
      I4 => \tmp_20_reg_2132[2]_i_8_n_2\,
      I5 => ret_38_fu_1319_p2(8),
      O => \tmp_20_reg_2132[2]_i_4_n_2\
    );
\tmp_20_reg_2132[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777F77"
    )
        port map (
      I0 => ret_46_reg_2102(9),
      I1 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I2 => \tmp_20_reg_2132[2]_i_10_n_2\,
      I3 => ret_46_reg_2102(8),
      I4 => \tmp_20_reg_2132[2]_i_9_n_2\,
      O => \tmp_20_reg_2132[2]_i_5_n_2\
    );
\tmp_20_reg_2132[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8002"
    )
        port map (
      I0 => \tmp_20_reg_2132[2]_i_14_n_2\,
      I1 => ret_38_fu_1319_p2(6),
      I2 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I3 => ret_38_fu_1319_p2(7),
      O => \tmp_20_reg_2132[2]_i_7_n_2\
    );
\tmp_20_reg_2132[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ret_38_fu_1319_p2(7),
      I1 => \tmp_20_reg_2132[2]_i_15_n_2\,
      I2 => ret_38_fu_1319_p2(6),
      O => \tmp_20_reg_2132[2]_i_8_n_2\
    );
\tmp_20_reg_2132[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
        port map (
      I0 => ret_46_reg_2102(7),
      I1 => ret_46_reg_2102(6),
      I2 => \tmp_20_reg_2132[2]_i_16_n_2\,
      I3 => ret_46_reg_2102(5),
      I4 => \tmp_20_reg_2132[2]_i_17_n_2\,
      O => \tmp_20_reg_2132[2]_i_9_n_2\
    );
\tmp_20_reg_2132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_20_reg_2132_reg[2]_i_1_n_9\,
      Q => tmp_20_reg_2132(0),
      R => '0'
    );
\tmp_20_reg_2132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_20_reg_2132_reg[2]_i_1_n_8\,
      Q => tmp_20_reg_2132(1),
      R => '0'
    );
\tmp_20_reg_2132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_20_reg_2132_reg[2]_i_1_n_7\,
      Q => tmp_20_reg_2132(2),
      R => '0'
    );
\tmp_20_reg_2132_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_52_reg_2116_reg[7]_i_1_n_2\,
      CO(3) => \NLW_tmp_20_reg_2132_reg[2]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_20_reg_2132_reg[2]_i_1_n_3\,
      CO(1) => \tmp_20_reg_2132_reg[2]_i_1_n_4\,
      CO(0) => \tmp_20_reg_2132_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \tmp_20_reg_2132_reg[2]_i_1_n_6\,
      O(2) => \tmp_20_reg_2132_reg[2]_i_1_n_7\,
      O(1) => \tmp_20_reg_2132_reg[2]_i_1_n_8\,
      O(0) => \tmp_20_reg_2132_reg[2]_i_1_n_9\,
      S(3) => '1',
      S(2) => \tmp_20_reg_2132[2]_i_2_n_2\,
      S(1) => \tmp_20_reg_2132[2]_i_3_n_2\,
      S(0) => \tmp_20_reg_2132[2]_i_4_n_2\
    );
\tmp_20_reg_2132_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_52_reg_2116_reg[7]_i_13_n_2\,
      CO(3 downto 2) => \NLW_tmp_20_reg_2132_reg[2]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_20_reg_2132_reg[2]_i_6_n_4\,
      CO(0) => \NLW_tmp_20_reg_2132_reg[2]_i_6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_20_reg_2132[2]_i_12_n_2\,
      O(3 downto 1) => \NLW_tmp_20_reg_2132_reg[2]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_38_fu_1319_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_20_reg_2132[2]_i_13_n_2\
    );
\tmp_20_reg_2132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_20_reg_2132_reg[2]_i_1_n_6\,
      Q => tmp_20_reg_2132(3),
      R => '0'
    );
\tmp_22_reg_2143[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln966_reg_1990_pp0_iter2_reg,
      I1 => lineBuffer_val_V_1_U_n_16,
      O => ret_52_reg_21160
    );
\tmp_22_reg_2143[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE80000003"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_20_n_2\,
      I1 => ret_42_fu_1399_p2(6),
      I2 => \tmp_22_reg_2143[2]_i_19_n_2\,
      I3 => ret_42_fu_1399_p2(7),
      I4 => ret_42_fu_1399_p2(8),
      I5 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      O => \tmp_22_reg_2143[2]_i_10_n_2\
    );
\tmp_22_reg_2143[2]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_102_n_2\,
      I1 => trunc_ln180_8_reg_2076(5),
      I2 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_100_n_2\
    );
\tmp_22_reg_2143[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(5),
      I1 => \tmp_22_reg_2143[2]_i_102_n_2\,
      I2 => trunc_ln180_8_reg_2076(6),
      I3 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_101_n_2\
    );
\tmp_22_reg_2143[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(3),
      I1 => trunc_ln180_8_reg_2076(1),
      I2 => trunc_ln180_8_reg_2076(0),
      I3 => trunc_ln180_8_reg_2076(2),
      I4 => trunc_ln180_8_reg_2076(4),
      I5 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_102_n_2\
    );
\tmp_22_reg_2143[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010000FFFF"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(3),
      I1 => trunc_ln180_8_reg_2076(1),
      I2 => trunc_ln180_8_reg_2076(0),
      I3 => trunc_ln180_8_reg_2076(2),
      I4 => trunc_ln180_8_reg_2076(4),
      I5 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_103_n_2\
    );
\tmp_22_reg_2143[2]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(2),
      I1 => ret_30_reg_2060(8),
      I2 => trunc_ln180_7_reg_2065(0),
      I3 => trunc_ln180_7_reg_2065(1),
      O => \tmp_22_reg_2143[2]_i_104_n_2\
    );
\tmp_22_reg_2143[2]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(2),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(2),
      O => \tmp_22_reg_2143[2]_i_105_n_2\
    );
\tmp_22_reg_2143[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007878780078"
    )
        port map (
      I0 => ret_30_reg_2060(8),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => trunc_ln180_7_reg_2065(1),
      I3 => trunc_ln180_6_reg_2050(1),
      I4 => ret_29_reg_2045(8),
      I5 => sub_ln180_6_reg_2055(1),
      O => \tmp_22_reg_2143[2]_i_106_n_2\
    );
\tmp_22_reg_2143[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000E2E2E2"
    )
        port map (
      I0 => trunc_ln180_6_reg_2050(1),
      I1 => ret_29_reg_2045(8),
      I2 => sub_ln180_6_reg_2055(1),
      I3 => ret_30_reg_2060(8),
      I4 => trunc_ln180_7_reg_2065(0),
      I5 => trunc_ln180_7_reg_2065(1),
      O => \tmp_22_reg_2143[2]_i_107_n_2\
    );
\tmp_22_reg_2143[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A956A6A6A959595"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(1),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => ret_30_reg_2060(8),
      I3 => sub_ln180_6_reg_2055(1),
      I4 => ret_29_reg_2045(8),
      I5 => trunc_ln180_6_reg_2050(1),
      O => \tmp_22_reg_2143[2]_i_108_n_2\
    );
\tmp_22_reg_2143[2]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_5_reg_2040(1),
      I1 => ret_28_reg_2030(8),
      I2 => trunc_ln180_5_reg_2035(1),
      O => \tmp_22_reg_2143[2]_i_109_n_2\
    );
\tmp_22_reg_2143[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ret_50_reg_2109(0),
      I1 => ret_50_reg_2109(2),
      I2 => ret_50_reg_2109(1),
      O => \tmp_22_reg_2143[2]_i_11_n_2\
    );
\tmp_22_reg_2143[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ret_50_reg_2109(4),
      I1 => ret_50_reg_2109(0),
      I2 => ret_50_reg_2109(2),
      I3 => ret_50_reg_2109(1),
      I4 => ret_50_reg_2109(3),
      O => \tmp_22_reg_2143[2]_i_12_n_2\
    );
\tmp_22_reg_2143[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => ret_50_reg_2109(3),
      I1 => ret_50_reg_2109(1),
      I2 => ret_50_reg_2109(2),
      I3 => ret_50_reg_2109(0),
      I4 => ret_50_reg_2109(4),
      O => \tmp_22_reg_2143[2]_i_13_n_2\
    );
\tmp_22_reg_2143[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_33_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_34_n_2\,
      O => \tmp_22_reg_2143[2]_i_16_n_2\
    );
\tmp_22_reg_2143[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"718E"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_35_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_15_n_9\,
      I2 => \tmp_22_reg_2143[2]_i_36_n_2\,
      I3 => \tmp_22_reg_2143_reg[2]_i_15_n_4\,
      O => \tmp_22_reg_2143[2]_i_17_n_2\
    );
\tmp_22_reg_2143[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_16_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_36_n_2\,
      I2 => \tmp_22_reg_2143_reg[2]_i_15_n_9\,
      I3 => \tmp_22_reg_2143[2]_i_35_n_2\,
      O => \tmp_22_reg_2143[2]_i_18_n_2\
    );
\tmp_22_reg_2143[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ret_42_fu_1399_p2(5),
      I1 => ret_42_fu_1399_p2(3),
      I2 => ret_42_fu_1399_p2(1),
      I3 => ret_42_fu_1399_p2(0),
      I4 => ret_42_fu_1399_p2(2),
      I5 => ret_42_fu_1399_p2(4),
      O => \tmp_22_reg_2143[2]_i_19_n_2\
    );
\tmp_22_reg_2143[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => ret_42_fu_1399_p2(4),
      I1 => ret_42_fu_1399_p2(2),
      I2 => ret_42_fu_1399_p2(0),
      I3 => ret_42_fu_1399_p2(1),
      I4 => ret_42_fu_1399_p2(3),
      I5 => ret_42_fu_1399_p2(5),
      O => \tmp_22_reg_2143[2]_i_20_n_2\
    );
\tmp_22_reg_2143[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_45_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_46_n_2\,
      O => \tmp_22_reg_2143[2]_i_22_n_2\
    );
\tmp_22_reg_2143[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_47_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_48_n_2\,
      O => \tmp_22_reg_2143[2]_i_23_n_2\
    );
\tmp_22_reg_2143[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAEA808"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_49_n_2\,
      I1 => trunc_ln180_reg_2005(3),
      I2 => ret_reg_2000(8),
      I3 => sub_ln180_reg_2010(3),
      I4 => \tmp_22_reg_2143[2]_i_50_n_2\,
      I5 => \tmp_22_reg_2143[2]_i_51_n_2\,
      O => \tmp_22_reg_2143[2]_i_24_n_2\
    );
\tmp_22_reg_2143[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_52_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_53_n_2\,
      O => \tmp_22_reg_2143[2]_i_25_n_2\
    );
\tmp_22_reg_2143[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_33_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_34_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_22_n_2\,
      O => \tmp_22_reg_2143[2]_i_26_n_2\
    );
\tmp_22_reg_2143[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_45_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_46_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_23_n_2\,
      O => \tmp_22_reg_2143[2]_i_27_n_2\
    );
\tmp_22_reg_2143[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_47_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_48_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_24_n_2\,
      O => \tmp_22_reg_2143[2]_i_28_n_2\
    );
\tmp_22_reg_2143[2]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE88117"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_52_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_49_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_54_n_2\,
      I3 => \tmp_22_reg_2143[2]_i_50_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_51_n_2\,
      O => \tmp_22_reg_2143[2]_i_29_n_2\
    );
\tmp_22_reg_2143[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575FFFF55750000"
    )
        port map (
      I0 => ret_50_reg_2109(9),
      I1 => \tmp_22_reg_2143[2]_i_6_n_2\,
      I2 => ret_50_reg_2109(8),
      I3 => \tmp_22_reg_2143[2]_i_7_n_2\,
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \tmp_22_reg_2143[2]_i_9_n_2\,
      O => \tmp_22_reg_2143[2]_i_3_n_2\
    );
\tmp_22_reg_2143[2]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8B8FF"
    )
        port map (
      I0 => sub_ln180_5_reg_2040(7),
      I1 => ret_28_reg_2030(8),
      I2 => trunc_ln180_5_reg_2035(7),
      I3 => \tmp_22_reg_2143[2]_i_64_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_65_n_2\,
      O => \tmp_22_reg_2143[2]_i_31_n_2\
    );
\tmp_22_reg_2143[2]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888EEE8E"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_65_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_64_n_2\,
      I2 => trunc_ln180_5_reg_2035(7),
      I3 => ret_28_reg_2030(8),
      I4 => sub_ln180_5_reg_2040(7),
      O => \tmp_22_reg_2143[2]_i_32_n_2\
    );
\tmp_22_reg_2143[2]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FD5D"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_66_n_2\,
      I1 => trunc_ln180_reg_2005(6),
      I2 => ret_reg_2000(8),
      I3 => sub_ln180_reg_2010(6),
      I4 => \tmp_22_reg_2143[2]_i_67_n_2\,
      O => \tmp_22_reg_2143[2]_i_33_n_2\
    );
\tmp_22_reg_2143[2]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(7),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(7),
      I3 => \tmp_22_reg_2143[2]_i_68_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_69_n_2\,
      O => \tmp_22_reg_2143[2]_i_34_n_2\
    );
\tmp_22_reg_2143[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFB02A2"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_70_n_2\,
      I1 => trunc_ln180_4_reg_2020(7),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(7),
      I4 => \tmp_22_reg_2143_reg[2]_i_30_n_6\,
      O => \tmp_22_reg_2143[2]_i_35_n_2\
    );
\tmp_22_reg_2143[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"015157F7"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_68_n_2\,
      I1 => trunc_ln180_reg_2005(7),
      I2 => ret_reg_2000(8),
      I3 => sub_ln180_reg_2010(7),
      I4 => \tmp_22_reg_2143[2]_i_69_n_2\,
      O => \tmp_22_reg_2143[2]_i_36_n_2\
    );
\tmp_22_reg_2143[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_52_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_53_n_2\,
      O => \tmp_22_reg_2143[2]_i_37_n_2\
    );
\tmp_22_reg_2143[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => sub_ln180_4_reg_2025(1),
      I1 => ret_27_reg_2015(8),
      I2 => trunc_ln180_4_reg_2020(1),
      I3 => \tmp_22_reg_2143_reg[2]_i_55_n_8\,
      I4 => \tmp_22_reg_2143[2]_i_71_n_2\,
      I5 => \tmp_22_reg_2143[2]_i_72_n_2\,
      O => \tmp_22_reg_2143[2]_i_38_n_2\
    );
\tmp_22_reg_2143[2]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => sub_ln180_4_reg_2025(1),
      I1 => ret_27_reg_2015(8),
      I2 => trunc_ln180_4_reg_2020(1),
      I3 => \tmp_22_reg_2143_reg[2]_i_55_n_8\,
      I4 => \tmp_22_reg_2143[2]_i_73_n_2\,
      O => \tmp_22_reg_2143[2]_i_39_n_2\
    );
\tmp_22_reg_2143[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B75FFFF5B750000"
    )
        port map (
      I0 => ret_50_reg_2109(9),
      I1 => \tmp_22_reg_2143[2]_i_7_n_2\,
      I2 => ret_50_reg_2109(8),
      I3 => \tmp_22_reg_2143[2]_i_6_n_2\,
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \tmp_22_reg_2143[2]_i_10_n_2\,
      O => \tmp_22_reg_2143[2]_i_4_n_2\
    );
\tmp_22_reg_2143[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_55_n_9\,
      I1 => trunc_ln180_4_reg_2020(0),
      O => \tmp_22_reg_2143[2]_i_40_n_2\
    );
\tmp_22_reg_2143[2]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_53_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_52_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_74_n_2\,
      I3 => \tmp_22_reg_2143[2]_i_71_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_72_n_2\,
      O => \tmp_22_reg_2143[2]_i_41_n_2\
    );
\tmp_22_reg_2143[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595565666566A6AA"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_38_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_75_n_2\,
      I2 => trunc_ln180_8_reg_2076(0),
      I3 => trunc_ln180_reg_2005(0),
      I4 => \tmp_22_reg_2143[2]_i_76_n_2\,
      I5 => \tmp_22_reg_2143[2]_i_77_n_2\,
      O => \tmp_22_reg_2143[2]_i_42_n_2\
    );
\tmp_22_reg_2143[2]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_39_n_2\,
      I1 => trunc_ln180_4_reg_2020(0),
      I2 => \tmp_22_reg_2143_reg[2]_i_55_n_9\,
      O => \tmp_22_reg_2143[2]_i_43_n_2\
    );
\tmp_22_reg_2143[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => trunc_ln180_4_reg_2020(0),
      I1 => \tmp_22_reg_2143_reg[2]_i_55_n_9\,
      I2 => trunc_ln180_reg_2005(0),
      I3 => trunc_ln180_8_reg_2076(0),
      O => \tmp_22_reg_2143[2]_i_44_n_2\
    );
\tmp_22_reg_2143[2]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD444D4"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_78_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_79_n_2\,
      I2 => trunc_ln180_reg_2005(5),
      I3 => ret_reg_2000(8),
      I4 => sub_ln180_reg_2010(5),
      O => \tmp_22_reg_2143[2]_i_45_n_2\
    );
\tmp_22_reg_2143[2]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(6),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(6),
      I3 => \tmp_22_reg_2143[2]_i_67_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_66_n_2\,
      O => \tmp_22_reg_2143[2]_i_46_n_2\
    );
\tmp_22_reg_2143[2]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD444D4"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_80_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_81_n_2\,
      I2 => trunc_ln180_reg_2005(4),
      I3 => ret_reg_2000(8),
      I4 => sub_ln180_reg_2010(4),
      O => \tmp_22_reg_2143[2]_i_47_n_2\
    );
\tmp_22_reg_2143[2]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A959"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_79_n_2\,
      I1 => trunc_ln180_reg_2005(5),
      I2 => ret_reg_2000(8),
      I3 => sub_ln180_reg_2010(5),
      I4 => \tmp_22_reg_2143[2]_i_78_n_2\,
      O => \tmp_22_reg_2143[2]_i_48_n_2\
    );
\tmp_22_reg_2143[2]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47B8B847"
    )
        port map (
      I0 => sub_ln180_4_reg_2025(3),
      I1 => ret_27_reg_2015(8),
      I2 => trunc_ln180_4_reg_2020(3),
      I3 => \tmp_22_reg_2143_reg[2]_i_55_n_6\,
      I4 => \tmp_22_reg_2143[2]_i_82_n_2\,
      O => \tmp_22_reg_2143[2]_i_49_n_2\
    );
\tmp_22_reg_2143[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575FFFF55750000"
    )
        port map (
      I0 => ret_50_reg_2109(9),
      I1 => \tmp_22_reg_2143[2]_i_6_n_2\,
      I2 => ret_50_reg_2109(8),
      I3 => \tmp_22_reg_2143[2]_i_7_n_2\,
      I4 => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      I5 => \tmp_22_reg_2143[2]_i_9_n_2\,
      O => \tmp_22_reg_2143[2]_i_5_n_2\
    );
\tmp_22_reg_2143[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9995FFFF00009995"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(2),
      I1 => p_0_in1_in,
      I2 => trunc_ln180_8_reg_2076(0),
      I3 => trunc_ln180_8_reg_2076(1),
      I4 => \tmp_22_reg_2143[2]_i_83_n_2\,
      I5 => \tmp_22_reg_2143_reg[2]_i_55_n_7\,
      O => \tmp_22_reg_2143[2]_i_50_n_2\
    );
\tmp_22_reg_2143[2]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(4),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(4),
      I3 => \tmp_22_reg_2143[2]_i_81_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_80_n_2\,
      O => \tmp_22_reg_2143[2]_i_51_n_2\
    );
\tmp_22_reg_2143[2]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_75_n_2\,
      I1 => trunc_ln180_reg_2005(0),
      I2 => \tmp_22_reg_2143[2]_i_76_n_2\,
      I3 => trunc_ln180_8_reg_2076(1),
      I4 => trunc_ln180_8_reg_2076(0),
      O => \tmp_22_reg_2143[2]_i_52_n_2\
    );
\tmp_22_reg_2143[2]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B84747B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(3),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(3),
      I3 => \tmp_22_reg_2143[2]_i_49_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_50_n_2\,
      O => \tmp_22_reg_2143[2]_i_53_n_2\
    );
\tmp_22_reg_2143[2]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(3),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(3),
      O => \tmp_22_reg_2143[2]_i_54_n_2\
    );
\tmp_22_reg_2143[2]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8B8FF"
    )
        port map (
      I0 => sub_ln180_5_reg_2040(6),
      I1 => ret_28_reg_2030(8),
      I2 => trunc_ln180_5_reg_2035(6),
      I3 => \tmp_22_reg_2143[2]_i_91_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_92_n_2\,
      O => \tmp_22_reg_2143[2]_i_56_n_2\
    );
\tmp_22_reg_2143[2]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_93_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_94_n_2\,
      I2 => sub_ln180_5_reg_2040(5),
      I3 => ret_28_reg_2030(8),
      I4 => trunc_ln180_5_reg_2035(5),
      O => \tmp_22_reg_2143[2]_i_57_n_2\
    );
\tmp_22_reg_2143[2]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_95_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_96_n_2\,
      I2 => sub_ln180_5_reg_2040(4),
      I3 => ret_28_reg_2030(8),
      I4 => trunc_ln180_5_reg_2035(4),
      O => \tmp_22_reg_2143[2]_i_58_n_2\
    );
\tmp_22_reg_2143[2]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8B8FF"
    )
        port map (
      I0 => sub_ln180_5_reg_2040(3),
      I1 => ret_28_reg_2030(8),
      I2 => trunc_ln180_5_reg_2035(3),
      I3 => \tmp_22_reg_2143[2]_i_97_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_98_n_2\,
      O => \tmp_22_reg_2143[2]_i_59_n_2\
    );
\tmp_22_reg_2143[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_50_reg_2109(7),
      I1 => ret_50_reg_2109(5),
      I2 => ret_50_reg_2109(3),
      I3 => \tmp_22_reg_2143[2]_i_11_n_2\,
      I4 => ret_50_reg_2109(4),
      I5 => ret_50_reg_2109(6),
      O => \tmp_22_reg_2143[2]_i_6_n_2\
    );
\tmp_22_reg_2143[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_56_n_2\,
      I1 => sub_ln180_5_reg_2040(7),
      I2 => ret_28_reg_2030(8),
      I3 => trunc_ln180_5_reg_2035(7),
      I4 => \tmp_22_reg_2143[2]_i_64_n_2\,
      I5 => \tmp_22_reg_2143[2]_i_65_n_2\,
      O => \tmp_22_reg_2143[2]_i_60_n_2\
    );
\tmp_22_reg_2143[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_57_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_91_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_92_n_2\,
      I3 => sub_ln180_5_reg_2040(6),
      I4 => ret_28_reg_2030(8),
      I5 => trunc_ln180_5_reg_2035(6),
      O => \tmp_22_reg_2143[2]_i_61_n_2\
    );
\tmp_22_reg_2143[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_58_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_94_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_93_n_2\,
      I3 => sub_ln180_5_reg_2040(5),
      I4 => ret_28_reg_2030(8),
      I5 => trunc_ln180_5_reg_2035(5),
      O => \tmp_22_reg_2143[2]_i_62_n_2\
    );
\tmp_22_reg_2143[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_59_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_96_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_95_n_2\,
      I3 => sub_ln180_5_reg_2040(4),
      I4 => ret_28_reg_2030(8),
      I5 => trunc_ln180_5_reg_2035(4),
      O => \tmp_22_reg_2143[2]_i_63_n_2\
    );
\tmp_22_reg_2143[2]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB04807F"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(6),
      I1 => \tmp_22_reg_2143[2]_i_99_n_2\,
      I2 => trunc_ln180_7_reg_2065(5),
      I3 => trunc_ln180_7_reg_2065(7),
      I4 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_64_n_2\
    );
\tmp_22_reg_2143[2]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(7),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(7),
      O => \tmp_22_reg_2143[2]_i_65_n_2\
    );
\tmp_22_reg_2143[2]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FD5D"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_30_n_8\,
      I1 => trunc_ln180_4_reg_2020(5),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(5),
      I4 => \tmp_22_reg_2143[2]_i_100_n_2\,
      O => \tmp_22_reg_2143[2]_i_66_n_2\
    );
\tmp_22_reg_2143[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_101_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_30_n_7\,
      I2 => trunc_ln180_4_reg_2020(6),
      I3 => ret_27_reg_2015(8),
      I4 => sub_ln180_4_reg_2025(6),
      O => \tmp_22_reg_2143[2]_i_67_n_2\
    );
\tmp_22_reg_2143[2]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47B8B847"
    )
        port map (
      I0 => sub_ln180_4_reg_2025(7),
      I1 => ret_27_reg_2015(8),
      I2 => trunc_ln180_4_reg_2020(7),
      I3 => \tmp_22_reg_2143_reg[2]_i_30_n_6\,
      I4 => \tmp_22_reg_2143[2]_i_70_n_2\,
      O => \tmp_22_reg_2143[2]_i_68_n_2\
    );
\tmp_22_reg_2143[2]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2ABFB"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_30_n_7\,
      I1 => trunc_ln180_4_reg_2020(6),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(6),
      I4 => \tmp_22_reg_2143[2]_i_101_n_2\,
      O => \tmp_22_reg_2143[2]_i_69_n_2\
    );
\tmp_22_reg_2143[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFE"
    )
        port map (
      I0 => ret_50_reg_2109(7),
      I1 => ret_50_reg_2109(6),
      I2 => \tmp_22_reg_2143[2]_i_12_n_2\,
      I3 => ret_50_reg_2109(5),
      I4 => \tmp_22_reg_2143[2]_i_13_n_2\,
      O => \tmp_22_reg_2143[2]_i_7_n_2\
    );
\tmp_22_reg_2143[2]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB04807F"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(6),
      I1 => \tmp_22_reg_2143[2]_i_102_n_2\,
      I2 => trunc_ln180_8_reg_2076(5),
      I3 => trunc_ln180_8_reg_2076(7),
      I4 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_70_n_2\
    );
\tmp_22_reg_2143[2]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(2),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(2),
      O => \tmp_22_reg_2143[2]_i_71_n_2\
    );
\tmp_22_reg_2143[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_83_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_55_n_7\,
      I2 => trunc_ln180_8_reg_2076(1),
      I3 => trunc_ln180_8_reg_2076(0),
      I4 => p_0_in1_in,
      I5 => trunc_ln180_8_reg_2076(2),
      O => \tmp_22_reg_2143[2]_i_72_n_2\
    );
\tmp_22_reg_2143[2]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69C369"
    )
        port map (
      I0 => trunc_ln180_reg_2005(0),
      I1 => \tmp_22_reg_2143[2]_i_76_n_2\,
      I2 => trunc_ln180_8_reg_2076(1),
      I3 => trunc_ln180_8_reg_2076(0),
      I4 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_73_n_2\
    );
\tmp_22_reg_2143[2]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_55_n_8\,
      I1 => trunc_ln180_4_reg_2020(1),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(1),
      O => \tmp_22_reg_2143[2]_i_74_n_2\
    );
\tmp_22_reg_2143[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_55_n_8\,
      I1 => trunc_ln180_4_reg_2020(1),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(1),
      O => \tmp_22_reg_2143[2]_i_75_n_2\
    );
\tmp_22_reg_2143[2]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_reg_2010(1),
      I1 => ret_reg_2000(8),
      I2 => trunc_ln180_reg_2005(1),
      O => \tmp_22_reg_2143[2]_i_76_n_2\
    );
\tmp_22_reg_2143[2]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(1),
      I1 => trunc_ln180_8_reg_2076(0),
      I2 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_77_n_2\
    );
\tmp_22_reg_2143[2]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FD5D"
    )
        port map (
      I0 => \tmp_22_reg_2143_reg[2]_i_30_n_9\,
      I1 => trunc_ln180_4_reg_2020(4),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(4),
      I4 => \tmp_22_reg_2143[2]_i_103_n_2\,
      O => \tmp_22_reg_2143[2]_i_78_n_2\
    );
\tmp_22_reg_2143[2]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_100_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_30_n_8\,
      I2 => trunc_ln180_4_reg_2020(5),
      I3 => ret_27_reg_2015(8),
      I4 => sub_ln180_4_reg_2025(5),
      O => \tmp_22_reg_2143[2]_i_79_n_2\
    );
\tmp_22_reg_2143[2]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5404FD5D"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_82_n_2\,
      I1 => trunc_ln180_4_reg_2020(3),
      I2 => ret_27_reg_2015(8),
      I3 => sub_ln180_4_reg_2025(3),
      I4 => \tmp_22_reg_2143_reg[2]_i_55_n_6\,
      O => \tmp_22_reg_2143[2]_i_80_n_2\
    );
\tmp_22_reg_2143[2]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_103_n_2\,
      I1 => \tmp_22_reg_2143_reg[2]_i_30_n_9\,
      I2 => trunc_ln180_4_reg_2020(4),
      I3 => ret_27_reg_2015(8),
      I4 => sub_ln180_4_reg_2025(4),
      O => \tmp_22_reg_2143[2]_i_81_n_2\
    );
\tmp_22_reg_2143[2]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0100FF"
    )
        port map (
      I0 => trunc_ln180_8_reg_2076(2),
      I1 => trunc_ln180_8_reg_2076(0),
      I2 => trunc_ln180_8_reg_2076(1),
      I3 => trunc_ln180_8_reg_2076(3),
      I4 => p_0_in1_in,
      O => \tmp_22_reg_2143[2]_i_82_n_2\
    );
\tmp_22_reg_2143[2]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_4_reg_2025(2),
      I1 => ret_27_reg_2015(8),
      I2 => trunc_ln180_4_reg_2020(2),
      O => \tmp_22_reg_2143[2]_i_83_n_2\
    );
\tmp_22_reg_2143[2]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71777111"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_104_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_105_n_2\,
      I2 => sub_ln180_5_reg_2040(2),
      I3 => ret_28_reg_2030(8),
      I4 => trunc_ln180_5_reg_2035(2),
      O => \tmp_22_reg_2143[2]_i_84_n_2\
    );
\tmp_22_reg_2143[2]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_106_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_107_n_2\,
      I2 => sub_ln180_5_reg_2040(1),
      I3 => ret_28_reg_2030(8),
      I4 => trunc_ln180_5_reg_2035(1),
      O => \tmp_22_reg_2143[2]_i_85_n_2\
    );
\tmp_22_reg_2143[2]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(0),
      I1 => trunc_ln180_6_reg_2050(0),
      I2 => trunc_ln180_5_reg_2035(0),
      O => \tmp_22_reg_2143[2]_i_86_n_2\
    );
\tmp_22_reg_2143[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_84_n_2\,
      I1 => sub_ln180_5_reg_2040(3),
      I2 => ret_28_reg_2030(8),
      I3 => trunc_ln180_5_reg_2035(3),
      I4 => \tmp_22_reg_2143[2]_i_97_n_2\,
      I5 => \tmp_22_reg_2143[2]_i_98_n_2\,
      O => \tmp_22_reg_2143[2]_i_87_n_2\
    );
\tmp_22_reg_2143[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_85_n_2\,
      I1 => \tmp_22_reg_2143[2]_i_104_n_2\,
      I2 => \tmp_22_reg_2143[2]_i_105_n_2\,
      I3 => sub_ln180_5_reg_2040(2),
      I4 => ret_28_reg_2030(8),
      I5 => trunc_ln180_5_reg_2035(2),
      O => \tmp_22_reg_2143[2]_i_88_n_2\
    );
\tmp_22_reg_2143[2]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => trunc_ln180_5_reg_2035(0),
      I1 => trunc_ln180_6_reg_2050(0),
      I2 => trunc_ln180_7_reg_2065(0),
      I3 => \tmp_22_reg_2143[2]_i_108_n_2\,
      I4 => \tmp_22_reg_2143[2]_i_109_n_2\,
      O => \tmp_22_reg_2143[2]_i_89_n_2\
    );
\tmp_22_reg_2143[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ret_53_reg_2121_reg[7]_i_13_n_4\,
      I1 => ret_42_fu_1399_p2(8),
      I2 => ret_42_fu_1399_p2(7),
      I3 => \tmp_22_reg_2143[2]_i_19_n_2\,
      I4 => ret_42_fu_1399_p2(6),
      I5 => \tmp_22_reg_2143[2]_i_20_n_2\,
      O => \tmp_22_reg_2143[2]_i_9_n_2\
    );
\tmp_22_reg_2143[2]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => trunc_ln180_5_reg_2035(0),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => trunc_ln180_6_reg_2050(0),
      O => \tmp_22_reg_2143[2]_i_90_n_2\
    );
\tmp_22_reg_2143[2]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(5),
      I1 => \tmp_22_reg_2143[2]_i_99_n_2\,
      I2 => trunc_ln180_7_reg_2065(6),
      I3 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_91_n_2\
    );
\tmp_22_reg_2143[2]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(6),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(6),
      O => \tmp_22_reg_2143[2]_i_92_n_2\
    );
\tmp_22_reg_2143[2]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(5),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(5),
      O => \tmp_22_reg_2143[2]_i_93_n_2\
    );
\tmp_22_reg_2143[2]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_22_reg_2143[2]_i_99_n_2\,
      I1 => trunc_ln180_7_reg_2065(5),
      I2 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_94_n_2\
    );
\tmp_22_reg_2143[2]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(4),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(4),
      O => \tmp_22_reg_2143[2]_i_95_n_2\
    );
\tmp_22_reg_2143[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(2),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => trunc_ln180_7_reg_2065(1),
      I3 => trunc_ln180_7_reg_2065(3),
      I4 => trunc_ln180_7_reg_2065(4),
      I5 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_96_n_2\
    );
\tmp_22_reg_2143[2]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0100FF"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(1),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => trunc_ln180_7_reg_2065(2),
      I3 => trunc_ln180_7_reg_2065(3),
      I4 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_97_n_2\
    );
\tmp_22_reg_2143[2]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln180_6_reg_2055(3),
      I1 => ret_29_reg_2045(8),
      I2 => trunc_ln180_6_reg_2050(3),
      O => \tmp_22_reg_2143[2]_i_98_n_2\
    );
\tmp_22_reg_2143[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln180_7_reg_2065(2),
      I1 => trunc_ln180_7_reg_2065(0),
      I2 => trunc_ln180_7_reg_2065(1),
      I3 => trunc_ln180_7_reg_2065(3),
      I4 => trunc_ln180_7_reg_2065(4),
      I5 => ret_30_reg_2060(8),
      O => \tmp_22_reg_2143[2]_i_99_n_2\
    );
\tmp_22_reg_2143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_22_reg_2143_reg[2]_i_2_n_9\,
      Q => tmp_22_reg_2143(0),
      R => '0'
    );
\tmp_22_reg_2143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_22_reg_2143_reg[2]_i_2_n_8\,
      Q => tmp_22_reg_2143(1),
      R => '0'
    );
\tmp_22_reg_2143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_22_reg_2143_reg[2]_i_2_n_7\,
      Q => tmp_22_reg_2143(2),
      R => '0'
    );
\tmp_22_reg_2143_reg[2]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_2143_reg[2]_i_21_n_2\,
      CO(3) => \tmp_22_reg_2143_reg[2]_i_14_n_2\,
      CO(2) => \tmp_22_reg_2143_reg[2]_i_14_n_3\,
      CO(1) => \tmp_22_reg_2143_reg[2]_i_14_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_14_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_22_reg_2143[2]_i_22_n_2\,
      DI(2) => \tmp_22_reg_2143[2]_i_23_n_2\,
      DI(1) => \tmp_22_reg_2143[2]_i_24_n_2\,
      DI(0) => \tmp_22_reg_2143[2]_i_25_n_2\,
      O(3 downto 0) => \NLW_tmp_22_reg_2143_reg[2]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_reg_2143[2]_i_26_n_2\,
      S(2) => \tmp_22_reg_2143[2]_i_27_n_2\,
      S(1) => \tmp_22_reg_2143[2]_i_28_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_29_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_2143_reg[2]_i_30_n_2\,
      CO(3 downto 2) => \NLW_tmp_22_reg_2143_reg[2]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_reg_2143_reg[2]_i_15_n_4\,
      CO(0) => \NLW_tmp_22_reg_2143_reg[2]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_22_reg_2143[2]_i_31_n_2\,
      O(3 downto 1) => \NLW_tmp_22_reg_2143_reg[2]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_22_reg_2143_reg[2]_i_15_n_9\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_22_reg_2143[2]_i_32_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_53_reg_2121_reg[7]_i_1_n_2\,
      CO(3) => \NLW_tmp_22_reg_2143_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_22_reg_2143_reg[2]_i_2_n_3\,
      CO(1) => \tmp_22_reg_2143_reg[2]_i_2_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \tmp_22_reg_2143_reg[2]_i_2_n_6\,
      O(2) => \tmp_22_reg_2143_reg[2]_i_2_n_7\,
      O(1) => \tmp_22_reg_2143_reg[2]_i_2_n_8\,
      O(0) => \tmp_22_reg_2143_reg[2]_i_2_n_9\,
      S(3) => '1',
      S(2) => \tmp_22_reg_2143[2]_i_3_n_2\,
      S(1) => \tmp_22_reg_2143[2]_i_4_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_5_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_reg_2143_reg[2]_i_21_n_2\,
      CO(2) => \tmp_22_reg_2143_reg[2]_i_21_n_3\,
      CO(1) => \tmp_22_reg_2143_reg[2]_i_21_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_22_reg_2143[2]_i_37_n_2\,
      DI(2) => \tmp_22_reg_2143[2]_i_38_n_2\,
      DI(1) => \tmp_22_reg_2143[2]_i_39_n_2\,
      DI(0) => \tmp_22_reg_2143[2]_i_40_n_2\,
      O(3 downto 0) => \NLW_tmp_22_reg_2143_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_22_reg_2143[2]_i_41_n_2\,
      S(2) => \tmp_22_reg_2143[2]_i_42_n_2\,
      S(1) => \tmp_22_reg_2143[2]_i_43_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_44_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_2143_reg[2]_i_55_n_2\,
      CO(3) => \tmp_22_reg_2143_reg[2]_i_30_n_2\,
      CO(2) => \tmp_22_reg_2143_reg[2]_i_30_n_3\,
      CO(1) => \tmp_22_reg_2143_reg[2]_i_30_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_30_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_22_reg_2143[2]_i_56_n_2\,
      DI(2) => \tmp_22_reg_2143[2]_i_57_n_2\,
      DI(1) => \tmp_22_reg_2143[2]_i_58_n_2\,
      DI(0) => \tmp_22_reg_2143[2]_i_59_n_2\,
      O(3) => \tmp_22_reg_2143_reg[2]_i_30_n_6\,
      O(2) => \tmp_22_reg_2143_reg[2]_i_30_n_7\,
      O(1) => \tmp_22_reg_2143_reg[2]_i_30_n_8\,
      O(0) => \tmp_22_reg_2143_reg[2]_i_30_n_9\,
      S(3) => \tmp_22_reg_2143[2]_i_60_n_2\,
      S(2) => \tmp_22_reg_2143[2]_i_61_n_2\,
      S(1) => \tmp_22_reg_2143[2]_i_62_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_63_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_reg_2143_reg[2]_i_55_n_2\,
      CO(2) => \tmp_22_reg_2143_reg[2]_i_55_n_3\,
      CO(1) => \tmp_22_reg_2143_reg[2]_i_55_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_55_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_22_reg_2143[2]_i_84_n_2\,
      DI(2) => \tmp_22_reg_2143[2]_i_85_n_2\,
      DI(1) => \tmp_22_reg_2143[2]_i_86_n_2\,
      DI(0) => '0',
      O(3) => \tmp_22_reg_2143_reg[2]_i_55_n_6\,
      O(2) => \tmp_22_reg_2143_reg[2]_i_55_n_7\,
      O(1) => \tmp_22_reg_2143_reg[2]_i_55_n_8\,
      O(0) => \tmp_22_reg_2143_reg[2]_i_55_n_9\,
      S(3) => \tmp_22_reg_2143[2]_i_87_n_2\,
      S(2) => \tmp_22_reg_2143[2]_i_88_n_2\,
      S(1) => \tmp_22_reg_2143[2]_i_89_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_90_n_2\
    );
\tmp_22_reg_2143_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_2143_reg[2]_i_14_n_2\,
      CO(3 downto 2) => \NLW_tmp_22_reg_2143_reg[2]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_reg_2143_reg[2]_i_8_n_4\,
      CO(0) => \tmp_22_reg_2143_reg[2]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_22_reg_2143_reg[2]_i_15_n_4\,
      DI(0) => \tmp_22_reg_2143[2]_i_16_n_2\,
      O(3 downto 0) => \NLW_tmp_22_reg_2143_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_22_reg_2143[2]_i_17_n_2\,
      S(0) => \tmp_22_reg_2143[2]_i_18_n_2\
    );
\tmp_22_reg_2143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_52_reg_21160,
      D => \tmp_22_reg_2143_reg[2]_i_2_n_6\,
      Q => tmp_22_reg_2143(3),
      R => '0'
    );
\tmp_23_reg_1996[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln833_fu_493_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => lineBuffer_val_V_1_U_n_16,
      O => \tmp_23_reg_1996[0]_i_1_n_2\
    );
\tmp_23_reg_1996[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[7]\,
      O => \tmp_23_reg_1996[0]_i_11_n_2\
    );
\tmp_23_reg_1996[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(5),
      O => \tmp_23_reg_1996[0]_i_12_n_2\
    );
\tmp_23_reg_1996[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(8),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[8]\,
      O => \tmp_23_reg_1996[0]_i_13_n_2\
    );
\tmp_23_reg_1996[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[7]\,
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_1945_reg(7),
      O => \tmp_23_reg_1996[0]_i_14_n_2\
    );
\tmp_23_reg_1996[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(6),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[6]\,
      O => \tmp_23_reg_1996[0]_i_15_n_2\
    );
\tmp_23_reg_1996[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(5),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[5]\,
      O => \tmp_23_reg_1996[0]_i_16_n_2\
    );
\tmp_23_reg_1996[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[4]\,
      O => \tmp_23_reg_1996[0]_i_17_n_2\
    );
\tmp_23_reg_1996[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(3),
      O => \tmp_23_reg_1996[0]_i_18_n_2\
    );
\tmp_23_reg_1996[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[4]\,
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_1945_reg(4),
      O => \tmp_23_reg_1996[0]_i_19_n_2\
    );
\tmp_23_reg_1996[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_x_fu_508_p2(11),
      I1 => out_y_cast559_i_i_reg_1924(10),
      O => or_ln1004_fu_545_p2(11)
    );
\tmp_23_reg_1996[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(3),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[3]\,
      O => \tmp_23_reg_1996[0]_i_20_n_2\
    );
\tmp_23_reg_1996[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(2),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[2]\,
      O => \tmp_23_reg_1996[0]_i_21_n_2\
    );
\tmp_23_reg_1996[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(1),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[1]\,
      O => \tmp_23_reg_1996[0]_i_22_n_2\
    );
\tmp_23_reg_1996[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[10]\,
      O => \tmp_23_reg_1996[0]_i_5_n_2\
    );
\tmp_23_reg_1996[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(9),
      O => \tmp_23_reg_1996[0]_i_6_n_2\
    );
\tmp_23_reg_1996[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(11),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[11]\,
      O => \tmp_23_reg_1996[0]_i_7_n_2\
    );
\tmp_23_reg_1996[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[10]\,
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_1945_reg(10),
      O => \tmp_23_reg_1996[0]_i_8_n_2\
    );
\tmp_23_reg_1996[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => z_reg_1945_reg(9),
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \z_2_reg_280_reg_n_2_[9]\,
      O => \tmp_23_reg_1996[0]_i_9_n_2\
    );
\tmp_23_reg_1996_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => tmp_23_reg_1996,
      Q => tmp_23_reg_1996_pp0_iter1_reg,
      R => '0'
    );
\tmp_23_reg_1996_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_23_reg_1996_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_23_reg_1996_pp0_iter1_reg,
      Q => tmp_23_reg_1996_pp0_iter2_reg,
      R => '0'
    );
\tmp_23_reg_1996_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_23_reg_1996_pp0_iter2_reg,
      Q => tmp_23_reg_1996_pp0_iter3_reg,
      R => '0'
    );
\tmp_23_reg_1996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => or_ln1004_fu_545_p2(11),
      Q => tmp_23_reg_1996,
      R => '0'
    );
\tmp_23_reg_1996_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_reg_1996_reg[0]_i_10_n_2\,
      CO(2) => \tmp_23_reg_1996_reg[0]_i_10_n_3\,
      CO(1) => \tmp_23_reg_1996_reg[0]_i_10_n_4\,
      CO(0) => \tmp_23_reg_1996_reg[0]_i_10_n_5\,
      CYINIT => lineBuffer_val_V_1_U_n_14,
      DI(3) => \tmp_23_reg_1996[0]_i_17_n_2\,
      DI(2) => \tmp_23_reg_1996[0]_i_18_n_2\,
      DI(1 downto 0) => B"11",
      O(3 downto 0) => \NLW_tmp_23_reg_1996_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_23_reg_1996[0]_i_19_n_2\,
      S(2) => \tmp_23_reg_1996[0]_i_20_n_2\,
      S(1) => \tmp_23_reg_1996[0]_i_21_n_2\,
      S(0) => \tmp_23_reg_1996[0]_i_22_n_2\
    );
\tmp_23_reg_1996_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1996_reg[0]_i_4_n_2\,
      CO(3 downto 2) => \NLW_tmp_23_reg_1996_reg[0]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_23_reg_1996_reg[0]_i_3_n_4\,
      CO(0) => \tmp_23_reg_1996_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_23_reg_1996[0]_i_5_n_2\,
      DI(0) => \tmp_23_reg_1996[0]_i_6_n_2\,
      O(3) => \NLW_tmp_23_reg_1996_reg[0]_i_3_O_UNCONNECTED\(3),
      O(2) => out_x_fu_508_p2(11),
      O(1 downto 0) => \NLW_tmp_23_reg_1996_reg[0]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => \tmp_23_reg_1996[0]_i_7_n_2\,
      S(1) => \tmp_23_reg_1996[0]_i_8_n_2\,
      S(0) => \tmp_23_reg_1996[0]_i_9_n_2\
    );
\tmp_23_reg_1996_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_reg_1996_reg[0]_i_10_n_2\,
      CO(3) => \tmp_23_reg_1996_reg[0]_i_4_n_2\,
      CO(2) => \tmp_23_reg_1996_reg[0]_i_4_n_3\,
      CO(1) => \tmp_23_reg_1996_reg[0]_i_4_n_4\,
      CO(0) => \tmp_23_reg_1996_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \tmp_23_reg_1996[0]_i_11_n_2\,
      DI(1) => '1',
      DI(0) => \tmp_23_reg_1996[0]_i_12_n_2\,
      O(3 downto 0) => \NLW_tmp_23_reg_1996_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_23_reg_1996[0]_i_13_n_2\,
      S(2) => \tmp_23_reg_1996[0]_i_14_n_2\,
      S(1) => \tmp_23_reg_1996[0]_i_15_n_2\,
      S(0) => \tmp_23_reg_1996[0]_i_16_n_2\
    );
\trunc_ln180_4_reg_2020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_55,
      Q => trunc_ln180_4_reg_2020(0),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_54,
      Q => trunc_ln180_4_reg_2020(1),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_53,
      Q => trunc_ln180_4_reg_2020(2),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_52,
      Q => trunc_ln180_4_reg_2020(3),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_59,
      Q => trunc_ln180_4_reg_2020(4),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_58,
      Q => trunc_ln180_4_reg_2020(5),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_57,
      Q => trunc_ln180_4_reg_2020(6),
      R => '0'
    );
\trunc_ln180_4_reg_2020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_56,
      Q => trunc_ln180_4_reg_2020(7),
      R => '0'
    );
\trunc_ln180_5_reg_2035[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(3),
      O => \trunc_ln180_5_reg_2035[0]_i_2_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(2),
      O => \trunc_ln180_5_reg_2035[0]_i_3_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(1),
      O => \trunc_ln180_5_reg_2035[0]_i_4_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(0),
      O => \trunc_ln180_5_reg_2035[0]_i_5_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(3),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(3),
      O => \trunc_ln180_5_reg_2035[0]_i_6_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(2),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(2),
      O => \trunc_ln180_5_reg_2035[0]_i_7_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(1),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(1),
      O => \trunc_ln180_5_reg_2035[0]_i_8_n_2\
    );
\trunc_ln180_5_reg_2035[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(0),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(0),
      O => \trunc_ln180_5_reg_2035[0]_i_9_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(7),
      O => \trunc_ln180_5_reg_2035[4]_i_2_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(6),
      O => \trunc_ln180_5_reg_2035[4]_i_3_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(5),
      O => \trunc_ln180_5_reg_2035[4]_i_4_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_1_fu_170(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_1_fu_122(4),
      O => \trunc_ln180_5_reg_2035[4]_i_5_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(7),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(7),
      O => \trunc_ln180_5_reg_2035[4]_i_6_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(6),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(6),
      O => \trunc_ln180_5_reg_2035[4]_i_7_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(5),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(5),
      O => \trunc_ln180_5_reg_2035[4]_i_8_n_2\
    );
\trunc_ln180_5_reg_2035[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_1_fu_122(4),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_1_fu_170(4),
      O => \trunc_ln180_5_reg_2035[4]_i_9_n_2\
    );
\trunc_ln180_5_reg_2035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      Q => trunc_ln180_5_reg_2035(0),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_2\,
      CO(2) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_3\,
      CO(1) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_4\,
      CO(0) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_5_reg_2035[0]_i_2_n_2\,
      DI(2) => \trunc_ln180_5_reg_2035[0]_i_3_n_2\,
      DI(1) => \trunc_ln180_5_reg_2035[0]_i_4_n_2\,
      DI(0) => \trunc_ln180_5_reg_2035[0]_i_5_n_2\,
      O(3) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      O(2) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      O(1) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      O(0) => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_9\,
      S(3) => \trunc_ln180_5_reg_2035[0]_i_6_n_2\,
      S(2) => \trunc_ln180_5_reg_2035[0]_i_7_n_2\,
      S(1) => \trunc_ln180_5_reg_2035[0]_i_8_n_2\,
      S(0) => \trunc_ln180_5_reg_2035[0]_i_9_n_2\
    );
\trunc_ln180_5_reg_2035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_8\,
      Q => trunc_ln180_5_reg_2035(1),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_7\,
      Q => trunc_ln180_5_reg_2035(2),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_6\,
      Q => trunc_ln180_5_reg_2035(3),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\,
      Q => trunc_ln180_5_reg_2035(4),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_5_reg_2035_reg[0]_i_1_n_2\,
      CO(3) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_5_reg_2035[4]_i_2_n_2\,
      DI(2) => \trunc_ln180_5_reg_2035[4]_i_3_n_2\,
      DI(1) => \trunc_ln180_5_reg_2035[4]_i_4_n_2\,
      DI(0) => \trunc_ln180_5_reg_2035[4]_i_5_n_2\,
      O(3) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_6\,
      O(2) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_7\,
      O(1) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_8\,
      O(0) => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_9\,
      S(3) => \trunc_ln180_5_reg_2035[4]_i_6_n_2\,
      S(2) => \trunc_ln180_5_reg_2035[4]_i_7_n_2\,
      S(1) => \trunc_ln180_5_reg_2035[4]_i_8_n_2\,
      S(0) => \trunc_ln180_5_reg_2035[4]_i_9_n_2\
    );
\trunc_ln180_5_reg_2035_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_8\,
      Q => trunc_ln180_5_reg_2035(5),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_7\,
      Q => trunc_ln180_5_reg_2035(6),
      R => '0'
    );
\trunc_ln180_5_reg_2035_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_5_reg_2035_reg[4]_i_1_n_6\,
      Q => trunc_ln180_5_reg_2035(7),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_73,
      Q => trunc_ln180_6_reg_2050(0),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_72,
      Q => trunc_ln180_6_reg_2050(1),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_71,
      Q => trunc_ln180_6_reg_2050(2),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_70,
      Q => trunc_ln180_6_reg_2050(3),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_77,
      Q => trunc_ln180_6_reg_2050(4),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_76,
      Q => trunc_ln180_6_reg_2050(5),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_75,
      Q => trunc_ln180_6_reg_2050(6),
      R => '0'
    );
\trunc_ln180_6_reg_2050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => lineBuffer_val_V_1_U_n_74,
      Q => trunc_ln180_6_reg_2050(7),
      R => '0'
    );
\trunc_ln180_7_reg_2065[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(3),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(3)
    );
\trunc_ln180_7_reg_2065[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(2),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(2)
    );
\trunc_ln180_7_reg_2065[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(1),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(1)
    );
\trunc_ln180_7_reg_2065[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(0),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(0)
    );
\trunc_ln180_7_reg_2065[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(3),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(3),
      O => \trunc_ln180_7_reg_2065[3]_i_6_n_2\
    );
\trunc_ln180_7_reg_2065[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(2),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(2),
      O => \trunc_ln180_7_reg_2065[3]_i_7_n_2\
    );
\trunc_ln180_7_reg_2065[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(1),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(1),
      O => \trunc_ln180_7_reg_2065[3]_i_8_n_2\
    );
\trunc_ln180_7_reg_2065[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(0),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(0),
      O => \trunc_ln180_7_reg_2065[3]_i_9_n_2\
    );
\trunc_ln180_7_reg_2065[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(7),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(7)
    );
\trunc_ln180_7_reg_2065[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(6),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(6)
    );
\trunc_ln180_7_reg_2065[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(5),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(5)
    );
\trunc_ln180_7_reg_2065[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_2_fu_174(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_2_fu_126(4),
      O => ap_phi_mux_left_val_V_2_phi_fu_351_p4(4)
    );
\trunc_ln180_7_reg_2065[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(7),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(7),
      O => \trunc_ln180_7_reg_2065[6]_i_6_n_2\
    );
\trunc_ln180_7_reg_2065[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(6),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(6),
      O => \trunc_ln180_7_reg_2065[6]_i_7_n_2\
    );
\trunc_ln180_7_reg_2065[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(5),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(5),
      O => \trunc_ln180_7_reg_2065[6]_i_8_n_2\
    );
\trunc_ln180_7_reg_2065[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_2_fu_126(4),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_2_fu_174(4),
      O => \trunc_ln180_7_reg_2065[6]_i_9_n_2\
    );
\trunc_ln180_7_reg_2065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(0),
      Q => trunc_ln180_7_reg_2065(0),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(1),
      Q => trunc_ln180_7_reg_2065(1),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(2),
      Q => trunc_ln180_7_reg_2065(2),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(3),
      Q => trunc_ln180_7_reg_2065(3),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_7_reg_2065_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_7_reg_2065_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_7_reg_2065_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_7_reg_2065_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_mux_left_val_V_2_phi_fu_351_p4(3 downto 0),
      O(3 downto 0) => ret_30_fu_997_p2(3 downto 0),
      S(3) => \trunc_ln180_7_reg_2065[3]_i_6_n_2\,
      S(2) => \trunc_ln180_7_reg_2065[3]_i_7_n_2\,
      S(1) => \trunc_ln180_7_reg_2065[3]_i_8_n_2\,
      S(0) => \trunc_ln180_7_reg_2065[3]_i_9_n_2\
    );
\trunc_ln180_7_reg_2065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(4),
      Q => trunc_ln180_7_reg_2065(4),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(5),
      Q => trunc_ln180_7_reg_2065(5),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(6),
      Q => trunc_ln180_7_reg_2065(6),
      R => '0'
    );
\trunc_ln180_7_reg_2065_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_7_reg_2065_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_7_reg_2065_reg[6]_i_1_n_2\,
      CO(2) => \trunc_ln180_7_reg_2065_reg[6]_i_1_n_3\,
      CO(1) => \trunc_ln180_7_reg_2065_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln180_7_reg_2065_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_left_val_V_2_phi_fu_351_p4(7 downto 4),
      O(3 downto 0) => ret_30_fu_997_p2(7 downto 4),
      S(3) => \trunc_ln180_7_reg_2065[6]_i_6_n_2\,
      S(2) => \trunc_ln180_7_reg_2065[6]_i_7_n_2\,
      S(1) => \trunc_ln180_7_reg_2065[6]_i_8_n_2\,
      S(0) => \trunc_ln180_7_reg_2065[6]_i_9_n_2\
    );
\trunc_ln180_7_reg_2065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_30_fu_997_p2(7),
      Q => trunc_ln180_7_reg_2065(7),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(0),
      Q => trunc_ln180_8_reg_2076(0),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(1),
      Q => trunc_ln180_8_reg_2076(1),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(2),
      Q => trunc_ln180_8_reg_2076(2),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(3),
      Q => trunc_ln180_8_reg_2076(3),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(4),
      Q => trunc_ln180_8_reg_2076(4),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(5),
      Q => trunc_ln180_8_reg_2076(5),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(6),
      Q => trunc_ln180_8_reg_2076(6),
      R => '0'
    );
\trunc_ln180_8_reg_2076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => ret_31_fu_1015_p2(7),
      Q => trunc_ln180_8_reg_2076(7),
      R => '0'
    );
\trunc_ln180_reg_2005[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(3),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(3),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(3)
    );
\trunc_ln180_reg_2005[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(2),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(2),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(2)
    );
\trunc_ln180_reg_2005[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(1),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(1),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(1)
    );
\trunc_ln180_reg_2005[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(0),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(0),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(0)
    );
\trunc_ln180_reg_2005[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(3),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(3),
      O => \trunc_ln180_reg_2005[2]_i_6_n_2\
    );
\trunc_ln180_reg_2005[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(2),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(2),
      O => \trunc_ln180_reg_2005[2]_i_7_n_2\
    );
\trunc_ln180_reg_2005[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(1),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(1),
      O => \trunc_ln180_reg_2005[2]_i_8_n_2\
    );
\trunc_ln180_reg_2005[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(0),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(0),
      O => \trunc_ln180_reg_2005[2]_i_9_n_2\
    );
\trunc_ln180_reg_2005[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(7),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(7),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(7)
    );
\trunc_ln180_reg_2005[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(6),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(6),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(6)
    );
\trunc_ln180_reg_2005[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(5),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(5),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(5)
    );
\trunc_ln180_reg_2005[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_2_0_fu_166(4),
      I1 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I2 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_0_0_fu_118(4),
      O => ap_phi_mux_left_val_V_phi_fu_369_p4(4)
    );
\trunc_ln180_reg_2005[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(7),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(7),
      O => \trunc_ln180_reg_2005[4]_i_6_n_2\
    );
\trunc_ln180_reg_2005[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(6),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(6),
      O => \trunc_ln180_reg_2005[4]_i_7_n_2\
    );
\trunc_ln180_reg_2005[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(5),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(5),
      O => \trunc_ln180_reg_2005[4]_i_8_n_2\
    );
\trunc_ln180_reg_2005[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_0_0_fu_118(4),
      I1 => cmp110_i_i_reg_1974_pp0_iter1_reg,
      I2 => \icmp_ln843_reg_1959_pp0_iter1_reg_reg[0]_rep_n_2\,
      I3 => pixWindow_val_val_V_1_2_0_fu_166(4),
      O => \trunc_ln180_reg_2005[4]_i_9_n_2\
    );
\trunc_ln180_reg_2005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      Q => trunc_ln180_reg_2005(0),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      Q => trunc_ln180_reg_2005(1),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      Q => trunc_ln180_reg_2005(2),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_reg_2005_reg[2]_i_1_n_2\,
      CO(2) => \trunc_ln180_reg_2005_reg[2]_i_1_n_3\,
      CO(1) => \trunc_ln180_reg_2005_reg[2]_i_1_n_4\,
      CO(0) => \trunc_ln180_reg_2005_reg[2]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => ap_phi_mux_left_val_V_phi_fu_369_p4(3 downto 0),
      O(3) => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      O(2) => \trunc_ln180_reg_2005_reg[2]_i_1_n_7\,
      O(1) => \trunc_ln180_reg_2005_reg[2]_i_1_n_8\,
      O(0) => \trunc_ln180_reg_2005_reg[2]_i_1_n_9\,
      S(3) => \trunc_ln180_reg_2005[2]_i_6_n_2\,
      S(2) => \trunc_ln180_reg_2005[2]_i_7_n_2\,
      S(1) => \trunc_ln180_reg_2005[2]_i_8_n_2\,
      S(0) => \trunc_ln180_reg_2005[2]_i_9_n_2\
    );
\trunc_ln180_reg_2005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[2]_i_1_n_6\,
      Q => trunc_ln180_reg_2005(3),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[4]_i_1_n_9\,
      Q => trunc_ln180_reg_2005(4),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_reg_2005_reg[2]_i_1_n_2\,
      CO(3) => \trunc_ln180_reg_2005_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln180_reg_2005_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln180_reg_2005_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln180_reg_2005_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_left_val_V_phi_fu_369_p4(7 downto 4),
      O(3) => \trunc_ln180_reg_2005_reg[4]_i_1_n_6\,
      O(2) => \trunc_ln180_reg_2005_reg[4]_i_1_n_7\,
      O(1) => \trunc_ln180_reg_2005_reg[4]_i_1_n_8\,
      O(0) => \trunc_ln180_reg_2005_reg[4]_i_1_n_9\,
      S(3) => \trunc_ln180_reg_2005[4]_i_6_n_2\,
      S(2) => \trunc_ln180_reg_2005[4]_i_7_n_2\,
      S(1) => \trunc_ln180_reg_2005[4]_i_8_n_2\,
      S(0) => \trunc_ln180_reg_2005[4]_i_9_n_2\
    );
\trunc_ln180_reg_2005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[4]_i_1_n_8\,
      Q => trunc_ln180_reg_2005(5),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[4]_i_1_n_7\,
      Q => trunc_ln180_reg_2005(6),
      R => '0'
    );
\trunc_ln180_reg_2005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_27_reg_20150,
      D => \trunc_ln180_reg_2005_reg[4]_i_1_n_6\,
      Q => trunc_ln180_reg_2005(7),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(1),
      Q => trunc_ln822_1_i_reg_1905(0),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(11),
      Q => trunc_ln822_1_i_reg_1905(10),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(12),
      Q => trunc_ln822_1_i_reg_1905(11),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(13),
      Q => trunc_ln822_1_i_reg_1905(12),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(14),
      Q => trunc_ln822_1_i_reg_1905(13),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(15),
      Q => trunc_ln822_1_i_reg_1905(14),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(2),
      Q => trunc_ln822_1_i_reg_1905(1),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(3),
      Q => trunc_ln822_1_i_reg_1905(2),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(4),
      Q => trunc_ln822_1_i_reg_1905(3),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(5),
      Q => trunc_ln822_1_i_reg_1905(4),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(6),
      Q => trunc_ln822_1_i_reg_1905(5),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(7),
      Q => trunc_ln822_1_i_reg_1905(6),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(8),
      Q => trunc_ln822_1_i_reg_1905(7),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(9),
      Q => trunc_ln822_1_i_reg_1905(8),
      R => '0'
    );
\trunc_ln822_1_i_reg_1905_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(10),
      Q => trunc_ln822_1_i_reg_1905(9),
      R => '0'
    );
\x_phase_reg_1900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => bayerPhase_c9_dout(0),
      Q => x_phase_reg_1900,
      R => '0'
    );
\xor_i_i_reg_1929[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln822_1_i_reg_1905(0),
      I1 => \^y_reg_269_reg[10]_0\(0),
      O => \xor_i_i_reg_1929[0]_i_1_n_2\
    );
\xor_i_i_reg_1929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => \xor_i_i_reg_1929[0]_i_1_n_2\,
      Q => xor_i_i_reg_1929(0),
      R => '0'
    );
\xor_i_i_reg_1929_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(10),
      Q => xor_i_i_reg_1929(10),
      R => '0'
    );
\xor_i_i_reg_1929_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(11),
      Q => xor_i_i_reg_1929(11),
      R => '0'
    );
\xor_i_i_reg_1929_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(12),
      Q => xor_i_i_reg_1929(12),
      R => '0'
    );
\xor_i_i_reg_1929_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(13),
      Q => xor_i_i_reg_1929(13),
      R => '0'
    );
\xor_i_i_reg_1929_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(14),
      Q => xor_i_i_reg_1929(14),
      R => '0'
    );
\xor_i_i_reg_1929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(1),
      Q => xor_i_i_reg_1929(1),
      R => '0'
    );
\xor_i_i_reg_1929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(2),
      Q => xor_i_i_reg_1929(2),
      R => '0'
    );
\xor_i_i_reg_1929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(3),
      Q => xor_i_i_reg_1929(3),
      R => '0'
    );
\xor_i_i_reg_1929_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(4),
      Q => xor_i_i_reg_1929(4),
      R => '0'
    );
\xor_i_i_reg_1929_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(5),
      Q => xor_i_i_reg_1929(5),
      R => '0'
    );
\xor_i_i_reg_1929_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(6),
      Q => xor_i_i_reg_1929(6),
      R => '0'
    );
\xor_i_i_reg_1929_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(7),
      Q => xor_i_i_reg_1929(7),
      R => '0'
    );
\xor_i_i_reg_1929_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(8),
      Q => xor_i_i_reg_1929(8),
      R => '0'
    );
\xor_i_i_reg_1929_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_y_cast559_i_i_reg_1924[10]_i_1_n_2\,
      D => trunc_ln822_1_i_reg_1905(9),
      Q => xor_i_i_reg_1929(9),
      R => '0'
    );
\y_3_reg_1915[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(0),
      O => y_3_fu_436_p2(0)
    );
\y_3_reg_1915[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(10),
      I1 => \^y_reg_269_reg[10]_0\(9),
      I2 => \^y_reg_269_reg[10]_0\(8),
      I3 => \y_3_reg_1915[10]_i_2_n_2\,
      I4 => \^y_reg_269_reg[10]_0\(6),
      I5 => \^y_reg_269_reg[10]_0\(7),
      O => y_3_fu_436_p2(10)
    );
\y_3_reg_1915[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(4),
      I1 => \^y_reg_269_reg[10]_0\(2),
      I2 => \^y_reg_269_reg[10]_0\(0),
      I3 => \^y_reg_269_reg[10]_0\(1),
      I4 => \^y_reg_269_reg[10]_0\(3),
      I5 => \^y_reg_269_reg[10]_0\(5),
      O => \y_3_reg_1915[10]_i_2_n_2\
    );
\y_3_reg_1915[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(0),
      I1 => \^y_reg_269_reg[10]_0\(1),
      O => y_3_fu_436_p2(1)
    );
\y_3_reg_1915[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(2),
      I1 => \^y_reg_269_reg[10]_0\(0),
      I2 => \^y_reg_269_reg[10]_0\(1),
      O => y_3_fu_436_p2(2)
    );
\y_3_reg_1915[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(3),
      I1 => \^y_reg_269_reg[10]_0\(2),
      I2 => \^y_reg_269_reg[10]_0\(0),
      I3 => \^y_reg_269_reg[10]_0\(1),
      O => \y_3_reg_1915[3]_i_1_n_2\
    );
\y_3_reg_1915[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(4),
      I1 => \^y_reg_269_reg[10]_0\(3),
      I2 => \^y_reg_269_reg[10]_0\(1),
      I3 => \^y_reg_269_reg[10]_0\(0),
      I4 => \^y_reg_269_reg[10]_0\(2),
      O => \y_3_reg_1915[4]_i_1_n_2\
    );
\y_3_reg_1915[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(5),
      I1 => \^y_reg_269_reg[10]_0\(3),
      I2 => \^y_reg_269_reg[10]_0\(1),
      I3 => \^y_reg_269_reg[10]_0\(0),
      I4 => \^y_reg_269_reg[10]_0\(2),
      I5 => \^y_reg_269_reg[10]_0\(4),
      O => y_3_fu_436_p2(5)
    );
\y_3_reg_1915[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(6),
      I1 => \y_3_reg_1915[10]_i_2_n_2\,
      O => \y_3_reg_1915[6]_i_1_n_2\
    );
\y_3_reg_1915[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(7),
      I1 => \^y_reg_269_reg[10]_0\(6),
      I2 => \y_3_reg_1915[10]_i_2_n_2\,
      O => \y_3_reg_1915[7]_i_1_n_2\
    );
\y_3_reg_1915[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(8),
      I1 => \y_3_reg_1915[10]_i_2_n_2\,
      I2 => \^y_reg_269_reg[10]_0\(6),
      I3 => \^y_reg_269_reg[10]_0\(7),
      O => y_3_fu_436_p2(8)
    );
\y_3_reg_1915[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(9),
      I1 => \^y_reg_269_reg[10]_0\(7),
      I2 => \^y_reg_269_reg[10]_0\(6),
      I3 => \y_3_reg_1915[10]_i_2_n_2\,
      I4 => \^y_reg_269_reg[10]_0\(8),
      O => y_3_fu_436_p2(9)
    );
\y_3_reg_1915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(0),
      Q => y_3_reg_1915(0),
      R => '0'
    );
\y_3_reg_1915_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(10),
      Q => y_3_reg_1915(10),
      R => '0'
    );
\y_3_reg_1915_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(1),
      Q => y_3_reg_1915(1),
      R => '0'
    );
\y_3_reg_1915_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(2),
      Q => y_3_reg_1915(2),
      R => '0'
    );
\y_3_reg_1915_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_3_reg_1915[3]_i_1_n_2\,
      Q => y_3_reg_1915(3),
      R => '0'
    );
\y_3_reg_1915_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_3_reg_1915[4]_i_1_n_2\,
      Q => y_3_reg_1915(4),
      R => '0'
    );
\y_3_reg_1915_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(5),
      Q => y_3_reg_1915(5),
      R => '0'
    );
\y_3_reg_1915_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_3_reg_1915[6]_i_1_n_2\,
      Q => y_3_reg_1915(6),
      R => '0'
    );
\y_3_reg_1915_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_3_reg_1915[7]_i_1_n_2\,
      Q => y_3_reg_1915(7),
      R => '0'
    );
\y_3_reg_1915_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(8),
      Q => y_3_reg_1915(8),
      R => '0'
    );
\y_3_reg_1915_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_436_p2(9),
      Q => y_3_reg_1915(9),
      R => '0'
    );
\y_reg_269[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => DebayerRandBatG_U0_ap_start,
      I1 => bayerPhase_c9_empty_n,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_state8,
      O => y_reg_269
    );
\y_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(0),
      Q => \^y_reg_269_reg[10]_0\(0),
      R => y_reg_269
    );
\y_reg_269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(10),
      Q => \^y_reg_269_reg[10]_0\(10),
      R => y_reg_269
    );
\y_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(1),
      Q => \^y_reg_269_reg[10]_0\(1),
      R => y_reg_269
    );
\y_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(2),
      Q => \^y_reg_269_reg[10]_0\(2),
      R => y_reg_269
    );
\y_reg_269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(3),
      Q => \^y_reg_269_reg[10]_0\(3),
      R => y_reg_269
    );
\y_reg_269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(4),
      Q => \^y_reg_269_reg[10]_0\(4),
      R => y_reg_269
    );
\y_reg_269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(5),
      Q => \^y_reg_269_reg[10]_0\(5),
      R => y_reg_269
    );
\y_reg_269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(6),
      Q => \^y_reg_269_reg[10]_0\(6),
      R => y_reg_269
    );
\y_reg_269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(7),
      Q => \^y_reg_269_reg[10]_0\(7),
      R => y_reg_269
    );
\y_reg_269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(8),
      Q => \^y_reg_269_reg[10]_0\(8),
      R => y_reg_269
    );
\y_reg_269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => y_3_reg_1915(9),
      Q => \^y_reg_269_reg[10]_0\(9),
      R => y_reg_269
    );
\z_2_reg_280[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I3 => lineBuffer_val_V_1_U_n_16,
      I4 => \cmp140_i_i_reg_1938_reg[0]_0\(0),
      I5 => \^q\(1),
      O => z_2_reg_280
    );
\z_2_reg_280[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I3 => lineBuffer_val_V_1_U_n_16,
      O => z_2_reg_2800
    );
\z_2_reg_280[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900924420000"
    )
        port map (
      I0 => \^y_reg_269_reg[10]_0\(1),
      I1 => \cmp37_i_i_reg_1934_reg[0]_1\(1),
      I2 => \^y_reg_269_reg[10]_0\(2),
      I3 => \cmp37_i_i_reg_1934_reg[0]_1\(2),
      I4 => \cmp37_i_i_reg_1934_reg[0]_1\(0),
      I5 => \^y_reg_269_reg[10]_0\(0),
      O => \y_reg_269_reg[1]_0\(0)
    );
\z_2_reg_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(0),
      Q => \z_2_reg_280_reg_n_2_[0]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(10),
      Q => \z_2_reg_280_reg_n_2_[10]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(11),
      Q => \z_2_reg_280_reg_n_2_[11]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(1),
      Q => \z_2_reg_280_reg_n_2_[1]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(2),
      Q => \z_2_reg_280_reg_n_2_[2]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(3),
      Q => \z_2_reg_280_reg_n_2_[3]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(4),
      Q => \z_2_reg_280_reg_n_2_[4]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(5),
      Q => \z_2_reg_280_reg_n_2_[5]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(6),
      Q => \z_2_reg_280_reg_n_2_[6]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(7),
      Q => \z_2_reg_280_reg_n_2_[7]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(8),
      Q => \z_2_reg_280_reg_n_2_[8]\,
      R => z_2_reg_280
    );
\z_2_reg_280_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_2800,
      D => z_reg_1945_reg(9),
      Q => \z_2_reg_280_reg_n_2_[9]\,
      R => z_2_reg_280
    );
\z_reg_1945[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(3),
      O => \z_reg_1945[0]_i_2_n_2\
    );
\z_reg_1945[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(2),
      O => \z_reg_1945[0]_i_3_n_2\
    );
\z_reg_1945[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(1),
      O => \z_reg_1945[0]_i_4_n_2\
    );
\z_reg_1945[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[0]\,
      I1 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_1945_reg(0),
      O => \z_reg_1945[0]_i_5_n_2\
    );
\z_reg_1945[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[7]\,
      O => \z_reg_1945[4]_i_2_n_2\
    );
\z_reg_1945[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(6),
      O => \z_reg_1945[4]_i_3_n_2\
    );
\z_reg_1945[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(5),
      O => \z_reg_1945[4]_i_4_n_2\
    );
\z_reg_1945[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[4]\,
      O => \z_reg_1945[4]_i_5_n_2\
    );
\z_reg_1945[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(11),
      O => \z_reg_1945[8]_i_2_n_2\
    );
\z_reg_1945[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_1945_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => \z_2_reg_280_reg_n_2_[10]\,
      O => \z_reg_1945[8]_i_3_n_2\
    );
\z_reg_1945[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(9),
      O => \z_reg_1945[8]_i_4_n_2\
    );
\z_reg_1945[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \z_2_reg_280_reg_n_2_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln833_reg_1950_reg_n_2_[0]\,
      I4 => z_reg_1945_reg(8),
      O => \z_reg_1945[8]_i_5_n_2\
    );
\z_reg_1945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[0]_i_1_n_9\,
      Q => z_reg_1945_reg(0),
      R => '0'
    );
\z_reg_1945_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_reg_1945_reg[0]_i_1_n_2\,
      CO(2) => \z_reg_1945_reg[0]_i_1_n_3\,
      CO(1) => \z_reg_1945_reg[0]_i_1_n_4\,
      CO(0) => \z_reg_1945_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \z_reg_1945_reg[0]_i_1_n_6\,
      O(2) => \z_reg_1945_reg[0]_i_1_n_7\,
      O(1) => \z_reg_1945_reg[0]_i_1_n_8\,
      O(0) => \z_reg_1945_reg[0]_i_1_n_9\,
      S(3) => \z_reg_1945[0]_i_2_n_2\,
      S(2) => \z_reg_1945[0]_i_3_n_2\,
      S(1) => \z_reg_1945[0]_i_4_n_2\,
      S(0) => \z_reg_1945[0]_i_5_n_2\
    );
\z_reg_1945_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[8]_i_1_n_7\,
      Q => z_reg_1945_reg(10),
      R => '0'
    );
\z_reg_1945_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[8]_i_1_n_6\,
      Q => z_reg_1945_reg(11),
      R => '0'
    );
\z_reg_1945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[0]_i_1_n_8\,
      Q => z_reg_1945_reg(1),
      R => '0'
    );
\z_reg_1945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[0]_i_1_n_7\,
      Q => z_reg_1945_reg(2),
      R => '0'
    );
\z_reg_1945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[0]_i_1_n_6\,
      Q => z_reg_1945_reg(3),
      R => '0'
    );
\z_reg_1945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[4]_i_1_n_9\,
      Q => z_reg_1945_reg(4),
      R => '0'
    );
\z_reg_1945_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_1945_reg[0]_i_1_n_2\,
      CO(3) => \z_reg_1945_reg[4]_i_1_n_2\,
      CO(2) => \z_reg_1945_reg[4]_i_1_n_3\,
      CO(1) => \z_reg_1945_reg[4]_i_1_n_4\,
      CO(0) => \z_reg_1945_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_1945_reg[4]_i_1_n_6\,
      O(2) => \z_reg_1945_reg[4]_i_1_n_7\,
      O(1) => \z_reg_1945_reg[4]_i_1_n_8\,
      O(0) => \z_reg_1945_reg[4]_i_1_n_9\,
      S(3) => \z_reg_1945[4]_i_2_n_2\,
      S(2) => \z_reg_1945[4]_i_3_n_2\,
      S(1) => \z_reg_1945[4]_i_4_n_2\,
      S(0) => \z_reg_1945[4]_i_5_n_2\
    );
\z_reg_1945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[4]_i_1_n_8\,
      Q => z_reg_1945_reg(5),
      R => '0'
    );
\z_reg_1945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[4]_i_1_n_7\,
      Q => z_reg_1945_reg(6),
      R => '0'
    );
\z_reg_1945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[4]_i_1_n_6\,
      Q => z_reg_1945_reg(7),
      R => '0'
    );
\z_reg_1945_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[8]_i_1_n_9\,
      Q => z_reg_1945_reg(8),
      R => '0'
    );
\z_reg_1945_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_1945_reg[4]_i_1_n_2\,
      CO(3) => \NLW_z_reg_1945_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \z_reg_1945_reg[8]_i_1_n_3\,
      CO(1) => \z_reg_1945_reg[8]_i_1_n_4\,
      CO(0) => \z_reg_1945_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_1945_reg[8]_i_1_n_6\,
      O(2) => \z_reg_1945_reg[8]_i_1_n_7\,
      O(1) => \z_reg_1945_reg[8]_i_1_n_8\,
      O(0) => \z_reg_1945_reg[8]_i_1_n_9\,
      S(3) => \z_reg_1945[8]_i_2_n_2\,
      S(2) => \z_reg_1945[8]_i_3_n_2\,
      S(1) => \z_reg_1945[8]_i_4_n_2\,
      S(0) => \z_reg_1945[8]_i_5_n_2\
    );
\z_reg_1945_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_1945_reg[8]_i_1_n_8\,
      Q => z_reg_1945_reg(9),
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(0),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(10),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[10]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(11),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[11]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(1),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[1]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(2),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[2]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(3),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[3]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(4),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[4]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(5),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[5]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(6),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[6]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(7),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[7]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(8),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[8]\,
      R => '0'
    );
\zext_ln833_reg_1954_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => zext_ln833_reg_1954_reg(9),
      Q => \zext_ln833_reg_1954_pp0_iter1_reg_reg_n_2_[9]\,
      R => '0'
    );
\zext_ln833_reg_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(0),
      Q => zext_ln833_reg_1954_reg(0),
      R => '0'
    );
\zext_ln833_reg_1954_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(10),
      Q => zext_ln833_reg_1954_reg(10),
      R => '0'
    );
\zext_ln833_reg_1954_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(11),
      Q => zext_ln833_reg_1954_reg(11),
      R => '0'
    );
\zext_ln833_reg_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(1),
      Q => zext_ln833_reg_1954_reg(1),
      R => '0'
    );
\zext_ln833_reg_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(2),
      Q => zext_ln833_reg_1954_reg(2),
      R => '0'
    );
\zext_ln833_reg_1954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(3),
      Q => zext_ln833_reg_1954_reg(3),
      R => '0'
    );
\zext_ln833_reg_1954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(4),
      Q => zext_ln833_reg_1954_reg(4),
      R => '0'
    );
\zext_ln833_reg_1954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(5),
      Q => zext_ln833_reg_1954_reg(5),
      R => '0'
    );
\zext_ln833_reg_1954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(6),
      Q => zext_ln833_reg_1954_reg(6),
      R => '0'
    );
\zext_ln833_reg_1954_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(7),
      Q => zext_ln833_reg_1954_reg(7),
      R => '0'
    );
\zext_ln833_reg_1954_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(8),
      Q => zext_ln833_reg_1954_reg(8),
      R => '0'
    );
\zext_ln833_reg_1954_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_23_reg_1996[0]_i_1_n_2\,
      D => lineBuffer_val_V_0_address1(9),
      Q => zext_ln833_reg_1954_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR is
  port (
    cmp37_i_i_reg_2135 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    start_once_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRatBorBatR_U0_ap_ready : out STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c9_write : out STD_LOGIC;
    \z_reg_2146_reg[0]_0\ : out STD_LOGIC;
    \z_reg_2146_reg[2]_0\ : out STD_LOGIC;
    \z_reg_2146_reg[1]_0\ : out STD_LOGIC;
    DebayerRatBorBatR_U0_srcImg_read : out STD_LOGIC;
    \y_reg_367_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg_367_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_1 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \cmp37_i_i_reg_2135_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    bayerPhase_c_empty_n : in STD_LOGIC;
    bayerPhase_c9_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    \icmp_ln595_reg_2160_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln585_reg_2151_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \cmp37_i_i_reg_2135_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[2]_i_2_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_i_2_1\ : in STD_LOGIC;
    start_once_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp37_i_i_reg_2135_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln585_reg_2151_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgRB_empty_n : in STD_LOGIC;
    DebayerRandBatG_U0_srcImg_read : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR : entity is "design_1_v_demosaic_0_2_DebayerRatBorBatR";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^debayerratborbatr_u0_bayerphase_c9_write\ : STD_LOGIC;
  signal \^debayerratborbatr_u0_srcimg_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln1346_fu_1685_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1346_reg_2366 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1346_reg_23660 : STD_LOGIC;
  signal \add_ln1346_reg_2366[3]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[3]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[3]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[3]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[7]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[7]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[7]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[7]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366[9]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1346_reg_2366_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_10_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_799 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_n_2 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[7]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[7]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[7]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_pix_val_V_reg_501 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[7]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter4_b_1_reg_6420 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter7_b_1_reg_6420 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[8]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642[9]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[8]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\ : STD_LOGIC;
  signal cmp110_i_i_reg_21750 : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_1_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_5_n_2\ : STD_LOGIC;
  signal \cmp110_i_i_reg_2175[0]_i_6_n_2\ : STD_LOGIC;
  signal cmp110_i_i_reg_2175_pp0_iter1_reg : STD_LOGIC;
  signal cmp110_i_i_reg_2175_pp0_iter1_reg0 : STD_LOGIC;
  signal \cmp110_i_i_reg_2175_reg_n_2_[0]\ : STD_LOGIC;
  signal cmp140_i_i_fu_751_p2 : STD_LOGIC;
  signal cmp140_i_i_reg_2139 : STD_LOGIC;
  signal \^cmp37_i_i_reg_2135\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_10_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_11_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_8_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135[0]_i_9_n_2\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cmp37_i_i_reg_2135_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal din3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal enable_V_3_reg_23260 : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_10_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_11_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_12_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_13_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_14_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_15_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_16_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_2_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_3_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_4_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_5_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_6_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_7_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_8_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[0]_i_9_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_10_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_11_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_12_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_13_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_14_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_15_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_16_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_17_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_18_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_19_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_20_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_21_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_22_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_23_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_3_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_4_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_5_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_6_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_7_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_8_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[1]_i_9_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_10_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_1_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_3_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_4_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_5_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_6_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_7_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_8_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326[2]_i_9_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg_n_2_[0]\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg_n_2_[1]\ : STD_LOGIC;
  signal \enable_V_3_reg_2326_reg_n_2_[2]\ : STD_LOGIC;
  signal icmp_ln585_fu_763_p2 : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln585_reg_2151_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln585_reg_2151_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln585_reg_2151_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln595_fu_784_p2 : STD_LOGIC;
  signal icmp_ln595_reg_2160 : STD_LOGIC;
  signal icmp_ln595_reg_21600 : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160[0]_i_9_n_2\ : STD_LOGIC;
  signal icmp_ln595_reg_2160_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln595_reg_2160_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln595_reg_2160_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln724_fu_810_p2 : STD_LOGIC;
  signal icmp_ln724_reg_2194 : STD_LOGIC;
  signal \icmp_ln724_reg_2194[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194[0]_i_7_n_2\ : STD_LOGIC;
  signal icmp_ln724_reg_2194_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln724_reg_2194_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln724_reg_2194_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln724_reg_2194_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln724_reg_2194_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln724_reg_2194_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln724_reg_2194_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln878_3_fu_1498_p2 : STD_LOGIC;
  signal icmp_ln878_3_reg_2332 : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_2332_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln878_4_fu_1504_p2 : STD_LOGIC;
  signal icmp_ln878_4_reg_2337 : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_2337_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln878_5_fu_1510_p2 : STD_LOGIC;
  signal icmp_ln878_5_reg_2342 : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_2342_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \idxprom238_t_i_i_reg_2122[1]_i_1_n_2\ : STD_LOGIC;
  signal \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\ : STD_LOGIC;
  signal idxprom369_t_i_i_fu_738_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \idxprom369_t_i_i_reg_2127[1]_i_1_n_2\ : STD_LOGIC;
  signal lhs_V_3_fu_1645_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lhs_V_3_reg_2361 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \lhs_V_3_reg_2361[3]_i_6_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[3]_i_7_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[3]_i_8_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[3]_i_9_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[7]_i_6_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[7]_i_7_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[7]_i_8_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[7]_i_9_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_10_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_3_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_4_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_5_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_6_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_7_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_8_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361[9]_i_9_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \lhs_V_3_reg_2361_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal lineBuffer_val_V_0_addr_reg_2164 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_val_V_0_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_val_V_0_ce1 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_100 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_101 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_102 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_103 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_104 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_105 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_106 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_107 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_108 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_16 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_19 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_44 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_45 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_46 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_47 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_48 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_49 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_50 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_51 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_52 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_53 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_54 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_55 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_56 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_57 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_58 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_59 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_60 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_61 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_62 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_63 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_64 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_65 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_66 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_67 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_68 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_69 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_70 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_71 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_72 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_73 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_74 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_75 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_76 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_77 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_78 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_79 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_80 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_81 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_82 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_83 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_84 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_85 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_86 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_87 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_88 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_89 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_90 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_91 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_92 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_93 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_94 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_95 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_96 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_97 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_98 : STD_LOGIC;
  signal lineBuffer_val_V_1_U_n_99 : STD_LOGIC;
  signal lineBuffer_val_V_1_ce0 : STD_LOGIC;
  signal or_ln785_fu_815_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal out_x_fu_778_p2 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal out_y_cast626_i_i_reg_2106 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \out_y_cast626_i_i_reg_2106[10]_i_2_n_2\ : STD_LOGIC;
  signal out_y_fu_700_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal p_1_in2_in : STD_LOGIC;
  signal pixWindow_val_val_V_0_0_0_fu_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_0_0_fu_1840 : STD_LOGIC;
  signal pixWindow_val_val_V_0_0_1_fu_188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_0_2_fu_192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_1_0_fu_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_1_1_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_1_2_fu_204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_0_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_1_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_0_2_2_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_0_1_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_0_fu_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_1_1_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_1_fu_212 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_2_1_fu_264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_1_1_2_fu_216 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_0_0_fu_220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_2_0_0_fu_220[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_0_fu_220[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_2_0_1_fu_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_2_0_1_fu_224[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_1_fu_224[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_2_0_2_fu_228 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixWindow_val_val_V_2_0_2_fu_228[0]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[1]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[2]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[3]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[5]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[6]_i_1_n_2\ : STD_LOGIC;
  signal \pixWindow_val_val_V_2_0_2_fu_228[7]_i_1_n_2\ : STD_LOGIC;
  signal pixWindow_val_val_V_2_1_0_fu_232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_1_1_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_1_2_fu_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_0_fu_244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_1_fu_248 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixWindow_val_val_V_2_2_2_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_3_reg_426 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_val_V_3_reg_426[0]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[1]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[2]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[3]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[4]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[5]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[6]_i_1_n_2\ : STD_LOGIC;
  signal \pix_val_V_3_reg_426[7]_i_1_n_2\ : STD_LOGIC;
  signal pix_val_V_3_reg_426_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_3_reg_426_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_3_reg_426_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_4_reg_491 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_4_reg_491_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_4_reg_491_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_reg_501 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_reg_501_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_reg_501_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal red_reg_2116 : STD_LOGIC;
  signal \red_reg_2116[0]_i_3_n_2\ : STD_LOGIC;
  signal \red_reg_2116[0]_i_4_n_2\ : STD_LOGIC;
  signal \red_reg_2116[0]_i_5_n_2\ : STD_LOGIC;
  signal \red_reg_2116[0]_i_6_n_2\ : STD_LOGIC;
  signal \red_reg_2116[0]_i_7_n_2\ : STD_LOGIC;
  signal \red_reg_2116_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg_2116_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg_2116_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg_2116_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal ret_20_fu_1697_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ret_21_fu_1531_p21_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_21_reg_2347 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_21_reg_2347[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_21_reg_2347_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_22_fu_1551_p20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_22_reg_2352 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_22_reg_2352[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_22_reg_2352_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_23_fu_1294_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_23_reg_2316 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_23_reg_23160 : STD_LOGIC;
  signal ret_23_reg_2316_pp0_iter3_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_25_fu_1315_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_25_reg_2321 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_25_reg_2321[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321[7]_i_5_n_2\ : STD_LOGIC;
  signal ret_25_reg_2321_pp0_iter3_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_25_reg_2321_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_25_reg_2321_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal sext_ln1345_1_fu_1641_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln1346_1_fu_1664_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_2\ : STD_LOGIC;
  signal sub_ln69_fu_1755_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln69_reg_2371 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln69_reg_23710 : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_10_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_11_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_12_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_8_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[3]_i_9_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[7]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[7]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[7]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[7]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[7]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_10_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_11_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_12_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_13_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_14_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_7_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_8_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371[9]_i_9_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \sub_ln69_reg_2371_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal tmp_1_reg_2289 : STD_LOGIC;
  signal \tmp_1_reg_2289_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal tmp_2_reg_2300 : STD_LOGIC;
  signal tmp_3_reg_2311 : STD_LOGIC;
  signal \tmp_3_reg_2311_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal tmp_5_fu_1796_p3 : STD_LOGIC;
  signal tmp_7_fu_1852_p3 : STD_LOGIC;
  signal tmp_9_reg_2198 : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198[0]_i_8_n_2\ : STD_LOGIC;
  signal tmp_9_reg_2198_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal tmp_9_reg_2198_pp0_iter6_reg : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_9_reg_2198_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal tmp_reg_2273 : STD_LOGIC;
  signal trunc_ln180_1_reg_2283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_1_reg_2283[3]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[3]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[3]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[3]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[7]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[7]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[7]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283[7]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_1_reg_2283_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln180_2_reg_2294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_2_reg_2294[3]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[3]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_2_reg_2294[7]_i_5_n_2\ : STD_LOGIC;
  signal trunc_ln180_3_reg_2305 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_3_reg_2305[3]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[3]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305[7]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln180_3_reg_2305_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln180_reg_2267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln180_reg_2267[3]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[3]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln180_reg_2267[7]_i_5_n_2\ : STD_LOGIC;
  signal trunc_ln574_1_i_reg_2086 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_2081 : STD_LOGIC;
  signal xor_i_i_reg_2111 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \xor_i_i_reg_2111[0]_i_1_n_2\ : STD_LOGIC;
  signal y_2_fu_685_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_2_reg_2097 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_2_reg_2097[10]_i_2_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[2]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[5]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[6]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_2097[8]_i_1_n_2\ : STD_LOGIC;
  signal y_reg_367 : STD_LOGIC;
  signal \^y_reg_367_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal z_1_reg_378 : STD_LOGIC;
  signal z_1_reg_3780 : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[0]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[10]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[11]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[1]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[2]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[3]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[4]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[5]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[6]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[7]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[8]\ : STD_LOGIC;
  signal \z_1_reg_378_reg_n_2_[9]\ : STD_LOGIC;
  signal \z_reg_2146[0]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_2146[0]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_2146[0]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_2146[0]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_2146[4]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_2146[4]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_2146[4]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_2146[4]_i_5_n_2\ : STD_LOGIC;
  signal \z_reg_2146[8]_i_2_n_2\ : STD_LOGIC;
  signal \z_reg_2146[8]_i_3_n_2\ : STD_LOGIC;
  signal \z_reg_2146[8]_i_4_n_2\ : STD_LOGIC;
  signal \z_reg_2146[8]_i_5_n_2\ : STD_LOGIC;
  signal z_reg_2146_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^z_reg_2146_reg[0]_0\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_2146_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \^z_reg_2146_reg[1]_0\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_2146_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \z_reg_2146_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln1347_1_reg_2262_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln1347_2_reg_2278[0]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[1]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[2]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[3]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[4]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[5]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[6]_i_1_n_2\ : STD_LOGIC;
  signal \zext_ln1347_2_reg_2278[7]_i_1_n_2\ : STD_LOGIC;
  signal zext_ln1347_2_reg_2278_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[10]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[11]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[9]\ : STD_LOGIC;
  signal zext_ln585_reg_2155_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln721_fu_1446_p1 : STD_LOGIC;
  signal \NLW_add_ln1346_reg_2366_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln1346_reg_2366_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp37_i_i_reg_2135_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_enable_V_3_reg_2326_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_enable_V_3_reg_2326_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_enable_V_3_reg_2326_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln585_reg_2151_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln595_reg_2160_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln595_reg_2160_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln595_reg_2160_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln724_reg_2194_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln724_reg_2194_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln724_reg_2194_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_reg_2332_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_4_reg_2337_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_5_reg_2342_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lhs_V_3_reg_2361_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lhs_V_3_reg_2361_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_red_reg_2116_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg_2116_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg_2116_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_21_reg_2347_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_21_reg_2347_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_22_reg_2352_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_22_reg_2352_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_25_reg_2321_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_25_reg_2321_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln69_reg_2371_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln69_reg_2371_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln69_reg_2371_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln69_reg_2371_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_1_reg_2289_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_reg_2289_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_3_reg_2311_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_2311_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_9_reg_2198_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_9_reg_2198_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_reg_2198_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_reg_2198_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_z_reg_2146_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln1346_reg_2366[9]_i_6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln1346_reg_2366[9]_i_7\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln1346_reg_2366[9]_i_9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair257";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_642[8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_642[9]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_633[8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_2\ : label is "soft_lutpair263";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp37_i_i_reg_2135_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[0]_i_10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[0]_i_11\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[0]_i_14\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[0]_i_15\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_12\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_13\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_18\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_19\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_20\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \enable_V_3_reg_2326[1]_i_21\ : label is "soft_lutpair246";
  attribute COMPARATOR_THRESHOLD of \enable_V_3_reg_2326_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \enable_V_3_reg_2326_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \enable_V_3_reg_2326_reg[2]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln585_reg_2151[0]_i_16\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \icmp_ln595_reg_2160[0]_i_16\ : label is "soft_lutpair245";
  attribute COMPARATOR_THRESHOLD of \icmp_ln595_reg_2160_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln595_reg_2160_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_3_reg_2332_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln878_4_reg_2337[0]_i_10\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \icmp_ln878_4_reg_2337[0]_i_11\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \icmp_ln878_4_reg_2337[0]_i_14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \icmp_ln878_4_reg_2337[0]_i_15\ : label is "soft_lutpair248";
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_4_reg_2337_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_5_reg_2342_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \idxprom238_t_i_i_reg_2122[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \idxprom369_t_i_i_reg_2127[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \lhs_V_3_reg_2361[9]_i_5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sub_ln69_reg_2371[3]_i_8\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sub_ln69_reg_2371[7]_i_6\ : label is "soft_lutpair244";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln69_reg_2371_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln69_reg_2371_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln69_reg_2371_reg[9]_i_2\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/tmp_9_reg_2198_pp0_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4 ";
  attribute ADDER_THRESHOLD of \tmp_9_reg_2198_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_9_reg_2198_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_9_reg_2198_reg[0]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \y_2_reg_2097[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_2_reg_2097[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \y_2_reg_2097[3]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \y_2_reg_2097[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \y_2_reg_2097[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_2_reg_2097[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \y_2_reg_2097[8]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \y_2_reg_2097[9]_i_1\ : label is "soft_lutpair251";
  attribute ADDER_THRESHOLD of \z_reg_2146_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_2146_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \z_reg_2146_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  DebayerRatBorBatR_U0_bayerPhase_c9_write <= \^debayerratborbatr_u0_bayerphase_c9_write\;
  DebayerRatBorBatR_U0_srcImg_read <= \^debayerratborbatr_u0_srcimg_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  cmp37_i_i_reg_2135 <= \^cmp37_i_i_reg_2135\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
  start_once_reg <= \^start_once_reg\;
  \y_reg_367_reg[10]_0\(10 downto 0) <= \^y_reg_367_reg[10]_0\(10 downto 0);
  \z_reg_2146_reg[0]_0\ <= \^z_reg_2146_reg[0]_0\;
  \z_reg_2146_reg[1]_0\ <= \^z_reg_2146_reg[1]_0\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(0)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => bayerPhase_c9_full_n,
      I1 => \^q\(0),
      I2 => bayerPhase_c_empty_n,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => \^start_once_reg\,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[1]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[2]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[3]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[1]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[4]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[5]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[6]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(22)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => imgRB_full_n,
      I1 => ap_enable_reg_pp0_iter7_reg_n_2,
      I2 => tmp_9_reg_2198_pp0_iter6_reg,
      I3 => lineBuffer_val_V_1_U_n_16,
      O => E(0)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1852_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[7]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[2]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[3]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[4]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[5]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[6]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_5_fu_1796_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[7]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(7)
    );
\add_ln1346_reg_2366[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(3),
      O => sext_ln1346_1_fu_1664_p1(3)
    );
\add_ln1346_reg_2366[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(2),
      O => sext_ln1346_1_fu_1664_p1(2)
    );
\add_ln1346_reg_2366[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(1),
      O => sext_ln1346_1_fu_1664_p1(1)
    );
\add_ln1346_reg_2366[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(0),
      O => sext_ln1346_1_fu_1664_p1(0)
    );
\add_ln1346_reg_2366[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(3),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(3),
      O => \add_ln1346_reg_2366[3]_i_6_n_2\
    );
\add_ln1346_reg_2366[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(2),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(2),
      O => \add_ln1346_reg_2366[3]_i_7_n_2\
    );
\add_ln1346_reg_2366[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(1),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(1),
      O => \add_ln1346_reg_2366[3]_i_8_n_2\
    );
\add_ln1346_reg_2366[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(0),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(0),
      O => \add_ln1346_reg_2366[3]_i_9_n_2\
    );
\add_ln1346_reg_2366[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(7),
      O => sext_ln1346_1_fu_1664_p1(7)
    );
\add_ln1346_reg_2366[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(6),
      O => sext_ln1346_1_fu_1664_p1(6)
    );
\add_ln1346_reg_2366[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(5),
      O => sext_ln1346_1_fu_1664_p1(5)
    );
\add_ln1346_reg_2366[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(4),
      O => sext_ln1346_1_fu_1664_p1(4)
    );
\add_ln1346_reg_2366[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(7),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(7),
      O => \add_ln1346_reg_2366[7]_i_6_n_2\
    );
\add_ln1346_reg_2366[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(6),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(6),
      O => \add_ln1346_reg_2366[7]_i_7_n_2\
    );
\add_ln1346_reg_2366[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(5),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(5),
      O => \add_ln1346_reg_2366[7]_i_8_n_2\
    );
\add_ln1346_reg_2366[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(4),
      I4 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      I5 => ret_25_reg_2321_pp0_iter3_reg(4),
      O => \add_ln1346_reg_2366[7]_i_9_n_2\
    );
\add_ln1346_reg_2366[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(8),
      O => \add_ln1346_reg_2366[9]_i_2_n_2\
    );
\add_ln1346_reg_2366[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD0002FFFD00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      I3 => ret_23_reg_2316_pp0_iter3_reg(8),
      I4 => ret_25_reg_2321_pp0_iter3_reg(8),
      I5 => \add_ln1346_reg_2366[9]_i_6_n_2\,
      O => \add_ln1346_reg_2366[9]_i_3_n_2\
    );
\add_ln1346_reg_2366[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => icmp_ln878_3_reg_2332,
      I1 => icmp_ln878_4_reg_2337,
      I2 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I3 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I4 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I5 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      O => \add_ln1346_reg_2366[9]_i_4_n_2\
    );
\add_ln1346_reg_2366[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I1 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      I2 => icmp_ln878_5_reg_2342,
      I3 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      I4 => \add_ln1346_reg_2366[9]_i_7_n_2\,
      I5 => \add_ln1346_reg_2366[9]_i_8_n_2\,
      O => \add_ln1346_reg_2366[9]_i_5_n_2\
    );
\add_ln1346_reg_2366[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \add_ln1346_reg_2366[9]_i_4_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_9_n_2\,
      O => \add_ln1346_reg_2366[9]_i_6_n_2\
    );
\add_ln1346_reg_2366[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I1 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I2 => icmp_ln878_4_reg_2337,
      I3 => icmp_ln878_3_reg_2332,
      O => \add_ln1346_reg_2366[9]_i_7_n_2\
    );
\add_ln1346_reg_2366[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => icmp_ln878_5_reg_2342,
      I1 => icmp_ln878_4_reg_2337,
      I2 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I3 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      I4 => icmp_ln878_3_reg_2332,
      I5 => \add_ln1346_reg_2366[9]_i_9_n_2\,
      O => \add_ln1346_reg_2366[9]_i_8_n_2\
    );
\add_ln1346_reg_2366[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      I1 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      O => \add_ln1346_reg_2366[9]_i_9_n_2\
    );
\add_ln1346_reg_2366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(0),
      Q => add_ln1346_reg_2366(0),
      R => '0'
    );
\add_ln1346_reg_2366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(1),
      Q => add_ln1346_reg_2366(1),
      R => '0'
    );
\add_ln1346_reg_2366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(2),
      Q => add_ln1346_reg_2366(2),
      R => '0'
    );
\add_ln1346_reg_2366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(3),
      Q => add_ln1346_reg_2366(3),
      R => '0'
    );
\add_ln1346_reg_2366_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln1346_reg_2366_reg[3]_i_1_n_2\,
      CO(2) => \add_ln1346_reg_2366_reg[3]_i_1_n_3\,
      CO(1) => \add_ln1346_reg_2366_reg[3]_i_1_n_4\,
      CO(0) => \add_ln1346_reg_2366_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_1_fu_1664_p1(3 downto 0),
      O(3 downto 0) => add_ln1346_fu_1685_p2(3 downto 0),
      S(3) => \add_ln1346_reg_2366[3]_i_6_n_2\,
      S(2) => \add_ln1346_reg_2366[3]_i_7_n_2\,
      S(1) => \add_ln1346_reg_2366[3]_i_8_n_2\,
      S(0) => \add_ln1346_reg_2366[3]_i_9_n_2\
    );
\add_ln1346_reg_2366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(4),
      Q => add_ln1346_reg_2366(4),
      R => '0'
    );
\add_ln1346_reg_2366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(5),
      Q => add_ln1346_reg_2366(5),
      R => '0'
    );
\add_ln1346_reg_2366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(6),
      Q => add_ln1346_reg_2366(6),
      R => '0'
    );
\add_ln1346_reg_2366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(7),
      Q => add_ln1346_reg_2366(7),
      R => '0'
    );
\add_ln1346_reg_2366_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1346_reg_2366_reg[3]_i_1_n_2\,
      CO(3) => \add_ln1346_reg_2366_reg[7]_i_1_n_2\,
      CO(2) => \add_ln1346_reg_2366_reg[7]_i_1_n_3\,
      CO(1) => \add_ln1346_reg_2366_reg[7]_i_1_n_4\,
      CO(0) => \add_ln1346_reg_2366_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1346_1_fu_1664_p1(7 downto 4),
      O(3 downto 0) => add_ln1346_fu_1685_p2(7 downto 4),
      S(3) => \add_ln1346_reg_2366[7]_i_6_n_2\,
      S(2) => \add_ln1346_reg_2366[7]_i_7_n_2\,
      S(1) => \add_ln1346_reg_2366[7]_i_8_n_2\,
      S(0) => \add_ln1346_reg_2366[7]_i_9_n_2\
    );
\add_ln1346_reg_2366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(8),
      Q => add_ln1346_reg_2366(8),
      R => '0'
    );
\add_ln1346_reg_2366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => add_ln1346_fu_1685_p2(9),
      Q => add_ln1346_reg_2366(9),
      R => '0'
    );
\add_ln1346_reg_2366_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1346_reg_2366_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_add_ln1346_reg_2366_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln1346_reg_2366_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln1346_reg_2366[9]_i_2_n_2\,
      O(3 downto 2) => \NLW_add_ln1346_reg_2366_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1346_fu_1685_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \add_ln1346_reg_2366[9]_i_3_n_2\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => bayerPhase_c_empty_n,
      I4 => bayerPhase_c9_full_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \^debayerratborbatr_u0_bayerphase_c9_write\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => bayerPhase_c9_full_n,
      I2 => bayerPhase_c_empty_n,
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => \^start_once_reg\,
      O => \^debayerratborbatr_u0_bayerphase_c9_write\
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(5),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(5),
      O => \ap_CS_fsm[2]_i_10_n_2\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1884000002214000"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(6),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(7),
      I2 => \cmp37_i_i_reg_2135_reg[0]_1\(6),
      I3 => \ap_CS_fsm_reg[2]_i_2_0\,
      I4 => \ap_CS_fsm[2]_i_9_n_2\,
      I5 => \^y_reg_367_reg[10]_0\(7),
      O => \ap_CS_fsm[2]_i_4_n_2\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020018040102040"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(4),
      I1 => \^y_reg_367_reg[10]_0\(3),
      I2 => \ap_CS_fsm[2]_i_10_n_2\,
      I3 => \cmp37_i_i_reg_2135_reg[0]_1\(3),
      I4 => \ap_CS_fsm_reg[2]_i_2_1\,
      I5 => \cmp37_i_i_reg_2135_reg[0]_1\(4),
      O => \ap_CS_fsm[2]_i_5_n_2\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0482100010000482"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(0),
      I1 => \^y_reg_367_reg[10]_0\(1),
      I2 => \cmp37_i_i_reg_2135_reg[0]_1\(1),
      I3 => \cmp37_i_i_reg_2135_reg[0]_1\(0),
      I4 => \^y_reg_367_reg[10]_0\(2),
      I5 => \cmp37_i_i_reg_2135_reg[0]_1\(2),
      O => \ap_CS_fsm[2]_i_6_n_2\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(8),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(8),
      O => \ap_CS_fsm[2]_i_9_n_2\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__0_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010FF1010"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => ap_enable_reg_pp0_iter7_reg_n_2,
      I5 => lineBuffer_val_V_1_U_n_16,
      O => \ap_CS_fsm[3]_i_2__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_3\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_4\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => start_once_reg_reg_2(0),
      S(2) => \ap_CS_fsm[2]_i_4_n_2\,
      S(1) => \ap_CS_fsm[2]_i_5_n_2\,
      S(0) => \ap_CS_fsm[2]_i_6_n_2\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => icmp_ln585_fu_763_p2,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => p_1_in2_in,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_enable_reg_pp0_iter7_reg_n_2,
      I3 => lineBuffer_val_V_1_U_n_16,
      I4 => ap_enable_reg_pp0_iter6,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter7_i_1_n_2
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_i_1_n_2,
      Q => ap_enable_reg_pp0_iter7_reg_n_2,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(0),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(1),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(2),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(3),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(4),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(5),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(6),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_0_fu_220(7),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(0),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(1),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(2),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(3),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(4),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(5),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[6]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(6),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482[7]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(7),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(0),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(1),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(2),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(3),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(4),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(5),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(6),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_2_fu_228(7),
      O => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(0),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(1),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(2),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(3),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(4),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(5),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[6]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(6),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473[7]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(7),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(0),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(0),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(1),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(1),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(2),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(2),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(3),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(3),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(4),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(4),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(5),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(5),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(6),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(6),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_2_1_fu_264(7),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_2_fu_216(7),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[6]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491[7]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(0),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(0),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(1),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(1),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(2),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(2),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(3),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(3),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(4),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(4),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(5),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(5),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(6),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(6),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => pixWindow_val_val_V_1_1_0_1_fu_256(7),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_0_fu_208(7),
      O => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[6]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_val_V_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \ap_phi_reg_pp0_iter3_pix_val_V_reg_501[7]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_59,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(0),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_60,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(1),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_61,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(2),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_62,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(3),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_63,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(4),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_64,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(5),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_65,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(6),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_66,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(7),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_19,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(0),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_44,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(1),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_45,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(2),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_46,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(3),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_47,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(4),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_48,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(5),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_49,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(6),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => lineBuffer_val_V_1_U_n_50,
      Q => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(7),
      R => \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(0),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(0),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(0),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(1),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(1),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(1),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(2),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(2),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(2),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(3),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(3),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(3),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(4),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(4),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(4),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(5),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(5),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(5),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(6),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(6),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(6),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\,
      I1 => pix_val_V_4_reg_491_pp0_iter5_reg(7),
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(7),
      I4 => pix_val_V_reg_501_pp0_iter5_reg(7),
      I5 => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I1 => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      I2 => red_reg_2116,
      I3 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => red_reg_2116,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => sub_ln69_reg_2371(8),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[8]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => sub_ln69_reg_2371(9),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_642[9]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[0]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[1]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[2]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[3]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[4]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[5]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[6]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[7]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[8]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg_n_2_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_642[9]_i_1_n_2\,
      Q => tmp_7_fu_1852_p3,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(0),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(0),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(0),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(1),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(1),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(1),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(2),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(2),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(2),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(3),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(3),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(3),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(4),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(4),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(4),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(5),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(5),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(5),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(6),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(6),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(6),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\,
      I1 => pix_val_V_reg_501_pp0_iter5_reg(7),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\,
      I3 => sub_ln69_reg_2371(7),
      I4 => pix_val_V_4_reg_491_pp0_iter5_reg(7),
      I5 => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I1 => red_reg_2116,
      I2 => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      I3 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => red_reg_2116,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => sub_ln69_reg_2371(8),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[8]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => lineBuffer_val_V_1_U_n_16,
      O => ap_phi_reg_pp0_iter7_b_1_reg_6420
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => red_reg_2116,
      I1 => icmp_ln724_reg_2194_pp0_iter5_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      I3 => sub_ln69_reg_2371(9),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[0]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[1]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[2]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[3]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[4]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[5]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[6]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[7]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[8]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_633_reg_n_2_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_633_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_6420,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_633[9]_i_2_n_2\,
      Q => tmp_5_fu_1796_p3,
      R => '0'
    );
\cmp110_i_i_reg_2175[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \cmp110_i_i_reg_2175_reg_n_2_[0]\,
      I1 => \cmp110_i_i_reg_2175[0]_i_2_n_2\,
      I2 => \cmp110_i_i_reg_2175[0]_i_3_n_2\,
      I3 => \cmp110_i_i_reg_2175[0]_i_4_n_2\,
      I4 => \cmp110_i_i_reg_2175[0]_i_5_n_2\,
      I5 => cmp110_i_i_reg_21750,
      O => \cmp110_i_i_reg_2175[0]_i_1_n_2\
    );
\cmp110_i_i_reg_2175[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[4]\,
      O => \cmp110_i_i_reg_2175[0]_i_2_n_2\
    );
\cmp110_i_i_reg_2175[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[9]\,
      O => \cmp110_i_i_reg_2175[0]_i_3_n_2\
    );
\cmp110_i_i_reg_2175[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[1]\,
      I1 => z_reg_2146_reg(1),
      I2 => \z_1_reg_378_reg_n_2_[2]\,
      I3 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I4 => z_reg_2146_reg(2),
      O => \cmp110_i_i_reg_2175[0]_i_4_n_2\
    );
\cmp110_i_i_reg_2175[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_10_n_2\,
      I1 => \icmp_ln585_reg_2151[0]_i_12_n_2\,
      I2 => \^z_reg_2146_reg[0]_0\,
      I3 => \icmp_ln585_reg_2151[0]_i_16_n_2\,
      I4 => \cmp110_i_i_reg_2175[0]_i_6_n_2\,
      O => \cmp110_i_i_reg_2175[0]_i_5_n_2\
    );
\cmp110_i_i_reg_2175[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_9_n_2\,
      I1 => z_reg_2146_reg(6),
      I2 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I3 => \z_1_reg_378_reg_n_2_[6]\,
      I4 => \icmp_ln585_reg_2151[0]_i_7_n_2\,
      I5 => \icmp_ln585_reg_2151[0]_i_15_n_2\,
      O => \cmp110_i_i_reg_2175[0]_i_6_n_2\
    );
\cmp110_i_i_reg_2175_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => \cmp110_i_i_reg_2175_reg_n_2_[0]\,
      Q => cmp110_i_i_reg_2175_pp0_iter1_reg,
      R => '0'
    );
\cmp110_i_i_reg_2175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp110_i_i_reg_2175[0]_i_1_n_2\,
      Q => \cmp110_i_i_reg_2175_reg_n_2_[0]\,
      R => '0'
    );
\cmp140_i_i_reg_2139[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(10),
      I1 => \out_y_cast626_i_i_reg_2106[10]_i_2_n_2\,
      I2 => \^y_reg_367_reg[10]_0\(8),
      I3 => \^y_reg_367_reg[10]_0\(2),
      I4 => \^y_reg_367_reg[10]_0\(9),
      I5 => \^y_reg_367_reg[10]_0\(4),
      O => cmp140_i_i_fu_751_p2
    );
\cmp140_i_i_reg_2139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => cmp140_i_i_fu_751_p2,
      Q => cmp140_i_i_reg_2139,
      R => '0'
    );
\cmp37_i_i_reg_2135[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => p_1_in2_in
    );
\cmp37_i_i_reg_2135[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(2),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(2),
      I2 => \^y_reg_367_reg[10]_0\(3),
      I3 => \cmp37_i_i_reg_2135_reg[0]_1\(3),
      O => \cmp37_i_i_reg_2135[0]_i_10_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(1),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(1),
      I2 => \cmp37_i_i_reg_2135_reg[0]_1\(0),
      I3 => \^y_reg_367_reg[10]_0\(0),
      O => \cmp37_i_i_reg_2135[0]_i_11_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(9),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(9),
      I2 => \cmp37_i_i_reg_2135_reg[0]_1\(8),
      I3 => \^y_reg_367_reg[10]_0\(8),
      O => DI(0)
    );
\cmp37_i_i_reg_2135[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(6),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(6),
      I2 => \^y_reg_367_reg[10]_0\(7),
      I3 => \cmp37_i_i_reg_2135_reg[0]_1\(7),
      O => \cmp37_i_i_reg_2135[0]_i_8_n_2\
    );
\cmp37_i_i_reg_2135[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(4),
      I1 => \cmp37_i_i_reg_2135_reg[0]_1\(4),
      I2 => \^y_reg_367_reg[10]_0\(5),
      I3 => \cmp37_i_i_reg_2135_reg[0]_1\(5),
      O => \cmp37_i_i_reg_2135[0]_i_9_n_2\
    );
\cmp37_i_i_reg_2135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => \cmp37_i_i_reg_2135_reg[0]_0\(0),
      Q => \^cmp37_i_i_reg_2135\,
      R => '0'
    );
\cmp37_i_i_reg_2135_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg_367_reg[6]_0\(0),
      CO(2) => \cmp37_i_i_reg_2135_reg[0]_i_3_n_3\,
      CO(1) => \cmp37_i_i_reg_2135_reg[0]_i_3_n_4\,
      CO(0) => \cmp37_i_i_reg_2135_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \cmp37_i_i_reg_2135[0]_i_8_n_2\,
      DI(2) => \cmp37_i_i_reg_2135[0]_i_9_n_2\,
      DI(1) => \cmp37_i_i_reg_2135[0]_i_10_n_2\,
      DI(0) => \cmp37_i_i_reg_2135[0]_i_11_n_2\,
      O(3 downto 0) => \NLW_cmp37_i_i_reg_2135_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp37_i_i_reg_2135_reg[0]_2\(3 downto 0)
    );
\enable_V_3_reg_2326[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(7),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(6),
      I3 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      O => \enable_V_3_reg_2326[0]_i_10_n_2\
    );
\enable_V_3_reg_2326[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(6),
      I1 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      I2 => tmp_1_reg_2289,
      O => \enable_V_3_reg_2326[0]_i_11_n_2\
    );
\enable_V_3_reg_2326[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(5),
      I1 => \enable_V_3_reg_2326[0]_i_16_n_2\,
      I2 => tmp_1_reg_2289,
      O => \enable_V_3_reg_2326[0]_i_12_n_2\
    );
\enable_V_3_reg_2326[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(4),
      I1 => trunc_ln180_1_reg_2283(3),
      I2 => trunc_ln180_1_reg_2283(0),
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => trunc_ln180_1_reg_2283(2),
      I5 => tmp_1_reg_2289,
      O => \enable_V_3_reg_2326[0]_i_13_n_2\
    );
\enable_V_3_reg_2326[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(3),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(2),
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => trunc_ln180_1_reg_2283(0),
      O => \enable_V_3_reg_2326[0]_i_14_n_2\
    );
\enable_V_3_reg_2326[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(2),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(0),
      I3 => trunc_ln180_1_reg_2283(1),
      O => \enable_V_3_reg_2326[0]_i_15_n_2\
    );
\enable_V_3_reg_2326[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(4),
      I1 => trunc_ln180_1_reg_2283(2),
      I2 => trunc_ln180_1_reg_2283(1),
      I3 => trunc_ln180_1_reg_2283(0),
      I4 => trunc_ln180_1_reg_2283(3),
      O => \enable_V_3_reg_2326[0]_i_16_n_2\
    );
\enable_V_3_reg_2326[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8578013BBD7"
    )
        port map (
      I0 => tmp_reg_2273,
      I1 => trunc_ln180_reg_2267(6),
      I2 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I3 => trunc_ln180_reg_2267(7),
      I4 => \enable_V_3_reg_2326[0]_i_10_n_2\,
      I5 => \enable_V_3_reg_2326[0]_i_11_n_2\,
      O => \enable_V_3_reg_2326[0]_i_2_n_2\
    );
\enable_V_3_reg_2326[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0095009595FF0095"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I4 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      I5 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      O => \enable_V_3_reg_2326[0]_i_3_n_2\
    );
\enable_V_3_reg_2326[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I1 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I2 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      O => \enable_V_3_reg_2326[0]_i_4_n_2\
    );
\enable_V_3_reg_2326[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln180_reg_2267(1),
      I1 => tmp_reg_2273,
      I2 => trunc_ln180_reg_2267(0),
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => tmp_1_reg_2289,
      I5 => trunc_ln180_1_reg_2283(0),
      O => \enable_V_3_reg_2326[0]_i_5_n_2\
    );
\enable_V_3_reg_2326[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009096006600660"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_10_n_2\,
      I1 => trunc_ln180_reg_2267(7),
      I2 => \enable_V_3_reg_2326[0]_i_11_n_2\,
      I3 => trunc_ln180_reg_2267(6),
      I4 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I5 => tmp_reg_2273,
      O => \enable_V_3_reg_2326[0]_i_6_n_2\
    );
\enable_V_3_reg_2326[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A00000000956A"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I4 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      O => \enable_V_3_reg_2326[0]_i_7_n_2\
    );
\enable_V_3_reg_2326[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I2 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      O => \enable_V_3_reg_2326[0]_i_8_n_2\
    );
\enable_V_3_reg_2326[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(0),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(1),
      I3 => trunc_ln180_reg_2267(0),
      I4 => tmp_reg_2273,
      I5 => trunc_ln180_reg_2267(1),
      O => \enable_V_3_reg_2326[0]_i_9_n_2\
    );
\enable_V_3_reg_2326[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln585_reg_2151_pp0_iter2_reg,
      I1 => icmp_ln724_reg_2194_pp0_iter2_reg,
      I2 => lineBuffer_val_V_1_U_n_16,
      O => enable_V_3_reg_23260
    );
\enable_V_3_reg_2326[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(0),
      I1 => tmp_2_reg_2300,
      I2 => trunc_ln180_2_reg_2294(1),
      I3 => trunc_ln180_reg_2267(0),
      I4 => tmp_reg_2273,
      I5 => trunc_ln180_reg_2267(1),
      O => \enable_V_3_reg_2326[1]_i_10_n_2\
    );
\enable_V_3_reg_2326[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => trunc_ln180_reg_2267(3),
      I2 => trunc_ln180_reg_2267(0),
      I3 => trunc_ln180_reg_2267(1),
      I4 => trunc_ln180_reg_2267(2),
      I5 => trunc_ln180_reg_2267(4),
      O => \enable_V_3_reg_2326[1]_i_11_n_2\
    );
\enable_V_3_reg_2326[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(7),
      I1 => tmp_2_reg_2300,
      I2 => trunc_ln180_2_reg_2294(6),
      I3 => \enable_V_3_reg_2326[1]_i_22_n_2\,
      O => \enable_V_3_reg_2326[1]_i_12_n_2\
    );
\enable_V_3_reg_2326[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(6),
      I1 => \enable_V_3_reg_2326[1]_i_22_n_2\,
      I2 => tmp_2_reg_2300,
      O => \enable_V_3_reg_2326[1]_i_13_n_2\
    );
\enable_V_3_reg_2326[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_reg_2267(4),
      I1 => trunc_ln180_reg_2267(2),
      I2 => trunc_ln180_reg_2267(1),
      I3 => trunc_ln180_reg_2267(0),
      I4 => trunc_ln180_reg_2267(3),
      O => \enable_V_3_reg_2326[1]_i_14_n_2\
    );
\enable_V_3_reg_2326[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(5),
      I1 => \enable_V_3_reg_2326[1]_i_23_n_2\,
      I2 => tmp_2_reg_2300,
      O => \enable_V_3_reg_2326[1]_i_15_n_2\
    );
\enable_V_3_reg_2326[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => trunc_ln180_reg_2267(4),
      I1 => trunc_ln180_reg_2267(3),
      I2 => trunc_ln180_reg_2267(0),
      I3 => trunc_ln180_reg_2267(1),
      I4 => trunc_ln180_reg_2267(2),
      I5 => tmp_reg_2273,
      O => \enable_V_3_reg_2326[1]_i_16_n_2\
    );
\enable_V_3_reg_2326[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(4),
      I1 => trunc_ln180_2_reg_2294(3),
      I2 => trunc_ln180_2_reg_2294(0),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => trunc_ln180_2_reg_2294(2),
      I5 => tmp_2_reg_2300,
      O => \enable_V_3_reg_2326[1]_i_17_n_2\
    );
\enable_V_3_reg_2326[1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => trunc_ln180_reg_2267(3),
      I1 => tmp_reg_2273,
      I2 => trunc_ln180_reg_2267(2),
      I3 => trunc_ln180_reg_2267(1),
      I4 => trunc_ln180_reg_2267(0),
      O => \enable_V_3_reg_2326[1]_i_18_n_2\
    );
\enable_V_3_reg_2326[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(3),
      I1 => tmp_2_reg_2300,
      I2 => trunc_ln180_2_reg_2294(2),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => trunc_ln180_2_reg_2294(0),
      O => \enable_V_3_reg_2326[1]_i_19_n_2\
    );
\enable_V_3_reg_2326[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(2),
      I1 => tmp_2_reg_2300,
      I2 => trunc_ln180_2_reg_2294(0),
      I3 => trunc_ln180_2_reg_2294(1),
      O => \enable_V_3_reg_2326[1]_i_20_n_2\
    );
\enable_V_3_reg_2326[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => trunc_ln180_reg_2267(2),
      I1 => tmp_reg_2273,
      I2 => trunc_ln180_reg_2267(0),
      I3 => trunc_ln180_reg_2267(1),
      O => \enable_V_3_reg_2326[1]_i_21_n_2\
    );
\enable_V_3_reg_2326[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(5),
      I1 => trunc_ln180_2_reg_2294(3),
      I2 => trunc_ln180_2_reg_2294(0),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => trunc_ln180_2_reg_2294(2),
      I5 => trunc_ln180_2_reg_2294(4),
      O => \enable_V_3_reg_2326[1]_i_22_n_2\
    );
\enable_V_3_reg_2326[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(4),
      I1 => trunc_ln180_2_reg_2294(2),
      I2 => trunc_ln180_2_reg_2294(1),
      I3 => trunc_ln180_2_reg_2294(0),
      I4 => trunc_ln180_2_reg_2294(3),
      O => \enable_V_3_reg_2326[1]_i_23_n_2\
    );
\enable_V_3_reg_2326[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8578013BBD7"
    )
        port map (
      I0 => tmp_reg_2273,
      I1 => trunc_ln180_reg_2267(6),
      I2 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I3 => trunc_ln180_reg_2267(7),
      I4 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      O => \enable_V_3_reg_2326[1]_i_3_n_2\
    );
\enable_V_3_reg_2326[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0095009595FF0095"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I4 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      O => \enable_V_3_reg_2326[1]_i_4_n_2\
    );
\enable_V_3_reg_2326[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      O => \enable_V_3_reg_2326[1]_i_5_n_2\
    );
\enable_V_3_reg_2326[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln180_reg_2267(1),
      I1 => tmp_reg_2273,
      I2 => trunc_ln180_reg_2267(0),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => tmp_2_reg_2300,
      I5 => trunc_ln180_2_reg_2294(0),
      O => \enable_V_3_reg_2326[1]_i_6_n_2\
    );
\enable_V_3_reg_2326[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009096006600660"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I1 => trunc_ln180_reg_2267(7),
      I2 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      I3 => trunc_ln180_reg_2267(6),
      I4 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I5 => tmp_reg_2273,
      O => \enable_V_3_reg_2326[1]_i_7_n_2\
    );
\enable_V_3_reg_2326[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A00000000956A"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I4 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      O => \enable_V_3_reg_2326[1]_i_8_n_2\
    );
\enable_V_3_reg_2326[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      O => \enable_V_3_reg_2326[1]_i_9_n_2\
    );
\enable_V_3_reg_2326[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => icmp_ln724_reg_2194_pp0_iter2_reg,
      I3 => icmp_ln585_reg_2151_pp0_iter2_reg,
      I4 => \enable_V_3_reg_2326_reg[2]_i_2_n_2\,
      O => \enable_V_3_reg_2326[2]_i_1_n_2\
    );
\enable_V_3_reg_2326[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln180_reg_2267(0),
      I1 => tmp_reg_2273,
      I2 => trunc_ln180_reg_2267(1),
      I3 => trunc_ln180_3_reg_2305(0),
      I4 => tmp_3_reg_2311,
      I5 => trunc_ln180_3_reg_2305(1),
      O => \enable_V_3_reg_2326[2]_i_10_n_2\
    );
\enable_V_3_reg_2326[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80002AAEA0A83AF"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I2 => trunc_ln180_reg_2267(6),
      I3 => tmp_reg_2273,
      I4 => trunc_ln180_reg_2267(7),
      I5 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \enable_V_3_reg_2326[2]_i_3_n_2\
    );
\enable_V_3_reg_2326[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FF009500950095"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I4 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      O => \enable_V_3_reg_2326[2]_i_4_n_2\
    );
\enable_V_3_reg_2326[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I2 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      O => \enable_V_3_reg_2326[2]_i_5_n_2\
    );
\enable_V_3_reg_2326[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(1),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(0),
      I3 => trunc_ln180_reg_2267(1),
      I4 => tmp_reg_2273,
      I5 => trunc_ln180_reg_2267(0),
      O => \enable_V_3_reg_2326[2]_i_6_n_2\
    );
\enable_V_3_reg_2326[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090906609090"
    )
        port map (
      I0 => trunc_ln180_reg_2267(7),
      I1 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I2 => trunc_ln180_reg_2267(6),
      I3 => \enable_V_3_reg_2326[1]_i_11_n_2\,
      I4 => tmp_reg_2273,
      I5 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \enable_V_3_reg_2326[2]_i_7_n_2\
    );
\enable_V_3_reg_2326[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000956A956A0000"
    )
        port map (
      I0 => trunc_ln180_reg_2267(5),
      I1 => \enable_V_3_reg_2326[1]_i_14_n_2\,
      I2 => tmp_reg_2273,
      I3 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I4 => \enable_V_3_reg_2326[1]_i_16_n_2\,
      I5 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      O => \enable_V_3_reg_2326[2]_i_8_n_2\
    );
\enable_V_3_reg_2326[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_18_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_21_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      O => \enable_V_3_reg_2326[2]_i_9_n_2\
    );
\enable_V_3_reg_2326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => zext_ln721_fu_1446_p1,
      Q => \enable_V_3_reg_2326_reg_n_2_[0]\,
      R => '0'
    );
\enable_V_3_reg_2326_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => zext_ln721_fu_1446_p1,
      CO(2) => \enable_V_3_reg_2326_reg[0]_i_1_n_3\,
      CO(1) => \enable_V_3_reg_2326_reg[0]_i_1_n_4\,
      CO(0) => \enable_V_3_reg_2326_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \enable_V_3_reg_2326[0]_i_2_n_2\,
      DI(2) => \enable_V_3_reg_2326[0]_i_3_n_2\,
      DI(1) => \enable_V_3_reg_2326[0]_i_4_n_2\,
      DI(0) => \enable_V_3_reg_2326[0]_i_5_n_2\,
      O(3 downto 0) => \NLW_enable_V_3_reg_2326_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \enable_V_3_reg_2326[0]_i_6_n_2\,
      S(2) => \enable_V_3_reg_2326[0]_i_7_n_2\,
      S(1) => \enable_V_3_reg_2326[0]_i_8_n_2\,
      S(0) => \enable_V_3_reg_2326[0]_i_9_n_2\
    );
\enable_V_3_reg_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => \enable_V_3_reg_2326_reg[1]_i_2_n_2\,
      Q => \enable_V_3_reg_2326_reg_n_2_[1]\,
      R => '0'
    );
\enable_V_3_reg_2326_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \enable_V_3_reg_2326_reg[1]_i_2_n_2\,
      CO(2) => \enable_V_3_reg_2326_reg[1]_i_2_n_3\,
      CO(1) => \enable_V_3_reg_2326_reg[1]_i_2_n_4\,
      CO(0) => \enable_V_3_reg_2326_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \enable_V_3_reg_2326[1]_i_3_n_2\,
      DI(2) => \enable_V_3_reg_2326[1]_i_4_n_2\,
      DI(1) => \enable_V_3_reg_2326[1]_i_5_n_2\,
      DI(0) => \enable_V_3_reg_2326[1]_i_6_n_2\,
      O(3 downto 0) => \NLW_enable_V_3_reg_2326_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \enable_V_3_reg_2326[1]_i_7_n_2\,
      S(2) => \enable_V_3_reg_2326[1]_i_8_n_2\,
      S(1) => \enable_V_3_reg_2326[1]_i_9_n_2\,
      S(0) => \enable_V_3_reg_2326[1]_i_10_n_2\
    );
\enable_V_3_reg_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \enable_V_3_reg_2326[2]_i_1_n_2\,
      Q => \enable_V_3_reg_2326_reg_n_2_[2]\,
      R => '0'
    );
\enable_V_3_reg_2326_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \enable_V_3_reg_2326_reg[2]_i_2_n_2\,
      CO(2) => \enable_V_3_reg_2326_reg[2]_i_2_n_3\,
      CO(1) => \enable_V_3_reg_2326_reg[2]_i_2_n_4\,
      CO(0) => \enable_V_3_reg_2326_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \enable_V_3_reg_2326[2]_i_3_n_2\,
      DI(2) => \enable_V_3_reg_2326[2]_i_4_n_2\,
      DI(1) => \enable_V_3_reg_2326[2]_i_5_n_2\,
      DI(0) => \enable_V_3_reg_2326[2]_i_6_n_2\,
      O(3 downto 0) => \NLW_enable_V_3_reg_2326_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \enable_V_3_reg_2326[2]_i_7_n_2\,
      S(2) => \enable_V_3_reg_2326[2]_i_8_n_2\,
      S(1) => \enable_V_3_reg_2326[2]_i_9_n_2\,
      S(0) => \enable_V_3_reg_2326[2]_i_10_n_2\
    );
\icmp_ln585_reg_2151[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => lineBuffer_val_V_1_U_n_16,
      O => cmp110_i_i_reg_2175_pp0_iter1_reg0
    );
\icmp_ln585_reg_2151[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[7]\,
      O => \icmp_ln585_reg_2151[0]_i_10_n_2\
    );
\icmp_ln585_reg_2151[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[8]\,
      O => \icmp_ln585_reg_2151[0]_i_12_n_2\
    );
\icmp_ln585_reg_2151[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[6]\,
      O => \icmp_ln585_reg_2151[0]_i_13_n_2\
    );
\icmp_ln585_reg_2151[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[5]\,
      O => \icmp_ln585_reg_2151[0]_i_15_n_2\
    );
\icmp_ln585_reg_2151[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[3]\,
      O => \icmp_ln585_reg_2151[0]_i_16_n_2\
    );
\icmp_ln585_reg_2151[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[2]\,
      O => \z_reg_2146_reg[2]_0\
    );
\icmp_ln585_reg_2151[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[1]\,
      O => \^z_reg_2146_reg[1]_0\
    );
\icmp_ln585_reg_2151[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_7_n_2\,
      I1 => \icmp_ln585_reg_2151_reg[0]_0\(7),
      I2 => \icmp_ln585_reg_2151_reg[0]_0\(8),
      I3 => \icmp_ln585_reg_2151[0]_i_9_n_2\,
      I4 => \icmp_ln585_reg_2151_reg[0]_0\(6),
      I5 => \cmp110_i_i_reg_2175[0]_i_3_n_2\,
      O => \icmp_ln585_reg_2151[0]_i_3_n_2\
    );
\icmp_ln585_reg_2151[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_10_n_2\,
      I1 => \icmp_ln585_reg_2151_reg[0]_0\(4),
      I2 => \icmp_ln585_reg_2151_reg[0]_0\(5),
      I3 => \icmp_ln585_reg_2151[0]_i_12_n_2\,
      I4 => \icmp_ln585_reg_2151_reg[0]_0\(3),
      I5 => \icmp_ln585_reg_2151[0]_i_13_n_2\,
      O => \icmp_ln585_reg_2151[0]_i_4_n_2\
    );
\icmp_ln585_reg_2151[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cmp110_i_i_reg_2175[0]_i_2_n_2\,
      I1 => \icmp_ln585_reg_2151_reg[0]_0\(1),
      I2 => \icmp_ln585_reg_2151_reg[0]_0\(2),
      I3 => \icmp_ln585_reg_2151[0]_i_15_n_2\,
      I4 => \icmp_ln585_reg_2151_reg[0]_0\(0),
      I5 => \icmp_ln585_reg_2151[0]_i_16_n_2\,
      O => \icmp_ln585_reg_2151[0]_i_5_n_2\
    );
\icmp_ln585_reg_2151[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[10]\,
      O => \icmp_ln585_reg_2151[0]_i_7_n_2\
    );
\icmp_ln585_reg_2151[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[11]\,
      O => \icmp_ln585_reg_2151[0]_i_9_n_2\
    );
\icmp_ln585_reg_2151_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      Q => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln585_reg_2151_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      Q => icmp_ln585_reg_2151_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln585_reg_2151_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln585_reg_2151_pp0_iter2_reg,
      Q => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln585_reg_2151_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      Q => icmp_ln585_reg_2151_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln585_reg_2151_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln585_reg_2151_pp0_iter4_reg,
      Q => \icmp_ln585_reg_2151_pp0_iter5_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln585_reg_2151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => icmp_ln585_fu_763_p2,
      Q => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln585_reg_2151_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln585_fu_763_p2,
      CO(2) => \icmp_ln585_reg_2151_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln585_reg_2151_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln585_reg_2151_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln585_reg_2151_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln585_reg_2151[0]_i_3_n_2\,
      S(2) => \icmp_ln585_reg_2151[0]_i_4_n_2\,
      S(1) => \icmp_ln585_reg_2151[0]_i_5_n_2\,
      S(0) => \icmp_ln585_reg_2151_reg[0]_1\(0)
    );
\icmp_ln595_reg_2160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln585_fu_763_p2,
      O => icmp_ln595_reg_21600
    );
\icmp_ln595_reg_2160[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(3),
      I1 => \icmp_ln585_reg_2151[0]_i_16_n_2\,
      I2 => \icmp_ln595_reg_2160_reg[0]_0\(2),
      I3 => \z_1_reg_378_reg_n_2_[2]\,
      I4 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I5 => z_reg_2146_reg(2),
      O => \icmp_ln595_reg_2160[0]_i_10_n_2\
    );
\icmp_ln595_reg_2160[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(1),
      I1 => \^z_reg_2146_reg[1]_0\,
      I2 => \icmp_ln595_reg_2160_reg[0]_0\(0),
      I3 => \z_1_reg_378_reg_n_2_[0]\,
      I4 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I5 => z_reg_2146_reg(0),
      O => \icmp_ln595_reg_2160[0]_i_11_n_2\
    );
\icmp_ln595_reg_2160[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_10_n_2\,
      I1 => \icmp_ln595_reg_2160_reg[0]_0\(7),
      I2 => z_reg_2146_reg(6),
      I3 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I4 => \z_1_reg_378_reg_n_2_[6]\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(6),
      O => \icmp_ln595_reg_2160[0]_i_12_n_2\
    );
\icmp_ln595_reg_2160[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_2146_reg(5),
      I1 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I2 => \z_1_reg_378_reg_n_2_[5]\,
      I3 => \icmp_ln595_reg_2160_reg[0]_0\(5),
      I4 => \cmp110_i_i_reg_2175[0]_i_2_n_2\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(4),
      O => \icmp_ln595_reg_2160[0]_i_13_n_2\
    );
\icmp_ln595_reg_2160[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \icmp_ln585_reg_2151[0]_i_16_n_2\,
      I1 => \icmp_ln595_reg_2160_reg[0]_0\(3),
      I2 => z_reg_2146_reg(2),
      I3 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I4 => \z_1_reg_378_reg_n_2_[2]\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(2),
      O => \icmp_ln595_reg_2160[0]_i_14_n_2\
    );
\icmp_ln595_reg_2160[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_2146_reg(0),
      I1 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I2 => \z_1_reg_378_reg_n_2_[0]\,
      I3 => \icmp_ln595_reg_2160_reg[0]_0\(0),
      I4 => \^z_reg_2146_reg[1]_0\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(1),
      O => \icmp_ln595_reg_2160[0]_i_15_n_2\
    );
\icmp_ln595_reg_2160[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      O => \icmp_ln595_reg_2160[0]_i_16_n_2\
    );
\icmp_ln595_reg_2160[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(11),
      I1 => \z_1_reg_378_reg_n_2_[11]\,
      I2 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I3 => z_reg_2146_reg(11),
      I4 => \icmp_ln595_reg_2160_reg[0]_0\(10),
      I5 => \icmp_ln585_reg_2151[0]_i_7_n_2\,
      O => \icmp_ln595_reg_2160[0]_i_4_n_2\
    );
\icmp_ln595_reg_2160[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(9),
      I1 => \cmp110_i_i_reg_2175[0]_i_3_n_2\,
      I2 => \icmp_ln595_reg_2160_reg[0]_0\(8),
      I3 => \z_1_reg_378_reg_n_2_[8]\,
      I4 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I5 => z_reg_2146_reg(8),
      O => \icmp_ln595_reg_2160[0]_i_5_n_2\
    );
\icmp_ln595_reg_2160[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => z_reg_2146_reg(11),
      I1 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I2 => \z_1_reg_378_reg_n_2_[11]\,
      I3 => \icmp_ln595_reg_2160_reg[0]_0\(11),
      I4 => \icmp_ln585_reg_2151[0]_i_7_n_2\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(10),
      O => \icmp_ln595_reg_2160[0]_i_6_n_2\
    );
\icmp_ln595_reg_2160[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \cmp110_i_i_reg_2175[0]_i_3_n_2\,
      I1 => \icmp_ln595_reg_2160_reg[0]_0\(9),
      I2 => z_reg_2146_reg(8),
      I3 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I4 => \z_1_reg_378_reg_n_2_[8]\,
      I5 => \icmp_ln595_reg_2160_reg[0]_0\(8),
      O => \icmp_ln595_reg_2160[0]_i_7_n_2\
    );
\icmp_ln595_reg_2160[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(7),
      I1 => \icmp_ln585_reg_2151[0]_i_10_n_2\,
      I2 => \icmp_ln595_reg_2160_reg[0]_0\(6),
      I3 => \z_1_reg_378_reg_n_2_[6]\,
      I4 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I5 => z_reg_2146_reg(6),
      O => \icmp_ln595_reg_2160[0]_i_8_n_2\
    );
\icmp_ln595_reg_2160[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln595_reg_2160_reg[0]_0\(5),
      I1 => \icmp_ln585_reg_2151[0]_i_15_n_2\,
      I2 => \icmp_ln595_reg_2160_reg[0]_0\(4),
      I3 => \z_1_reg_378_reg_n_2_[4]\,
      I4 => \icmp_ln595_reg_2160[0]_i_16_n_2\,
      I5 => z_reg_2146_reg(4),
      O => \icmp_ln595_reg_2160[0]_i_9_n_2\
    );
\icmp_ln595_reg_2160_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => icmp_ln595_reg_2160,
      Q => icmp_ln595_reg_2160_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln595_reg_2160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => icmp_ln595_fu_784_p2,
      Q => icmp_ln595_reg_2160,
      R => '0'
    );
\icmp_ln595_reg_2160_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln595_reg_2160_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln595_reg_2160_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln595_fu_784_p2,
      CO(0) => \icmp_ln595_reg_2160_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln595_reg_2160[0]_i_4_n_2\,
      DI(0) => \icmp_ln595_reg_2160[0]_i_5_n_2\,
      O(3 downto 0) => \NLW_icmp_ln595_reg_2160_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln595_reg_2160[0]_i_6_n_2\,
      S(0) => \icmp_ln595_reg_2160[0]_i_7_n_2\
    );
\icmp_ln595_reg_2160_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln595_reg_2160_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln595_reg_2160_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln595_reg_2160_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln595_reg_2160_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln595_reg_2160[0]_i_8_n_2\,
      DI(2) => \icmp_ln595_reg_2160[0]_i_9_n_2\,
      DI(1) => \icmp_ln595_reg_2160[0]_i_10_n_2\,
      DI(0) => \icmp_ln595_reg_2160[0]_i_11_n_2\,
      O(3 downto 0) => \NLW_icmp_ln595_reg_2160_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln595_reg_2160[0]_i_12_n_2\,
      S(2) => \icmp_ln595_reg_2160[0]_i_13_n_2\,
      S(1) => \icmp_ln595_reg_2160[0]_i_14_n_2\,
      S(0) => \icmp_ln595_reg_2160[0]_i_15_n_2\
    );
\icmp_ln724_reg_2194[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_2111(13),
      I1 => xor_i_i_reg_2111(14),
      I2 => xor_i_i_reg_2111(12),
      O => \icmp_ln724_reg_2194[0]_i_3_n_2\
    );
\icmp_ln724_reg_2194[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_2111(10),
      I1 => xor_i_i_reg_2111(11),
      I2 => xor_i_i_reg_2111(9),
      O => \icmp_ln724_reg_2194[0]_i_4_n_2\
    );
\icmp_ln724_reg_2194[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_2111(7),
      I1 => xor_i_i_reg_2111(8),
      I2 => xor_i_i_reg_2111(6),
      O => \icmp_ln724_reg_2194[0]_i_5_n_2\
    );
\icmp_ln724_reg_2194[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => xor_i_i_reg_2111(4),
      I1 => xor_i_i_reg_2111(5),
      I2 => xor_i_i_reg_2111(3),
      O => \icmp_ln724_reg_2194[0]_i_6_n_2\
    );
\icmp_ln724_reg_2194[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000096"
    )
        port map (
      I0 => x_phase_reg_2081,
      I1 => xor_i_i_reg_2111(0),
      I2 => \^z_reg_2146_reg[0]_0\,
      I3 => xor_i_i_reg_2111(1),
      I4 => xor_i_i_reg_2111(2),
      O => \icmp_ln724_reg_2194[0]_i_7_n_2\
    );
\icmp_ln724_reg_2194_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => icmp_ln724_reg_2194,
      Q => icmp_ln724_reg_2194_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln724_reg_2194_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_2194_pp0_iter1_reg,
      Q => icmp_ln724_reg_2194_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln724_reg_2194_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_2194_pp0_iter2_reg,
      Q => icmp_ln724_reg_2194_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln724_reg_2194_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_2194_pp0_iter3_reg,
      Q => icmp_ln724_reg_2194_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln724_reg_2194_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_2194_pp0_iter4_reg,
      Q => icmp_ln724_reg_2194_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln724_reg_2194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => icmp_ln724_fu_810_p2,
      Q => icmp_ln724_reg_2194,
      R => '0'
    );
\icmp_ln724_reg_2194_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln724_reg_2194_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln724_reg_2194_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln724_fu_810_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln724_reg_2194_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln724_reg_2194[0]_i_3_n_2\
    );
\icmp_ln724_reg_2194_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln724_reg_2194_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln724_reg_2194_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln724_reg_2194_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln724_reg_2194_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln724_reg_2194_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln724_reg_2194[0]_i_4_n_2\,
      S(2) => \icmp_ln724_reg_2194[0]_i_5_n_2\,
      S(1) => \icmp_ln724_reg_2194[0]_i_6_n_2\,
      S(0) => \icmp_ln724_reg_2194[0]_i_7_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(5),
      I1 => trunc_ln180_1_reg_2283(3),
      I2 => trunc_ln180_1_reg_2283(0),
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => trunc_ln180_1_reg_2283(2),
      I5 => trunc_ln180_1_reg_2283(4),
      O => \icmp_ln878_3_reg_2332[0]_i_10_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8578013BBD7"
    )
        port map (
      I0 => tmp_1_reg_2289,
      I1 => trunc_ln180_1_reg_2283(6),
      I2 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      I3 => trunc_ln180_1_reg_2283(7),
      I4 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I5 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      O => \icmp_ln878_3_reg_2332[0]_i_2_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I2 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      O => \icmp_ln878_3_reg_2332[0]_i_3_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      I3 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      O => \icmp_ln878_3_reg_2332[0]_i_4_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(1),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(0),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => tmp_2_reg_2300,
      I5 => trunc_ln180_2_reg_2294(0),
      O => \icmp_ln878_3_reg_2332[0]_i_5_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009096006600660"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I1 => trunc_ln180_1_reg_2283(7),
      I2 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      I3 => trunc_ln180_1_reg_2283(6),
      I4 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      I5 => tmp_1_reg_2289,
      O => \icmp_ln878_3_reg_2332[0]_i_6_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I1 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      I3 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      O => \icmp_ln878_3_reg_2332[0]_i_7_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I1 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      I3 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      O => \icmp_ln878_3_reg_2332[0]_i_8_n_2\
    );
\icmp_ln878_3_reg_2332[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966900000000CC33"
    )
        port map (
      I0 => tmp_2_reg_2300,
      I1 => trunc_ln180_2_reg_2294(1),
      I2 => tmp_1_reg_2289,
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => trunc_ln180_2_reg_2294(0),
      I5 => trunc_ln180_1_reg_2283(0),
      O => \icmp_ln878_3_reg_2332[0]_i_9_n_2\
    );
\icmp_ln878_3_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => icmp_ln878_3_fu_1498_p2,
      Q => icmp_ln878_3_reg_2332,
      R => '0'
    );
\icmp_ln878_3_reg_2332_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_3_fu_1498_p2,
      CO(2) => \icmp_ln878_3_reg_2332_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln878_3_reg_2332_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln878_3_reg_2332_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_3_reg_2332[0]_i_2_n_2\,
      DI(2) => \icmp_ln878_3_reg_2332[0]_i_3_n_2\,
      DI(1) => \icmp_ln878_3_reg_2332[0]_i_4_n_2\,
      DI(0) => \icmp_ln878_3_reg_2332[0]_i_5_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_3_reg_2332_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_3_reg_2332[0]_i_6_n_2\,
      S(2) => \icmp_ln878_3_reg_2332[0]_i_7_n_2\,
      S(1) => \icmp_ln878_3_reg_2332[0]_i_8_n_2\,
      S(0) => \icmp_ln878_3_reg_2332[0]_i_9_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(7),
      I1 => trunc_ln180_3_reg_2305(6),
      I2 => \icmp_ln878_4_reg_2337[0]_i_16_n_2\,
      I3 => tmp_3_reg_2311,
      O => \icmp_ln878_4_reg_2337[0]_i_10_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(6),
      I1 => \icmp_ln878_4_reg_2337[0]_i_16_n_2\,
      I2 => tmp_3_reg_2311,
      O => \icmp_ln878_4_reg_2337[0]_i_11_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(5),
      I1 => \icmp_ln878_4_reg_2337[0]_i_17_n_2\,
      I2 => tmp_3_reg_2311,
      O => \icmp_ln878_4_reg_2337[0]_i_12_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(4),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(3),
      I3 => trunc_ln180_3_reg_2305(0),
      I4 => trunc_ln180_3_reg_2305(1),
      I5 => trunc_ln180_3_reg_2305(2),
      O => \icmp_ln878_4_reg_2337[0]_i_13_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(3),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(2),
      I3 => trunc_ln180_3_reg_2305(1),
      I4 => trunc_ln180_3_reg_2305(0),
      O => \icmp_ln878_4_reg_2337[0]_i_14_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(2),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(0),
      I3 => trunc_ln180_3_reg_2305(1),
      O => \icmp_ln878_4_reg_2337[0]_i_15_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(5),
      I1 => trunc_ln180_3_reg_2305(3),
      I2 => trunc_ln180_3_reg_2305(0),
      I3 => trunc_ln180_3_reg_2305(1),
      I4 => trunc_ln180_3_reg_2305(2),
      I5 => trunc_ln180_3_reg_2305(4),
      O => \icmp_ln878_4_reg_2337[0]_i_16_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(4),
      I1 => trunc_ln180_3_reg_2305(2),
      I2 => trunc_ln180_3_reg_2305(1),
      I3 => trunc_ln180_3_reg_2305(0),
      I4 => trunc_ln180_3_reg_2305(3),
      O => \icmp_ln878_4_reg_2337[0]_i_17_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80002AAEA0A83AF"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I1 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      I2 => trunc_ln180_1_reg_2283(6),
      I3 => tmp_1_reg_2289,
      I4 => trunc_ln180_1_reg_2283(7),
      I5 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_2_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I1 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I2 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      I3 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_3_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I1 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I2 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      I3 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_4_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(1),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(0),
      I3 => trunc_ln180_1_reg_2283(1),
      I4 => tmp_1_reg_2289,
      I5 => trunc_ln180_1_reg_2283(0),
      O => \icmp_ln878_4_reg_2337[0]_i_5_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6009090906609090"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(7),
      I1 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I2 => trunc_ln180_1_reg_2283(6),
      I3 => \icmp_ln878_3_reg_2332[0]_i_10_n_2\,
      I4 => tmp_1_reg_2289,
      I5 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_6_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_12_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I2 => \enable_V_3_reg_2326[0]_i_13_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_7_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \enable_V_3_reg_2326[0]_i_14_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I2 => \enable_V_3_reg_2326[0]_i_15_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      O => \icmp_ln878_4_reg_2337[0]_i_8_n_2\
    );
\icmp_ln878_4_reg_2337[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln180_1_reg_2283(0),
      I1 => tmp_1_reg_2289,
      I2 => trunc_ln180_1_reg_2283(1),
      I3 => trunc_ln180_3_reg_2305(0),
      I4 => tmp_3_reg_2311,
      I5 => trunc_ln180_3_reg_2305(1),
      O => \icmp_ln878_4_reg_2337[0]_i_9_n_2\
    );
\icmp_ln878_4_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => icmp_ln878_4_fu_1504_p2,
      Q => icmp_ln878_4_reg_2337,
      R => '0'
    );
\icmp_ln878_4_reg_2337_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_4_fu_1504_p2,
      CO(2) => \icmp_ln878_4_reg_2337_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln878_4_reg_2337_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln878_4_reg_2337_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_4_reg_2337[0]_i_2_n_2\,
      DI(2) => \icmp_ln878_4_reg_2337[0]_i_3_n_2\,
      DI(1) => \icmp_ln878_4_reg_2337[0]_i_4_n_2\,
      DI(0) => \icmp_ln878_4_reg_2337[0]_i_5_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_4_reg_2337_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_4_reg_2337[0]_i_6_n_2\,
      S(2) => \icmp_ln878_4_reg_2337[0]_i_7_n_2\,
      S(1) => \icmp_ln878_4_reg_2337[0]_i_8_n_2\,
      S(0) => \icmp_ln878_4_reg_2337[0]_i_9_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_2_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I2 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_3_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I1 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I2 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      I3 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_4_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln180_3_reg_2305(1),
      I1 => tmp_3_reg_2311,
      I2 => trunc_ln180_3_reg_2305(0),
      I3 => trunc_ln180_2_reg_2294(1),
      I4 => tmp_2_reg_2300,
      I5 => trunc_ln180_2_reg_2294(0),
      O => \icmp_ln878_5_reg_2342[0]_i_5_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_12_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_10_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_13_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_11_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_6_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_15_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_12_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_17_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_13_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_7_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \enable_V_3_reg_2326[1]_i_19_n_2\,
      I1 => \icmp_ln878_4_reg_2337[0]_i_14_n_2\,
      I2 => \enable_V_3_reg_2326[1]_i_20_n_2\,
      I3 => \icmp_ln878_4_reg_2337[0]_i_15_n_2\,
      O => \icmp_ln878_5_reg_2342[0]_i_8_n_2\
    );
\icmp_ln878_5_reg_2342[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln180_2_reg_2294(0),
      I1 => tmp_2_reg_2300,
      I2 => trunc_ln180_2_reg_2294(1),
      I3 => trunc_ln180_3_reg_2305(0),
      I4 => tmp_3_reg_2311,
      I5 => trunc_ln180_3_reg_2305(1),
      O => \icmp_ln878_5_reg_2342[0]_i_9_n_2\
    );
\icmp_ln878_5_reg_2342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => icmp_ln878_5_fu_1510_p2,
      Q => icmp_ln878_5_reg_2342,
      R => '0'
    );
\icmp_ln878_5_reg_2342_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln878_5_fu_1510_p2,
      CO(2) => \icmp_ln878_5_reg_2342_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln878_5_reg_2342_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln878_5_reg_2342_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_5_reg_2342[0]_i_2_n_2\,
      DI(2) => \icmp_ln878_5_reg_2342[0]_i_3_n_2\,
      DI(1) => \icmp_ln878_5_reg_2342[0]_i_4_n_2\,
      DI(0) => \icmp_ln878_5_reg_2342[0]_i_5_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_5_reg_2342_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_5_reg_2342[0]_i_6_n_2\,
      S(2) => \icmp_ln878_5_reg_2342[0]_i_7_n_2\,
      S(1) => \icmp_ln878_5_reg_2342[0]_i_8_n_2\,
      S(0) => \icmp_ln878_5_reg_2342[0]_i_9_n_2\
    );
\idxprom238_t_i_i_reg_2122[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AE"
    )
        port map (
      I0 => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => idxprom369_t_i_i_fu_738_p3(1),
      O => \idxprom238_t_i_i_reg_2122[1]_i_1_n_2\
    );
\idxprom238_t_i_i_reg_2122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idxprom238_t_i_i_reg_2122[1]_i_1_n_2\,
      Q => \idxprom238_t_i_i_reg_2122_reg_n_2_[1]\,
      R => '0'
    );
\idxprom369_t_i_i_reg_2127[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => din3(1),
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => idxprom369_t_i_i_fu_738_p3(1),
      O => \idxprom369_t_i_i_reg_2127[1]_i_1_n_2\
    );
\idxprom369_t_i_i_reg_2127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idxprom369_t_i_i_reg_2127[1]_i_1_n_2\,
      Q => din3(1),
      R => '0'
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => imgRB_empty_n,
      I1 => DebayerRandBatG_U0_srcImg_read,
      I2 => imgRB_full_n,
      I3 => ap_enable_reg_pp0_iter7_reg_n_2,
      I4 => tmp_9_reg_2198_pp0_iter6_reg,
      I5 => lineBuffer_val_V_1_U_n_16,
      O => internal_empty_n_reg
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => DebayerRandBatG_U0_srcImg_read,
      I1 => imgRB_empty_n,
      I2 => lineBuffer_val_V_1_U_n_16,
      I3 => tmp_9_reg_2198_pp0_iter6_reg,
      I4 => ap_enable_reg_pp0_iter7_reg_n_2,
      I5 => imgRB_full_n,
      O => mOutPtr110_out
    );
\lhs_V_3_reg_2361[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(3),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(3)
    );
\lhs_V_3_reg_2361[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(2),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(2)
    );
\lhs_V_3_reg_2361[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(1),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(1)
    );
\lhs_V_3_reg_2361[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(0),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(0)
    );
\lhs_V_3_reg_2361[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(3),
      I5 => ret_21_reg_2347(3),
      O => \lhs_V_3_reg_2361[3]_i_6_n_2\
    );
\lhs_V_3_reg_2361[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(2),
      I5 => ret_21_reg_2347(2),
      O => \lhs_V_3_reg_2361[3]_i_7_n_2\
    );
\lhs_V_3_reg_2361[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(1),
      I5 => ret_21_reg_2347(1),
      O => \lhs_V_3_reg_2361[3]_i_8_n_2\
    );
\lhs_V_3_reg_2361[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(0),
      I5 => ret_21_reg_2347(0),
      O => \lhs_V_3_reg_2361[3]_i_9_n_2\
    );
\lhs_V_3_reg_2361[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(7),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(7)
    );
\lhs_V_3_reg_2361[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(6),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(6)
    );
\lhs_V_3_reg_2361[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(5),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(5)
    );
\lhs_V_3_reg_2361[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ret_22_reg_2352(4),
      I1 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      O => sext_ln1345_1_fu_1641_p1(4)
    );
\lhs_V_3_reg_2361[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(7),
      I5 => ret_21_reg_2347(7),
      O => \lhs_V_3_reg_2361[7]_i_6_n_2\
    );
\lhs_V_3_reg_2361[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(6),
      I5 => ret_21_reg_2347(6),
      O => \lhs_V_3_reg_2361[7]_i_7_n_2\
    );
\lhs_V_3_reg_2361[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(5),
      I5 => ret_21_reg_2347(5),
      O => \lhs_V_3_reg_2361[7]_i_8_n_2\
    );
\lhs_V_3_reg_2361[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708F7F700FF0000"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I4 => ret_22_reg_2352(4),
      I5 => ret_21_reg_2347(4),
      O => \lhs_V_3_reg_2361[7]_i_9_n_2\
    );
\lhs_V_3_reg_2361[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      O => add_ln1346_reg_23660
    );
\lhs_V_3_reg_2361[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F3FFFFF3F3F"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      I1 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I2 => icmp_ln878_5_reg_2342,
      I3 => icmp_ln878_4_reg_2337,
      I4 => icmp_ln878_3_reg_2332,
      I5 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      O => \lhs_V_3_reg_2361[9]_i_10_n_2\
    );
\lhs_V_3_reg_2361[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I1 => ret_22_reg_2352(8),
      O => \lhs_V_3_reg_2361[9]_i_3_n_2\
    );
\lhs_V_3_reg_2361[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F708F70000FF00"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_6_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_7_n_2\,
      I2 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I3 => ret_22_reg_2352(8),
      I4 => \lhs_V_3_reg_2361[9]_i_5_n_2\,
      I5 => ret_21_reg_2347(8),
      O => \lhs_V_3_reg_2361[9]_i_4_n_2\
    );
\lhs_V_3_reg_2361[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \lhs_V_3_reg_2361[9]_i_9_n_2\,
      I1 => \lhs_V_3_reg_2361[9]_i_8_n_2\,
      I2 => \add_ln1346_reg_2366[9]_i_5_n_2\,
      O => \lhs_V_3_reg_2361[9]_i_5_n_2\
    );
\lhs_V_3_reg_2361[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I1 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I2 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      I3 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      I4 => icmp_ln878_4_reg_2337,
      I5 => icmp_ln878_5_reg_2342,
      O => \lhs_V_3_reg_2361[9]_i_6_n_2\
    );
\lhs_V_3_reg_2361[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      I1 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I2 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I3 => \lhs_V_3_reg_2361[9]_i_10_n_2\,
      O => \lhs_V_3_reg_2361[9]_i_7_n_2\
    );
\lhs_V_3_reg_2361[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I1 => \enable_V_3_reg_2326_reg_n_2_[1]\,
      I2 => icmp_ln878_3_reg_2332,
      I3 => icmp_ln878_4_reg_2337,
      I4 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I5 => icmp_ln724_reg_2194_pp0_iter3_reg,
      O => \lhs_V_3_reg_2361[9]_i_8_n_2\
    );
\lhs_V_3_reg_2361[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \icmp_ln585_reg_2151_pp0_iter3_reg_reg_n_2_[0]\,
      I1 => icmp_ln724_reg_2194_pp0_iter3_reg,
      I2 => icmp_ln878_5_reg_2342,
      I3 => \enable_V_3_reg_2326_reg_n_2_[2]\,
      I4 => icmp_ln878_3_reg_2332,
      I5 => \enable_V_3_reg_2326_reg_n_2_[0]\,
      O => \lhs_V_3_reg_2361[9]_i_9_n_2\
    );
\lhs_V_3_reg_2361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(0),
      Q => lhs_V_3_reg_2361(0),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(1),
      Q => lhs_V_3_reg_2361(1),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(2),
      Q => lhs_V_3_reg_2361(2),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(3),
      Q => lhs_V_3_reg_2361(3),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lhs_V_3_reg_2361_reg[3]_i_1_n_2\,
      CO(2) => \lhs_V_3_reg_2361_reg[3]_i_1_n_3\,
      CO(1) => \lhs_V_3_reg_2361_reg[3]_i_1_n_4\,
      CO(0) => \lhs_V_3_reg_2361_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1345_1_fu_1641_p1(3 downto 0),
      O(3 downto 0) => lhs_V_3_fu_1645_p2(3 downto 0),
      S(3) => \lhs_V_3_reg_2361[3]_i_6_n_2\,
      S(2) => \lhs_V_3_reg_2361[3]_i_7_n_2\,
      S(1) => \lhs_V_3_reg_2361[3]_i_8_n_2\,
      S(0) => \lhs_V_3_reg_2361[3]_i_9_n_2\
    );
\lhs_V_3_reg_2361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(4),
      Q => lhs_V_3_reg_2361(4),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(5),
      Q => lhs_V_3_reg_2361(5),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(6),
      Q => lhs_V_3_reg_2361(6),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(7),
      Q => lhs_V_3_reg_2361(7),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lhs_V_3_reg_2361_reg[3]_i_1_n_2\,
      CO(3) => \lhs_V_3_reg_2361_reg[7]_i_1_n_2\,
      CO(2) => \lhs_V_3_reg_2361_reg[7]_i_1_n_3\,
      CO(1) => \lhs_V_3_reg_2361_reg[7]_i_1_n_4\,
      CO(0) => \lhs_V_3_reg_2361_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln1345_1_fu_1641_p1(7 downto 4),
      O(3 downto 0) => lhs_V_3_fu_1645_p2(7 downto 4),
      S(3) => \lhs_V_3_reg_2361[7]_i_6_n_2\,
      S(2) => \lhs_V_3_reg_2361[7]_i_7_n_2\,
      S(1) => \lhs_V_3_reg_2361[7]_i_8_n_2\,
      S(0) => \lhs_V_3_reg_2361[7]_i_9_n_2\
    );
\lhs_V_3_reg_2361_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(8),
      Q => lhs_V_3_reg_2361(8),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1346_reg_23660,
      D => lhs_V_3_fu_1645_p2(9),
      Q => lhs_V_3_reg_2361(9),
      R => '0'
    );
\lhs_V_3_reg_2361_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \lhs_V_3_reg_2361_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_lhs_V_3_reg_2361_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \lhs_V_3_reg_2361_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \lhs_V_3_reg_2361[9]_i_3_n_2\,
      O(3 downto 2) => \NLW_lhs_V_3_reg_2361_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => lhs_V_3_fu_1645_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \lhs_V_3_reg_2361[9]_i_4_n_2\
    );
lineBuffer_val_V_0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0
     port map (
      Q(0) => ap_CS_fsm_pp0_stage0,
      addr1(11 downto 0) => lineBuffer_val_V_0_address1(11 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      d0(23 downto 0) => d0(23 downto 0),
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      q1(23 downto 0) => \^q1\(23 downto 0),
      ram_reg_0 => lineBuffer_val_V_1_U_n_16,
      ram_reg_0_0(11 downto 0) => lineBuffer_val_V_0_addr_reg_2164(11 downto 0),
      we0 => \^debayerratborbatr_u0_srcimg_read\
    );
\lineBuffer_val_V_0_addr_reg_2164[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => icmp_ln595_fu_784_p2,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln585_fu_763_p2,
      O => cmp110_i_i_reg_21750
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(0),
      Q => lineBuffer_val_V_0_addr_reg_2164(0),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(10),
      Q => lineBuffer_val_V_0_addr_reg_2164(10),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(11),
      Q => lineBuffer_val_V_0_addr_reg_2164(11),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(1),
      Q => lineBuffer_val_V_0_addr_reg_2164(1),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(2),
      Q => lineBuffer_val_V_0_addr_reg_2164(2),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(3),
      Q => lineBuffer_val_V_0_addr_reg_2164(3),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(4),
      Q => lineBuffer_val_V_0_addr_reg_2164(4),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(5),
      Q => lineBuffer_val_V_0_addr_reg_2164(5),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(6),
      Q => lineBuffer_val_V_0_addr_reg_2164(6),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(7),
      Q => lineBuffer_val_V_0_addr_reg_2164(7),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(8),
      Q => lineBuffer_val_V_0_addr_reg_2164(8),
      R => '0'
    );
\lineBuffer_val_V_0_addr_reg_2164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_21750,
      D => lineBuffer_val_V_0_address1(9),
      Q => lineBuffer_val_V_0_addr_reg_2164(9),
      R => '0'
    );
lineBuffer_val_V_1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR_lineBuffer_val_V_0_11
     port map (
      D(7) => lineBuffer_val_V_1_U_n_51,
      D(6) => lineBuffer_val_V_1_U_n_52,
      D(5) => lineBuffer_val_V_1_U_n_53,
      D(4) => lineBuffer_val_V_1_U_n_54,
      D(3) => lineBuffer_val_V_1_U_n_55,
      D(2) => lineBuffer_val_V_1_U_n_56,
      D(1) => lineBuffer_val_V_1_U_n_57,
      D(0) => lineBuffer_val_V_1_U_n_58,
      DI(3) => \trunc_ln180_reg_2267[3]_i_2_n_2\,
      DI(2) => \trunc_ln180_reg_2267[3]_i_3_n_2\,
      DI(1) => \trunc_ln180_reg_2267[3]_i_4_n_2\,
      DI(0) => \trunc_ln180_reg_2267[3]_i_5_n_2\,
      O(0) => lineBuffer_val_V_1_U_n_99,
      Q(11) => \z_1_reg_378_reg_n_2_[11]\,
      Q(10) => \z_1_reg_378_reg_n_2_[10]\,
      Q(9) => \z_1_reg_378_reg_n_2_[9]\,
      Q(8) => \z_1_reg_378_reg_n_2_[8]\,
      Q(7) => \z_1_reg_378_reg_n_2_[7]\,
      Q(6) => \z_1_reg_378_reg_n_2_[6]\,
      Q(5) => \z_1_reg_378_reg_n_2_[5]\,
      Q(4) => \z_1_reg_378_reg_n_2_[4]\,
      Q(3) => \z_1_reg_378_reg_n_2_[3]\,
      Q(2) => \z_1_reg_378_reg_n_2_[2]\,
      Q(1) => \z_1_reg_378_reg_n_2_[1]\,
      Q(0) => \z_1_reg_378_reg_n_2_[0]\,
      addr1(11 downto 0) => lineBuffer_val_V_0_address1(11 downto 0),
      ap_clk => ap_clk,
      ap_condition_799 => ap_condition_799,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_0_0_fu_184(7 downto 0),
      \ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_0_2_fu_192(7 downto 0),
      cmp110_i_i_reg_2175_pp0_iter1_reg => cmp110_i_i_reg_2175_pp0_iter1_reg,
      cmp140_i_i_reg_2139 => cmp140_i_i_reg_2139,
      cmp37_i_i_reg_2135 => \^cmp37_i_i_reg_2135\,
      din3(0) => din3(1),
      icmp_ln595_reg_2160 => icmp_ln595_reg_2160,
      icmp_ln595_reg_2160_pp0_iter1_reg => icmp_ln595_reg_2160_pp0_iter1_reg,
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      lineBuffer_val_V_0_ce1 => lineBuffer_val_V_0_ce1,
      lineBuffer_val_V_1_ce0 => lineBuffer_val_V_1_ce0,
      \pixWindow_val_val_V_0_0_0_fu_184_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_1_0_fu_196(7 downto 0),
      \pixWindow_val_val_V_0_0_1_fu_188_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_1_1_fu_200(7 downto 0),
      \pixWindow_val_val_V_0_0_2_fu_192_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_1_2_fu_204(7 downto 0),
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(7) => lineBuffer_val_V_1_U_n_91,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(6) => lineBuffer_val_V_1_U_n_92,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(5) => lineBuffer_val_V_1_U_n_93,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(4) => lineBuffer_val_V_1_U_n_94,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(3) => lineBuffer_val_V_1_U_n_95,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(2) => lineBuffer_val_V_1_U_n_96,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(1) => lineBuffer_val_V_1_U_n_97,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\(0) => lineBuffer_val_V_1_U_n_98,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(7) => lineBuffer_val_V_1_U_n_100,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(6) => lineBuffer_val_V_1_U_n_101,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(5) => lineBuffer_val_V_1_U_n_102,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(4) => lineBuffer_val_V_1_U_n_103,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(3) => lineBuffer_val_V_1_U_n_104,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(2) => lineBuffer_val_V_1_U_n_105,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(1) => lineBuffer_val_V_1_U_n_106,
      \pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]_0\(0) => lineBuffer_val_V_1_U_n_107,
      q1(23 downto 16) => pixWindow_val_val_V_0_2_2_fu_276(7 downto 0),
      q1(15 downto 8) => pixWindow_val_val_V_0_2_1_fu_272(7 downto 0),
      q1(7 downto 0) => pixWindow_val_val_V_0_2_0_fu_268(7 downto 0),
      ram_reg_0 => lineBuffer_val_V_1_U_n_59,
      ram_reg_0_0 => lineBuffer_val_V_1_U_n_60,
      ram_reg_0_1 => lineBuffer_val_V_1_U_n_61,
      ram_reg_0_10(7 downto 0) => pixWindow_val_val_V_1_1_0_1_fu_256(7 downto 0),
      ram_reg_0_11(7 downto 0) => pixWindow_val_val_V_2_2_0_fu_244(7 downto 0),
      ram_reg_0_12 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      ram_reg_0_2 => lineBuffer_val_V_1_U_n_62,
      ram_reg_0_3 => lineBuffer_val_V_1_U_n_63,
      ram_reg_0_4 => lineBuffer_val_V_1_U_n_64,
      ram_reg_0_5 => lineBuffer_val_V_1_U_n_65,
      ram_reg_0_6 => lineBuffer_val_V_1_U_n_66,
      ram_reg_0_7(7) => lineBuffer_val_V_1_U_n_67,
      ram_reg_0_7(6) => lineBuffer_val_V_1_U_n_68,
      ram_reg_0_7(5) => lineBuffer_val_V_1_U_n_69,
      ram_reg_0_7(4) => lineBuffer_val_V_1_U_n_70,
      ram_reg_0_7(3) => lineBuffer_val_V_1_U_n_71,
      ram_reg_0_7(2) => lineBuffer_val_V_1_U_n_72,
      ram_reg_0_7(1) => lineBuffer_val_V_1_U_n_73,
      ram_reg_0_7(0) => lineBuffer_val_V_1_U_n_74,
      ram_reg_0_8(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0_9 => ap_enable_reg_pp0_iter7_reg_n_2,
      ram_reg_1 => lineBuffer_val_V_1_U_n_19,
      ram_reg_1_0 => lineBuffer_val_V_1_U_n_44,
      ram_reg_1_1(7) => lineBuffer_val_V_1_U_n_75,
      ram_reg_1_1(6) => lineBuffer_val_V_1_U_n_76,
      ram_reg_1_1(5) => lineBuffer_val_V_1_U_n_77,
      ram_reg_1_1(4) => lineBuffer_val_V_1_U_n_78,
      ram_reg_1_1(3) => lineBuffer_val_V_1_U_n_79,
      ram_reg_1_1(2) => lineBuffer_val_V_1_U_n_80,
      ram_reg_1_1(1) => lineBuffer_val_V_1_U_n_81,
      ram_reg_1_1(0) => lineBuffer_val_V_1_U_n_82,
      ram_reg_1_2(7) => lineBuffer_val_V_1_U_n_83,
      ram_reg_1_2(6) => lineBuffer_val_V_1_U_n_84,
      ram_reg_1_2(5) => lineBuffer_val_V_1_U_n_85,
      ram_reg_1_2(4) => lineBuffer_val_V_1_U_n_86,
      ram_reg_1_2(3) => lineBuffer_val_V_1_U_n_87,
      ram_reg_1_2(2) => lineBuffer_val_V_1_U_n_88,
      ram_reg_1_2(1) => lineBuffer_val_V_1_U_n_89,
      ram_reg_1_2(0) => lineBuffer_val_V_1_U_n_90,
      ram_reg_1_3(8 downto 0) => ret_23_fu_1294_p2(8 downto 0),
      ram_reg_1_4(7 downto 0) => pixWindow_val_val_V_1_1_1_1_fu_260(7 downto 0),
      ram_reg_1_5(7 downto 0) => pixWindow_val_val_V_2_2_1_fu_248(7 downto 0),
      ram_reg_2 => lineBuffer_val_V_1_U_n_45,
      ram_reg_2_0 => lineBuffer_val_V_1_U_n_46,
      ram_reg_2_1 => lineBuffer_val_V_1_U_n_47,
      ram_reg_2_2 => lineBuffer_val_V_1_U_n_48,
      ram_reg_2_3 => lineBuffer_val_V_1_U_n_49,
      ram_reg_2_4 => lineBuffer_val_V_1_U_n_50,
      ram_reg_2_5 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      ram_reg_2_6(7 downto 0) => pixWindow_val_val_V_1_1_2_1_fu_264(7 downto 0),
      ram_reg_2_7(7 downto 0) => pixWindow_val_val_V_2_2_2_fu_252(7 downto 0),
      ram_reg_2_8(11) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[11]\,
      ram_reg_2_8(10) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[10]\,
      ram_reg_2_8(9) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[9]\,
      ram_reg_2_8(8) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[8]\,
      ram_reg_2_8(7) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[7]\,
      ram_reg_2_8(6) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[6]\,
      ram_reg_2_8(5) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[5]\,
      ram_reg_2_8(4) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[4]\,
      ram_reg_2_8(3) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[3]\,
      ram_reg_2_8(2) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[2]\,
      ram_reg_2_8(1) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[1]\,
      ram_reg_2_8(0) => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[0]\,
      tmp_9_reg_2198_pp0_iter6_reg => tmp_9_reg_2198_pp0_iter6_reg,
      \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\ => lineBuffer_val_V_1_U_n_16,
      \trunc_ln180_2_reg_2294_reg[3]\(3) => \trunc_ln180_2_reg_2294[3]_i_2_n_2\,
      \trunc_ln180_2_reg_2294_reg[3]\(2) => \trunc_ln180_2_reg_2294[3]_i_3_n_2\,
      \trunc_ln180_2_reg_2294_reg[3]\(1) => \trunc_ln180_2_reg_2294[3]_i_4_n_2\,
      \trunc_ln180_2_reg_2294_reg[3]\(0) => \trunc_ln180_2_reg_2294[3]_i_5_n_2\,
      \trunc_ln180_2_reg_2294_reg[7]\(3) => \trunc_ln180_2_reg_2294[7]_i_2_n_2\,
      \trunc_ln180_2_reg_2294_reg[7]\(2) => \trunc_ln180_2_reg_2294[7]_i_3_n_2\,
      \trunc_ln180_2_reg_2294_reg[7]\(1) => \trunc_ln180_2_reg_2294[7]_i_4_n_2\,
      \trunc_ln180_2_reg_2294_reg[7]\(0) => \trunc_ln180_2_reg_2294[7]_i_5_n_2\,
      \trunc_ln180_2_reg_2294_reg[7]_0\(7 downto 0) => pixWindow_val_val_V_1_1_1_fu_212(7 downto 0),
      \trunc_ln180_2_reg_2294_reg[7]_i_1\(0) => lineBuffer_val_V_1_U_n_108,
      \trunc_ln180_reg_2267_reg[7]\(3) => \trunc_ln180_reg_2267[7]_i_2_n_2\,
      \trunc_ln180_reg_2267_reg[7]\(2) => \trunc_ln180_reg_2267[7]_i_3_n_2\,
      \trunc_ln180_reg_2267_reg[7]\(1) => \trunc_ln180_reg_2267[7]_i_4_n_2\,
      \trunc_ln180_reg_2267_reg[7]\(0) => \trunc_ln180_reg_2267[7]_i_5_n_2\,
      z_reg_2146_reg(11 downto 0) => z_reg_2146_reg(11 downto 0),
      z_reg_2146_reg_0_sp_1 => \^z_reg_2146_reg[0]_0\,
      \zext_ln1347_1_reg_2262_reg[7]\(7 downto 0) => pixWindow_val_val_V_0_0_1_fu_188(7 downto 0)
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => DebayerRatBorBatR_U0_ap_ready
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => tmp_9_reg_2198_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7_reg_n_2,
      I3 => imgRB_full_n,
      O => \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => bayerPhase_c_empty_n,
      I4 => \^q\(0),
      I5 => bayerPhase_c9_full_n,
      O => start_once_reg_reg_1
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => DebayerRatBorBatR_U0_ap_start,
      I2 => start_for_DebayerRandBatG_U0_full_n,
      O => start_once_reg_reg_0
    );
\out_y_cast626_i_i_reg_2106[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(10),
      I1 => \out_y_cast626_i_i_reg_2106[10]_i_2_n_2\,
      I2 => \^y_reg_367_reg[10]_0\(8),
      I3 => \^y_reg_367_reg[10]_0\(2),
      I4 => \^y_reg_367_reg[10]_0\(9),
      I5 => \^y_reg_367_reg[10]_0\(4),
      O => out_y_fu_700_p2(10)
    );
\out_y_cast626_i_i_reg_2106[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(1),
      I1 => \^y_reg_367_reg[10]_0\(0),
      I2 => \^y_reg_367_reg[10]_0\(5),
      I3 => \^y_reg_367_reg[10]_0\(6),
      I4 => \^y_reg_367_reg[10]_0\(3),
      I5 => \^y_reg_367_reg[10]_0\(7),
      O => \out_y_cast626_i_i_reg_2106[10]_i_2_n_2\
    );
\out_y_cast626_i_i_reg_2106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => out_y_fu_700_p2(10),
      Q => out_y_cast626_i_i_reg_2106(10),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_74,
      Q => pixWindow_val_val_V_0_0_0_fu_184(0),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_73,
      Q => pixWindow_val_val_V_0_0_0_fu_184(1),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_72,
      Q => pixWindow_val_val_V_0_0_0_fu_184(2),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_71,
      Q => pixWindow_val_val_V_0_0_0_fu_184(3),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_70,
      Q => pixWindow_val_val_V_0_0_0_fu_184(4),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_69,
      Q => pixWindow_val_val_V_0_0_0_fu_184(5),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_68,
      Q => pixWindow_val_val_V_0_0_0_fu_184(6),
      R => '0'
    );
\pixWindow_val_val_V_0_0_0_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_67,
      Q => pixWindow_val_val_V_0_0_0_fu_184(7),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_90,
      Q => pixWindow_val_val_V_0_0_1_fu_188(0),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_89,
      Q => pixWindow_val_val_V_0_0_1_fu_188(1),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_88,
      Q => pixWindow_val_val_V_0_0_1_fu_188(2),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_87,
      Q => pixWindow_val_val_V_0_0_1_fu_188(3),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_86,
      Q => pixWindow_val_val_V_0_0_1_fu_188(4),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_85,
      Q => pixWindow_val_val_V_0_0_1_fu_188(5),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_84,
      Q => pixWindow_val_val_V_0_0_1_fu_188(6),
      R => '0'
    );
\pixWindow_val_val_V_0_0_1_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_83,
      Q => pixWindow_val_val_V_0_0_1_fu_188(7),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_58,
      Q => pixWindow_val_val_V_0_0_2_fu_192(0),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_57,
      Q => pixWindow_val_val_V_0_0_2_fu_192(1),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_56,
      Q => pixWindow_val_val_V_0_0_2_fu_192(2),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_55,
      Q => pixWindow_val_val_V_0_0_2_fu_192(3),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_54,
      Q => pixWindow_val_val_V_0_0_2_fu_192(4),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_53,
      Q => pixWindow_val_val_V_0_0_2_fu_192(5),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_52,
      Q => pixWindow_val_val_V_0_0_2_fu_192(6),
      R => '0'
    );
\pixWindow_val_val_V_0_0_2_fu_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => lineBuffer_val_V_1_U_n_51,
      Q => pixWindow_val_val_V_0_0_2_fu_192(7),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(0),
      Q => pixWindow_val_val_V_0_1_0_fu_196(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(1),
      Q => pixWindow_val_val_V_0_1_0_fu_196(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(2),
      Q => pixWindow_val_val_V_0_1_0_fu_196(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(3),
      Q => pixWindow_val_val_V_0_1_0_fu_196(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(4),
      Q => pixWindow_val_val_V_0_1_0_fu_196(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(5),
      Q => pixWindow_val_val_V_0_1_0_fu_196(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(6),
      Q => pixWindow_val_val_V_0_1_0_fu_196(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_0_fu_196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_0_fu_268(7),
      Q => pixWindow_val_val_V_0_1_0_fu_196(7),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(0),
      Q => pixWindow_val_val_V_0_1_1_fu_200(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(1),
      Q => pixWindow_val_val_V_0_1_1_fu_200(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(2),
      Q => pixWindow_val_val_V_0_1_1_fu_200(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(3),
      Q => pixWindow_val_val_V_0_1_1_fu_200(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(4),
      Q => pixWindow_val_val_V_0_1_1_fu_200(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(5),
      Q => pixWindow_val_val_V_0_1_1_fu_200(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(6),
      Q => pixWindow_val_val_V_0_1_1_fu_200(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_1_fu_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_1_fu_272(7),
      Q => pixWindow_val_val_V_0_1_1_fu_200(7),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(0),
      Q => pixWindow_val_val_V_0_1_2_fu_204(0),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(1),
      Q => pixWindow_val_val_V_0_1_2_fu_204(1),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(2),
      Q => pixWindow_val_val_V_0_1_2_fu_204(2),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(3),
      Q => pixWindow_val_val_V_0_1_2_fu_204(3),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(4),
      Q => pixWindow_val_val_V_0_1_2_fu_204(4),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(5),
      Q => pixWindow_val_val_V_0_1_2_fu_204(5),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(6),
      Q => pixWindow_val_val_V_0_1_2_fu_204(6),
      R => '0'
    );
\pixWindow_val_val_V_0_1_2_fu_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_0_2_2_fu_276(7),
      Q => pixWindow_val_val_V_0_1_2_fu_204(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(0),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(1),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(2),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(3),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(4),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(5),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(6),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_1_fu_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(7),
      Q => pixWindow_val_val_V_1_1_0_1_fu_256(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(0),
      Q => pixWindow_val_val_V_1_1_0_fu_208(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(1),
      Q => pixWindow_val_val_V_1_1_0_fu_208(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(2),
      Q => pixWindow_val_val_V_1_1_0_fu_208(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(3),
      Q => pixWindow_val_val_V_1_1_0_fu_208(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(4),
      Q => pixWindow_val_val_V_1_1_0_fu_208(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(5),
      Q => pixWindow_val_val_V_1_1_0_fu_208(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(6),
      Q => pixWindow_val_val_V_1_1_0_fu_208(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_0_fu_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_0_1_fu_256(7),
      Q => pixWindow_val_val_V_1_1_0_fu_208(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(8),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(9),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(10),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(11),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(12),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(13),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(14),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_1_fu_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(15),
      Q => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      O => pixWindow_val_val_V_0_0_0_fu_1840
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      Q => pixWindow_val_val_V_1_1_1_fu_212(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      Q => pixWindow_val_val_V_1_1_1_fu_212(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      Q => pixWindow_val_val_V_1_1_1_fu_212(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      Q => pixWindow_val_val_V_1_1_1_fu_212(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      Q => pixWindow_val_val_V_1_1_1_fu_212(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      Q => pixWindow_val_val_V_1_1_1_fu_212(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      Q => pixWindow_val_val_V_1_1_1_fu_212(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_1_fu_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      Q => pixWindow_val_val_V_1_1_1_fu_212(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(16),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(17),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(18),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(19),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(20),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(21),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(22),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_1_fu_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \^q1\(23),
      Q => pixWindow_val_val_V_1_1_2_1_fu_264(7),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(0),
      Q => pixWindow_val_val_V_1_1_2_fu_216(0),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(1),
      Q => pixWindow_val_val_V_1_1_2_fu_216(1),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(2),
      Q => pixWindow_val_val_V_1_1_2_fu_216(2),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(3),
      Q => pixWindow_val_val_V_1_1_2_fu_216(3),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(4),
      Q => pixWindow_val_val_V_1_1_2_fu_216(4),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(5),
      Q => pixWindow_val_val_V_1_1_2_fu_216(5),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(6),
      Q => pixWindow_val_val_V_1_1_2_fu_216(6),
      R => '0'
    );
\pixWindow_val_val_V_1_1_2_fu_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_1_1_2_1_fu_264(7),
      Q => pixWindow_val_val_V_1_1_2_fu_216(7),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(0),
      O => \pixWindow_val_val_V_2_0_0_fu_220[0]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(1),
      O => \pixWindow_val_val_V_2_0_0_fu_220[1]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(2),
      O => \pixWindow_val_val_V_2_0_0_fu_220[2]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(3),
      O => \pixWindow_val_val_V_2_0_0_fu_220[3]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(4),
      O => \pixWindow_val_val_V_2_0_0_fu_220[4]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(5),
      O => \pixWindow_val_val_V_2_0_0_fu_220[5]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(6),
      O => \pixWindow_val_val_V_2_0_0_fu_220[6]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_0_fu_244(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_0_fu_232(7),
      O => \pixWindow_val_val_V_2_0_0_fu_220[7]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(0),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(1),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(2),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(3),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(4),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(5),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(6),
      R => '0'
    );
\pixWindow_val_val_V_2_0_0_fu_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_0_fu_220[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_0_fu_220(7),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(0),
      O => \pixWindow_val_val_V_2_0_1_fu_224[0]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(1),
      O => \pixWindow_val_val_V_2_0_1_fu_224[1]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(2),
      O => \pixWindow_val_val_V_2_0_1_fu_224[2]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(3),
      O => \pixWindow_val_val_V_2_0_1_fu_224[3]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(4),
      O => \pixWindow_val_val_V_2_0_1_fu_224[4]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(5),
      O => \pixWindow_val_val_V_2_0_1_fu_224[5]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(6),
      O => \pixWindow_val_val_V_2_0_1_fu_224[6]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_1_fu_236(7),
      O => \pixWindow_val_val_V_2_0_1_fu_224[7]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(0),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(1),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(2),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(3),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(4),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(5),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(6),
      R => '0'
    );
\pixWindow_val_val_V_2_0_1_fu_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_1_fu_224[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_1_fu_224(7),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(0),
      O => \pixWindow_val_val_V_2_0_2_fu_228[0]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(1),
      O => \pixWindow_val_val_V_2_0_2_fu_228[1]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(2),
      O => \pixWindow_val_val_V_2_0_2_fu_228[2]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(3),
      O => \pixWindow_val_val_V_2_0_2_fu_228[3]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(4),
      O => \pixWindow_val_val_V_2_0_2_fu_228[4]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(5),
      O => \pixWindow_val_val_V_2_0_2_fu_228[5]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(6),
      O => \pixWindow_val_val_V_2_0_2_fu_228[6]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_2_fu_252(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_1_2_fu_240(7),
      O => \pixWindow_val_val_V_2_0_2_fu_228[7]_i_1_n_2\
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[0]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(0),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[1]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(1),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[2]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(2),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[3]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(3),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[4]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(4),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[5]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(5),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[6]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(6),
      R => '0'
    );
\pixWindow_val_val_V_2_0_2_fu_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => \pixWindow_val_val_V_2_0_2_fu_228[7]_i_1_n_2\,
      Q => pixWindow_val_val_V_2_0_2_fu_228(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(0),
      Q => pixWindow_val_val_V_2_1_0_fu_232(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(1),
      Q => pixWindow_val_val_V_2_1_0_fu_232(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(2),
      Q => pixWindow_val_val_V_2_1_0_fu_232(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(3),
      Q => pixWindow_val_val_V_2_1_0_fu_232(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(4),
      Q => pixWindow_val_val_V_2_1_0_fu_232(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(5),
      Q => pixWindow_val_val_V_2_1_0_fu_232(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(6),
      Q => pixWindow_val_val_V_2_1_0_fu_232(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_0_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_0_fu_244(7),
      Q => pixWindow_val_val_V_2_1_0_fu_232(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(0),
      Q => pixWindow_val_val_V_2_1_1_fu_236(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(1),
      Q => pixWindow_val_val_V_2_1_1_fu_236(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(2),
      Q => pixWindow_val_val_V_2_1_1_fu_236(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(3),
      Q => pixWindow_val_val_V_2_1_1_fu_236(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(4),
      Q => pixWindow_val_val_V_2_1_1_fu_236(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(5),
      Q => pixWindow_val_val_V_2_1_1_fu_236(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(6),
      Q => pixWindow_val_val_V_2_1_1_fu_236(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_1_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_1_fu_248(7),
      Q => pixWindow_val_val_V_2_1_1_fu_236(7),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(0),
      Q => pixWindow_val_val_V_2_1_2_fu_240(0),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(1),
      Q => pixWindow_val_val_V_2_1_2_fu_240(1),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(2),
      Q => pixWindow_val_val_V_2_1_2_fu_240(2),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(3),
      Q => pixWindow_val_val_V_2_1_2_fu_240(3),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(4),
      Q => pixWindow_val_val_V_2_1_2_fu_240(4),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(5),
      Q => pixWindow_val_val_V_2_1_2_fu_240(5),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(6),
      Q => pixWindow_val_val_V_2_1_2_fu_240(6),
      R => '0'
    );
\pixWindow_val_val_V_2_1_2_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixWindow_val_val_V_0_0_0_fu_1840,
      D => pixWindow_val_val_V_2_2_2_fu_252(7),
      Q => pixWindow_val_val_V_2_1_2_fu_240(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(0),
      Q => pixWindow_val_val_V_2_2_0_fu_244(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(1),
      Q => pixWindow_val_val_V_2_2_0_fu_244(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(2),
      Q => pixWindow_val_val_V_2_2_0_fu_244(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(3),
      Q => pixWindow_val_val_V_2_2_0_fu_244(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(4),
      Q => pixWindow_val_val_V_2_2_0_fu_244(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(5),
      Q => pixWindow_val_val_V_2_2_0_fu_244(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(6),
      Q => pixWindow_val_val_V_2_2_0_fu_244(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_0_fu_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(7),
      Q => pixWindow_val_val_V_2_2_0_fu_244(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(0),
      Q => pixWindow_val_val_V_2_2_1_fu_248(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(1),
      Q => pixWindow_val_val_V_2_2_1_fu_248(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(2),
      Q => pixWindow_val_val_V_2_2_1_fu_248(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(3),
      Q => pixWindow_val_val_V_2_2_1_fu_248(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(4),
      Q => pixWindow_val_val_V_2_2_1_fu_248(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(5),
      Q => pixWindow_val_val_V_2_2_1_fu_248(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(6),
      Q => pixWindow_val_val_V_2_2_1_fu_248(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_1_fu_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(7),
      Q => pixWindow_val_val_V_2_2_1_fu_248(7),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(0),
      Q => pixWindow_val_val_V_2_2_2_fu_252(0),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(1),
      Q => pixWindow_val_val_V_2_2_2_fu_252(1),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(2),
      Q => pixWindow_val_val_V_2_2_2_fu_252(2),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(3),
      Q => pixWindow_val_val_V_2_2_2_fu_252(3),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(4),
      Q => pixWindow_val_val_V_2_2_2_fu_252(4),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(5),
      Q => pixWindow_val_val_V_2_2_2_fu_252(5),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(6),
      Q => pixWindow_val_val_V_2_2_2_fu_252(6),
      R => '0'
    );
\pixWindow_val_val_V_2_2_2_fu_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_799,
      D => \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(7),
      Q => pixWindow_val_val_V_2_2_2_fu_252(7),
      R => '0'
    );
\pix_val_V_3_reg_426[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      O => \pix_val_V_3_reg_426[0]_i_1_n_2\
    );
\pix_val_V_3_reg_426[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      O => \pix_val_V_3_reg_426[1]_i_1_n_2\
    );
\pix_val_V_3_reg_426[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      O => \pix_val_V_3_reg_426[2]_i_1_n_2\
    );
\pix_val_V_3_reg_426[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      O => \pix_val_V_3_reg_426[3]_i_1_n_2\
    );
\pix_val_V_3_reg_426[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      O => \pix_val_V_3_reg_426[4]_i_1_n_2\
    );
\pix_val_V_3_reg_426[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      O => \pix_val_V_3_reg_426[5]_i_1_n_2\
    );
\pix_val_V_3_reg_426[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      O => \pix_val_V_3_reg_426[6]_i_1_n_2\
    );
\pix_val_V_3_reg_426[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      O => \pix_val_V_3_reg_426[7]_i_1_n_2\
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(0),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(0),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(1),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(1),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(2),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(2),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(3),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(3),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(4),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(4),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(5),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(5),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(6),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(6),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426(7),
      Q => pix_val_V_3_reg_426_pp0_iter3_reg(7),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(0),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(0),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(1),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(1),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(2),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(2),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(3),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(3),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(4),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(4),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(5),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(5),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(6),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(6),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter3_reg(7),
      Q => pix_val_V_3_reg_426_pp0_iter4_reg(7),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(0),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(0),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(1),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(1),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(2),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(2),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(3),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(3),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(4),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(4),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(5),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(5),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(6),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(6),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter4_reg(7),
      Q => pix_val_V_3_reg_426_pp0_iter5_reg(7),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(0),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(8),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(1),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(9),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(2),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(10),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(3),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(11),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(4),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(12),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(5),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(13),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(6),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(14),
      R => '0'
    );
\pix_val_V_3_reg_426_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_3_reg_426_pp0_iter5_reg(7),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(15),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[0]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(0),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[1]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(1),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[2]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(2),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[3]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(3),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[4]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(4),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[5]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(5),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[6]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(6),
      R => '0'
    );
\pix_val_V_3_reg_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_1_ce0,
      D => \pix_val_V_3_reg_426[7]_i_1_n_2\,
      Q => pix_val_V_3_reg_426(7),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(0),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(0),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(1),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(1),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(2),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(2),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(3),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(3),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(4),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(4),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(5),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(5),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(6),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(6),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491(7),
      Q => pix_val_V_4_reg_491_pp0_iter4_reg(7),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(0),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(0),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(1),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(1),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(2),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(2),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(3),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(3),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(4),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(4),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(5),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(5),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(6),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(6),
      R => '0'
    );
\pix_val_V_4_reg_491_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_4_reg_491_pp0_iter4_reg(7),
      Q => pix_val_V_4_reg_491_pp0_iter5_reg(7),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(0),
      Q => pix_val_V_4_reg_491(0),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(1),
      Q => pix_val_V_4_reg_491(1),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(2),
      Q => pix_val_V_4_reg_491(2),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(3),
      Q => pix_val_V_4_reg_491(3),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(4),
      Q => pix_val_V_4_reg_491(4),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(5),
      Q => pix_val_V_4_reg_491(5),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(6),
      Q => pix_val_V_4_reg_491(6),
      R => '0'
    );
\pix_val_V_4_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_4_reg_491(7),
      Q => pix_val_V_4_reg_491(7),
      R => '0'
    );
\pix_val_V_reg_501[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => lineBuffer_val_V_1_U_n_16,
      O => ap_phi_reg_pp0_iter4_b_1_reg_6420
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(0),
      Q => pix_val_V_reg_501_pp0_iter4_reg(0),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(1),
      Q => pix_val_V_reg_501_pp0_iter4_reg(1),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(2),
      Q => pix_val_V_reg_501_pp0_iter4_reg(2),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(3),
      Q => pix_val_V_reg_501_pp0_iter4_reg(3),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(4),
      Q => pix_val_V_reg_501_pp0_iter4_reg(4),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(5),
      Q => pix_val_V_reg_501_pp0_iter4_reg(5),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(6),
      Q => pix_val_V_reg_501_pp0_iter4_reg(6),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501(7),
      Q => pix_val_V_reg_501_pp0_iter4_reg(7),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(0),
      Q => pix_val_V_reg_501_pp0_iter5_reg(0),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(1),
      Q => pix_val_V_reg_501_pp0_iter5_reg(1),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(2),
      Q => pix_val_V_reg_501_pp0_iter5_reg(2),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(3),
      Q => pix_val_V_reg_501_pp0_iter5_reg(3),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(4),
      Q => pix_val_V_reg_501_pp0_iter5_reg(4),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(5),
      Q => pix_val_V_reg_501_pp0_iter5_reg(5),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(6),
      Q => pix_val_V_reg_501_pp0_iter5_reg(6),
      R => '0'
    );
\pix_val_V_reg_501_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_val_V_reg_501_pp0_iter4_reg(7),
      Q => pix_val_V_reg_501_pp0_iter5_reg(7),
      R => '0'
    );
\pix_val_V_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(0),
      Q => pix_val_V_reg_501(0),
      R => '0'
    );
\pix_val_V_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(1),
      Q => pix_val_V_reg_501(1),
      R => '0'
    );
\pix_val_V_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(2),
      Q => pix_val_V_reg_501(2),
      R => '0'
    );
\pix_val_V_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(3),
      Q => pix_val_V_reg_501(3),
      R => '0'
    );
\pix_val_V_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(4),
      Q => pix_val_V_reg_501(4),
      R => '0'
    );
\pix_val_V_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(5),
      Q => pix_val_V_reg_501(5),
      R => '0'
    );
\pix_val_V_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(6),
      Q => pix_val_V_reg_501(6),
      R => '0'
    );
\pix_val_V_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_6420,
      D => ap_phi_reg_pp0_iter3_pix_val_V_reg_501(7),
      Q => pix_val_V_reg_501(7),
      R => '0'
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^cmp37_i_i_reg_2135\,
      I1 => icmp_ln595_reg_2160,
      I2 => lineBuffer_val_V_1_U_n_16,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^debayerratborbatr_u0_srcimg_read\
    );
\red_reg_2116[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(13),
      I1 => trunc_ln574_1_i_reg_2086(12),
      I2 => trunc_ln574_1_i_reg_2086(14),
      O => \red_reg_2116[0]_i_3_n_2\
    );
\red_reg_2116[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(10),
      I1 => trunc_ln574_1_i_reg_2086(9),
      I2 => trunc_ln574_1_i_reg_2086(11),
      O => \red_reg_2116[0]_i_4_n_2\
    );
\red_reg_2116[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(7),
      I1 => trunc_ln574_1_i_reg_2086(6),
      I2 => trunc_ln574_1_i_reg_2086(8),
      O => \red_reg_2116[0]_i_5_n_2\
    );
\red_reg_2116[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(4),
      I1 => trunc_ln574_1_i_reg_2086(3),
      I2 => trunc_ln574_1_i_reg_2086(5),
      O => \red_reg_2116[0]_i_6_n_2\
    );
\red_reg_2116[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(2),
      I1 => trunc_ln574_1_i_reg_2086(1),
      I2 => \^y_reg_367_reg[10]_0\(0),
      I3 => trunc_ln574_1_i_reg_2086(0),
      O => \red_reg_2116[0]_i_7_n_2\
    );
\red_reg_2116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => idxprom369_t_i_i_fu_738_p3(1),
      Q => red_reg_2116,
      R => '0'
    );
\red_reg_2116_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg_2116_reg[0]_i_2_n_2\,
      CO(3 downto 1) => \NLW_red_reg_2116_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => idxprom369_t_i_i_fu_738_p3(1),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg_2116_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \red_reg_2116[0]_i_3_n_2\
    );
\red_reg_2116_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg_2116_reg[0]_i_2_n_2\,
      CO(2) => \red_reg_2116_reg[0]_i_2_n_3\,
      CO(1) => \red_reg_2116_reg[0]_i_2_n_4\,
      CO(0) => \red_reg_2116_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg_2116_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \red_reg_2116[0]_i_4_n_2\,
      S(2) => \red_reg_2116[0]_i_5_n_2\,
      S(1) => \red_reg_2116[0]_i_6_n_2\,
      S(0) => \red_reg_2116[0]_i_7_n_2\
    );
\ret_21_reg_2347[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(3),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(3),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(3),
      O => \ret_21_reg_2347[3]_i_2_n_2\
    );
\ret_21_reg_2347[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(2),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(2),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(2),
      O => \ret_21_reg_2347[3]_i_3_n_2\
    );
\ret_21_reg_2347[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(1),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(1),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(1),
      O => \ret_21_reg_2347[3]_i_4_n_2\
    );
\ret_21_reg_2347[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(0),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(0),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(0),
      O => \ret_21_reg_2347[3]_i_5_n_2\
    );
\ret_21_reg_2347[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(7),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(7),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(7),
      O => \ret_21_reg_2347[7]_i_2_n_2\
    );
\ret_21_reg_2347[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(6),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(6),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(6),
      O => \ret_21_reg_2347[7]_i_3_n_2\
    );
\ret_21_reg_2347[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(5),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(5),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(5),
      O => \ret_21_reg_2347[7]_i_4_n_2\
    );
\ret_21_reg_2347[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_1_reg_2262_reg(4),
      I1 => ap_phi_reg_pp0_iter3_upleft_val_V_0_reg_520(4),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_511(4),
      O => \ret_21_reg_2347[7]_i_5_n_2\
    );
\ret_21_reg_2347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(0),
      Q => ret_21_reg_2347(0),
      R => '0'
    );
\ret_21_reg_2347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(1),
      Q => ret_21_reg_2347(1),
      R => '0'
    );
\ret_21_reg_2347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(2),
      Q => ret_21_reg_2347(2),
      R => '0'
    );
\ret_21_reg_2347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(3),
      Q => ret_21_reg_2347(3),
      R => '0'
    );
\ret_21_reg_2347_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_21_reg_2347_reg[3]_i_1_n_2\,
      CO(2) => \ret_21_reg_2347_reg[3]_i_1_n_3\,
      CO(1) => \ret_21_reg_2347_reg[3]_i_1_n_4\,
      CO(0) => \ret_21_reg_2347_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln1347_1_reg_2262_reg(3 downto 0),
      O(3 downto 0) => ret_21_fu_1531_p21_out(3 downto 0),
      S(3) => \ret_21_reg_2347[3]_i_2_n_2\,
      S(2) => \ret_21_reg_2347[3]_i_3_n_2\,
      S(1) => \ret_21_reg_2347[3]_i_4_n_2\,
      S(0) => \ret_21_reg_2347[3]_i_5_n_2\
    );
\ret_21_reg_2347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(4),
      Q => ret_21_reg_2347(4),
      R => '0'
    );
\ret_21_reg_2347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(5),
      Q => ret_21_reg_2347(5),
      R => '0'
    );
\ret_21_reg_2347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(6),
      Q => ret_21_reg_2347(6),
      R => '0'
    );
\ret_21_reg_2347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(7),
      Q => ret_21_reg_2347(7),
      R => '0'
    );
\ret_21_reg_2347_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_21_reg_2347_reg[3]_i_1_n_2\,
      CO(3) => \ret_21_reg_2347_reg[7]_i_1_n_2\,
      CO(2) => \ret_21_reg_2347_reg[7]_i_1_n_3\,
      CO(1) => \ret_21_reg_2347_reg[7]_i_1_n_4\,
      CO(0) => \ret_21_reg_2347_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln1347_1_reg_2262_reg(7 downto 4),
      O(3 downto 0) => ret_21_fu_1531_p21_out(7 downto 4),
      S(3) => \ret_21_reg_2347[7]_i_2_n_2\,
      S(2) => \ret_21_reg_2347[7]_i_3_n_2\,
      S(1) => \ret_21_reg_2347[7]_i_4_n_2\,
      S(0) => \ret_21_reg_2347[7]_i_5_n_2\
    );
\ret_21_reg_2347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_21_fu_1531_p21_out(8),
      Q => ret_21_reg_2347(8),
      R => '0'
    );
\ret_21_reg_2347_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_21_reg_2347_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_21_reg_2347_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_21_reg_2347_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_21_fu_1531_p21_out(8),
      S(3 downto 0) => B"0001"
    );
\ret_22_reg_2352[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(3),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(3),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(3),
      O => \ret_22_reg_2352[3]_i_2_n_2\
    );
\ret_22_reg_2352[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(2),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(2),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(2),
      O => \ret_22_reg_2352[3]_i_3_n_2\
    );
\ret_22_reg_2352[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(1),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(1),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(1),
      O => \ret_22_reg_2352[3]_i_4_n_2\
    );
\ret_22_reg_2352[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(0),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(0),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(0),
      O => \ret_22_reg_2352[3]_i_5_n_2\
    );
\ret_22_reg_2352[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(7),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(7),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(7),
      O => \ret_22_reg_2352[7]_i_2_n_2\
    );
\ret_22_reg_2352[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(6),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(6),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(6),
      O => \ret_22_reg_2352[7]_i_3_n_2\
    );
\ret_22_reg_2352[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(5),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(5),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(5),
      O => \ret_22_reg_2352[7]_i_4_n_2\
    );
\ret_22_reg_2352[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln1347_2_reg_2278_reg(4),
      I1 => ap_phi_reg_pp0_iter3_downleft_val_V_0_reg_482(4),
      I2 => din3(1),
      I3 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_473(4),
      O => \ret_22_reg_2352[7]_i_5_n_2\
    );
\ret_22_reg_2352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(0),
      Q => ret_22_reg_2352(0),
      R => '0'
    );
\ret_22_reg_2352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(1),
      Q => ret_22_reg_2352(1),
      R => '0'
    );
\ret_22_reg_2352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(2),
      Q => ret_22_reg_2352(2),
      R => '0'
    );
\ret_22_reg_2352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(3),
      Q => ret_22_reg_2352(3),
      R => '0'
    );
\ret_22_reg_2352_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_22_reg_2352_reg[3]_i_1_n_2\,
      CO(2) => \ret_22_reg_2352_reg[3]_i_1_n_3\,
      CO(1) => \ret_22_reg_2352_reg[3]_i_1_n_4\,
      CO(0) => \ret_22_reg_2352_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln1347_2_reg_2278_reg(3 downto 0),
      O(3 downto 0) => ret_22_fu_1551_p20_out(3 downto 0),
      S(3) => \ret_22_reg_2352[3]_i_2_n_2\,
      S(2) => \ret_22_reg_2352[3]_i_3_n_2\,
      S(1) => \ret_22_reg_2352[3]_i_4_n_2\,
      S(0) => \ret_22_reg_2352[3]_i_5_n_2\
    );
\ret_22_reg_2352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(4),
      Q => ret_22_reg_2352(4),
      R => '0'
    );
\ret_22_reg_2352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(5),
      Q => ret_22_reg_2352(5),
      R => '0'
    );
\ret_22_reg_2352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(6),
      Q => ret_22_reg_2352(6),
      R => '0'
    );
\ret_22_reg_2352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(7),
      Q => ret_22_reg_2352(7),
      R => '0'
    );
\ret_22_reg_2352_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_22_reg_2352_reg[3]_i_1_n_2\,
      CO(3) => \ret_22_reg_2352_reg[7]_i_1_n_2\,
      CO(2) => \ret_22_reg_2352_reg[7]_i_1_n_3\,
      CO(1) => \ret_22_reg_2352_reg[7]_i_1_n_4\,
      CO(0) => \ret_22_reg_2352_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln1347_2_reg_2278_reg(7 downto 4),
      O(3 downto 0) => ret_22_fu_1551_p20_out(7 downto 4),
      S(3) => \ret_22_reg_2352[7]_i_2_n_2\,
      S(2) => \ret_22_reg_2352[7]_i_3_n_2\,
      S(1) => \ret_22_reg_2352[7]_i_4_n_2\,
      S(0) => \ret_22_reg_2352[7]_i_5_n_2\
    );
\ret_22_reg_2352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => enable_V_3_reg_23260,
      D => ret_22_fu_1551_p20_out(8),
      Q => ret_22_reg_2352(8),
      R => '0'
    );
\ret_22_reg_2352_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_22_reg_2352_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_22_reg_2352_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_22_reg_2352_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_22_fu_1551_p20_out(8),
      S(3 downto 0) => B"0001"
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(0),
      Q => ret_23_reg_2316_pp0_iter3_reg(0),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(1),
      Q => ret_23_reg_2316_pp0_iter3_reg(1),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(2),
      Q => ret_23_reg_2316_pp0_iter3_reg(2),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(3),
      Q => ret_23_reg_2316_pp0_iter3_reg(3),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(4),
      Q => ret_23_reg_2316_pp0_iter3_reg(4),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(5),
      Q => ret_23_reg_2316_pp0_iter3_reg(5),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(6),
      Q => ret_23_reg_2316_pp0_iter3_reg(6),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(7),
      Q => ret_23_reg_2316_pp0_iter3_reg(7),
      R => '0'
    );
\ret_23_reg_2316_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_23_reg_2316(8),
      Q => ret_23_reg_2316_pp0_iter3_reg(8),
      R => '0'
    );
\ret_23_reg_2316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(0),
      Q => ret_23_reg_2316(0),
      R => '0'
    );
\ret_23_reg_2316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(1),
      Q => ret_23_reg_2316(1),
      R => '0'
    );
\ret_23_reg_2316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(2),
      Q => ret_23_reg_2316(2),
      R => '0'
    );
\ret_23_reg_2316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(3),
      Q => ret_23_reg_2316(3),
      R => '0'
    );
\ret_23_reg_2316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(4),
      Q => ret_23_reg_2316(4),
      R => '0'
    );
\ret_23_reg_2316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(5),
      Q => ret_23_reg_2316(5),
      R => '0'
    );
\ret_23_reg_2316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(6),
      Q => ret_23_reg_2316(6),
      R => '0'
    );
\ret_23_reg_2316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(7),
      Q => ret_23_reg_2316(7),
      R => '0'
    );
\ret_23_reg_2316_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_23_fu_1294_p2(8),
      Q => ret_23_reg_2316(8),
      R => '0'
    );
\ret_25_reg_2321[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(3),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(3),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(3),
      O => \ret_25_reg_2321[3]_i_2_n_2\
    );
\ret_25_reg_2321[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(2),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(2),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(2),
      O => \ret_25_reg_2321[3]_i_3_n_2\
    );
\ret_25_reg_2321[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(1),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(1),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(1),
      O => \ret_25_reg_2321[3]_i_4_n_2\
    );
\ret_25_reg_2321[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(0),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(0),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(0),
      O => \ret_25_reg_2321[3]_i_5_n_2\
    );
\ret_25_reg_2321[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(7),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(7),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(7),
      O => \ret_25_reg_2321[7]_i_2_n_2\
    );
\ret_25_reg_2321[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(6),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(6),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(6),
      O => \ret_25_reg_2321[7]_i_3_n_2\
    );
\ret_25_reg_2321[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(5),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(5),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(5),
      O => \ret_25_reg_2321[7]_i_4_n_2\
    );
\ret_25_reg_2321[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(4),
      I1 => pixWindow_val_val_V_2_2_0_fu_244(4),
      I2 => din3(1),
      I3 => pixWindow_val_val_V_2_2_2_fu_252(4),
      O => \ret_25_reg_2321[7]_i_5_n_2\
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(0),
      Q => ret_25_reg_2321_pp0_iter3_reg(0),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(1),
      Q => ret_25_reg_2321_pp0_iter3_reg(1),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(2),
      Q => ret_25_reg_2321_pp0_iter3_reg(2),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(3),
      Q => ret_25_reg_2321_pp0_iter3_reg(3),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(4),
      Q => ret_25_reg_2321_pp0_iter3_reg(4),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(5),
      Q => ret_25_reg_2321_pp0_iter3_reg(5),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(6),
      Q => ret_25_reg_2321_pp0_iter3_reg(6),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(7),
      Q => ret_25_reg_2321_pp0_iter3_reg(7),
      R => '0'
    );
\ret_25_reg_2321_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ret_25_reg_2321(8),
      Q => ret_25_reg_2321_pp0_iter3_reg(8),
      R => '0'
    );
\ret_25_reg_2321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(0),
      Q => ret_25_reg_2321(0),
      R => '0'
    );
\ret_25_reg_2321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(1),
      Q => ret_25_reg_2321(1),
      R => '0'
    );
\ret_25_reg_2321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(2),
      Q => ret_25_reg_2321(2),
      R => '0'
    );
\ret_25_reg_2321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(3),
      Q => ret_25_reg_2321(3),
      R => '0'
    );
\ret_25_reg_2321_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_25_reg_2321_reg[3]_i_1_n_2\,
      CO(2) => \ret_25_reg_2321_reg[3]_i_1_n_3\,
      CO(1) => \ret_25_reg_2321_reg[3]_i_1_n_4\,
      CO(0) => \ret_25_reg_2321_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => pixWindow_val_val_V_2_2_1_fu_248(3 downto 0),
      O(3 downto 0) => ret_25_fu_1315_p2(3 downto 0),
      S(3) => \ret_25_reg_2321[3]_i_2_n_2\,
      S(2) => \ret_25_reg_2321[3]_i_3_n_2\,
      S(1) => \ret_25_reg_2321[3]_i_4_n_2\,
      S(0) => \ret_25_reg_2321[3]_i_5_n_2\
    );
\ret_25_reg_2321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(4),
      Q => ret_25_reg_2321(4),
      R => '0'
    );
\ret_25_reg_2321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(5),
      Q => ret_25_reg_2321(5),
      R => '0'
    );
\ret_25_reg_2321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(6),
      Q => ret_25_reg_2321(6),
      R => '0'
    );
\ret_25_reg_2321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(7),
      Q => ret_25_reg_2321(7),
      R => '0'
    );
\ret_25_reg_2321_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_25_reg_2321_reg[3]_i_1_n_2\,
      CO(3) => \ret_25_reg_2321_reg[7]_i_1_n_2\,
      CO(2) => \ret_25_reg_2321_reg[7]_i_1_n_3\,
      CO(1) => \ret_25_reg_2321_reg[7]_i_1_n_4\,
      CO(0) => \ret_25_reg_2321_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pixWindow_val_val_V_2_2_1_fu_248(7 downto 4),
      O(3 downto 0) => ret_25_fu_1315_p2(7 downto 4),
      S(3) => \ret_25_reg_2321[7]_i_2_n_2\,
      S(2) => \ret_25_reg_2321[7]_i_3_n_2\,
      S(1) => \ret_25_reg_2321[7]_i_4_n_2\,
      S(0) => \ret_25_reg_2321[7]_i_5_n_2\
    );
\ret_25_reg_2321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => ret_25_fu_1315_p2(8),
      Q => ret_25_reg_2321(8),
      R => '0'
    );
\ret_25_reg_2321_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_25_reg_2321_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_ret_25_reg_2321_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ret_25_reg_2321_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => ret_25_fu_1315_p2(8),
      S(3 downto 0) => B"0001"
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \^start_once_reg\,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      O => \start_once_reg_i_1__0_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\sub_ln69_reg_2371[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(2),
      I1 => lhs_V_3_reg_2361(2),
      O => \sub_ln69_reg_2371[3]_i_10_n_2\
    );
\sub_ln69_reg_2371[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(1),
      I1 => lhs_V_3_reg_2361(1),
      O => \sub_ln69_reg_2371[3]_i_11_n_2\
    );
\sub_ln69_reg_2371[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(0),
      I1 => lhs_V_3_reg_2361(0),
      O => \sub_ln69_reg_2371[3]_i_12_n_2\
    );
\sub_ln69_reg_2371[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => ret_20_fu_1697_p2(1),
      I1 => ret_20_fu_1697_p2(0),
      I2 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[3]_i_2_n_2\
    );
\sub_ln69_reg_2371[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(3),
      I1 => ret_20_fu_1697_p2(4),
      I2 => \sub_ln69_reg_2371[3]_i_8_n_2\,
      I3 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[3]_i_3_n_2\
    );
\sub_ln69_reg_2371[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(2),
      I1 => ret_20_fu_1697_p2(3),
      I2 => ret_20_fu_1697_p2(1),
      I3 => ret_20_fu_1697_p2(0),
      I4 => ret_20_fu_1697_p2(2),
      I5 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[3]_i_4_n_2\
    );
\sub_ln69_reg_2371[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(1),
      I1 => ret_20_fu_1697_p2(2),
      I2 => ret_20_fu_1697_p2(0),
      I3 => ret_20_fu_1697_p2(1),
      I4 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[3]_i_5_n_2\
    );
\sub_ln69_reg_2371[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(0),
      I1 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[3]_i_6_n_2\
    );
\sub_ln69_reg_2371[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ret_20_fu_1697_p2(2),
      I1 => ret_20_fu_1697_p2(0),
      I2 => ret_20_fu_1697_p2(1),
      I3 => ret_20_fu_1697_p2(3),
      O => \sub_ln69_reg_2371[3]_i_8_n_2\
    );
\sub_ln69_reg_2371[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(3),
      I1 => lhs_V_3_reg_2361(3),
      O => \sub_ln69_reg_2371[3]_i_9_n_2\
    );
\sub_ln69_reg_2371[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999699"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(7),
      I1 => ret_20_fu_1697_p2(8),
      I2 => ret_20_fu_1697_p2(6),
      I3 => \sub_ln69_reg_2371[9]_i_7_n_2\,
      I4 => ret_20_fu_1697_p2(7),
      I5 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[7]_i_2_n_2\
    );
\sub_ln69_reg_2371[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999969"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(6),
      I1 => ret_20_fu_1697_p2(7),
      I2 => \sub_ln69_reg_2371[9]_i_7_n_2\,
      I3 => ret_20_fu_1697_p2(6),
      I4 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[7]_i_3_n_2\
    );
\sub_ln69_reg_2371[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(5),
      I1 => ret_20_fu_1697_p2(6),
      I2 => \sub_ln69_reg_2371[9]_i_7_n_2\,
      I3 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[7]_i_4_n_2\
    );
\sub_ln69_reg_2371[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => pix_val_V_3_reg_426_pp0_iter4_reg(4),
      I1 => ret_20_fu_1697_p2(5),
      I2 => \sub_ln69_reg_2371[7]_i_6_n_2\,
      I3 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[7]_i_5_n_2\
    );
\sub_ln69_reg_2371[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ret_20_fu_1697_p2(3),
      I1 => ret_20_fu_1697_p2(1),
      I2 => ret_20_fu_1697_p2(0),
      I3 => ret_20_fu_1697_p2(2),
      I4 => ret_20_fu_1697_p2(4),
      O => \sub_ln69_reg_2371[7]_i_6_n_2\
    );
\sub_ln69_reg_2371[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => lineBuffer_val_V_1_U_n_16,
      I1 => icmp_ln724_reg_2194_pp0_iter4_reg,
      I2 => icmp_ln585_reg_2151_pp0_iter4_reg,
      O => sub_ln69_reg_23710
    );
\sub_ln69_reg_2371[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(8),
      I1 => lhs_V_3_reg_2361(8),
      O => \sub_ln69_reg_2371[9]_i_10_n_2\
    );
\sub_ln69_reg_2371[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(7),
      I1 => lhs_V_3_reg_2361(7),
      O => \sub_ln69_reg_2371[9]_i_11_n_2\
    );
\sub_ln69_reg_2371[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(6),
      I1 => lhs_V_3_reg_2361(6),
      O => \sub_ln69_reg_2371[9]_i_12_n_2\
    );
\sub_ln69_reg_2371[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(5),
      I1 => lhs_V_3_reg_2361(5),
      O => \sub_ln69_reg_2371[9]_i_13_n_2\
    );
\sub_ln69_reg_2371[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(4),
      I1 => lhs_V_3_reg_2361(4),
      O => \sub_ln69_reg_2371[9]_i_14_n_2\
    );
\sub_ln69_reg_2371[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      I1 => ret_20_fu_1697_p2(8),
      I2 => ret_20_fu_1697_p2(6),
      I3 => \sub_ln69_reg_2371[9]_i_7_n_2\,
      I4 => ret_20_fu_1697_p2(7),
      I5 => ret_20_fu_1697_p2(9),
      O => \sub_ln69_reg_2371[9]_i_3_n_2\
    );
\sub_ln69_reg_2371[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555565"
    )
        port map (
      I0 => ret_20_fu_1697_p2(9),
      I1 => ret_20_fu_1697_p2(7),
      I2 => \sub_ln69_reg_2371[9]_i_7_n_2\,
      I3 => ret_20_fu_1697_p2(6),
      I4 => ret_20_fu_1697_p2(8),
      I5 => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      O => \sub_ln69_reg_2371[9]_i_4_n_2\
    );
\sub_ln69_reg_2371[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ret_20_fu_1697_p2(4),
      I1 => ret_20_fu_1697_p2(2),
      I2 => ret_20_fu_1697_p2(0),
      I3 => ret_20_fu_1697_p2(1),
      I4 => ret_20_fu_1697_p2(3),
      I5 => ret_20_fu_1697_p2(5),
      O => \sub_ln69_reg_2371[9]_i_7_n_2\
    );
\sub_ln69_reg_2371[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln1346_reg_2366(9),
      O => \sub_ln69_reg_2371[9]_i_8_n_2\
    );
\sub_ln69_reg_2371[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1346_reg_2366(9),
      I1 => lhs_V_3_reg_2361(9),
      O => \sub_ln69_reg_2371[9]_i_9_n_2\
    );
\sub_ln69_reg_2371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(0),
      Q => sub_ln69_reg_2371(0),
      R => '0'
    );
\sub_ln69_reg_2371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(1),
      Q => sub_ln69_reg_2371(1),
      R => '0'
    );
\sub_ln69_reg_2371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(2),
      Q => sub_ln69_reg_2371(2),
      R => '0'
    );
\sub_ln69_reg_2371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(3),
      Q => sub_ln69_reg_2371(3),
      R => '0'
    );
\sub_ln69_reg_2371_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln69_reg_2371_reg[3]_i_1_n_2\,
      CO(2) => \sub_ln69_reg_2371_reg[3]_i_1_n_3\,
      CO(1) => \sub_ln69_reg_2371_reg[3]_i_1_n_4\,
      CO(0) => \sub_ln69_reg_2371_reg[3]_i_1_n_5\,
      CYINIT => \sub_ln69_reg_2371[3]_i_2_n_2\,
      DI(3 downto 0) => pix_val_V_3_reg_426_pp0_iter4_reg(3 downto 0),
      O(3 downto 0) => sub_ln69_fu_1755_p2(3 downto 0),
      S(3) => \sub_ln69_reg_2371[3]_i_3_n_2\,
      S(2) => \sub_ln69_reg_2371[3]_i_4_n_2\,
      S(1) => \sub_ln69_reg_2371[3]_i_5_n_2\,
      S(0) => \sub_ln69_reg_2371[3]_i_6_n_2\
    );
\sub_ln69_reg_2371_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln69_reg_2371_reg[3]_i_7_n_2\,
      CO(2) => \sub_ln69_reg_2371_reg[3]_i_7_n_3\,
      CO(1) => \sub_ln69_reg_2371_reg[3]_i_7_n_4\,
      CO(0) => \sub_ln69_reg_2371_reg[3]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1346_reg_2366(3 downto 0),
      O(3 downto 0) => ret_20_fu_1697_p2(3 downto 0),
      S(3) => \sub_ln69_reg_2371[3]_i_9_n_2\,
      S(2) => \sub_ln69_reg_2371[3]_i_10_n_2\,
      S(1) => \sub_ln69_reg_2371[3]_i_11_n_2\,
      S(0) => \sub_ln69_reg_2371[3]_i_12_n_2\
    );
\sub_ln69_reg_2371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(4),
      Q => sub_ln69_reg_2371(4),
      R => '0'
    );
\sub_ln69_reg_2371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(5),
      Q => sub_ln69_reg_2371(5),
      R => '0'
    );
\sub_ln69_reg_2371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(6),
      Q => sub_ln69_reg_2371(6),
      R => '0'
    );
\sub_ln69_reg_2371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(7),
      Q => sub_ln69_reg_2371(7),
      R => '0'
    );
\sub_ln69_reg_2371_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln69_reg_2371_reg[3]_i_1_n_2\,
      CO(3) => \sub_ln69_reg_2371_reg[7]_i_1_n_2\,
      CO(2) => \sub_ln69_reg_2371_reg[7]_i_1_n_3\,
      CO(1) => \sub_ln69_reg_2371_reg[7]_i_1_n_4\,
      CO(0) => \sub_ln69_reg_2371_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => pix_val_V_3_reg_426_pp0_iter4_reg(7 downto 4),
      O(3 downto 0) => sub_ln69_fu_1755_p2(7 downto 4),
      S(3) => \sub_ln69_reg_2371[7]_i_2_n_2\,
      S(2) => \sub_ln69_reg_2371[7]_i_3_n_2\,
      S(1) => \sub_ln69_reg_2371[7]_i_4_n_2\,
      S(0) => \sub_ln69_reg_2371[7]_i_5_n_2\
    );
\sub_ln69_reg_2371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(8),
      Q => sub_ln69_reg_2371(8),
      R => '0'
    );
\sub_ln69_reg_2371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln69_reg_23710,
      D => sub_ln69_fu_1755_p2(9),
      Q => sub_ln69_reg_2371(9),
      R => '0'
    );
\sub_ln69_reg_2371_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln69_reg_2371_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_sub_ln69_reg_2371_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln69_reg_2371_reg[9]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sub_ln69_reg_2371_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln69_fu_1755_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \sub_ln69_reg_2371[9]_i_3_n_2\,
      S(0) => \sub_ln69_reg_2371[9]_i_4_n_2\
    );
\sub_ln69_reg_2371_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln69_reg_2371_reg[9]_i_6_n_2\,
      CO(3) => \NLW_sub_ln69_reg_2371_reg[9]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln69_reg_2371_reg[9]_i_5_n_3\,
      CO(1) => \NLW_sub_ln69_reg_2371_reg[9]_i_5_CO_UNCONNECTED\(1),
      CO(0) => \sub_ln69_reg_2371_reg[9]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sub_ln69_reg_2371[9]_i_8_n_2\,
      DI(0) => add_ln1346_reg_2366(8),
      O(3 downto 2) => \NLW_sub_ln69_reg_2371_reg[9]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => ret_20_fu_1697_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \sub_ln69_reg_2371[9]_i_9_n_2\,
      S(0) => \sub_ln69_reg_2371[9]_i_10_n_2\
    );
\sub_ln69_reg_2371_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln69_reg_2371_reg[3]_i_7_n_2\,
      CO(3) => \sub_ln69_reg_2371_reg[9]_i_6_n_2\,
      CO(2) => \sub_ln69_reg_2371_reg[9]_i_6_n_3\,
      CO(1) => \sub_ln69_reg_2371_reg[9]_i_6_n_4\,
      CO(0) => \sub_ln69_reg_2371_reg[9]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1346_reg_2366(7 downto 4),
      O(3 downto 0) => ret_20_fu_1697_p2(7 downto 4),
      S(3) => \sub_ln69_reg_2371[9]_i_11_n_2\,
      S(2) => \sub_ln69_reg_2371[9]_i_12_n_2\,
      S(1) => \sub_ln69_reg_2371[9]_i_13_n_2\,
      S(0) => \sub_ln69_reg_2371[9]_i_14_n_2\
    );
\tmp_1_reg_2289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \tmp_1_reg_2289_reg[0]_i_1_n_9\,
      Q => tmp_1_reg_2289,
      R => '0'
    );
\tmp_1_reg_2289_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_1_reg_2289_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_1_reg_2289_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_1_reg_2289_reg[0]_i_1_n_9\,
      S(3 downto 0) => B"0001"
    );
\tmp_2_reg_2300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_108,
      Q => tmp_2_reg_2300,
      R => '0'
    );
\tmp_3_reg_2311[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln724_reg_2194_pp0_iter1_reg,
      I1 => lineBuffer_val_V_1_U_n_16,
      I2 => \icmp_ln585_reg_2151_pp0_iter1_reg_reg_n_2_[0]\,
      O => ret_23_reg_23160
    );
\tmp_3_reg_2311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \tmp_3_reg_2311_reg[0]_i_2_n_9\,
      Q => tmp_3_reg_2311,
      R => '0'
    );
\tmp_3_reg_2311_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp_3_reg_2311_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_3_reg_2311_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_3_reg_2311_reg[0]_i_2_n_9\,
      S(3 downto 0) => B"0001"
    );
\tmp_9_reg_2198[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_x_fu_778_p2(11),
      I1 => out_y_cast626_i_i_reg_2106(10),
      O => or_ln785_fu_815_p2(11)
    );
\tmp_9_reg_2198[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[7]\,
      O => \tmp_9_reg_2198[0]_i_10_n_2\
    );
\tmp_9_reg_2198[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[5]\,
      O => \tmp_9_reg_2198[0]_i_11_n_2\
    );
\tmp_9_reg_2198[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[8]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(8),
      O => \tmp_9_reg_2198[0]_i_12_n_2\
    );
\tmp_9_reg_2198[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[7]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(7),
      O => \tmp_9_reg_2198[0]_i_13_n_2\
    );
\tmp_9_reg_2198[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[6]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(6),
      O => \tmp_9_reg_2198[0]_i_14_n_2\
    );
\tmp_9_reg_2198[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[5]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(5),
      O => \tmp_9_reg_2198[0]_i_15_n_2\
    );
\tmp_9_reg_2198[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[4]\,
      O => \tmp_9_reg_2198[0]_i_16_n_2\
    );
\tmp_9_reg_2198[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[3]\,
      O => \tmp_9_reg_2198[0]_i_17_n_2\
    );
\tmp_9_reg_2198[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[4]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(4),
      O => \tmp_9_reg_2198[0]_i_18_n_2\
    );
\tmp_9_reg_2198[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[3]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(3),
      O => \tmp_9_reg_2198[0]_i_19_n_2\
    );
\tmp_9_reg_2198[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[2]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(2),
      O => \tmp_9_reg_2198[0]_i_20_n_2\
    );
\tmp_9_reg_2198[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[1]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(1),
      O => \tmp_9_reg_2198[0]_i_21_n_2\
    );
\tmp_9_reg_2198[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[10]\,
      O => \tmp_9_reg_2198[0]_i_4_n_2\
    );
\tmp_9_reg_2198[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[9]\,
      O => \tmp_9_reg_2198[0]_i_5_n_2\
    );
\tmp_9_reg_2198[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[11]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(11),
      O => \tmp_9_reg_2198[0]_i_6_n_2\
    );
\tmp_9_reg_2198[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[10]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(10),
      O => \tmp_9_reg_2198[0]_i_7_n_2\
    );
\tmp_9_reg_2198[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[9]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(9),
      O => \tmp_9_reg_2198[0]_i_8_n_2\
    );
\tmp_9_reg_2198_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => tmp_9_reg_2198,
      Q => tmp_9_reg_2198_pp0_iter1_reg,
      R => '0'
    );
\tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_9_reg_2198_pp0_iter1_reg,
      Q => \tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4_n_2\
    );
\tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_9_reg_2198_pp0_iter5_reg_reg[0]_srl4_n_2\,
      Q => tmp_9_reg_2198_pp0_iter6_reg,
      R => '0'
    );
\tmp_9_reg_2198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => or_ln785_fu_815_p2(11),
      Q => tmp_9_reg_2198,
      R => '0'
    );
\tmp_9_reg_2198_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_2198_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_tmp_9_reg_2198_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_9_reg_2198_reg[0]_i_2_n_4\,
      CO(0) => \tmp_9_reg_2198_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_9_reg_2198[0]_i_4_n_2\,
      DI(0) => \tmp_9_reg_2198[0]_i_5_n_2\,
      O(3) => \NLW_tmp_9_reg_2198_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2) => out_x_fu_778_p2(11),
      O(1 downto 0) => \NLW_tmp_9_reg_2198_reg[0]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => \tmp_9_reg_2198[0]_i_6_n_2\,
      S(1) => \tmp_9_reg_2198[0]_i_7_n_2\,
      S(0) => \tmp_9_reg_2198[0]_i_8_n_2\
    );
\tmp_9_reg_2198_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_2198_reg[0]_i_9_n_2\,
      CO(3) => \tmp_9_reg_2198_reg[0]_i_3_n_2\,
      CO(2) => \tmp_9_reg_2198_reg[0]_i_3_n_3\,
      CO(1) => \tmp_9_reg_2198_reg[0]_i_3_n_4\,
      CO(0) => \tmp_9_reg_2198_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \tmp_9_reg_2198[0]_i_10_n_2\,
      DI(1) => '1',
      DI(0) => \tmp_9_reg_2198[0]_i_11_n_2\,
      O(3 downto 0) => \NLW_tmp_9_reg_2198_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_2198[0]_i_12_n_2\,
      S(2) => \tmp_9_reg_2198[0]_i_13_n_2\,
      S(1) => \tmp_9_reg_2198[0]_i_14_n_2\,
      S(0) => \tmp_9_reg_2198[0]_i_15_n_2\
    );
\tmp_9_reg_2198_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_2198_reg[0]_i_9_n_2\,
      CO(2) => \tmp_9_reg_2198_reg[0]_i_9_n_3\,
      CO(1) => \tmp_9_reg_2198_reg[0]_i_9_n_4\,
      CO(0) => \tmp_9_reg_2198_reg[0]_i_9_n_5\,
      CYINIT => \^z_reg_2146_reg[0]_0\,
      DI(3) => \tmp_9_reg_2198[0]_i_16_n_2\,
      DI(2) => \tmp_9_reg_2198[0]_i_17_n_2\,
      DI(1 downto 0) => B"11",
      O(3 downto 0) => \NLW_tmp_9_reg_2198_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_2198[0]_i_18_n_2\,
      S(2) => \tmp_9_reg_2198[0]_i_19_n_2\,
      S(1) => \tmp_9_reg_2198[0]_i_20_n_2\,
      S(0) => \tmp_9_reg_2198[0]_i_21_n_2\
    );
\tmp_reg_2273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_99,
      Q => tmp_reg_2273,
      R => '0'
    );
\trunc_ln180_1_reg_2283[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(3),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(3),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(3),
      O => \trunc_ln180_1_reg_2283[3]_i_2_n_2\
    );
\trunc_ln180_1_reg_2283[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(2),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(2),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(2),
      O => \trunc_ln180_1_reg_2283[3]_i_3_n_2\
    );
\trunc_ln180_1_reg_2283[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(1),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(1),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(1),
      O => \trunc_ln180_1_reg_2283[3]_i_4_n_2\
    );
\trunc_ln180_1_reg_2283[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(0),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(0),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(0),
      O => \trunc_ln180_1_reg_2283[3]_i_5_n_2\
    );
\trunc_ln180_1_reg_2283[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(7),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(7),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(7),
      O => \trunc_ln180_1_reg_2283[7]_i_2_n_2\
    );
\trunc_ln180_1_reg_2283[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(6),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(6),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(6),
      O => \trunc_ln180_1_reg_2283[7]_i_3_n_2\
    );
\trunc_ln180_1_reg_2283[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(5),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(5),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(5),
      O => \trunc_ln180_1_reg_2283[7]_i_4_n_2\
    );
\trunc_ln180_1_reg_2283[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5A5A533A5A5A5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(4),
      I1 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      I2 => pixWindow_val_val_V_2_0_1_fu_224(4),
      I3 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I4 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I5 => pixWindow_val_val_V_2_2_1_fu_248(4),
      O => \trunc_ln180_1_reg_2283[7]_i_5_n_2\
    );
\trunc_ln180_1_reg_2283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_9\,
      Q => trunc_ln180_1_reg_2283(0),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_8\,
      Q => trunc_ln180_1_reg_2283(1),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_7\,
      Q => trunc_ln180_1_reg_2283(2),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_6\,
      Q => trunc_ln180_1_reg_2283(3),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_reg_2267[3]_i_2_n_2\,
      DI(2) => \trunc_ln180_reg_2267[3]_i_3_n_2\,
      DI(1) => \trunc_ln180_reg_2267[3]_i_4_n_2\,
      DI(0) => \trunc_ln180_reg_2267[3]_i_5_n_2\,
      O(3) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_6\,
      O(2) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_7\,
      O(1) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_8\,
      O(0) => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_9\,
      S(3) => \trunc_ln180_1_reg_2283[3]_i_2_n_2\,
      S(2) => \trunc_ln180_1_reg_2283[3]_i_3_n_2\,
      S(1) => \trunc_ln180_1_reg_2283[3]_i_4_n_2\,
      S(0) => \trunc_ln180_1_reg_2283[3]_i_5_n_2\
    );
\trunc_ln180_1_reg_2283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_9\,
      Q => trunc_ln180_1_reg_2283(4),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_8\,
      Q => trunc_ln180_1_reg_2283(5),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_7\,
      Q => trunc_ln180_1_reg_2283(6),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_6\,
      Q => trunc_ln180_1_reg_2283(7),
      R => '0'
    );
\trunc_ln180_1_reg_2283_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_1_reg_2283_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_2\,
      CO(2) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_3\,
      CO(1) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_4\,
      CO(0) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_reg_2267[7]_i_2_n_2\,
      DI(2) => \trunc_ln180_reg_2267[7]_i_3_n_2\,
      DI(1) => \trunc_ln180_reg_2267[7]_i_4_n_2\,
      DI(0) => \trunc_ln180_reg_2267[7]_i_5_n_2\,
      O(3) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_6\,
      O(2) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_7\,
      O(1) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_8\,
      O(0) => \trunc_ln180_1_reg_2283_reg[7]_i_1_n_9\,
      S(3) => \trunc_ln180_1_reg_2283[7]_i_2_n_2\,
      S(2) => \trunc_ln180_1_reg_2283[7]_i_3_n_2\,
      S(1) => \trunc_ln180_1_reg_2283[7]_i_4_n_2\,
      S(0) => \trunc_ln180_1_reg_2283[7]_i_5_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(3),
      O => \trunc_ln180_2_reg_2294[3]_i_2_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(2),
      O => \trunc_ln180_2_reg_2294[3]_i_3_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(1),
      O => \trunc_ln180_2_reg_2294[3]_i_4_n_2\
    );
\trunc_ln180_2_reg_2294[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(0),
      O => \trunc_ln180_2_reg_2294[3]_i_5_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(7),
      O => \trunc_ln180_2_reg_2294[7]_i_2_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(6),
      O => \trunc_ln180_2_reg_2294[7]_i_3_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(5),
      O => \trunc_ln180_2_reg_2294[7]_i_4_n_2\
    );
\trunc_ln180_2_reg_2294[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(4),
      O => \trunc_ln180_2_reg_2294[7]_i_5_n_2\
    );
\trunc_ln180_2_reg_2294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_107,
      Q => trunc_ln180_2_reg_2294(0),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_106,
      Q => trunc_ln180_2_reg_2294(1),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_105,
      Q => trunc_ln180_2_reg_2294(2),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_104,
      Q => trunc_ln180_2_reg_2294(3),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_103,
      Q => trunc_ln180_2_reg_2294(4),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_102,
      Q => trunc_ln180_2_reg_2294(5),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_101,
      Q => trunc_ln180_2_reg_2294(6),
      R => '0'
    );
\trunc_ln180_2_reg_2294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_100,
      Q => trunc_ln180_2_reg_2294(7),
      R => '0'
    );
\trunc_ln180_3_reg_2305[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(3),
      O => \trunc_ln180_3_reg_2305[3]_i_2_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(2),
      O => \trunc_ln180_3_reg_2305[3]_i_3_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(1),
      O => \trunc_ln180_3_reg_2305[3]_i_4_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(0),
      O => \trunc_ln180_3_reg_2305[3]_i_5_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(3),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(3),
      O => \trunc_ln180_3_reg_2305[3]_i_6_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(2),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(2),
      O => \trunc_ln180_3_reg_2305[3]_i_7_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(1),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(1),
      O => \trunc_ln180_3_reg_2305[3]_i_8_n_2\
    );
\trunc_ln180_3_reg_2305[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(0),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(0),
      O => \trunc_ln180_3_reg_2305[3]_i_9_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(7),
      O => \trunc_ln180_3_reg_2305[7]_i_2_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(6),
      O => \trunc_ln180_3_reg_2305[7]_i_3_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(5),
      O => \trunc_ln180_3_reg_2305[7]_i_4_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(4),
      O => \trunc_ln180_3_reg_2305[7]_i_5_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(7),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(7),
      O => \trunc_ln180_3_reg_2305[7]_i_6_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(6),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(6),
      O => \trunc_ln180_3_reg_2305[7]_i_7_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(5),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(5),
      O => \trunc_ln180_3_reg_2305[7]_i_8_n_2\
    );
\trunc_ln180_3_reg_2305[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2A15D5"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_fu_212(4),
      I1 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I2 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      I4 => pixWindow_val_val_V_2_2_1_fu_248(4),
      O => \trunc_ln180_3_reg_2305[7]_i_9_n_2\
    );
\trunc_ln180_3_reg_2305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_9\,
      Q => trunc_ln180_3_reg_2305(0),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_8\,
      Q => trunc_ln180_3_reg_2305(1),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_7\,
      Q => trunc_ln180_3_reg_2305(2),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_6\,
      Q => trunc_ln180_3_reg_2305(3),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_2\,
      CO(2) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_3\,
      CO(1) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_4\,
      CO(0) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3) => \trunc_ln180_3_reg_2305[3]_i_2_n_2\,
      DI(2) => \trunc_ln180_3_reg_2305[3]_i_3_n_2\,
      DI(1) => \trunc_ln180_3_reg_2305[3]_i_4_n_2\,
      DI(0) => \trunc_ln180_3_reg_2305[3]_i_5_n_2\,
      O(3) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_6\,
      O(2) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_7\,
      O(1) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_8\,
      O(0) => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_9\,
      S(3) => \trunc_ln180_3_reg_2305[3]_i_6_n_2\,
      S(2) => \trunc_ln180_3_reg_2305[3]_i_7_n_2\,
      S(1) => \trunc_ln180_3_reg_2305[3]_i_8_n_2\,
      S(0) => \trunc_ln180_3_reg_2305[3]_i_9_n_2\
    );
\trunc_ln180_3_reg_2305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_9\,
      Q => trunc_ln180_3_reg_2305(4),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_8\,
      Q => trunc_ln180_3_reg_2305(5),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_7\,
      Q => trunc_ln180_3_reg_2305(6),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_6\,
      Q => trunc_ln180_3_reg_2305(7),
      R => '0'
    );
\trunc_ln180_3_reg_2305_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln180_3_reg_2305_reg[3]_i_1_n_2\,
      CO(3) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_2\,
      CO(2) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_3\,
      CO(1) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_4\,
      CO(0) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \trunc_ln180_3_reg_2305[7]_i_2_n_2\,
      DI(2) => \trunc_ln180_3_reg_2305[7]_i_3_n_2\,
      DI(1) => \trunc_ln180_3_reg_2305[7]_i_4_n_2\,
      DI(0) => \trunc_ln180_3_reg_2305[7]_i_5_n_2\,
      O(3) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_6\,
      O(2) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_7\,
      O(1) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_8\,
      O(0) => \trunc_ln180_3_reg_2305_reg[7]_i_1_n_9\,
      S(3) => \trunc_ln180_3_reg_2305[7]_i_6_n_2\,
      S(2) => \trunc_ln180_3_reg_2305[7]_i_7_n_2\,
      S(1) => \trunc_ln180_3_reg_2305[7]_i_8_n_2\,
      S(0) => \trunc_ln180_3_reg_2305[7]_i_9_n_2\
    );
\trunc_ln180_reg_2267[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(3),
      O => \trunc_ln180_reg_2267[3]_i_2_n_2\
    );
\trunc_ln180_reg_2267[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(2),
      O => \trunc_ln180_reg_2267[3]_i_3_n_2\
    );
\trunc_ln180_reg_2267[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(1),
      O => \trunc_ln180_reg_2267[3]_i_4_n_2\
    );
\trunc_ln180_reg_2267[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(0),
      O => \trunc_ln180_reg_2267[3]_i_5_n_2\
    );
\trunc_ln180_reg_2267[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(7),
      O => \trunc_ln180_reg_2267[7]_i_2_n_2\
    );
\trunc_ln180_reg_2267[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(6),
      O => \trunc_ln180_reg_2267[7]_i_3_n_2\
    );
\trunc_ln180_reg_2267[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(5),
      O => \trunc_ln180_reg_2267[7]_i_4_n_2\
    );
\trunc_ln180_reg_2267[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_1_1_1_1_fu_260(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_1_1_1_fu_212(4),
      O => \trunc_ln180_reg_2267[7]_i_5_n_2\
    );
\trunc_ln180_reg_2267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_98,
      Q => trunc_ln180_reg_2267(0),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_97,
      Q => trunc_ln180_reg_2267(1),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_96,
      Q => trunc_ln180_reg_2267(2),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_95,
      Q => trunc_ln180_reg_2267(3),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_94,
      Q => trunc_ln180_reg_2267(4),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_93,
      Q => trunc_ln180_reg_2267(5),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_92,
      Q => trunc_ln180_reg_2267(6),
      R => '0'
    );
\trunc_ln180_reg_2267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_91,
      Q => trunc_ln180_reg_2267(7),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => trunc_ln574_1_i_reg_2086(0),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => trunc_ln574_1_i_reg_2086(10),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => trunc_ln574_1_i_reg_2086(11),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => trunc_ln574_1_i_reg_2086(12),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => trunc_ln574_1_i_reg_2086(13),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => trunc_ln574_1_i_reg_2086(14),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => trunc_ln574_1_i_reg_2086(1),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => trunc_ln574_1_i_reg_2086(2),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => trunc_ln574_1_i_reg_2086(3),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => trunc_ln574_1_i_reg_2086(4),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => trunc_ln574_1_i_reg_2086(5),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => trunc_ln574_1_i_reg_2086(6),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => trunc_ln574_1_i_reg_2086(7),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => trunc_ln574_1_i_reg_2086(8),
      R => '0'
    );
\trunc_ln574_1_i_reg_2086_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => trunc_ln574_1_i_reg_2086(9),
      R => '0'
    );
\x_phase_reg_2081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => x_phase_reg_2081,
      R => '0'
    );
\xor_i_i_reg_2111[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln574_1_i_reg_2086(0),
      I1 => \^y_reg_367_reg[10]_0\(0),
      O => \xor_i_i_reg_2111[0]_i_1_n_2\
    );
\xor_i_i_reg_2111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => \xor_i_i_reg_2111[0]_i_1_n_2\,
      Q => xor_i_i_reg_2111(0),
      R => '0'
    );
\xor_i_i_reg_2111_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(10),
      Q => xor_i_i_reg_2111(10),
      R => '0'
    );
\xor_i_i_reg_2111_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(11),
      Q => xor_i_i_reg_2111(11),
      R => '0'
    );
\xor_i_i_reg_2111_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(12),
      Q => xor_i_i_reg_2111(12),
      R => '0'
    );
\xor_i_i_reg_2111_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(13),
      Q => xor_i_i_reg_2111(13),
      R => '0'
    );
\xor_i_i_reg_2111_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(14),
      Q => xor_i_i_reg_2111(14),
      R => '0'
    );
\xor_i_i_reg_2111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(1),
      Q => xor_i_i_reg_2111(1),
      R => '0'
    );
\xor_i_i_reg_2111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(2),
      Q => xor_i_i_reg_2111(2),
      R => '0'
    );
\xor_i_i_reg_2111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(3),
      Q => xor_i_i_reg_2111(3),
      R => '0'
    );
\xor_i_i_reg_2111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(4),
      Q => xor_i_i_reg_2111(4),
      R => '0'
    );
\xor_i_i_reg_2111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(5),
      Q => xor_i_i_reg_2111(5),
      R => '0'
    );
\xor_i_i_reg_2111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(6),
      Q => xor_i_i_reg_2111(6),
      R => '0'
    );
\xor_i_i_reg_2111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(7),
      Q => xor_i_i_reg_2111(7),
      R => '0'
    );
\xor_i_i_reg_2111_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(8),
      Q => xor_i_i_reg_2111(8),
      R => '0'
    );
\xor_i_i_reg_2111_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in2_in,
      D => trunc_ln574_1_i_reg_2086(9),
      Q => xor_i_i_reg_2111(9),
      R => '0'
    );
\y_2_reg_2097[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(0),
      O => y_2_fu_685_p2(0)
    );
\y_2_reg_2097[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(10),
      I1 => \^y_reg_367_reg[10]_0\(9),
      I2 => \^y_reg_367_reg[10]_0\(8),
      I3 => \^y_reg_367_reg[10]_0\(7),
      I4 => \y_2_reg_2097[10]_i_2_n_2\,
      I5 => \^y_reg_367_reg[10]_0\(6),
      O => y_2_fu_685_p2(10)
    );
\y_2_reg_2097[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(4),
      I1 => \^y_reg_367_reg[10]_0\(2),
      I2 => \^y_reg_367_reg[10]_0\(0),
      I3 => \^y_reg_367_reg[10]_0\(1),
      I4 => \^y_reg_367_reg[10]_0\(3),
      I5 => \^y_reg_367_reg[10]_0\(5),
      O => \y_2_reg_2097[10]_i_2_n_2\
    );
\y_2_reg_2097[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(0),
      I1 => \^y_reg_367_reg[10]_0\(1),
      O => y_2_fu_685_p2(1)
    );
\y_2_reg_2097[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(2),
      I1 => \^y_reg_367_reg[10]_0\(1),
      I2 => \^y_reg_367_reg[10]_0\(0),
      O => \y_2_reg_2097[2]_i_1_n_2\
    );
\y_2_reg_2097[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(3),
      I1 => \^y_reg_367_reg[10]_0\(2),
      I2 => \^y_reg_367_reg[10]_0\(0),
      I3 => \^y_reg_367_reg[10]_0\(1),
      O => \y_2_reg_2097[3]_i_1_n_2\
    );
\y_2_reg_2097[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(4),
      I1 => \^y_reg_367_reg[10]_0\(3),
      I2 => \^y_reg_367_reg[10]_0\(1),
      I3 => \^y_reg_367_reg[10]_0\(0),
      I4 => \^y_reg_367_reg[10]_0\(2),
      O => \y_2_reg_2097[4]_i_1_n_2\
    );
\y_2_reg_2097[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(5),
      I1 => \^y_reg_367_reg[10]_0\(4),
      I2 => \^y_reg_367_reg[10]_0\(2),
      I3 => \^y_reg_367_reg[10]_0\(0),
      I4 => \^y_reg_367_reg[10]_0\(1),
      I5 => \^y_reg_367_reg[10]_0\(3),
      O => \y_2_reg_2097[5]_i_1_n_2\
    );
\y_2_reg_2097[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(6),
      I1 => \y_2_reg_2097[10]_i_2_n_2\,
      O => \y_2_reg_2097[6]_i_1_n_2\
    );
\y_2_reg_2097[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(7),
      I1 => \^y_reg_367_reg[10]_0\(6),
      I2 => \y_2_reg_2097[10]_i_2_n_2\,
      O => \y_2_reg_2097[7]_i_1_n_2\
    );
\y_2_reg_2097[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(8),
      I1 => \^y_reg_367_reg[10]_0\(7),
      I2 => \y_2_reg_2097[10]_i_2_n_2\,
      I3 => \^y_reg_367_reg[10]_0\(6),
      O => \y_2_reg_2097[8]_i_1_n_2\
    );
\y_2_reg_2097[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^y_reg_367_reg[10]_0\(9),
      I1 => \^y_reg_367_reg[10]_0\(6),
      I2 => \y_2_reg_2097[10]_i_2_n_2\,
      I3 => \^y_reg_367_reg[10]_0\(7),
      I4 => \^y_reg_367_reg[10]_0\(8),
      O => y_2_fu_685_p2(9)
    );
\y_2_reg_2097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_685_p2(0),
      Q => y_2_reg_2097(0),
      R => '0'
    );
\y_2_reg_2097_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_685_p2(10),
      Q => y_2_reg_2097(10),
      R => '0'
    );
\y_2_reg_2097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_685_p2(1),
      Q => y_2_reg_2097(1),
      R => '0'
    );
\y_2_reg_2097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[2]_i_1_n_2\,
      Q => y_2_reg_2097(2),
      R => '0'
    );
\y_2_reg_2097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[3]_i_1_n_2\,
      Q => y_2_reg_2097(3),
      R => '0'
    );
\y_2_reg_2097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[4]_i_1_n_2\,
      Q => y_2_reg_2097(4),
      R => '0'
    );
\y_2_reg_2097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[5]_i_1_n_2\,
      Q => y_2_reg_2097(5),
      R => '0'
    );
\y_2_reg_2097_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[6]_i_1_n_2\,
      Q => y_2_reg_2097(6),
      R => '0'
    );
\y_2_reg_2097_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[7]_i_1_n_2\,
      Q => y_2_reg_2097(7),
      R => '0'
    );
\y_2_reg_2097_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \y_2_reg_2097[8]_i_1_n_2\,
      Q => y_2_reg_2097(8),
      R => '0'
    );
\y_2_reg_2097_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_685_p2(9),
      Q => y_2_reg_2097(9),
      R => '0'
    );
\y_reg_367[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^debayerratborbatr_u0_bayerphase_c9_write\,
      I1 => ap_CS_fsm_state11,
      O => y_reg_367
    );
\y_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(0),
      Q => \^y_reg_367_reg[10]_0\(0),
      R => y_reg_367
    );
\y_reg_367_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(10),
      Q => \^y_reg_367_reg[10]_0\(10),
      R => y_reg_367
    );
\y_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(1),
      Q => \^y_reg_367_reg[10]_0\(1),
      R => y_reg_367
    );
\y_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(2),
      Q => \^y_reg_367_reg[10]_0\(2),
      R => y_reg_367
    );
\y_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(3),
      Q => \^y_reg_367_reg[10]_0\(3),
      R => y_reg_367
    );
\y_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(4),
      Q => \^y_reg_367_reg[10]_0\(4),
      R => y_reg_367
    );
\y_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(5),
      Q => \^y_reg_367_reg[10]_0\(5),
      R => y_reg_367
    );
\y_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(6),
      Q => \^y_reg_367_reg[10]_0\(6),
      R => y_reg_367
    );
\y_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(7),
      Q => \^y_reg_367_reg[10]_0\(7),
      R => y_reg_367
    );
\y_reg_367_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(8),
      Q => \^y_reg_367_reg[10]_0\(8),
      R => y_reg_367
    );
\y_reg_367_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => y_2_reg_2097(9),
      Q => \^y_reg_367_reg[10]_0\(9),
      R => y_reg_367
    );
\z_1_reg_378[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I3 => lineBuffer_val_V_1_U_n_16,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => z_1_reg_378
    );
\z_1_reg_378[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I3 => lineBuffer_val_V_1_U_n_16,
      O => z_1_reg_3780
    );
\z_1_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(0),
      Q => \z_1_reg_378_reg_n_2_[0]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(10),
      Q => \z_1_reg_378_reg_n_2_[10]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(11),
      Q => \z_1_reg_378_reg_n_2_[11]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(1),
      Q => \z_1_reg_378_reg_n_2_[1]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(2),
      Q => \z_1_reg_378_reg_n_2_[2]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(3),
      Q => \z_1_reg_378_reg_n_2_[3]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(4),
      Q => \z_1_reg_378_reg_n_2_[4]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(5),
      Q => \z_1_reg_378_reg_n_2_[5]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(6),
      Q => \z_1_reg_378_reg_n_2_[6]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(7),
      Q => \z_1_reg_378_reg_n_2_[7]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(8),
      Q => \z_1_reg_378_reg_n_2_[8]\,
      R => z_1_reg_378
    );
\z_1_reg_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_1_reg_3780,
      D => z_reg_2146_reg(9),
      Q => \z_1_reg_378_reg_n_2_[9]\,
      R => z_1_reg_378
    );
\z_reg_2146[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[3]\,
      O => \z_reg_2146[0]_i_2_n_2\
    );
\z_reg_2146[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[2]\,
      O => \z_reg_2146[0]_i_3_n_2\
    );
\z_reg_2146[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[1]\,
      O => \z_reg_2146[0]_i_4_n_2\
    );
\z_reg_2146[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \z_1_reg_378_reg_n_2_[0]\,
      I1 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => z_reg_2146_reg(0),
      O => \z_reg_2146[0]_i_5_n_2\
    );
\z_reg_2146[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[7]\,
      O => \z_reg_2146[4]_i_2_n_2\
    );
\z_reg_2146[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[6]\,
      O => \z_reg_2146[4]_i_3_n_2\
    );
\z_reg_2146[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[5]\,
      O => \z_reg_2146[4]_i_4_n_2\
    );
\z_reg_2146[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[4]\,
      O => \z_reg_2146[4]_i_5_n_2\
    );
\z_reg_2146[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[11]\,
      O => \z_reg_2146[8]_i_2_n_2\
    );
\z_reg_2146[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[10]\,
      O => \z_reg_2146[8]_i_3_n_2\
    );
\z_reg_2146[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[9]\,
      O => \z_reg_2146[8]_i_4_n_2\
    );
\z_reg_2146[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => z_reg_2146_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln585_reg_2151_reg_n_2_[0]\,
      I4 => \z_1_reg_378_reg_n_2_[8]\,
      O => \z_reg_2146[8]_i_5_n_2\
    );
\z_reg_2146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[0]_i_1_n_9\,
      Q => z_reg_2146_reg(0),
      R => '0'
    );
\z_reg_2146_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_reg_2146_reg[0]_i_1_n_2\,
      CO(2) => \z_reg_2146_reg[0]_i_1_n_3\,
      CO(1) => \z_reg_2146_reg[0]_i_1_n_4\,
      CO(0) => \z_reg_2146_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \z_reg_2146_reg[0]_i_1_n_6\,
      O(2) => \z_reg_2146_reg[0]_i_1_n_7\,
      O(1) => \z_reg_2146_reg[0]_i_1_n_8\,
      O(0) => \z_reg_2146_reg[0]_i_1_n_9\,
      S(3) => \z_reg_2146[0]_i_2_n_2\,
      S(2) => \z_reg_2146[0]_i_3_n_2\,
      S(1) => \z_reg_2146[0]_i_4_n_2\,
      S(0) => \z_reg_2146[0]_i_5_n_2\
    );
\z_reg_2146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[8]_i_1_n_7\,
      Q => z_reg_2146_reg(10),
      R => '0'
    );
\z_reg_2146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[8]_i_1_n_6\,
      Q => z_reg_2146_reg(11),
      R => '0'
    );
\z_reg_2146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[0]_i_1_n_8\,
      Q => z_reg_2146_reg(1),
      R => '0'
    );
\z_reg_2146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[0]_i_1_n_7\,
      Q => z_reg_2146_reg(2),
      R => '0'
    );
\z_reg_2146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[0]_i_1_n_6\,
      Q => z_reg_2146_reg(3),
      R => '0'
    );
\z_reg_2146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[4]_i_1_n_9\,
      Q => z_reg_2146_reg(4),
      R => '0'
    );
\z_reg_2146_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_2146_reg[0]_i_1_n_2\,
      CO(3) => \z_reg_2146_reg[4]_i_1_n_2\,
      CO(2) => \z_reg_2146_reg[4]_i_1_n_3\,
      CO(1) => \z_reg_2146_reg[4]_i_1_n_4\,
      CO(0) => \z_reg_2146_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_2146_reg[4]_i_1_n_6\,
      O(2) => \z_reg_2146_reg[4]_i_1_n_7\,
      O(1) => \z_reg_2146_reg[4]_i_1_n_8\,
      O(0) => \z_reg_2146_reg[4]_i_1_n_9\,
      S(3) => \z_reg_2146[4]_i_2_n_2\,
      S(2) => \z_reg_2146[4]_i_3_n_2\,
      S(1) => \z_reg_2146[4]_i_4_n_2\,
      S(0) => \z_reg_2146[4]_i_5_n_2\
    );
\z_reg_2146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[4]_i_1_n_8\,
      Q => z_reg_2146_reg(5),
      R => '0'
    );
\z_reg_2146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[4]_i_1_n_7\,
      Q => z_reg_2146_reg(6),
      R => '0'
    );
\z_reg_2146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[4]_i_1_n_6\,
      Q => z_reg_2146_reg(7),
      R => '0'
    );
\z_reg_2146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[8]_i_1_n_9\,
      Q => z_reg_2146_reg(8),
      R => '0'
    );
\z_reg_2146_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_reg_2146_reg[4]_i_1_n_2\,
      CO(3) => \NLW_z_reg_2146_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \z_reg_2146_reg[8]_i_1_n_3\,
      CO(1) => \z_reg_2146_reg[8]_i_1_n_4\,
      CO(0) => \z_reg_2146_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \z_reg_2146_reg[8]_i_1_n_6\,
      O(2) => \z_reg_2146_reg[8]_i_1_n_7\,
      O(1) => \z_reg_2146_reg[8]_i_1_n_8\,
      O(0) => \z_reg_2146_reg[8]_i_1_n_9\,
      S(3) => \z_reg_2146[8]_i_2_n_2\,
      S(2) => \z_reg_2146[8]_i_3_n_2\,
      S(1) => \z_reg_2146[8]_i_4_n_2\,
      S(0) => \z_reg_2146[8]_i_5_n_2\
    );
\z_reg_2146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_val_V_0_ce1,
      D => \z_reg_2146_reg[8]_i_1_n_8\,
      Q => z_reg_2146_reg(9),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_82,
      Q => zext_ln1347_1_reg_2262_reg(0),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_81,
      Q => zext_ln1347_1_reg_2262_reg(1),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_80,
      Q => zext_ln1347_1_reg_2262_reg(2),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_79,
      Q => zext_ln1347_1_reg_2262_reg(3),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_78,
      Q => zext_ln1347_1_reg_2262_reg(4),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_77,
      Q => zext_ln1347_1_reg_2262_reg(5),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_76,
      Q => zext_ln1347_1_reg_2262_reg(6),
      R => '0'
    );
\zext_ln1347_1_reg_2262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => lineBuffer_val_V_1_U_n_75,
      Q => zext_ln1347_1_reg_2262_reg(7),
      R => '0'
    );
\zext_ln1347_2_reg_2278[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(0),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(0),
      O => \zext_ln1347_2_reg_2278[0]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(1),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(1),
      O => \zext_ln1347_2_reg_2278[1]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(2),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(2),
      O => \zext_ln1347_2_reg_2278[2]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(3),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(3),
      O => \zext_ln1347_2_reg_2278[3]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(4),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(4),
      O => \zext_ln1347_2_reg_2278[4]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(5),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(5),
      O => \zext_ln1347_2_reg_2278[5]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(6),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(6),
      O => \zext_ln1347_2_reg_2278[6]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => pixWindow_val_val_V_2_2_1_fu_248(7),
      I1 => icmp_ln595_reg_2160_pp0_iter1_reg,
      I2 => cmp110_i_i_reg_2175_pp0_iter1_reg,
      I3 => pixWindow_val_val_V_2_0_1_fu_224(7),
      O => \zext_ln1347_2_reg_2278[7]_i_1_n_2\
    );
\zext_ln1347_2_reg_2278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[0]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(0),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[1]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(1),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[2]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(2),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[3]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(3),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[4]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(4),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[5]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(5),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[6]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(6),
      R => '0'
    );
\zext_ln1347_2_reg_2278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_23_reg_23160,
      D => \zext_ln1347_2_reg_2278[7]_i_1_n_2\,
      Q => zext_ln1347_2_reg_2278_reg(7),
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(0),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(10),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[10]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(11),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[11]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(1),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[1]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(2),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[2]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(3),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[3]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(4),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[4]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(5),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[5]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(6),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[6]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(7),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[7]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(8),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[8]\,
      R => '0'
    );
\zext_ln585_reg_2155_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp110_i_i_reg_2175_pp0_iter1_reg0,
      D => zext_ln585_reg_2155_reg(9),
      Q => \zext_ln585_reg_2155_pp0_iter1_reg_reg_n_2_[9]\,
      R => '0'
    );
\zext_ln585_reg_2155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(0),
      Q => zext_ln585_reg_2155_reg(0),
      R => '0'
    );
\zext_ln585_reg_2155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(10),
      Q => zext_ln585_reg_2155_reg(10),
      R => '0'
    );
\zext_ln585_reg_2155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(11),
      Q => zext_ln585_reg_2155_reg(11),
      R => '0'
    );
\zext_ln585_reg_2155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(1),
      Q => zext_ln585_reg_2155_reg(1),
      R => '0'
    );
\zext_ln585_reg_2155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(2),
      Q => zext_ln585_reg_2155_reg(2),
      R => '0'
    );
\zext_ln585_reg_2155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(3),
      Q => zext_ln585_reg_2155_reg(3),
      R => '0'
    );
\zext_ln585_reg_2155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(4),
      Q => zext_ln585_reg_2155_reg(4),
      R => '0'
    );
\zext_ln585_reg_2155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(5),
      Q => zext_ln585_reg_2155_reg(5),
      R => '0'
    );
\zext_ln585_reg_2155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(6),
      Q => zext_ln585_reg_2155_reg(6),
      R => '0'
    );
\zext_ln585_reg_2155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(7),
      Q => zext_ln585_reg_2155_reg(7),
      R => '0'
    );
\zext_ln585_reg_2155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(8),
      Q => zext_ln585_reg_2155_reg(8),
      R => '0'
    );
\zext_ln585_reg_2155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln595_reg_21600,
      D => lineBuffer_val_V_0_address1(9),
      Q => zext_ln585_reg_2155_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Debayer is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_6_in : out STD_LOGIC;
    cmp47_i_reg_3688 : out STD_LOGIC;
    \K_V_7_reg_3833_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_9_reg_3848_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_4_reg_3813_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_V_8_reg_3843_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Debayer_U0_ap_idle : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg_459_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    \z_reg_3699_reg[14]\ : out STD_LOGIC;
    \z_3_reg_470_reg[13]\ : out STD_LOGIC;
    \z_reg_3699_reg[12]\ : out STD_LOGIC;
    \y_reg_459_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_reg_459_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg_459_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg_459_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_9_reg_3848_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_7_reg_3833_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_12_reg_3927_reg[1]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_9_reg_3912_reg[1]_i_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_4_reg_3813_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \K_V_8_reg_3843_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_6_reg_3885_reg[1]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln69_15_reg_3942_reg[1]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \z_reg_2146_reg[0]\ : out STD_LOGIC;
    \z_reg_2146_reg[2]\ : out STD_LOGIC;
    \z_reg_2146_reg[1]\ : out STD_LOGIC;
    \y_reg_367_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg_367_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg_269_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \y_reg_269_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg_269_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_reg_269_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    \pix_val_V_reg_338_pp0_iter3_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp37_i_i_reg_2135_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp37_i_i_reg_1934_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    \icmp_ln269_reg_3704_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln279_reg_3715_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp47_i_reg_3688_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopHeight_fu_666_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_ln1364_13_reg_3987_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_11_reg_3972_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_9_reg_3957_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln1364_15_reg_4002_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln585_reg_2151_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[2]_i_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_i_2_0\ : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp37_i_i_reg_2135_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln585_reg_2151_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln830_fu_430_p2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    imgRgb_full_n : in STD_LOGIC;
    ZipperRemoval_U0_img_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \bayerWindow_val_V_4_4_fu_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DebayerRandBatG_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Debayer : entity is "design_1_v_demosaic_0_2_Debayer";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Debayer;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Debayer is
  signal DebayerG_U0_img_din : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal DebayerG_U0_n_105 : STD_LOGIC;
  signal DebayerG_U0_n_106 : STD_LOGIC;
  signal DebayerG_U0_n_107 : STD_LOGIC;
  signal DebayerG_U0_n_108 : STD_LOGIC;
  signal DebayerG_U0_n_109 : STD_LOGIC;
  signal DebayerG_U0_n_110 : STD_LOGIC;
  signal DebayerG_U0_n_111 : STD_LOGIC;
  signal DebayerG_U0_n_112 : STD_LOGIC;
  signal DebayerG_U0_n_81 : STD_LOGIC;
  signal DebayerG_U0_n_83 : STD_LOGIC;
  signal DebayerG_U0_n_84 : STD_LOGIC;
  signal DebayerG_U0_n_85 : STD_LOGIC;
  signal DebayerG_U0_n_88 : STD_LOGIC;
  signal DebayerRandBatG_U0_ap_start : STD_LOGIC;
  signal DebayerRandBatG_U0_bayerPhase_read : STD_LOGIC;
  signal DebayerRandBatG_U0_srcImg_read : STD_LOGIC;
  signal DebayerRatBorBatR_U0_ap_ready : STD_LOGIC;
  signal DebayerRatBorBatR_U0_ap_start : STD_LOGIC;
  signal DebayerRatBorBatR_U0_bayerPhase_c9_write : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_26 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_27 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_30 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_32 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_outImg_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal DebayerRatBorBatR_U0_srcImg_read : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_2 : STD_LOGIC;
  signal ap_CS_fsm_state1_8 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal bayerPhase_c9_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c9_empty_n : STD_LOGIC;
  signal bayerPhase_c9_full_n : STD_LOGIC;
  signal bayerPhase_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c_empty_n : STD_LOGIC;
  signal bayerPhase_c_full_n : STD_LOGIC;
  signal cmp37_i_i_reg_1934 : STD_LOGIC;
  signal cmp37_i_i_reg_2135 : STD_LOGIC;
  signal icmp_ln582_fu_691_p2 : STD_LOGIC;
  signal imgG_U_n_10 : STD_LOGIC;
  signal imgG_U_n_11 : STD_LOGIC;
  signal imgG_U_n_12 : STD_LOGIC;
  signal imgG_U_n_13 : STD_LOGIC;
  signal imgG_U_n_14 : STD_LOGIC;
  signal imgG_U_n_15 : STD_LOGIC;
  signal imgG_U_n_16 : STD_LOGIC;
  signal imgG_U_n_17 : STD_LOGIC;
  signal imgG_U_n_18 : STD_LOGIC;
  signal imgG_U_n_19 : STD_LOGIC;
  signal imgG_U_n_20 : STD_LOGIC;
  signal imgG_U_n_21 : STD_LOGIC;
  signal imgG_U_n_22 : STD_LOGIC;
  signal imgG_U_n_23 : STD_LOGIC;
  signal imgG_U_n_24 : STD_LOGIC;
  signal imgG_U_n_25 : STD_LOGIC;
  signal imgG_U_n_26 : STD_LOGIC;
  signal imgG_U_n_27 : STD_LOGIC;
  signal imgG_U_n_4 : STD_LOGIC;
  signal imgG_U_n_5 : STD_LOGIC;
  signal imgG_U_n_6 : STD_LOGIC;
  signal imgG_U_n_7 : STD_LOGIC;
  signal imgG_U_n_8 : STD_LOGIC;
  signal imgG_U_n_9 : STD_LOGIC;
  signal imgG_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgG_empty_n : STD_LOGIC;
  signal imgG_full_n : STD_LOGIC;
  signal imgRB_U_n_10 : STD_LOGIC;
  signal imgRB_U_n_11 : STD_LOGIC;
  signal imgRB_U_n_12 : STD_LOGIC;
  signal imgRB_U_n_13 : STD_LOGIC;
  signal imgRB_U_n_14 : STD_LOGIC;
  signal imgRB_U_n_15 : STD_LOGIC;
  signal imgRB_U_n_16 : STD_LOGIC;
  signal imgRB_U_n_17 : STD_LOGIC;
  signal imgRB_U_n_18 : STD_LOGIC;
  signal imgRB_U_n_19 : STD_LOGIC;
  signal imgRB_U_n_20 : STD_LOGIC;
  signal imgRB_U_n_21 : STD_LOGIC;
  signal imgRB_U_n_22 : STD_LOGIC;
  signal imgRB_U_n_23 : STD_LOGIC;
  signal imgRB_U_n_24 : STD_LOGIC;
  signal imgRB_U_n_25 : STD_LOGIC;
  signal imgRB_U_n_26 : STD_LOGIC;
  signal imgRB_U_n_27 : STD_LOGIC;
  signal imgRB_U_n_4 : STD_LOGIC;
  signal imgRB_U_n_5 : STD_LOGIC;
  signal imgRB_U_n_6 : STD_LOGIC;
  signal imgRB_U_n_7 : STD_LOGIC;
  signal imgRB_U_n_8 : STD_LOGIC;
  signal imgRB_U_n_9 : STD_LOGIC;
  signal imgRB_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgRB_empty_n : STD_LOGIC;
  signal imgRB_full_n : STD_LOGIC;
  signal lineBuffer_val_V_0_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_val_V_0_q1_3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal select_ln458_fu_3383_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_6 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_full_n : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_4 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_5 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_6 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_full_n : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_1 : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
begin
  \ap_CS_fsm_reg[1]\(0) <= \^ap_cs_fsm_reg[1]\(0);
  start_once_reg <= \^start_once_reg\;
DebayerG_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerG
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DebayerRatBorBatR_U0_srcImg_read => DebayerRatBorBatR_U0_srcImg_read,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => p_6_in,
      \K_V_4_reg_3813_reg[8]_0\(6 downto 0) => \K_V_4_reg_3813_reg[8]\(6 downto 0),
      \K_V_4_reg_3813_reg[8]_1\(0) => \K_V_4_reg_3813_reg[8]_0\(0),
      \K_V_7_reg_3833_reg[8]_0\(6 downto 0) => \K_V_7_reg_3833_reg[8]\(6 downto 0),
      \K_V_7_reg_3833_reg[8]_1\(0) => \K_V_7_reg_3833_reg[8]_0\(0),
      \K_V_8_reg_3843_reg[8]_0\(6 downto 0) => \K_V_8_reg_3843_reg[8]\(6 downto 0),
      \K_V_8_reg_3843_reg[8]_1\(0) => \K_V_8_reg_3843_reg[8]_0\(0),
      \K_V_9_reg_3848_reg[8]_0\(6 downto 0) => \K_V_9_reg_3848_reg[8]\(6 downto 0),
      \K_V_9_reg_3848_reg[8]_1\(0) => \K_V_9_reg_3848_reg[8]_0\(0),
      Q(1) => Q(0),
      Q(0) => ap_CS_fsm_state1,
      S(0) => S(0),
      \add_ln69_12_reg_3927_reg[1]_i_1_0\(0) => \add_ln69_12_reg_3927_reg[1]_i_1\(0),
      \add_ln69_15_reg_3942_reg[1]_i_1_0\(0) => \add_ln69_15_reg_3942_reg[1]_i_1\(0),
      \add_ln69_6_reg_3885_reg[1]_i_1_0\(0) => \add_ln69_6_reg_3885_reg[1]_i_1\(0),
      \add_ln69_9_reg_3912_reg[1]_i_2_0\(0) => \add_ln69_9_reg_3912_reg[1]_i_2\(0),
      \ap_CS_fsm_reg[0]_0\ => start_for_DebayerRatBorBatR_U0_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      \bayerWindow_val_V_4_4_fu_236_reg[7]_0\(7 downto 0) => \bayerWindow_val_V_4_4_fu_236_reg[7]\(7 downto 0),
      \cmp47_i_reg_3688_reg[0]_0\ => cmp47_i_reg_3688,
      \cmp47_i_reg_3688_reg[0]_i_2\(15 downto 0) => \cmp47_i_reg_3688_reg[0]_i_2\(15 downto 0),
      \g_1_reg_562_pp0_iter17_reg_reg[0]_0\ => DebayerG_U0_n_112,
      \g_1_reg_562_pp0_iter17_reg_reg[1]_0\ => DebayerG_U0_n_111,
      \g_1_reg_562_pp0_iter17_reg_reg[2]_0\ => DebayerG_U0_n_110,
      \g_1_reg_562_pp0_iter17_reg_reg[3]_0\ => DebayerG_U0_n_109,
      \g_1_reg_562_pp0_iter17_reg_reg[4]_0\ => DebayerG_U0_n_108,
      \g_1_reg_562_pp0_iter17_reg_reg[5]_0\ => DebayerG_U0_n_107,
      \g_1_reg_562_pp0_iter17_reg_reg[6]_0\ => DebayerG_U0_n_106,
      \g_1_reg_562_pp0_iter17_reg_reg[7]_0\ => DebayerG_U0_n_105,
      \icmp_ln269_reg_3704_reg[0]_0\(13 downto 0) => \icmp_ln269_reg_3704_reg[0]\(13 downto 0),
      \icmp_ln279_reg_3715_reg[0]_i_2_0\(15 downto 0) => \icmp_ln279_reg_3715_reg[0]_i_2\(15 downto 0),
      \icmp_ln390_reg_3764_pp0_iter17_reg_reg[0]_0\ => DebayerG_U0_n_84,
      if_din(15 downto 0) => if_din(15 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_empty_n => imgG_empty_n,
      imgG_full_n => imgG_full_n,
      internal_empty_n_reg => DebayerG_U0_n_81,
      internal_empty_n_reg_0 => internal_empty_n_reg,
      internal_empty_n_reg_1 => DebayerG_U0_n_83,
      loopHeight_fu_666_p2(16 downto 0) => loopHeight_fu_666_p2(16 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \select_ln301_reg_4239_reg[7]_0\(7 downto 0) => DebayerG_U0_img_din(15 downto 8),
      select_ln458_fu_3383_p3(7 downto 0) => select_ln458_fu_3383_p3(7 downto 0),
      shiftReg_ce => shiftReg_ce_0,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1,
      start_once_reg_reg_0 => DebayerG_U0_n_85,
      start_once_reg_reg_1 => \^start_once_reg\,
      \sub_ln1364_11_reg_3972_reg[9]_0\(7 downto 0) => \sub_ln1364_11_reg_3972_reg[9]\(7 downto 0),
      \sub_ln1364_13_reg_3987_reg[9]_0\(7 downto 0) => \sub_ln1364_13_reg_3987_reg[9]\(7 downto 0),
      \sub_ln1364_15_reg_4002_reg[9]_0\(7 downto 0) => \sub_ln1364_15_reg_4002_reg[9]\(7 downto 0),
      \sub_ln1364_9_reg_3957_reg[9]_0\(7 downto 0) => \sub_ln1364_9_reg_3957_reg[9]\(7 downto 0),
      \tmp_56_reg_3771_pp0_iter17_reg_reg[0]__0_0\ => DebayerG_U0_n_88,
      \y_reg_459_reg[15]_0\(15 downto 0) => \y_reg_459_reg[15]\(15 downto 0),
      \y_reg_459_reg[15]_1\(3 downto 0) => \y_reg_459_reg[15]_0\(3 downto 0),
      \y_reg_459_reg[16]_0\(0) => \y_reg_459_reg[16]\(0),
      \y_reg_459_reg[16]_1\(0) => \y_reg_459_reg[16]_0\(0),
      \y_reg_459_reg[7]_0\(3 downto 0) => \y_reg_459_reg[7]\(3 downto 0),
      \z_3_reg_470_reg[13]_0\ => \z_3_reg_470_reg[13]\,
      \z_reg_3699_reg[12]_0\ => \z_reg_3699_reg[12]\,
      \z_reg_3699_reg[14]_0\ => \z_reg_3699_reg[14]\
    );
DebayerRandBatG_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRandBatG
     port map (
      D(7) => imgRB_U_n_4,
      D(6) => imgRB_U_n_5,
      D(5) => imgRB_U_n_6,
      D(4) => imgRB_U_n_7,
      D(3) => imgRB_U_n_8,
      D(2) => imgRB_U_n_9,
      D(1) => imgRB_U_n_10,
      D(0) => imgRB_U_n_11,
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_read => DebayerRandBatG_U0_bayerPhase_read,
      DebayerRandBatG_U0_srcImg_read => DebayerRandBatG_U0_srcImg_read,
      Q(1) => \^ap_cs_fsm_reg[1]\(0),
      Q(0) => ap_CS_fsm_state1_2,
      ZipperRemoval_U0_img_read => ZipperRemoval_U0_img_read,
      add_ln830_fu_430_p2(10 downto 0) => add_ln830_fu_430_p2(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c9_dout(15 downto 0) => bayerPhase_c9_dout(15 downto 0),
      bayerPhase_c9_empty_n => bayerPhase_c9_empty_n,
      \cmp140_i_i_reg_1938_reg[0]_0\(0) => \mOutPtr_reg[1]\(0),
      cmp37_i_i_reg_1934 => cmp37_i_i_reg_1934,
      \cmp37_i_i_reg_1934_reg[0]_0\(0) => \cmp37_i_i_reg_1934_reg[0]\(0),
      \cmp37_i_i_reg_1934_reg[0]_1\(10 downto 0) => \cmp47_i_reg_3688_reg[0]_i_2\(10 downto 0),
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      \icmp_ln843_reg_1959_reg[0]_0\(11 downto 0) => \icmp_ln279_reg_3715_reg[0]_i_2\(11 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(7) => imgRB_U_n_20,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(6) => imgRB_U_n_21,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(5) => imgRB_U_n_22,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(4) => imgRB_U_n_23,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(3) => imgRB_U_n_24,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(2) => imgRB_U_n_25,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(1) => imgRB_U_n_26,
      \pixWindow_val_val_V_2_2_0_fu_154_reg[7]_0\(0) => imgRB_U_n_27,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(7) => imgRB_U_n_12,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(6) => imgRB_U_n_13,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(5) => imgRB_U_n_14,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(4) => imgRB_U_n_15,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(3) => imgRB_U_n_16,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(2) => imgRB_U_n_17,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(1) => imgRB_U_n_18,
      \pixWindow_val_val_V_2_2_1_fu_158_reg[7]_0\(0) => imgRB_U_n_19,
      \pix_val_V_reg_338_pp0_iter3_reg_reg[7]_0\(23 downto 0) => \pix_val_V_reg_338_pp0_iter3_reg_reg[7]\(23 downto 0),
      q1(23 downto 0) => lineBuffer_val_V_0_q1(23 downto 0),
      shiftReg_ce => shiftReg_ce,
      \y_reg_269_reg[10]_0\(10 downto 0) => \y_reg_269_reg[10]\(10 downto 0),
      \y_reg_269_reg[10]_1\(1 downto 0) => \y_reg_269_reg[10]_0\(1 downto 0),
      \y_reg_269_reg[1]_0\(0) => \y_reg_269_reg[1]\(0),
      \y_reg_269_reg[7]_0\(2 downto 0) => \y_reg_269_reg[7]\(2 downto 0)
    );
DebayerRatBorBatR_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_DebayerRatBorBatR
     port map (
      CO(0) => icmp_ln582_fu_691_p2,
      D(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      DI(0) => DI(0),
      DebayerRandBatG_U0_srcImg_read => DebayerRandBatG_U0_srcImg_read,
      DebayerRatBorBatR_U0_ap_ready => DebayerRatBorBatR_U0_ap_ready,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c9_write => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      DebayerRatBorBatR_U0_srcImg_read => DebayerRatBorBatR_U0_srcImg_read,
      E(0) => shiftReg_ce_6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1_8,
      \ap_CS_fsm_reg[0]_0\ => start_for_DebayerRatBorBatR_U0_U_n_5,
      \ap_CS_fsm_reg[2]_i_2_0\ => \ap_CS_fsm_reg[2]_i_2\,
      \ap_CS_fsm_reg[2]_i_2_1\ => \ap_CS_fsm_reg[2]_i_2_0\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter7_b_1_reg_642_reg[9]_0\(23 downto 0) => DebayerRatBorBatR_U0_outImg_din(23 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c9_full_n => bayerPhase_c9_full_n,
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      cmp37_i_i_reg_2135 => cmp37_i_i_reg_2135,
      \cmp37_i_i_reg_2135_reg[0]_0\(0) => \cmp37_i_i_reg_2135_reg[0]\(0),
      \cmp37_i_i_reg_2135_reg[0]_1\(9 downto 0) => \cmp47_i_reg_3688_reg[0]_i_2\(9 downto 0),
      \cmp37_i_i_reg_2135_reg[0]_2\(3 downto 0) => \cmp37_i_i_reg_2135_reg[0]_0\(3 downto 0),
      d0(23 downto 0) => imgG_dout(23 downto 0),
      \icmp_ln585_reg_2151_reg[0]_0\(8 downto 0) => \icmp_ln585_reg_2151_reg[0]\(8 downto 0),
      \icmp_ln585_reg_2151_reg[0]_1\(0) => \icmp_ln585_reg_2151_reg[0]_0\(0),
      \icmp_ln595_reg_2160_reg[0]_0\(11 downto 0) => \icmp_ln279_reg_3715_reg[0]_i_2\(11 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_empty_n => imgRB_empty_n,
      imgRB_full_n => imgRB_full_n,
      internal_empty_n_reg => DebayerRatBorBatR_U0_n_26,
      internal_full_n_reg(0) => shiftReg_ce_4,
      mOutPtr110_out => mOutPtr110_out_5,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(7) => imgG_U_n_12,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(6) => imgG_U_n_13,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(5) => imgG_U_n_14,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(4) => imgG_U_n_15,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(3) => imgG_U_n_16,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(2) => imgG_U_n_17,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(1) => imgG_U_n_18,
      \pixWindow_val_val_V_2_2_0_fu_244_reg[7]_0\(0) => imgG_U_n_19,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(7) => imgG_U_n_4,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(6) => imgG_U_n_5,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(5) => imgG_U_n_6,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(4) => imgG_U_n_7,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(3) => imgG_U_n_8,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(2) => imgG_U_n_9,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(1) => imgG_U_n_10,
      \pixWindow_val_val_V_2_2_1_fu_248_reg[7]_0\(0) => imgG_U_n_11,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(7) => imgG_U_n_20,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(6) => imgG_U_n_21,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(5) => imgG_U_n_22,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(4) => imgG_U_n_23,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(3) => imgG_U_n_24,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(2) => imgG_U_n_25,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(1) => imgG_U_n_26,
      \pixWindow_val_val_V_2_2_2_fu_252_reg[7]_0\(0) => imgG_U_n_27,
      q1(23 downto 0) => lineBuffer_val_V_0_q1_3(23 downto 0),
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_7,
      start_once_reg_reg_0 => DebayerRatBorBatR_U0_n_27,
      start_once_reg_reg_1 => DebayerRatBorBatR_U0_n_32,
      start_once_reg_reg_2(0) => start_once_reg_reg_1(0),
      \tmp_9_reg_2198_pp0_iter6_reg_reg[0]__0_0\ => DebayerRatBorBatR_U0_n_30,
      \y_reg_367_reg[10]_0\(10 downto 0) => \y_reg_367_reg[10]\(10 downto 0),
      \y_reg_367_reg[6]_0\(0) => \y_reg_367_reg[6]\(0),
      \z_reg_2146_reg[0]_0\ => \z_reg_2146_reg[0]\,
      \z_reg_2146_reg[1]_0\ => \z_reg_2146_reg[1]\,
      \z_reg_2146_reg[2]_0\ => \z_reg_2146_reg[2]\
    );
ap_idle: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => start_for_DebayerRatBorBatR_U0_U_n_5,
      I1 => ap_CS_fsm_state1_8,
      I2 => ap_CS_fsm_state1_2,
      I3 => DebayerRandBatG_U0_ap_start,
      I4 => ap_CS_fsm_state1,
      I5 => start_for_DebayerRatBorBatR_U0_U_n_4,
      O => Debayer_U0_ap_idle
    );
bayerPhase_c9_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S
     port map (
      D(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_read => DebayerRandBatG_U0_bayerPhase_read,
      DebayerRatBorBatR_U0_bayerPhase_c9_write => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      E(0) => shiftReg_ce_4,
      Q(0) => ap_CS_fsm_state1_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c9_dout(15 downto 0) => bayerPhase_c9_dout(15 downto 0),
      bayerPhase_c9_empty_n => bayerPhase_c9_empty_n,
      bayerPhase_c9_full_n => bayerPhase_c9_full_n,
      \mOutPtr_reg[1]_0\ => DebayerRatBorBatR_U0_n_32
    );
bayerPhase_c_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_7
     port map (
      D(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      DebayerRatBorBatR_U0_bayerPhase_c9_write => DebayerRatBorBatR_U0_bayerPhase_c9_write,
      Q(0) => ap_CS_fsm_state1,
      \SRL_SIG_reg[1][0]\ => start_for_DebayerRatBorBatR_U0_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      if_din(15 downto 0) => if_din(15 downto 0),
      \mOutPtr_reg[1]_0\ => start_for_DebayerRatBorBatR_U0_U_n_6
    );
imgG_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S
     port map (
      D(7 downto 0) => DebayerG_U0_img_din(15 downto 8),
      DebayerRatBorBatR_U0_srcImg_read => DebayerRatBorBatR_U0_srcImg_read,
      \SRL_SIG_reg[0][0]\ => DebayerG_U0_n_84,
      \SRL_SIG_reg[0][16]\ => DebayerG_U0_n_112,
      \SRL_SIG_reg[0][17]\ => DebayerG_U0_n_111,
      \SRL_SIG_reg[0][18]\ => DebayerG_U0_n_110,
      \SRL_SIG_reg[0][19]\ => DebayerG_U0_n_109,
      \SRL_SIG_reg[0][20]\ => DebayerG_U0_n_108,
      \SRL_SIG_reg[0][21]\ => DebayerG_U0_n_107,
      \SRL_SIG_reg[0][22]\ => DebayerG_U0_n_106,
      \SRL_SIG_reg[0][23]\ => DebayerG_U0_n_105,
      \SRL_SIG_reg[1][15]\(7) => imgG_U_n_4,
      \SRL_SIG_reg[1][15]\(6) => imgG_U_n_5,
      \SRL_SIG_reg[1][15]\(5) => imgG_U_n_6,
      \SRL_SIG_reg[1][15]\(4) => imgG_U_n_7,
      \SRL_SIG_reg[1][15]\(3) => imgG_U_n_8,
      \SRL_SIG_reg[1][15]\(2) => imgG_U_n_9,
      \SRL_SIG_reg[1][15]\(1) => imgG_U_n_10,
      \SRL_SIG_reg[1][15]\(0) => imgG_U_n_11,
      \SRL_SIG_reg[1][23]\(7) => imgG_U_n_20,
      \SRL_SIG_reg[1][23]\(6) => imgG_U_n_21,
      \SRL_SIG_reg[1][23]\(5) => imgG_U_n_22,
      \SRL_SIG_reg[1][23]\(4) => imgG_U_n_23,
      \SRL_SIG_reg[1][23]\(3) => imgG_U_n_24,
      \SRL_SIG_reg[1][23]\(2) => imgG_U_n_25,
      \SRL_SIG_reg[1][23]\(1) => imgG_U_n_26,
      \SRL_SIG_reg[1][23]\(0) => imgG_U_n_27,
      \SRL_SIG_reg[1][7]\(7) => imgG_U_n_12,
      \SRL_SIG_reg[1][7]\(6) => imgG_U_n_13,
      \SRL_SIG_reg[1][7]\(5) => imgG_U_n_14,
      \SRL_SIG_reg[1][7]\(4) => imgG_U_n_15,
      \SRL_SIG_reg[1][7]\(3) => imgG_U_n_16,
      \SRL_SIG_reg[1][7]\(2) => imgG_U_n_17,
      \SRL_SIG_reg[1][7]\(1) => imgG_U_n_18,
      \SRL_SIG_reg[1][7]\(0) => imgG_U_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp37_i_i_reg_2135 => cmp37_i_i_reg_2135,
      d0(23 downto 0) => imgG_dout(23 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgG_full_n => imgG_full_n,
      internal_full_n_reg_0 => DebayerG_U0_n_83,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => DebayerG_U0_n_88,
      q1(23 downto 0) => lineBuffer_val_V_0_q1_3(23 downto 0),
      select_ln458_fu_3383_p3(7 downto 0) => select_ln458_fu_3383_p3(7 downto 0),
      shiftReg_ce => shiftReg_ce_0
    );
imgRB_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_8
     port map (
      D(7) => imgRB_U_n_4,
      D(6) => imgRB_U_n_5,
      D(5) => imgRB_U_n_6,
      D(4) => imgRB_U_n_7,
      D(3) => imgRB_U_n_8,
      D(2) => imgRB_U_n_9,
      D(1) => imgRB_U_n_10,
      D(0) => imgRB_U_n_11,
      DebayerRandBatG_U0_srcImg_read => DebayerRandBatG_U0_srcImg_read,
      E(0) => shiftReg_ce_6,
      \SRL_SIG_reg[0][23]\(23 downto 0) => DebayerRatBorBatR_U0_outImg_din(23 downto 0),
      \SRL_SIG_reg[1][15]\(7) => imgRB_U_n_12,
      \SRL_SIG_reg[1][15]\(6) => imgRB_U_n_13,
      \SRL_SIG_reg[1][15]\(5) => imgRB_U_n_14,
      \SRL_SIG_reg[1][15]\(4) => imgRB_U_n_15,
      \SRL_SIG_reg[1][15]\(3) => imgRB_U_n_16,
      \SRL_SIG_reg[1][15]\(2) => imgRB_U_n_17,
      \SRL_SIG_reg[1][15]\(1) => imgRB_U_n_18,
      \SRL_SIG_reg[1][15]\(0) => imgRB_U_n_19,
      \SRL_SIG_reg[1][7]\(7) => imgRB_U_n_20,
      \SRL_SIG_reg[1][7]\(6) => imgRB_U_n_21,
      \SRL_SIG_reg[1][7]\(5) => imgRB_U_n_22,
      \SRL_SIG_reg[1][7]\(4) => imgRB_U_n_23,
      \SRL_SIG_reg[1][7]\(3) => imgRB_U_n_24,
      \SRL_SIG_reg[1][7]\(2) => imgRB_U_n_25,
      \SRL_SIG_reg[1][7]\(1) => imgRB_U_n_26,
      \SRL_SIG_reg[1][7]\(0) => imgRB_U_n_27,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp37_i_i_reg_1934 => cmp37_i_i_reg_1934,
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRB_full_n => imgRB_full_n,
      internal_full_n_reg_0 => DebayerRatBorBatR_U0_n_26,
      mOutPtr110_out => mOutPtr110_out_5,
      \mOutPtr_reg[0]_0\ => DebayerRatBorBatR_U0_n_30,
      q1(23 downto 0) => lineBuffer_val_V_0_q1(23 downto 0)
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => Debayer_U0_ap_start,
      I2 => start_for_ZipperRemoval_U0_full_n,
      O => start_once_reg_reg_0
    );
start_for_DebayerRandBatG_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRandBatG_U0
     port map (
      DebayerRandBatG_U0_ap_ready => DebayerRandBatG_U0_ap_ready,
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      Q(0) => \^ap_cs_fsm_reg[1]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[1]_0\(0) => \mOutPtr_reg[1]\(0),
      \mOutPtr_reg[1]_1\ => DebayerRatBorBatR_U0_n_27,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_7
    );
start_for_DebayerRatBorBatR_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_DebayerRatBorBatR_U0
     port map (
      CO(0) => icmp_ln582_fu_691_p2,
      DebayerRatBorBatR_U0_ap_ready => DebayerRatBorBatR_U0_ap_ready,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]\ => start_for_DebayerRatBorBatR_U0_U_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      internal_empty_n_reg_0 => start_for_DebayerRatBorBatR_U0_U_n_5,
      internal_full_n_reg_0 => start_for_DebayerRatBorBatR_U0_U_n_4,
      \mOutPtr_reg[0]_0\ => \^start_once_reg\,
      \mOutPtr_reg[1]_0\(0) => ap_CS_fsm_state1,
      \mOutPtr_reg[1]_1\ => DebayerG_U0_n_85,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1,
      start_once_reg_0 => start_once_reg_7
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => DebayerG_U0_n_81,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is "design_1_v_demosaic_0_2_v_demosaic";
  attribute hls_module : string;
  attribute hls_module of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic : entity is "yes";
end design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic;

architecture STRUCTURE of design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_imgBayer_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2MultiBayer_U0_n_14 : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_n_5 : STD_LOGIC;
  signal Block_split1_proc_U0_ap_continue : STD_LOGIC;
  signal Block_split1_proc_U0_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_split1_proc_U0_ap_start : STD_LOGIC;
  signal Block_split1_proc_U0_n_3 : STD_LOGIC;
  signal CTRL_s_axi_U_n_122 : STD_LOGIC;
  signal CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal CTRL_s_axi_U_n_125 : STD_LOGIC;
  signal CTRL_s_axi_U_n_140 : STD_LOGIC;
  signal CTRL_s_axi_U_n_141 : STD_LOGIC;
  signal CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal CTRL_s_axi_U_n_143 : STD_LOGIC;
  signal CTRL_s_axi_U_n_144 : STD_LOGIC;
  signal CTRL_s_axi_U_n_145 : STD_LOGIC;
  signal CTRL_s_axi_U_n_146 : STD_LOGIC;
  signal CTRL_s_axi_U_n_147 : STD_LOGIC;
  signal CTRL_s_axi_U_n_148 : STD_LOGIC;
  signal CTRL_s_axi_U_n_149 : STD_LOGIC;
  signal CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal CTRL_s_axi_U_n_162 : STD_LOGIC;
  signal CTRL_s_axi_U_n_3 : STD_LOGIC;
  signal CTRL_s_axi_U_n_68 : STD_LOGIC;
  signal CTRL_s_axi_U_n_78 : STD_LOGIC;
  signal CTRL_s_axi_U_n_79 : STD_LOGIC;
  signal CTRL_s_axi_U_n_80 : STD_LOGIC;
  signal CTRL_s_axi_U_n_81 : STD_LOGIC;
  signal CTRL_s_axi_U_n_82 : STD_LOGIC;
  signal CTRL_s_axi_U_n_83 : STD_LOGIC;
  signal CTRL_s_axi_U_n_84 : STD_LOGIC;
  signal \DebayerG_U0/add_ln266_fu_690_p2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DebayerG_U0/add_ln69_12_fu_1684_p2\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \DebayerG_U0/add_ln69_15_fu_1716_p2\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \DebayerG_U0/add_ln69_6_fu_1614_p2\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \DebayerG_U0/add_ln69_9_fu_1652_p2\ : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \DebayerG_U0/and161_cast_i_fu_717_p1\ : STD_LOGIC;
  signal \DebayerG_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \DebayerG_U0/cmp47_i_fu_731_p2\ : STD_LOGIC;
  signal \DebayerG_U0/cmp47_i_reg_3688\ : STD_LOGIC;
  signal \DebayerG_U0/icmp_ln266_fu_702_p2\ : STD_LOGIC;
  signal \DebayerG_U0/linebuf_yuv_val_V_0_q1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DebayerG_U0/loopHeight_fu_666_p2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DebayerG_U0/p_6_in\ : STD_LOGIC;
  signal \DebayerG_U0/sext_ln1364_11_fu_1834_p1\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \DebayerG_U0/sext_ln1364_13_fu_1878_p1\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \DebayerG_U0/sext_ln1364_9_fu_1790_p1\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \DebayerG_U0/sext_ln1364_fu_1746_p1\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \DebayerRandBatG_U0/add_ln830_fu_430_p2\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRandBatG_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/cmp37_i_i_fu_476_p2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/icmp_ln830_fu_442_p2\ : STD_LOGIC;
  signal DebayerRandBatG_U0_ap_ready : STD_LOGIC;
  signal \DebayerRatBorBatR_U0/add_ln582_fu_679_p2\ : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \DebayerRatBorBatR_U0/cmp37_i_i_fu_746_p2\ : STD_LOGIC;
  signal Debayer_U0_ap_idle : STD_LOGIC;
  signal Debayer_U0_ap_ready : STD_LOGIC;
  signal Debayer_U0_ap_start : STD_LOGIC;
  signal Debayer_U0_imgRgb_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Debayer_U0_n_100 : STD_LOGIC;
  signal Debayer_U0_n_101 : STD_LOGIC;
  signal Debayer_U0_n_102 : STD_LOGIC;
  signal Debayer_U0_n_103 : STD_LOGIC;
  signal Debayer_U0_n_104 : STD_LOGIC;
  signal Debayer_U0_n_105 : STD_LOGIC;
  signal Debayer_U0_n_106 : STD_LOGIC;
  signal Debayer_U0_n_107 : STD_LOGIC;
  signal Debayer_U0_n_108 : STD_LOGIC;
  signal Debayer_U0_n_109 : STD_LOGIC;
  signal Debayer_U0_n_110 : STD_LOGIC;
  signal Debayer_U0_n_111 : STD_LOGIC;
  signal Debayer_U0_n_112 : STD_LOGIC;
  signal Debayer_U0_n_113 : STD_LOGIC;
  signal Debayer_U0_n_114 : STD_LOGIC;
  signal Debayer_U0_n_115 : STD_LOGIC;
  signal Debayer_U0_n_117 : STD_LOGIC;
  signal Debayer_U0_n_118 : STD_LOGIC;
  signal Debayer_U0_n_45 : STD_LOGIC;
  signal Debayer_U0_n_46 : STD_LOGIC;
  signal Debayer_U0_n_47 : STD_LOGIC;
  signal Debayer_U0_n_48 : STD_LOGIC;
  signal Debayer_U0_n_49 : STD_LOGIC;
  signal Debayer_U0_n_50 : STD_LOGIC;
  signal Debayer_U0_n_51 : STD_LOGIC;
  signal Debayer_U0_n_52 : STD_LOGIC;
  signal Debayer_U0_n_53 : STD_LOGIC;
  signal Debayer_U0_n_54 : STD_LOGIC;
  signal Debayer_U0_n_55 : STD_LOGIC;
  signal Debayer_U0_n_56 : STD_LOGIC;
  signal Debayer_U0_n_57 : STD_LOGIC;
  signal Debayer_U0_n_58 : STD_LOGIC;
  signal Debayer_U0_n_59 : STD_LOGIC;
  signal Debayer_U0_n_60 : STD_LOGIC;
  signal Debayer_U0_n_61 : STD_LOGIC;
  signal Debayer_U0_n_62 : STD_LOGIC;
  signal Debayer_U0_n_64 : STD_LOGIC;
  signal Debayer_U0_n_65 : STD_LOGIC;
  signal Debayer_U0_n_66 : STD_LOGIC;
  signal Debayer_U0_n_67 : STD_LOGIC;
  signal Debayer_U0_n_68 : STD_LOGIC;
  signal Debayer_U0_n_69 : STD_LOGIC;
  signal Debayer_U0_n_70 : STD_LOGIC;
  signal Debayer_U0_n_71 : STD_LOGIC;
  signal Debayer_U0_n_72 : STD_LOGIC;
  signal Debayer_U0_n_73 : STD_LOGIC;
  signal Debayer_U0_n_74 : STD_LOGIC;
  signal Debayer_U0_n_75 : STD_LOGIC;
  signal Debayer_U0_n_76 : STD_LOGIC;
  signal Debayer_U0_n_77 : STD_LOGIC;
  signal Debayer_U0_n_78 : STD_LOGIC;
  signal Debayer_U0_n_79 : STD_LOGIC;
  signal Debayer_U0_n_80 : STD_LOGIC;
  signal Debayer_U0_n_81 : STD_LOGIC;
  signal Debayer_U0_n_82 : STD_LOGIC;
  signal Debayer_U0_n_83 : STD_LOGIC;
  signal Debayer_U0_n_84 : STD_LOGIC;
  signal Debayer_U0_n_85 : STD_LOGIC;
  signal Debayer_U0_n_86 : STD_LOGIC;
  signal Debayer_U0_n_87 : STD_LOGIC;
  signal Debayer_U0_n_88 : STD_LOGIC;
  signal Debayer_U0_n_89 : STD_LOGIC;
  signal Debayer_U0_n_90 : STD_LOGIC;
  signal Debayer_U0_n_91 : STD_LOGIC;
  signal Debayer_U0_n_92 : STD_LOGIC;
  signal Debayer_U0_n_93 : STD_LOGIC;
  signal Debayer_U0_n_94 : STD_LOGIC;
  signal Debayer_U0_n_95 : STD_LOGIC;
  signal Debayer_U0_n_96 : STD_LOGIC;
  signal Debayer_U0_n_98 : STD_LOGIC;
  signal Debayer_U0_n_99 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_13 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_14 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_16 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_5 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_6 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_9 : STD_LOGIC;
  signal ZipperRemoval_U0_ap_start : STD_LOGIC;
  signal ZipperRemoval_U0_imgUnzip_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ZipperRemoval_U0_img_read : STD_LOGIC;
  signal ZipperRemoval_U0_n_10 : STD_LOGIC;
  signal ZipperRemoval_U0_n_12 : STD_LOGIC;
  signal ZipperRemoval_U0_n_13 : STD_LOGIC;
  signal ZipperRemoval_U0_n_2 : STD_LOGIC;
  signal ZipperRemoval_U0_n_3 : STD_LOGIC;
  signal ZipperRemoval_U0_n_4 : STD_LOGIC;
  signal ZipperRemoval_U0_n_5 : STD_LOGIC;
  signal ZipperRemoval_U0_n_8 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2 : STD_LOGIC;
  signal bayer_phase : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_assign_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_c1_U_n_20 : STD_LOGIC;
  signal bayer_phase_c1_U_n_21 : STD_LOGIC;
  signal bayer_phase_c1_U_n_22 : STD_LOGIC;
  signal bayer_phase_c1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_c1_empty_n : STD_LOGIC;
  signal bayer_phase_c_U_n_20 : STD_LOGIC;
  signal bayer_phase_c_U_n_21 : STD_LOGIC;
  signal bayer_phase_c_U_n_22 : STD_LOGIC;
  signal bayer_phase_c_U_n_23 : STD_LOGIC;
  signal bayer_phase_c_U_n_24 : STD_LOGIC;
  signal bayer_phase_c_U_n_25 : STD_LOGIC;
  signal bayer_phase_c_U_n_26 : STD_LOGIC;
  signal bayer_phase_c_U_n_27 : STD_LOGIC;
  signal bayer_phase_c_U_n_28 : STD_LOGIC;
  signal bayer_phase_c_U_n_29 : STD_LOGIC;
  signal bayer_phase_c_U_n_30 : STD_LOGIC;
  signal bayer_phase_c_U_n_31 : STD_LOGIC;
  signal bayer_phase_c_U_n_32 : STD_LOGIC;
  signal bayer_phase_c_U_n_33 : STD_LOGIC;
  signal bayer_phase_c_U_n_34 : STD_LOGIC;
  signal bayer_phase_c_U_n_35 : STD_LOGIC;
  signal bayer_phase_c_empty_n : STD_LOGIC;
  signal bayer_phase_c_full_n : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_V_1_reg_2580 : STD_LOGIC;
  signal icmp_ln1049_fu_217_p2 : STD_LOGIC;
  signal icmp_ln878_fu_206_p217_in : STD_LOGIC;
  signal imgBayer_U_n_10 : STD_LOGIC;
  signal imgBayer_U_n_11 : STD_LOGIC;
  signal imgBayer_U_n_4 : STD_LOGIC;
  signal imgBayer_U_n_5 : STD_LOGIC;
  signal imgBayer_U_n_6 : STD_LOGIC;
  signal imgBayer_U_n_7 : STD_LOGIC;
  signal imgBayer_U_n_8 : STD_LOGIC;
  signal imgBayer_U_n_9 : STD_LOGIC;
  signal imgBayer_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgBayer_empty_n : STD_LOGIC;
  signal imgBayer_full_n : STD_LOGIC;
  signal imgRgb_U_n_2 : STD_LOGIC;
  signal imgRgb_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgRgb_empty_n : STD_LOGIC;
  signal imgRgb_full_n : STD_LOGIC;
  signal imgUnzip_U_n_2 : STD_LOGIC;
  signal imgUnzip_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgUnzip_empty_n : STD_LOGIC;
  signal imgUnzip_full_n : STD_LOGIC;
  signal loopWidth_fu_185_p2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal start_for_Block_split1_proc_U0_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_ZipperRemoval_U0_full_n : STD_LOGIC;
  signal start_for_v_demosaic_entry48_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_1 : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal sub_i_i_fu_180_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \sub_ln1364_11_reg_3972[10]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[10]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[10]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[5]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[5]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[5]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972[5]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_11_reg_3972_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[10]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[10]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[10]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[5]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[5]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[5]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987[5]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_13_reg_3987_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[10]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[10]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[10]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[5]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[5]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[5]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002[5]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_15_reg_4002_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[10]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[10]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[10]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[5]_i_3_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[5]_i_4_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[5]_i_5_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957[5]_i_6_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \sub_ln1364_9_reg_3957_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal v_demosaic_entry48_U0_ap_start : STD_LOGIC;
  signal v_demosaic_entry48_U0_n_2 : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_reg_170_reg : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal \NLW_sub_ln1364_11_reg_3972_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln1364_13_reg_3987_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln1364_15_reg_4002_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln1364_9_reg_3957_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_ln1364_11_reg_3972_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_11_reg_3972_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_13_reg_3987_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_13_reg_3987_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_15_reg_4002_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_15_reg_4002_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_9_reg_3957_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1364_9_reg_3957_reg[5]_i_2\ : label is 35;
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiBayer_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_AXIvideo2MultiBayer
     port map (
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      Q(0) => AXIvideo2MultiBayer_U0_n_5,
      \ap_CS_fsm_reg[4]_0\ => AXIvideo2MultiBayer_U0_n_14,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      \axi_data_V_7_reg_251_reg[7]_0\(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      \cols_reg_443_reg[11]_0\(11 downto 0) => width(11 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      int_ap_ready_reg => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_4,
      \trunc_ln96_1_reg_438_reg[10]_0\(10 downto 0) => height(10 downto 0)
    );
Block_split1_proc_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Block_split1_proc
     port map (
      Block_split1_proc_U0_ap_continue => Block_split1_proc_U0_ap_continue,
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => Block_split1_proc_U0_n_3,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      \ap_return_preg_reg[0]_0\ => bayer_phase_c_U_n_20,
      \ap_return_preg_reg[10]_0\ => bayer_phase_c_U_n_30,
      \ap_return_preg_reg[11]_0\ => bayer_phase_c_U_n_31,
      \ap_return_preg_reg[12]_0\ => bayer_phase_c_U_n_32,
      \ap_return_preg_reg[13]_0\ => bayer_phase_c_U_n_33,
      \ap_return_preg_reg[14]_0\ => bayer_phase_c_U_n_34,
      \ap_return_preg_reg[15]_0\ => bayer_phase_c_U_n_35,
      \ap_return_preg_reg[1]_0\ => bayer_phase_c_U_n_21,
      \ap_return_preg_reg[2]_0\ => bayer_phase_c_U_n_22,
      \ap_return_preg_reg[3]_0\ => bayer_phase_c_U_n_23,
      \ap_return_preg_reg[4]_0\ => bayer_phase_c_U_n_24,
      \ap_return_preg_reg[5]_0\ => bayer_phase_c_U_n_25,
      \ap_return_preg_reg[6]_0\ => bayer_phase_c_U_n_26,
      \ap_return_preg_reg[7]_0\ => bayer_phase_c_U_n_27,
      \ap_return_preg_reg[8]_0\ => bayer_phase_c_U_n_28,
      \ap_return_preg_reg[9]_0\ => bayer_phase_c_U_n_29,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayer_phase_c_empty_n => bayer_phase_c_empty_n
    );
CTRL_s_axi_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_CTRL_s_axi
     port map (
      CO(0) => \DebayerG_U0/cmp47_i_fu_731_p2\,
      DI(0) => Debayer_U0_n_95,
      DebayerRandBatG_U0_ap_ready => DebayerRandBatG_U0_ap_ready,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      Q(15 downto 0) => width(15 downto 0),
      S(0) => CTRL_s_axi_U_n_3,
      add_ln830_fu_430_p2(10 downto 0) => \DebayerRandBatG_U0/add_ln830_fu_430_p2\(11 downto 1),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg => CTRL_s_axi_U_n_122,
      \cmp37_i_i_reg_1934_reg[0]\(10) => Debayer_U0_n_98,
      \cmp37_i_i_reg_1934_reg[0]\(9) => Debayer_U0_n_99,
      \cmp37_i_i_reg_1934_reg[0]\(8) => Debayer_U0_n_100,
      \cmp37_i_i_reg_1934_reg[0]\(7) => Debayer_U0_n_101,
      \cmp37_i_i_reg_1934_reg[0]\(6) => Debayer_U0_n_102,
      \cmp37_i_i_reg_1934_reg[0]\(5) => Debayer_U0_n_103,
      \cmp37_i_i_reg_1934_reg[0]\(4) => Debayer_U0_n_104,
      \cmp37_i_i_reg_1934_reg[0]\(3) => Debayer_U0_n_105,
      \cmp37_i_i_reg_1934_reg[0]\(2) => Debayer_U0_n_106,
      \cmp37_i_i_reg_1934_reg[0]\(1) => Debayer_U0_n_107,
      \cmp37_i_i_reg_1934_reg[0]\(0) => Debayer_U0_n_108,
      \cmp37_i_i_reg_1934_reg[0]_0\(2) => Debayer_U0_n_109,
      \cmp37_i_i_reg_1934_reg[0]_0\(1) => Debayer_U0_n_110,
      \cmp37_i_i_reg_1934_reg[0]_0\(0) => Debayer_U0_n_111,
      \cmp37_i_i_reg_1934_reg[0]_1\(1) => Debayer_U0_n_112,
      \cmp37_i_i_reg_1934_reg[0]_1\(0) => Debayer_U0_n_113,
      \cmp37_i_i_reg_2135_reg[0]\(10) => Debayer_U0_n_84,
      \cmp37_i_i_reg_2135_reg[0]\(9) => Debayer_U0_n_85,
      \cmp37_i_i_reg_2135_reg[0]\(8) => Debayer_U0_n_86,
      \cmp37_i_i_reg_2135_reg[0]\(7) => Debayer_U0_n_87,
      \cmp37_i_i_reg_2135_reg[0]\(6) => Debayer_U0_n_88,
      \cmp37_i_i_reg_2135_reg[0]\(5) => Debayer_U0_n_89,
      \cmp37_i_i_reg_2135_reg[0]\(4) => Debayer_U0_n_90,
      \cmp37_i_i_reg_2135_reg[0]\(3) => Debayer_U0_n_91,
      \cmp37_i_i_reg_2135_reg[0]\(2) => Debayer_U0_n_92,
      \cmp37_i_i_reg_2135_reg[0]\(1) => Debayer_U0_n_93,
      \cmp37_i_i_reg_2135_reg[0]\(0) => Debayer_U0_n_94,
      \cmp37_i_i_reg_2135_reg[0]_0\(0) => Debayer_U0_n_96,
      \cmp47_i_reg_3688_reg[0]\(3) => Debayer_U0_n_68,
      \cmp47_i_reg_3688_reg[0]\(2) => Debayer_U0_n_69,
      \cmp47_i_reg_3688_reg[0]\(1) => Debayer_U0_n_70,
      \cmp47_i_reg_3688_reg[0]\(0) => Debayer_U0_n_71,
      \cmp47_i_reg_3688_reg[0]_0\(0) => Debayer_U0_n_72,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(15) => Debayer_U0_n_48,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(14) => Debayer_U0_n_49,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(13) => Debayer_U0_n_50,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(12) => Debayer_U0_n_51,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(11) => Debayer_U0_n_52,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(10) => Debayer_U0_n_53,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(9) => Debayer_U0_n_54,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(8) => Debayer_U0_n_55,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(7) => Debayer_U0_n_56,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(6) => Debayer_U0_n_57,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(5) => Debayer_U0_n_58,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(4) => Debayer_U0_n_59,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(3) => Debayer_U0_n_60,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(2) => Debayer_U0_n_61,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(1) => Debayer_U0_n_62,
      \cmp47_i_reg_3688_reg[0]_i_2_0\(0) => \DebayerG_U0/and161_cast_i_fu_717_p1\,
      \cmp47_i_reg_3688_reg[0]_i_2_1\(3) => Debayer_U0_n_64,
      \cmp47_i_reg_3688_reg[0]_i_2_1\(2) => Debayer_U0_n_65,
      \cmp47_i_reg_3688_reg[0]_i_2_1\(1) => Debayer_U0_n_66,
      \cmp47_i_reg_3688_reg[0]_i_2_1\(0) => Debayer_U0_n_67,
      i_V_1_reg_2580 => i_V_1_reg_2580,
      \icmp_ln1049_fu_217_p2_carry__0\(3) => ZipperRemoval_U0_n_2,
      \icmp_ln1049_fu_217_p2_carry__0\(2) => ZipperRemoval_U0_n_3,
      \icmp_ln1049_fu_217_p2_carry__0\(1) => ZipperRemoval_U0_n_4,
      \icmp_ln1049_fu_217_p2_carry__0\(0) => ZipperRemoval_U0_n_5,
      \icmp_ln269_reg_3704_reg[0]\ => Debayer_U0_n_45,
      \icmp_ln269_reg_3704_reg[0]_0\ => Debayer_U0_n_47,
      \icmp_ln269_reg_3704_reg[0]_1\ => Debayer_U0_n_46,
      \icmp_ln585_reg_2151_reg[0]\ => Debayer_U0_n_82,
      \icmp_ln585_reg_2151_reg[0]_0\ => Debayer_U0_n_83,
      \icmp_ln585_reg_2151_reg[0]_1\ => Debayer_U0_n_81,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(7) => MultiPixStream2AXIvideo_U0_n_9,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(6) => MultiPixStream2AXIvideo_U0_n_10,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(5) => MultiPixStream2AXIvideo_U0_n_11,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(4) => MultiPixStream2AXIvideo_U0_n_12,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(3) => MultiPixStream2AXIvideo_U0_n_13,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(2) => MultiPixStream2AXIvideo_U0_n_14,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(1) => MultiPixStream2AXIvideo_U0_n_15,
      \icmp_ln878_fu_206_p2_inferred__0/i__carry\(0) => MultiPixStream2AXIvideo_U0_n_16,
      \int_bayer_phase_reg[15]_0\(15 downto 0) => bayer_phase(15 downto 0),
      \int_height_reg[10]_0\(0) => CTRL_s_axi_U_n_82,
      \int_height_reg[10]_1\(0) => \DebayerRatBorBatR_U0/cmp37_i_i_fu_746_p2\,
      \int_height_reg[10]_2\(0) => \DebayerRandBatG_U0/icmp_ln830_fu_442_p2\,
      \int_height_reg[10]_3\(0) => \DebayerRandBatG_U0/cmp37_i_i_fu_476_p2\,
      \int_height_reg[15]_0\(15 downto 0) => height(15 downto 0),
      \int_height_reg[15]_1\(0) => CTRL_s_axi_U_n_162,
      \int_height_reg[1]_0\ => CTRL_s_axi_U_n_83,
      \int_height_reg[5]_0\ => CTRL_s_axi_U_n_84,
      \int_height_reg[6]_0\(3) => CTRL_s_axi_U_n_78,
      \int_height_reg[6]_0\(2) => CTRL_s_axi_U_n_79,
      \int_height_reg[6]_0\(1) => CTRL_s_axi_U_n_80,
      \int_height_reg[6]_0\(0) => CTRL_s_axi_U_n_81,
      \int_height_reg[9]_0\(0) => CTRL_s_axi_U_n_124,
      \int_height_reg[9]_1\(2) => CTRL_s_axi_U_n_148,
      \int_height_reg[9]_1\(1) => CTRL_s_axi_U_n_149,
      \int_height_reg[9]_1\(0) => CTRL_s_axi_U_n_150,
      \int_isr_reg[0]_0\(0) => icmp_ln878_fu_206_p217_in,
      \int_width_reg[0]_0\(0) => CTRL_s_axi_U_n_68,
      \int_width_reg[11]_0\(8 downto 0) => \DebayerRatBorBatR_U0/add_ln582_fu_679_p2\(11 downto 3),
      \int_width_reg[15]_0\(13 downto 12) => \DebayerG_U0/add_ln266_fu_690_p2\(16 downto 15),
      \int_width_reg[15]_0\(11 downto 0) => \DebayerG_U0/add_ln266_fu_690_p2\(11 downto 0),
      \int_width_reg[15]_1\(13 downto 0) => loopWidth_fu_185_p2(14 downto 1),
      \int_width_reg[15]_2\(3) => CTRL_s_axi_U_n_143,
      \int_width_reg[15]_2\(2) => CTRL_s_axi_U_n_144,
      \int_width_reg[15]_2\(1) => CTRL_s_axi_U_n_145,
      \int_width_reg[15]_2\(0) => CTRL_s_axi_U_n_146,
      \int_width_reg[7]_0\(2) => CTRL_s_axi_U_n_140,
      \int_width_reg[7]_0\(1) => CTRL_s_axi_U_n_141,
      \int_width_reg[7]_0\(0) => CTRL_s_axi_U_n_142,
      \int_width_reg[8]_0\ => CTRL_s_axi_U_n_147,
      internal_empty_n_reg => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2,
      interrupt => interrupt,
      loopHeight_fu_666_p2(16 downto 0) => \DebayerG_U0/loopHeight_fu_666_p2\(16 downto 0),
      \mOutPtr_reg[0]\(0) => \DebayerRandBatG_U0/ap_CS_fsm_state2\,
      \mOutPtr_reg[1]\(0) => Debayer_U0_n_114,
      \out\(14 downto 0) => x_reg_170_reg(16 downto 2),
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(5 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      start_for_v_demosaic_entry48_U0_full_n => start_for_v_demosaic_entry48_U0_full_n,
      start_once_reg => start_once_reg,
      sub_i_i_fu_180_p2(10 downto 0) => sub_i_i_fu_180_p2(11 downto 1),
      \x_reg_170_reg[16]\(0) => CTRL_s_axi_U_n_125
    );
Debayer_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_Debayer
     port map (
      CO(0) => \DebayerG_U0/cmp47_i_fu_731_p2\,
      D(7 downto 0) => \DebayerG_U0/linebuf_yuv_val_V_0_q1\(7 downto 0),
      DI(0) => Debayer_U0_n_95,
      DIADI(7 downto 0) => imgBayer_dout(7 downto 0),
      DebayerRandBatG_U0_ap_ready => DebayerRandBatG_U0_ap_ready,
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      \K_V_4_reg_3813_reg[8]\(6 downto 0) => \DebayerG_U0/add_ln69_6_fu_1614_p2\(10 downto 4),
      \K_V_4_reg_3813_reg[8]_0\(0) => Debayer_U0_n_77,
      \K_V_7_reg_3833_reg[8]\(6 downto 0) => \DebayerG_U0/add_ln69_12_fu_1684_p2\(10 downto 4),
      \K_V_7_reg_3833_reg[8]_0\(0) => Debayer_U0_n_74,
      \K_V_8_reg_3843_reg[8]\(6 downto 0) => \DebayerG_U0/add_ln69_15_fu_1716_p2\(10 downto 4),
      \K_V_8_reg_3843_reg[8]_0\(0) => Debayer_U0_n_78,
      \K_V_9_reg_3848_reg[8]\(6 downto 0) => \DebayerG_U0/add_ln69_9_fu_1652_p2\(10 downto 4),
      \K_V_9_reg_3848_reg[8]_0\(0) => Debayer_U0_n_73,
      Q(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      S(0) => CTRL_s_axi_U_n_3,
      ZipperRemoval_U0_img_read => ZipperRemoval_U0_img_read,
      \add_ln69_12_reg_3927_reg[1]_i_1\(0) => Debayer_U0_n_75,
      \add_ln69_15_reg_3942_reg[1]_i_1\(0) => Debayer_U0_n_80,
      \add_ln69_6_reg_3885_reg[1]_i_1\(0) => Debayer_U0_n_79,
      \add_ln69_9_reg_3912_reg[1]_i_2\(0) => Debayer_U0_n_76,
      add_ln830_fu_430_p2(10 downto 0) => \DebayerRandBatG_U0/add_ln830_fu_430_p2\(11 downto 1),
      \ap_CS_fsm_reg[1]\(0) => \DebayerRandBatG_U0/ap_CS_fsm_state2\,
      \ap_CS_fsm_reg[2]_i_2\ => CTRL_s_axi_U_n_84,
      \ap_CS_fsm_reg[2]_i_2_0\ => CTRL_s_axi_U_n_83,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(7) => imgBayer_U_n_4,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(6) => imgBayer_U_n_5,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(5) => imgBayer_U_n_6,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(4) => imgBayer_U_n_7,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(3) => imgBayer_U_n_8,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(2) => imgBayer_U_n_9,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(1) => imgBayer_U_n_10,
      \bayerWindow_val_V_4_4_fu_236_reg[7]\(0) => imgBayer_U_n_11,
      \cmp37_i_i_reg_1934_reg[0]\(0) => \DebayerRandBatG_U0/cmp37_i_i_fu_476_p2\,
      \cmp37_i_i_reg_2135_reg[0]\(0) => \DebayerRatBorBatR_U0/cmp37_i_i_fu_746_p2\,
      \cmp37_i_i_reg_2135_reg[0]_0\(3) => CTRL_s_axi_U_n_78,
      \cmp37_i_i_reg_2135_reg[0]_0\(2) => CTRL_s_axi_U_n_79,
      \cmp37_i_i_reg_2135_reg[0]_0\(1) => CTRL_s_axi_U_n_80,
      \cmp37_i_i_reg_2135_reg[0]_0\(0) => CTRL_s_axi_U_n_81,
      cmp47_i_reg_3688 => \DebayerG_U0/cmp47_i_reg_3688\,
      \cmp47_i_reg_3688_reg[0]_i_2\(15 downto 0) => height(15 downto 0),
      \icmp_ln269_reg_3704_reg[0]\(13 downto 12) => \DebayerG_U0/add_ln266_fu_690_p2\(16 downto 15),
      \icmp_ln269_reg_3704_reg[0]\(11 downto 0) => \DebayerG_U0/add_ln266_fu_690_p2\(11 downto 0),
      \icmp_ln279_reg_3715_reg[0]_i_2\(15 downto 0) => width(15 downto 0),
      \icmp_ln585_reg_2151_reg[0]\(8 downto 0) => \DebayerRatBorBatR_U0/add_ln582_fu_679_p2\(11 downto 3),
      \icmp_ln585_reg_2151_reg[0]_0\(0) => CTRL_s_axi_U_n_68,
      if_din(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      internal_empty_n_reg => Debayer_U0_n_117,
      loopHeight_fu_666_p2(16 downto 0) => \DebayerG_U0/loopHeight_fu_666_p2\(16 downto 0),
      \mOutPtr_reg[0]\ => Debayer_U0_n_115,
      \mOutPtr_reg[0]_0\ => imgRgb_U_n_2,
      \mOutPtr_reg[1]\(0) => \DebayerRandBatG_U0/icmp_ln830_fu_442_p2\,
      p_6_in => \DebayerG_U0/p_6_in\,
      \pix_val_V_reg_338_pp0_iter3_reg_reg[7]\(23 downto 0) => Debayer_U0_imgRgb_din(23 downto 0),
      shiftReg_ce => shiftReg_ce_0,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1,
      start_once_reg_reg_0 => Debayer_U0_n_118,
      start_once_reg_reg_1(0) => CTRL_s_axi_U_n_82,
      \sub_ln1364_11_reg_3972_reg[9]\(7 downto 0) => \DebayerG_U0/sext_ln1364_9_fu_1790_p1\(9 downto 2),
      \sub_ln1364_13_reg_3987_reg[9]\(7 downto 0) => \DebayerG_U0/sext_ln1364_11_fu_1834_p1\(9 downto 2),
      \sub_ln1364_15_reg_4002_reg[9]\(7 downto 0) => \DebayerG_U0/sext_ln1364_13_fu_1878_p1\(9 downto 2),
      \sub_ln1364_9_reg_3957_reg[9]\(7 downto 0) => \DebayerG_U0/sext_ln1364_fu_1746_p1\(9 downto 2),
      \y_reg_269_reg[10]\(10) => Debayer_U0_n_98,
      \y_reg_269_reg[10]\(9) => Debayer_U0_n_99,
      \y_reg_269_reg[10]\(8) => Debayer_U0_n_100,
      \y_reg_269_reg[10]\(7) => Debayer_U0_n_101,
      \y_reg_269_reg[10]\(6) => Debayer_U0_n_102,
      \y_reg_269_reg[10]\(5) => Debayer_U0_n_103,
      \y_reg_269_reg[10]\(4) => Debayer_U0_n_104,
      \y_reg_269_reg[10]\(3) => Debayer_U0_n_105,
      \y_reg_269_reg[10]\(2) => Debayer_U0_n_106,
      \y_reg_269_reg[10]\(1) => Debayer_U0_n_107,
      \y_reg_269_reg[10]\(0) => Debayer_U0_n_108,
      \y_reg_269_reg[10]_0\(1) => Debayer_U0_n_112,
      \y_reg_269_reg[10]_0\(0) => Debayer_U0_n_113,
      \y_reg_269_reg[1]\(0) => Debayer_U0_n_114,
      \y_reg_269_reg[7]\(2) => Debayer_U0_n_109,
      \y_reg_269_reg[7]\(1) => Debayer_U0_n_110,
      \y_reg_269_reg[7]\(0) => Debayer_U0_n_111,
      \y_reg_367_reg[10]\(10) => Debayer_U0_n_84,
      \y_reg_367_reg[10]\(9) => Debayer_U0_n_85,
      \y_reg_367_reg[10]\(8) => Debayer_U0_n_86,
      \y_reg_367_reg[10]\(7) => Debayer_U0_n_87,
      \y_reg_367_reg[10]\(6) => Debayer_U0_n_88,
      \y_reg_367_reg[10]\(5) => Debayer_U0_n_89,
      \y_reg_367_reg[10]\(4) => Debayer_U0_n_90,
      \y_reg_367_reg[10]\(3) => Debayer_U0_n_91,
      \y_reg_367_reg[10]\(2) => Debayer_U0_n_92,
      \y_reg_367_reg[10]\(1) => Debayer_U0_n_93,
      \y_reg_367_reg[10]\(0) => Debayer_U0_n_94,
      \y_reg_367_reg[6]\(0) => Debayer_U0_n_96,
      \y_reg_459_reg[15]\(15) => Debayer_U0_n_48,
      \y_reg_459_reg[15]\(14) => Debayer_U0_n_49,
      \y_reg_459_reg[15]\(13) => Debayer_U0_n_50,
      \y_reg_459_reg[15]\(12) => Debayer_U0_n_51,
      \y_reg_459_reg[15]\(11) => Debayer_U0_n_52,
      \y_reg_459_reg[15]\(10) => Debayer_U0_n_53,
      \y_reg_459_reg[15]\(9) => Debayer_U0_n_54,
      \y_reg_459_reg[15]\(8) => Debayer_U0_n_55,
      \y_reg_459_reg[15]\(7) => Debayer_U0_n_56,
      \y_reg_459_reg[15]\(6) => Debayer_U0_n_57,
      \y_reg_459_reg[15]\(5) => Debayer_U0_n_58,
      \y_reg_459_reg[15]\(4) => Debayer_U0_n_59,
      \y_reg_459_reg[15]\(3) => Debayer_U0_n_60,
      \y_reg_459_reg[15]\(2) => Debayer_U0_n_61,
      \y_reg_459_reg[15]\(1) => Debayer_U0_n_62,
      \y_reg_459_reg[15]\(0) => \DebayerG_U0/and161_cast_i_fu_717_p1\,
      \y_reg_459_reg[15]_0\(3) => Debayer_U0_n_68,
      \y_reg_459_reg[15]_0\(2) => Debayer_U0_n_69,
      \y_reg_459_reg[15]_0\(1) => Debayer_U0_n_70,
      \y_reg_459_reg[15]_0\(0) => Debayer_U0_n_71,
      \y_reg_459_reg[16]\(0) => \DebayerG_U0/icmp_ln266_fu_702_p2\,
      \y_reg_459_reg[16]_0\(0) => Debayer_U0_n_72,
      \y_reg_459_reg[7]\(3) => Debayer_U0_n_64,
      \y_reg_459_reg[7]\(2) => Debayer_U0_n_65,
      \y_reg_459_reg[7]\(1) => Debayer_U0_n_66,
      \y_reg_459_reg[7]\(0) => Debayer_U0_n_67,
      \z_3_reg_470_reg[13]\ => Debayer_U0_n_46,
      \z_reg_2146_reg[0]\ => Debayer_U0_n_81,
      \z_reg_2146_reg[1]\ => Debayer_U0_n_83,
      \z_reg_2146_reg[2]\ => Debayer_U0_n_82,
      \z_reg_3699_reg[12]\ => Debayer_U0_n_47,
      \z_reg_3699_reg[14]\ => Debayer_U0_n_45
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_MultiPixStream2AXIvideo
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      D(23 downto 0) => imgUnzip_dout(23 downto 0),
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_V_1_reg_2580 => i_V_1_reg_2580,
      \i_V_reg_136_reg[10]_0\(7) => MultiPixStream2AXIvideo_U0_n_9,
      \i_V_reg_136_reg[10]_0\(6) => MultiPixStream2AXIvideo_U0_n_10,
      \i_V_reg_136_reg[10]_0\(5) => MultiPixStream2AXIvideo_U0_n_11,
      \i_V_reg_136_reg[10]_0\(4) => MultiPixStream2AXIvideo_U0_n_12,
      \i_V_reg_136_reg[10]_0\(3) => MultiPixStream2AXIvideo_U0_n_13,
      \i_V_reg_136_reg[10]_0\(2) => MultiPixStream2AXIvideo_U0_n_14,
      \i_V_reg_136_reg[10]_0\(1) => MultiPixStream2AXIvideo_U0_n_15,
      \i_V_reg_136_reg[10]_0\(0) => MultiPixStream2AXIvideo_U0_n_16,
      icmp_ln181_fu_217_p2_carry_0(11 downto 0) => width(11 downto 0),
      \icmp_ln878_fu_206_p2_inferred__0/i__carry_0\(2 downto 0) => height(2 downto 0),
      imgUnzip_empty_n => imgUnzip_empty_n,
      \int_height_reg[9]\(0) => icmp_ln878_fu_206_p217_in,
      internal_empty_n_reg => MultiPixStream2AXIvideo_U0_n_6,
      \j_V_reg_147_reg[11]_0\(2) => CTRL_s_axi_U_n_148,
      \j_V_reg_147_reg[11]_0\(1) => CTRL_s_axi_U_n_149,
      \j_V_reg_147_reg[11]_0\(0) => CTRL_s_axi_U_n_150,
      \j_V_reg_147_reg[11]_1\ => CTRL_s_axi_U_n_147,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      sub_i_i_fu_180_p2(10 downto 0) => sub_i_i_fu_180_p2(11 downto 1)
    );
ZipperRemoval_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_ZipperRemoval
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      CO(0) => icmp_ln1049_fu_217_p2,
      D(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ZipperRemoval_U0_n_2,
      Q(2) => ZipperRemoval_U0_n_3,
      Q(1) => ZipperRemoval_U0_n_4,
      Q(0) => ZipperRemoval_U0_n_5,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ZipperRemoval_U0_img_read => ZipperRemoval_U0_img_read,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_1\ => ZipperRemoval_U0_n_13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln1049_fu_217_p2_carry__0_0\(0) => CTRL_s_axi_U_n_124,
      \icmp_ln1049_fu_217_p2_carry__0_1\(11 downto 9) => height(14 downto 12),
      \icmp_ln1049_fu_217_p2_carry__0_1\(8 downto 0) => height(8 downto 0),
      \icmp_ln1051_fu_228_p2_carry__0_0\(13 downto 0) => loopWidth_fu_185_p2(14 downto 1),
      \icmp_ln1057_fu_233_p2_carry__0_0\(2) => CTRL_s_axi_U_n_140,
      \icmp_ln1057_fu_233_p2_carry__0_0\(1) => CTRL_s_axi_U_n_141,
      \icmp_ln1057_fu_233_p2_carry__0_0\(0) => CTRL_s_axi_U_n_142,
      \icmp_ln1057_fu_233_p2_carry__0_1\(15 downto 0) => width(15 downto 0),
      \icmp_ln1057_fu_233_p2_carry__1_0\(3) => CTRL_s_axi_U_n_143,
      \icmp_ln1057_fu_233_p2_carry__1_0\(2) => CTRL_s_axi_U_n_144,
      \icmp_ln1057_fu_233_p2_carry__1_0\(1) => CTRL_s_axi_U_n_145,
      \icmp_ln1057_fu_233_p2_carry__1_0\(0) => CTRL_s_axi_U_n_146,
      imgRgb_dout(23 downto 0) => imgRgb_dout(23 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      int_ap_idle_reg(0) => MultiPixStream2AXIvideo_U0_n_5,
      internal_empty_n_reg => ZipperRemoval_U0_n_10,
      internal_empty_n_reg_0 => ZipperRemoval_U0_n_12,
      \mOutPtr_reg[0]\ => ZipperRemoval_U0_n_8,
      \mOutPtr_reg[0]_0\ => imgUnzip_U_n_2,
      \out\(14 downto 0) => x_reg_170_reg(16 downto 2),
      shiftReg_ce => shiftReg_ce_2,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_3,
      start_once_reg_reg_0(0) => CTRL_s_axi_U_n_162,
      \x_reg_170_reg[0]_0\(0) => CTRL_s_axi_U_n_125
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXIvideo2MultiBayer_U0_n_14,
      Q => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => bayer_phase_c1_U_n_22,
      Q => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2,
      R => '0'
    );
bayer_phase_assign_channel_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x
     port map (
      Block_split1_proc_U0_ap_continue => Block_split1_proc_U0_ap_continue,
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      D(15 downto 0) => Block_split1_proc_U0_ap_return(15 downto 0),
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayer_phase_c_empty_n => bayer_phase_c_empty_n,
      if_din(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      \mOutPtr_reg[1]_0\(0) => \DebayerG_U0/icmp_ln266_fu_702_p2\
    );
bayer_phase_c1_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_0
     port map (
      D(15 downto 0) => bayer_phase_c1_dout(15 downto 0),
      \SRL_SIG_reg[0][15]\(15 downto 0) => bayer_phase(15 downto 0),
      \SRL_SIG_reg[1][0]\ => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg => bayer_phase_c1_U_n_22,
      bayer_phase_c1_empty_n => bayer_phase_c1_empty_n,
      bayer_phase_c_full_n => bayer_phase_c_full_n,
      internal_empty_n_reg_0 => bayer_phase_c1_U_n_21,
      internal_full_n_reg_0 => bayer_phase_c1_U_n_20,
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_0 => shiftReg_ce_5,
      start_for_Block_split1_proc_U0_full_n => start_for_Block_split1_proc_U0_full_n,
      start_for_v_demosaic_entry48_U0_full_n => start_for_v_demosaic_entry48_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => v_demosaic_entry48_U0_n_2,
      v_demosaic_entry48_U0_ap_start => v_demosaic_entry48_U0_ap_start
    );
bayer_phase_c_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w16_d2_S_x_1
     port map (
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      D(15 downto 0) => Block_split1_proc_U0_ap_return(15 downto 0),
      \SRL_SIG_reg[0][0]\ => bayer_phase_c_U_n_20,
      \SRL_SIG_reg[0][10]\ => bayer_phase_c_U_n_30,
      \SRL_SIG_reg[0][11]\ => bayer_phase_c_U_n_31,
      \SRL_SIG_reg[0][12]\ => bayer_phase_c_U_n_32,
      \SRL_SIG_reg[0][13]\ => bayer_phase_c_U_n_33,
      \SRL_SIG_reg[0][14]\ => bayer_phase_c_U_n_34,
      \SRL_SIG_reg[0][15]\ => bayer_phase_c_U_n_35,
      \SRL_SIG_reg[0][15]_0\ => Block_split1_proc_U0_n_3,
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => bayer_phase_c1_dout(15 downto 0),
      \SRL_SIG_reg[0][1]\ => bayer_phase_c_U_n_21,
      \SRL_SIG_reg[0][2]\ => bayer_phase_c_U_n_22,
      \SRL_SIG_reg[0][3]\ => bayer_phase_c_U_n_23,
      \SRL_SIG_reg[0][4]\ => bayer_phase_c_U_n_24,
      \SRL_SIG_reg[0][5]\ => bayer_phase_c_U_n_25,
      \SRL_SIG_reg[0][6]\ => bayer_phase_c_U_n_26,
      \SRL_SIG_reg[0][7]\ => bayer_phase_c_U_n_27,
      \SRL_SIG_reg[0][8]\ => bayer_phase_c_U_n_28,
      \SRL_SIG_reg[0][9]\ => bayer_phase_c_U_n_29,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bayer_phase_c_empty_n => bayer_phase_c_empty_n,
      bayer_phase_c_full_n => bayer_phase_c_full_n,
      shiftReg_ce => shiftReg_ce_5
    );
imgBayer_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w8_d2_S
     port map (
      D(7 downto 0) => \DebayerG_U0/linebuf_yuv_val_V_0_q1\(7 downto 0),
      DIADI(7 downto 0) => imgBayer_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7) => imgBayer_U_n_4,
      \SRL_SIG_reg[0][7]\(6) => imgBayer_U_n_5,
      \SRL_SIG_reg[0][7]\(5) => imgBayer_U_n_6,
      \SRL_SIG_reg[0][7]\(4) => imgBayer_U_n_7,
      \SRL_SIG_reg[0][7]\(3) => imgBayer_U_n_8,
      \SRL_SIG_reg[0][7]\(2) => imgBayer_U_n_9,
      \SRL_SIG_reg[0][7]\(1) => imgBayer_U_n_10,
      \SRL_SIG_reg[0][7]\(0) => imgBayer_U_n_11,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp47_i_reg_3688 => \DebayerG_U0/cmp47_i_reg_3688\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgBayer_full_n => imgBayer_full_n,
      internal_empty_n_reg_0 => Debayer_U0_n_117,
      p_6_in => \DebayerG_U0/p_6_in\,
      shiftReg_ce => shiftReg_ce
    );
imgRgb_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x
     port map (
      D(23 downto 0) => Debayer_U0_imgRgb_din(23 downto 0),
      ZipperRemoval_U0_img_read => ZipperRemoval_U0_img_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgRgb_dout(23 downto 0) => imgRgb_dout(23 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \mOutPtr_reg[0]_0\ => imgRgb_U_n_2,
      \mOutPtr_reg[0]_1\ => Debayer_U0_n_115,
      shiftReg_ce => shiftReg_ce_0
    );
imgUnzip_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_fifo_w24_d2_S_x_2
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      D(23 downto 0) => imgUnzip_dout(23 downto 0),
      \SRL_SIG_reg[0][23]\(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgUnzip_empty_n => imgUnzip_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \mOutPtr_reg[0]_0\ => imgUnzip_U_n_2,
      \mOutPtr_reg[0]_1\ => ZipperRemoval_U0_n_8,
      shiftReg_ce => shiftReg_ce_2
    );
start_for_Block_split1_proc_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_Block_split1_proc_U0
     port map (
      Block_split1_proc_U0_ap_start => Block_split1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[1]_0\ => Block_split1_proc_U0_n_3,
      \mOutPtr_reg[1]_1\ => v_demosaic_entry48_U0_n_2,
      start_for_Block_split1_proc_U0_full_n => start_for_Block_split1_proc_U0_full_n,
      v_demosaic_entry48_U0_ap_start => v_demosaic_entry48_U0_ap_start
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_6,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_3
    );
start_for_ZipperRemoval_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_ZipperRemoval_U0
     port map (
      CO(0) => icmp_ln1049_fu_217_p2,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => ZipperRemoval_U0_n_13,
      internal_full_n_reg_0 => ZipperRemoval_U0_n_12,
      \mOutPtr_reg[1]_0\ => Debayer_U0_n_118,
      \mOutPtr_reg[1]_1\(0) => ap_CS_fsm_state2,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1
    );
start_for_v_demosaic_entry48_U0_U: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_start_for_v_demosaic_entry48_U0
     port map (
      Q(0) => AXIvideo2MultiBayer_U0_n_5,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      int_ap_idle_reg => ZipperRemoval_U0_n_10,
      int_ap_idle_reg_0 => v_demosaic_entry48_U0_n_2,
      internal_empty_n_reg_0 => CTRL_s_axi_U_n_122,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_v_demosaic_entry5_U0_ap_ready_reg_n_2,
      shiftReg_ce => shiftReg_ce_5,
      start_for_Block_split1_proc_U0_full_n => start_for_Block_split1_proc_U0_full_n,
      start_for_v_demosaic_entry48_U0_full_n => start_for_v_demosaic_entry48_U0_full_n,
      start_once_reg => start_once_reg,
      v_demosaic_entry48_U0_ap_start => v_demosaic_entry48_U0_ap_start
    );
\sub_ln1364_11_reg_3972[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(10),
      O => \sub_ln1364_11_reg_3972[10]_i_4_n_2\
    );
\sub_ln1364_11_reg_3972[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(9),
      O => \sub_ln1364_11_reg_3972[10]_i_5_n_2\
    );
\sub_ln1364_11_reg_3972[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(8),
      O => \sub_ln1364_11_reg_3972[10]_i_6_n_2\
    );
\sub_ln1364_11_reg_3972[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(7),
      O => \sub_ln1364_11_reg_3972[5]_i_3_n_2\
    );
\sub_ln1364_11_reg_3972[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(6),
      O => \sub_ln1364_11_reg_3972[5]_i_4_n_2\
    );
\sub_ln1364_11_reg_3972[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(5),
      O => \sub_ln1364_11_reg_3972[5]_i_5_n_2\
    );
\sub_ln1364_11_reg_3972[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_9_fu_1652_p2\(4),
      O => \sub_ln1364_11_reg_3972[5]_i_6_n_2\
    );
\sub_ln1364_11_reg_3972_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1364_11_reg_3972_reg[5]_i_2_n_2\,
      CO(3) => \NLW_sub_ln1364_11_reg_3972_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln1364_11_reg_3972_reg[10]_i_2_n_3\,
      CO(1) => \sub_ln1364_11_reg_3972_reg[10]_i_2_n_4\,
      CO(0) => \sub_ln1364_11_reg_3972_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_9_fu_1790_p1\(9 downto 6),
      S(3) => Debayer_U0_n_73,
      S(2) => \sub_ln1364_11_reg_3972[10]_i_4_n_2\,
      S(1) => \sub_ln1364_11_reg_3972[10]_i_5_n_2\,
      S(0) => \sub_ln1364_11_reg_3972[10]_i_6_n_2\
    );
\sub_ln1364_11_reg_3972_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => Debayer_U0_n_76,
      CO(3) => \sub_ln1364_11_reg_3972_reg[5]_i_2_n_2\,
      CO(2) => \sub_ln1364_11_reg_3972_reg[5]_i_2_n_3\,
      CO(1) => \sub_ln1364_11_reg_3972_reg[5]_i_2_n_4\,
      CO(0) => \sub_ln1364_11_reg_3972_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_9_fu_1790_p1\(5 downto 2),
      S(3) => \sub_ln1364_11_reg_3972[5]_i_3_n_2\,
      S(2) => \sub_ln1364_11_reg_3972[5]_i_4_n_2\,
      S(1) => \sub_ln1364_11_reg_3972[5]_i_5_n_2\,
      S(0) => \sub_ln1364_11_reg_3972[5]_i_6_n_2\
    );
\sub_ln1364_13_reg_3987[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(10),
      O => \sub_ln1364_13_reg_3987[10]_i_4_n_2\
    );
\sub_ln1364_13_reg_3987[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(9),
      O => \sub_ln1364_13_reg_3987[10]_i_5_n_2\
    );
\sub_ln1364_13_reg_3987[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(8),
      O => \sub_ln1364_13_reg_3987[10]_i_6_n_2\
    );
\sub_ln1364_13_reg_3987[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(7),
      O => \sub_ln1364_13_reg_3987[5]_i_3_n_2\
    );
\sub_ln1364_13_reg_3987[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(6),
      O => \sub_ln1364_13_reg_3987[5]_i_4_n_2\
    );
\sub_ln1364_13_reg_3987[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(5),
      O => \sub_ln1364_13_reg_3987[5]_i_5_n_2\
    );
\sub_ln1364_13_reg_3987[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_12_fu_1684_p2\(4),
      O => \sub_ln1364_13_reg_3987[5]_i_6_n_2\
    );
\sub_ln1364_13_reg_3987_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1364_13_reg_3987_reg[5]_i_2_n_2\,
      CO(3) => \NLW_sub_ln1364_13_reg_3987_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln1364_13_reg_3987_reg[10]_i_2_n_3\,
      CO(1) => \sub_ln1364_13_reg_3987_reg[10]_i_2_n_4\,
      CO(0) => \sub_ln1364_13_reg_3987_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_11_fu_1834_p1\(9 downto 6),
      S(3) => Debayer_U0_n_74,
      S(2) => \sub_ln1364_13_reg_3987[10]_i_4_n_2\,
      S(1) => \sub_ln1364_13_reg_3987[10]_i_5_n_2\,
      S(0) => \sub_ln1364_13_reg_3987[10]_i_6_n_2\
    );
\sub_ln1364_13_reg_3987_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => Debayer_U0_n_75,
      CO(3) => \sub_ln1364_13_reg_3987_reg[5]_i_2_n_2\,
      CO(2) => \sub_ln1364_13_reg_3987_reg[5]_i_2_n_3\,
      CO(1) => \sub_ln1364_13_reg_3987_reg[5]_i_2_n_4\,
      CO(0) => \sub_ln1364_13_reg_3987_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_11_fu_1834_p1\(5 downto 2),
      S(3) => \sub_ln1364_13_reg_3987[5]_i_3_n_2\,
      S(2) => \sub_ln1364_13_reg_3987[5]_i_4_n_2\,
      S(1) => \sub_ln1364_13_reg_3987[5]_i_5_n_2\,
      S(0) => \sub_ln1364_13_reg_3987[5]_i_6_n_2\
    );
\sub_ln1364_15_reg_4002[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(10),
      O => \sub_ln1364_15_reg_4002[10]_i_4_n_2\
    );
\sub_ln1364_15_reg_4002[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(9),
      O => \sub_ln1364_15_reg_4002[10]_i_5_n_2\
    );
\sub_ln1364_15_reg_4002[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(8),
      O => \sub_ln1364_15_reg_4002[10]_i_6_n_2\
    );
\sub_ln1364_15_reg_4002[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(7),
      O => \sub_ln1364_15_reg_4002[5]_i_3_n_2\
    );
\sub_ln1364_15_reg_4002[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(6),
      O => \sub_ln1364_15_reg_4002[5]_i_4_n_2\
    );
\sub_ln1364_15_reg_4002[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(5),
      O => \sub_ln1364_15_reg_4002[5]_i_5_n_2\
    );
\sub_ln1364_15_reg_4002[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_15_fu_1716_p2\(4),
      O => \sub_ln1364_15_reg_4002[5]_i_6_n_2\
    );
\sub_ln1364_15_reg_4002_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1364_15_reg_4002_reg[5]_i_2_n_2\,
      CO(3) => \NLW_sub_ln1364_15_reg_4002_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln1364_15_reg_4002_reg[10]_i_2_n_3\,
      CO(1) => \sub_ln1364_15_reg_4002_reg[10]_i_2_n_4\,
      CO(0) => \sub_ln1364_15_reg_4002_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_13_fu_1878_p1\(9 downto 6),
      S(3) => Debayer_U0_n_78,
      S(2) => \sub_ln1364_15_reg_4002[10]_i_4_n_2\,
      S(1) => \sub_ln1364_15_reg_4002[10]_i_5_n_2\,
      S(0) => \sub_ln1364_15_reg_4002[10]_i_6_n_2\
    );
\sub_ln1364_15_reg_4002_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => Debayer_U0_n_80,
      CO(3) => \sub_ln1364_15_reg_4002_reg[5]_i_2_n_2\,
      CO(2) => \sub_ln1364_15_reg_4002_reg[5]_i_2_n_3\,
      CO(1) => \sub_ln1364_15_reg_4002_reg[5]_i_2_n_4\,
      CO(0) => \sub_ln1364_15_reg_4002_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_13_fu_1878_p1\(5 downto 2),
      S(3) => \sub_ln1364_15_reg_4002[5]_i_3_n_2\,
      S(2) => \sub_ln1364_15_reg_4002[5]_i_4_n_2\,
      S(1) => \sub_ln1364_15_reg_4002[5]_i_5_n_2\,
      S(0) => \sub_ln1364_15_reg_4002[5]_i_6_n_2\
    );
\sub_ln1364_9_reg_3957[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(10),
      O => \sub_ln1364_9_reg_3957[10]_i_4_n_2\
    );
\sub_ln1364_9_reg_3957[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(9),
      O => \sub_ln1364_9_reg_3957[10]_i_5_n_2\
    );
\sub_ln1364_9_reg_3957[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(8),
      O => \sub_ln1364_9_reg_3957[10]_i_6_n_2\
    );
\sub_ln1364_9_reg_3957[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(7),
      O => \sub_ln1364_9_reg_3957[5]_i_3_n_2\
    );
\sub_ln1364_9_reg_3957[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(6),
      O => \sub_ln1364_9_reg_3957[5]_i_4_n_2\
    );
\sub_ln1364_9_reg_3957[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(5),
      O => \sub_ln1364_9_reg_3957[5]_i_5_n_2\
    );
\sub_ln1364_9_reg_3957[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DebayerG_U0/add_ln69_6_fu_1614_p2\(4),
      O => \sub_ln1364_9_reg_3957[5]_i_6_n_2\
    );
\sub_ln1364_9_reg_3957_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1364_9_reg_3957_reg[5]_i_2_n_2\,
      CO(3) => \NLW_sub_ln1364_9_reg_3957_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sub_ln1364_9_reg_3957_reg[10]_i_2_n_3\,
      CO(1) => \sub_ln1364_9_reg_3957_reg[10]_i_2_n_4\,
      CO(0) => \sub_ln1364_9_reg_3957_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_fu_1746_p1\(9 downto 6),
      S(3) => Debayer_U0_n_77,
      S(2) => \sub_ln1364_9_reg_3957[10]_i_4_n_2\,
      S(1) => \sub_ln1364_9_reg_3957[10]_i_5_n_2\,
      S(0) => \sub_ln1364_9_reg_3957[10]_i_6_n_2\
    );
\sub_ln1364_9_reg_3957_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => Debayer_U0_n_79,
      CO(3) => \sub_ln1364_9_reg_3957_reg[5]_i_2_n_2\,
      CO(2) => \sub_ln1364_9_reg_3957_reg[5]_i_2_n_3\,
      CO(1) => \sub_ln1364_9_reg_3957_reg[5]_i_2_n_4\,
      CO(0) => \sub_ln1364_9_reg_3957_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \DebayerG_U0/sext_ln1364_fu_1746_p1\(5 downto 2),
      S(3) => \sub_ln1364_9_reg_3957[5]_i_3_n_2\,
      S(2) => \sub_ln1364_9_reg_3957[5]_i_4_n_2\,
      S(1) => \sub_ln1364_9_reg_3957[5]_i_5_n_2\,
      S(0) => \sub_ln1364_9_reg_3957[5]_i_6_n_2\
    );
v_demosaic_entry48_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry48
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bayer_phase_c1_empty_n => bayer_phase_c1_empty_n,
      bayer_phase_c_full_n => bayer_phase_c_full_n,
      shiftReg_ce => shiftReg_ce_5,
      start_for_Block_split1_proc_U0_full_n => start_for_Block_split1_proc_U0_full_n,
      start_once_reg_reg_0 => v_demosaic_entry48_U0_n_2,
      start_once_reg_reg_1 => bayer_phase_c1_U_n_21,
      v_demosaic_entry48_U0_ap_start => v_demosaic_entry48_U0_ap_start
    );
v_demosaic_entry5_U0: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic_entry5
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => bayer_phase_c1_U_n_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_demosaic_0_2 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_v_demosaic_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_v_demosaic_0_2 : entity is "design_1_v_demosaic_0_2,design_1_v_demosaic_0_2_v_demosaic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_v_demosaic_0_2 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_v_demosaic_0_2 : entity is "design_1_v_demosaic_0_2_v_demosaic,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of design_1_v_demosaic_0_2 : entity is "yes";
end design_1_v_demosaic_0_2;

architecture STRUCTURE of design_1_v_demosaic_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /mipi_ip/clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /mipi_ip/clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /mipi_ip/clk_wiz_1_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /mipi_ip/clk_wiz_1_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_1_v_demosaic_0_2_design_1_v_demosaic_0_2_v_demosaic
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 0) => s_axi_CTRL_AWADDR(5 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(0) => '0',
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(0) => '0',
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
