<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file control_soc_demo_demoimpl.ncd.
Design name: control_soc_demo
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     CSBGA132
Speed:       5
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/ispfpga.
Package Status:               Final          Version 1.32
Speed Hardware Data Status:   Preliminary    Version 18.4
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond_1.3_Production (92)</big></U></B>
Tue Oct 25 14:15:49 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 5 -p -c -fullname -gt -sethld -sp 5 -sphld m -o control_SoC_demo_DemoImpl.twr control_SoC_demo_DemoImpl.ncd control_SoC_demo_DemoImpl.prf 
Design file:     control_soc_demo_demoimpl.ncd
Preference file: control_soc_demo_demoimpl.prf
Device,speed:    LCMXO2-1200HC,5
Report level:    verbose report, limited to 5 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   54.265MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>MAXDELAY FROM PORT "rst_n" TO CELL "reset_gen*" 5.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.
Report:  223.964MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_4' Target='right'>CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_5' Target='right'>CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_6' Target='right'>INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_8' Target='right'>INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_9' Target='right'>INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 462.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1(ASIC)  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:              18.664ns  (49.3% logic, 50.7% route), 12 logic levels.

 Constraint Details:

     18.664ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.341ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 (from clk_c)
ROUTE        19     1.962 EBR_R6C14.DOA4 to      R7C16A.B1 lm8_inst/u1_isp8/instr_4
CTOF_DEL    ---     0.452      R7C16A.B1 to      R7C16A.F1 lm8_inst/u1_isp8/i53/mem_1_1
ROUTE         1     2.925      R7C16A.F1 to      R7C14C.A0 lm8_inst/u1_isp8/i53/mdL0_1_1
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 lm8_inst/u1_isp8/SLICE_468
ROUTE         4     0.399      R7C14C.F0 to      R7C14C.C1 lm8_inst/u1_isp8/dout_rb_1
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 lm8_inst/u1_isp8/SLICE_468
ROUTE         3     1.296      R7C14C.F1 to     R10C14B.B0 lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87
ROUTE         1     0.269     R10C15A.F1 to     R10C15B.D1 lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405
ROUTE         2     0.846   R10C15B.OFX0 to     R10C17C.D1 lm8_inst/u1_isp8/cout_alu
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 lm8_inst/u1_isp8/SLICE_489
ROUTE         1     0.544     R10C17C.F1 to     R10C17A.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478
ROUTE         1     1.218     R10C17A.F1 to      R9C19C.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         1     0.000    R9C19C.WDO3 to     R9C19B.WD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT (to clk_c)
                  --------
                   18.664   (49.3% logic, 50.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to EBR_R6C14.CLKA clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 462.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1(ASIC)  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:              18.198ns  (50.7% logic, 49.3% route), 13 logic levels.

 Constraint Details:

     18.198ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.807ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 (from clk_c)
ROUTE        19     2.729 EBR_R6C14.DOA4 to      R7C15A.B0 lm8_inst/u1_isp8/instr_4
CTOF_DEL    ---     0.452      R7C15A.B0 to      R7C15A.F0 lm8_inst/u1_isp8/i53/mem_0_1.11
ROUTE         1     1.223      R7C15A.F0 to      R7C14B.A0 lm8_inst/u1_isp8/i53/mdL0_0_0
CTOF_DEL    ---     0.452      R7C14B.A0 to      R7C14B.F0 lm8_inst/u1_isp8/SLICE_461
ROUTE         5     1.240      R7C14B.F0 to     R10C13A.D1 lm8_inst/u1_isp8/dout_rb_0
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 lm8_inst/u1_isp8/u1_isp8_alu/SLICE_483
ROUTE         3     0.897     R10C13A.F1 to     R10C14A.B1 lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_0
C1TOFCO_DE  ---     0.786     R10C14A.B1 to    R10C14A.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_88
ROUTE         1     0.000    R10C14A.FCO to    R10C14B.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co0
FCITOFCO_D  ---     0.146    R10C14B.FCI to    R10C14B.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87
ROUTE         1     0.269     R10C15A.F1 to     R10C15B.D1 lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405
ROUTE         2     0.846   R10C15B.OFX0 to     R10C17C.D1 lm8_inst/u1_isp8/cout_alu
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 lm8_inst/u1_isp8/SLICE_489
ROUTE         1     0.544     R10C17C.F1 to     R10C17A.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478
ROUTE         1     1.218     R10C17A.F1 to      R9C19C.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         1     0.000    R9C19C.WDO3 to     R9C19B.WD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT (to clk_c)
                  --------
                   18.198   (50.7% logic, 49.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to EBR_R6C14.CLKA clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 462.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1(ASIC)  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:              18.139ns  (50.7% logic, 49.3% route), 12 logic levels.

 Constraint Details:

     18.139ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.866ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 (from clk_c)
ROUTE        19     1.437 EBR_R6C14.DOA3 to      R7C16A.A1 lm8_inst/u1_isp8/instr_3
CTOF_DEL    ---     0.452      R7C16A.A1 to      R7C16A.F1 lm8_inst/u1_isp8/i53/mem_1_1
ROUTE         1     2.925      R7C16A.F1 to      R7C14C.A0 lm8_inst/u1_isp8/i53/mdL0_1_1
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 lm8_inst/u1_isp8/SLICE_468
ROUTE         4     0.399      R7C14C.F0 to      R7C14C.C1 lm8_inst/u1_isp8/dout_rb_1
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 lm8_inst/u1_isp8/SLICE_468
ROUTE         3     1.296      R7C14C.F1 to     R10C14B.B0 lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89
ROUTE         1     0.000    R10C14B.FCO to    R10C14C.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87
ROUTE         1     0.269     R10C15A.F1 to     R10C15B.D1 lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405
ROUTE         2     0.846   R10C15B.OFX0 to     R10C17C.D1 lm8_inst/u1_isp8/cout_alu
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 lm8_inst/u1_isp8/SLICE_489
ROUTE         1     0.544     R10C17C.F1 to     R10C17A.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478
ROUTE         1     1.218     R10C17A.F1 to      R9C19C.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         1     0.000    R9C19C.WDO3 to     R9C19B.WD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT (to clk_c)
                  --------
                   18.139   (50.7% logic, 49.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to EBR_R6C14.CLKA clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 462.891ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1(ASIC)  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:              18.114ns  (49.4% logic, 50.6% route), 11 logic levels.

 Constraint Details:

     18.114ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.891ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 (from clk_c)
ROUTE        19     3.278 EBR_R6C14.DOA4 to      R8C16A.B0 lm8_inst/u1_isp8/instr_4
CTOF_DEL    ---     0.452      R8C16A.B0 to      R8C16A.F0 lm8_inst/u1_isp8/i53/mem_1_0.13
ROUTE         2     1.230      R8C16A.F0 to      R8C14A.A0 lm8_inst/u1_isp8/i53/mdL0_1_4
CTOF_DEL    ---     0.452      R8C14A.A0 to      R8C14A.F0 lm8_inst/u1_isp8/SLICE_465
ROUTE         3     0.594      R8C14A.F0 to      R8C14C.A0 lm8_inst/u1_isp8/dout_rb_4
CTOF_DEL    ---     0.452      R8C14C.A0 to      R8C14C.F0 lm8_inst/u1_isp8/u1_isp8_alu/SLICE_487
ROUTE         3     1.195      R8C14C.F0 to     R10C14C.B1 lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_4
C1TOFCO_DE  ---     0.786     R10C14C.B1 to    R10C14C.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90
ROUTE         1     0.000    R10C14C.FCO to    R10C14D.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87
ROUTE         1     0.269     R10C15A.F1 to     R10C15B.D1 lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405
ROUTE         2     0.846   R10C15B.OFX0 to     R10C17C.D1 lm8_inst/u1_isp8/cout_alu
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 lm8_inst/u1_isp8/SLICE_489
ROUTE         1     0.544     R10C17C.F1 to     R10C17A.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478
ROUTE         1     1.218     R10C17A.F1 to      R9C19C.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         1     0.000    R9C19C.WDO3 to     R9C19B.WD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT (to clk_c)
                  --------
                   18.114   (49.4% logic, 50.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to EBR_R6C14.CLKA clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 462.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1(ASIC)  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:              18.076ns  (49.3% logic, 50.7% route), 10 logic levels.

 Constraint Details:

     18.076ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.929ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 (from clk_c)
ROUTE        19     3.278 EBR_R6C14.DOA4 to      R8C16A.B1 lm8_inst/u1_isp8/instr_4
CTOF_DEL    ---     0.452      R8C16A.B1 to      R8C16A.F1 lm8_inst/u1_isp8/i53/mem_1_0.13
ROUTE         1     1.180      R8C16A.F1 to      R8C14D.B0 lm8_inst/u1_isp8/i53/mdL0_1_5
CTOF_DEL    ---     0.452      R8C14D.B0 to      R8C14D.F0 lm8_inst/u1_isp8/SLICE_464
ROUTE         4     0.559      R8C14D.F0 to      R8C14B.D0 lm8_inst/u1_isp8/dout_rb_5
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 lm8_inst/u1_isp8/u1_isp8_alu/SLICE_486
ROUTE         3     1.269      R8C14B.F0 to     R10C14D.B0 lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_5
C0TOFCO_DE  ---     0.905     R10C14D.B0 to    R10C14D.FCO lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91
ROUTE         1     0.000    R10C14D.FCO to    R10C15A.FCI lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87
ROUTE         1     0.269     R10C15A.F1 to     R10C15B.D1 lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405
ROUTE         2     0.846   R10C15B.OFX0 to     R10C17C.D1 lm8_inst/u1_isp8/cout_alu
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 lm8_inst/u1_isp8/SLICE_489
ROUTE         1     0.544     R10C17C.F1 to     R10C17A.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478
ROUTE         1     1.218     R10C17A.F1 to      R9C19C.D1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         1     0.000    R9C19C.WDO3 to     R9C19B.WD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT (to clk_c)
                  --------
                   18.076   (49.3% logic, 50.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to EBR_R6C14.CLKA clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report:   54.265MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: MAXDELAY FROM PORT "rst_n" TO CELL "reset_gen*" 5.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/rst1_out  (to clk_c +)

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to SLICE_397 meets
      5.000ns delay constraint less
      0.648ns LSRREC_SET requirement (totaling 4.352ns) by 0.535ns

 Physical Path Details:

      Data path rst_n to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI rst_n
ROUTE        52     2.685       K2.PADDI to     R10C2A.LSR rst_n_c (to clk_c)
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.


Passed: The following path meets requirements by 0.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/reset_counter_750__i3  (to clk_c +)
                   FF                        reset_gen_inst/reset_counter_750__i2

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to reset_gen_inst/SLICE_383 meets
      5.000ns delay constraint less
      0.648ns LSR_SET requirement (totaling 4.352ns) by 0.535ns

 Physical Path Details:

      Data path rst_n to reset_gen_inst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI rst_n
ROUTE        52     2.685       K2.PADDI to      R8C2A.LSR rst_n_c (to clk_c)
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.


Passed: The following path meets requirements by 0.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/reset_counter_750__i1  (to clk_c +)
                   FF                        reset_gen_inst/reset_counter_750__i0

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to reset_gen_inst/SLICE_382 meets
      5.000ns delay constraint less
      0.648ns LSR_SET requirement (totaling 4.352ns) by 0.535ns

 Physical Path Details:

      Data path rst_n to reset_gen_inst/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI rst_n
ROUTE        52     2.685       K2.PADDI to      R8C2C.LSR rst_n_c (to clk_c)
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.

Report:  223.964MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i1  (from clk_c +)
   Destination:    Port       Pad            led_0

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_0_MGIOL and
      3.395ns delay led_0_MGIOL to led_0 (totaling 6.721ns) meets
      8.000ns offset OSCH_inst to led_0 by 1.279ns

 Physical Path Details:

      Clock path OSCH_inst to led_0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L4C.CLK clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_0_MGIOL to led_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4C.CLK to  IOL_L4C.IOLDO led_0_MGIOL (from clk_c)
ROUTE         1     0.118  IOL_L4C.IOLDO to       F1.IOLDO led_c
OP0PAD_DEL  ---     2.797       F1.IOLDO to         F1.PAD led_0
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

Report:    6.721ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i2  (from clk_c +)
   Destination:    Port       Pad            led_1

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_1_MGIOL and
      3.395ns delay led_1_MGIOL to led_1 less
      6.721ns delay OSCH_inst to led_1 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_1 by 8.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L4B.CLK clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_1_MGIOL to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4B.CLK to  IOL_L4B.IOLDO led_1_MGIOL (from clk_c)
ROUTE         1     0.118  IOL_L4B.IOLDO to       F2.IOLDO n1984
OP0PAD_DEL  ---     2.797       F2.IOLDO to         F2.PAD led_1
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      Output clock path OSCH_inst to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L4B.CLK clk_c
C2OUT_DEL   ---     0.480    IOL_L4B.CLK to  IOL_L4B.IOLDO led_1_MGIOL
ROUTE         1     0.118  IOL_L4B.IOLDO to       F2.IOLDO n1984
OP0PAD_DEL  ---     2.797       F2.IOLDO to         F2.PAD led_1
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i3  (from clk_c +)
   Destination:    Port       Pad            led_2

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_2_MGIOL and
      3.395ns delay led_2_MGIOL to led_2 less
      6.721ns delay OSCH_inst to led_2 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_2 by 8.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_2_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L4D.CLK clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_2_MGIOL to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4D.CLK to  IOL_L4D.IOLDO led_2_MGIOL (from clk_c)
ROUTE         1     0.118  IOL_L4D.IOLDO to       F3.IOLDO n1983
OP0PAD_DEL  ---     2.797       F3.IOLDO to         F3.PAD led_2
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      Output clock path OSCH_inst to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L4D.CLK clk_c
C2OUT_DEL   ---     0.480    IOL_L4D.CLK to  IOL_L4D.IOLDO led_2_MGIOL
ROUTE         1     0.118  IOL_L4D.IOLDO to       F3.IOLDO n1983
OP0PAD_DEL  ---     2.797       F3.IOLDO to         F3.PAD led_2
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i4  (from clk_c +)
   Destination:    Port       Pad            led_3

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_3_MGIOL and
      3.395ns delay led_3_MGIOL to led_3 less
      6.721ns delay OSCH_inst to led_3 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_3 by 8.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_3_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L5B.CLK clk_c
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_3_MGIOL to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L5B.CLK to  IOL_L5B.IOLDO led_3_MGIOL (from clk_c)
ROUTE         1     0.118  IOL_L5B.IOLDO to       H2.IOLDO n1982
OP0PAD_DEL  ---     2.797       H2.IOLDO to         H2.PAD led_3
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      Output clock path OSCH_inst to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326        OSC.OSC to    IOL_L5B.CLK clk_c
C2OUT_DEL   ---     0.480    IOL_L5B.CLK to  IOL_L5B.IOLDO led_3_MGIOL
ROUTE         1     0.118  IOL_L5B.IOLDO to       H2.IOLDO n1982
OP0PAD_DEL  ---     2.797       H2.IOLDO to         H2.PAD led_3
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_0
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i0  (to clk_c +)

   Max Data Path Delay:     4.495ns  (44.8% logic, 55.2% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.495ns delay sw_0 to lm8_wb_inst/SLICE_311 less
      2.000ns offset sw_0 to OSCH_inst (totaling 2.495ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_311 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.079ns

 Physical Path Details:

      Data path sw_0 to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        C10.PAD to      C10.PADDI sw_0
ROUTE         1     2.479      C10.PADDI to      R4C12D.B0 wb_dat_i_c_32
CTOOFX_DEL  ---     0.661      R4C12D.B0 to    R4C12D.OFX0 lm8_wb_inst/SLICE_399
ROUTE         1     0.000    R4C12D.OFX0 to     R4C12C.FXA lm8_wb_inst/n10198
FXTOOFX_DE  ---     0.223     R4C12C.FXA to    R4C12C.OFX1 lm8_wb_inst/SLICE_311
ROUTE         1     0.000    R4C12C.OFX1 to     R4C12C.DI1 lm8_wb_inst/data_mux_0 (to clk_c)
                  --------
                    4.495   (44.8% logic, 55.2% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724        OSC.OSC to     R4C12C.CLK clk_c
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.921ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_1
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i1  (to clk_c +)

   Max Data Path Delay:     4.332ns  (46.5% logic, 53.5% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.332ns delay sw_1 to lm8_wb_inst/SLICE_312 less
      2.000ns offset sw_1 to OSCH_inst (totaling 2.332ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_312 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.242ns

 Physical Path Details:

      Data path sw_1 to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        B13.PAD to      B13.PADDI sw_1
ROUTE         1     2.316      B13.PADDI to      R4C10B.C0 wb_dat_i_c_33
CTOOFX_DEL  ---     0.661      R4C10B.C0 to    R4C10B.OFX0 lm8_wb_inst/SLICE_401
ROUTE         1     0.000    R4C10B.OFX0 to     R4C10A.FXA lm8_wb_inst/n10191
FXTOOFX_DE  ---     0.223     R4C10A.FXA to    R4C10A.OFX1 lm8_wb_inst/SLICE_312
ROUTE         1     0.000    R4C10A.OFX1 to     R4C10A.DI1 lm8_wb_inst/data_mux_1 (to clk_c)
                  --------
                    4.332   (46.5% logic, 53.5% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724        OSC.OSC to     R4C10A.CLK clk_c
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.758ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_2
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i2  (to clk_c +)

   Max Data Path Delay:     4.140ns  (48.7% logic, 51.3% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.140ns delay sw_2 to lm8_wb_inst/SLICE_313 less
      2.000ns offset sw_2 to OSCH_inst (totaling 2.140ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_313 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.434ns

 Physical Path Details:

      Data path sw_2 to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        A13.PAD to      A13.PADDI sw_2
ROUTE         1     2.124      A13.PADDI to      R4C11B.D0 wb_dat_i_c_34
CTOOFX_DEL  ---     0.661      R4C11B.D0 to    R4C11B.OFX0 lm8_wb_inst/SLICE_400
ROUTE         1     0.000    R4C11B.OFX0 to     R4C11A.FXA lm8_wb_inst/n10192
FXTOOFX_DE  ---     0.223     R4C11A.FXA to    R4C11A.OFX1 lm8_wb_inst/SLICE_313
ROUTE         1     0.000    R4C11A.OFX1 to     R4C11A.DI1 lm8_wb_inst/data_mux_2 (to clk_c)
                  --------
                    4.140   (48.7% logic, 51.3% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724        OSC.OSC to     R4C11A.CLK clk_c
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.566ns is the minimum offset for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_3
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i3  (to clk_c +)

   Max Data Path Delay:     4.475ns  (45.1% logic, 54.9% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.475ns delay sw_3 to lm8_wb_inst/SLICE_314 less
      2.000ns offset sw_3 to OSCH_inst (totaling 2.475ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_314 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.099ns

 Physical Path Details:

      Data path sw_3 to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         B1.PAD to       B1.PADDI sw_3
ROUTE         1     2.459       B1.PADDI to      R5C10D.D0 wb_dat_i_c_35
CTOOFX_DEL  ---     0.661      R5C10D.D0 to    R5C10D.OFX0 lm8_wb_inst/SLICE_398
ROUTE         1     0.000    R5C10D.OFX0 to     R5C10C.FXA lm8_wb_inst/n10193
FXTOOFX_DE  ---     0.223     R5C10C.FXA to    R5C10C.OFX1 lm8_wb_inst/SLICE_314
ROUTE         1     0.000    R5C10C.OFX1 to     R5C10C.DI1 lm8_wb_inst/data_mux_3 (to clk_c)
                  --------
                    4.475   (45.1% logic, 54.9% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724        OSC.OSC to     R5C10C.CLK clk_c
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.901ns is the minimum offset for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 2.080000 MHz ;    |    2.080 MHz|   54.265 MHz|  10  
                                        |             |             |
MAXDELAY FROM PORT "rst_n" TO CELL      |             |             |
"reset_gen*" 5.000000 ns ;              |  200.000 MHz|  223.964 MHz|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "led_0" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" ;        |     8.000 ns|     6.721 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_1" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_1" ;                          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_2" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_2" ;                          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_3" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_3" ;                          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "sw_0" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     2.000 ns|     1.921 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_1" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     2.000 ns|     1.758 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_2" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     2.000 ns|     1.566 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_3" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     2.000 ns|     1.901 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: OSCH_inst.OSC   Loads: 315
   Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;

   Data transfers from:
   Clock Domain: TIME_INST/sec_clock   Source: TIME_INST/SLICE_208.Q0
      Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;   Transfers: 24

Clock Domain: TIME_INST/sec_clock   Source: TIME_INST/SLICE_208.Q0   Loads: 14
   No transfer within this clock domain is found


--------------------------------------------------------------------------------
<A name="ptwr_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    3.160ns analog_cmp_p.PADDI to lm8_inst/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg8532/mem_1_1.7.M1 analog_cmp
    3.983ns spi_miso.PADDI to SLICE_28.M0 spi_miso_c
    0.431ns uart_rx.PADDI to uart_rx_MGIOL.DI uart_rx_c
    1.522ns SLICE_340.F0 to uart_tx.PADDO uart_tx_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_30.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_31.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_32.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_33.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_34.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_36.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_38.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_39.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_42.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_182.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_183.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_184.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_185.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_186.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_187.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_188.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_189.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_190.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_191.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_192.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_197.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_198.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_199.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_200.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_205.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_206.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_207.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_208.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_209.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_210.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_211.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_212.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_358.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_371.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_372.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_373.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_374.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_375.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_376.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_377.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_378.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_416.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_417.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_418.LSR rst_n_c
    2.685ns rst_n.PADDI to TIME_INST/SLICE_419.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_446.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_447.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_448.LSR rst_n_c
    2.685ns rst_n.PADDI to SLICE_515.LSR rst_n_c
    3.156ns xin.PADDI to SLICE_322.C1 xin_c
    2.923ns SLICE_322.F1 to xout.PADDO xout_c
    0.000ns TIME_INST/SLICE_18.FCO to TIME_INST/SLICE_19.FCI TIME_INST/n8128
    0.678ns TIME_INST/SLICE_18.F1 to TIME_INST/SLICE_197.C0 TIME_INST/n38
    0.000ns TIME_INST/SLICE_19.FCO to TIME_INST/SLICE_20.FCI TIME_INST/n8129
    0.904ns TIME_INST/SLICE_19.F0 to TIME_INST/SLICE_197.B1 TIME_INST/n12
    0.678ns TIME_INST/SLICE_19.F1 to TIME_INST/SLICE_198.C0 TIME_INST/n13
    0.000ns TIME_INST/SLICE_20.FCO to TIME_INST/SLICE_21.FCI TIME_INST/n8130
    0.882ns TIME_INST/SLICE_20.F0 to TIME_INST/SLICE_198.B1 TIME_INST/n9
    0.656ns TIME_INST/SLICE_20.F1 to TIME_INST/SLICE_199.C0 TIME_INST/n10
    0.000ns TIME_INST/SLICE_21.FCO to TIME_INST/SLICE_22.FCI TIME_INST/n8131
    0.678ns TIME_INST/SLICE_21.F0 to TIME_INST/SLICE_199.C1 TIME_INST/n3
    0.541ns TIME_INST/SLICE_21.F1 to TIME_INST/SLICE_200.D0 TIME_INST/n4
    0.544ns TIME_INST/SLICE_22.F0 to TIME_INST/SLICE_200.D1 TIME_INST/n2
    0.384ns TIME_INST/SLICE_416.F1 to TIME_INST/SLICE_416.C0 TIME_INST/n6_adj_0
    1.071ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_33.C1 TIME_INST/n2433
    1.339ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_197.B0 TIME_INST/n2433
    1.463ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_197.C1 TIME_INST/n2433
    0.305ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_198.D0 TIME_INST/n2433
    0.420ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_198.C1 TIME_INST/n2433
    0.646ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_199.B0 TIME_INST/n2433
    0.305ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_199.D1 TIME_INST/n2433
    1.689ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_200.B0 TIME_INST/n2433
    1.443ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_200.C1 TIME_INST/n2433
    0.854ns TIME_INST/SLICE_37.F0 to TIME_INST/SLICE_212.A1 TIME_INST/n31_adj_0
    1.852ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_33.CE TIME_INST/n3378
    1.852ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_36.CE TIME_INST/n3378
    1.852ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_38.CE TIME_INST/n3378
    1.852ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_39.CE TIME_INST/n3378
    1.812ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_42.CE TIME_INST/n3378
    1.374ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_197.CE TIME_INST/n3378
    1.440ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_198.CE TIME_INST/n3378
    1.440ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_199.CE TIME_INST/n3378
    1.374ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_200.CE TIME_INST/n3378
    0.715ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_209.C0 TIME_INST/n3378
    0.639ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_209.B1 TIME_INST/n3378
    0.978ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_210.D0 TIME_INST/n3378
    0.978ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_210.D1 TIME_INST/n3378
    0.715ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_211.C0 TIME_INST/n3378
    0.715ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_211.C1 TIME_INST/n3378
    0.605ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_212.D0 TIME_INST/n3378
    0.605ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_212.D1 TIME_INST/n3378
    0.000ns TIME_INST/SLICE_212.F1 to TIME_INST/SLICE_212.DI1 TIME_INST/n40_adj_0
    0.851ns TIME_INST/SLICE_34.F1 to TIME_INST/SLICE_212.A0 TIME_INST/n32_adj_0
    0.000ns TIME_INST/SLICE_212.F0 to TIME_INST/SLICE_212.DI0 TIME_INST/n41_adj_0
    0.563ns TIME_INST/SLICE_34.F0 to TIME_INST/SLICE_211.D1 TIME_INST/n33_adj_0
    0.000ns TIME_INST/SLICE_211.F1 to TIME_INST/SLICE_211.DI1 TIME_INST/n42_adj_0
    0.873ns TIME_INST/SLICE_32.F1 to TIME_INST/SLICE_211.A0 TIME_INST/n34_adj_0
    0.000ns TIME_INST/SLICE_211.F0 to TIME_INST/SLICE_211.DI0 TIME_INST/n43_adj_0
    0.851ns TIME_INST/SLICE_32.F0 to TIME_INST/SLICE_210.A1 TIME_INST/n35_adj_0
    0.000ns TIME_INST/SLICE_210.F1 to TIME_INST/SLICE_210.DI1 TIME_INST/n44_adj_0
    0.904ns TIME_INST/SLICE_31.F1 to TIME_INST/SLICE_210.B0 TIME_INST/n36_adj_0
    0.000ns TIME_INST/SLICE_210.F0 to TIME_INST/SLICE_210.DI0 TIME_INST/n45_adj_0
    1.223ns TIME_INST/SLICE_31.F0 to TIME_INST/SLICE_209.A1 TIME_INST/n37_adj_0
    0.000ns TIME_INST/SLICE_209.F1 to TIME_INST/SLICE_209.DI1 TIME_INST/n46_adj_0
    0.000ns TIME_INST/SLICE_30.FCO to TIME_INST/SLICE_31.FCI TIME_INST/n8105
    1.218ns TIME_INST/SLICE_30.F1 to TIME_INST/SLICE_209.D0 TIME_INST/n38_adj_0
    0.000ns TIME_INST/SLICE_31.FCO to TIME_INST/SLICE_32.FCI TIME_INST/n8106
    0.000ns TIME_INST/SLICE_209.F0 to TIME_INST/SLICE_209.DI0 TIME_INST/n47_adj_0
    0.000ns TIME_INST/SLICE_32.FCO to TIME_INST/SLICE_34.FCI TIME_INST/n8107
    0.000ns TIME_INST/SLICE_33.FCO to TIME_INST/SLICE_36.FCI TIME_INST/n8083
    0.000ns TIME_INST/SLICE_33.F1 to TIME_INST/SLICE_33.DI1 TIME_INST/n11
    0.000ns TIME_INST/SLICE_34.FCO to TIME_INST/SLICE_37.FCI TIME_INST/n8108
    0.000ns TIME_INST/SLICE_36.FCO to TIME_INST/SLICE_38.FCI TIME_INST/n8084
    0.000ns TIME_INST/SLICE_36.F0 to TIME_INST/SLICE_36.DI0 TIME_INST/n37
    0.000ns TIME_INST/SLICE_36.F1 to TIME_INST/SLICE_36.DI1 TIME_INST/n36
    0.000ns TIME_INST/SLICE_38.FCO to TIME_INST/SLICE_39.FCI TIME_INST/n8085
    0.000ns TIME_INST/SLICE_38.F0 to TIME_INST/SLICE_38.DI0 TIME_INST/n35
    0.000ns TIME_INST/SLICE_38.F1 to TIME_INST/SLICE_38.DI1 TIME_INST/n34
    0.000ns TIME_INST/SLICE_39.FCO to TIME_INST/SLICE_42.FCI TIME_INST/n8086
    0.000ns TIME_INST/SLICE_39.F0 to TIME_INST/SLICE_39.DI0 TIME_INST/n33
    0.000ns TIME_INST/SLICE_39.F1 to TIME_INST/SLICE_39.DI1 TIME_INST/n32
    0.000ns TIME_INST/SLICE_197.F0 to TIME_INST/SLICE_197.DI0 TIME_INST/n47
    2.010ns SLICE_358.F1 to TIME_INST/SLICE_419.A0 TIME_INST/n5
    0.384ns TIME_INST/SLICE_419.F1 to TIME_INST/SLICE_419.C0 TIME_INST/n6
    0.000ns TIME_INST/SLICE_197.F1 to TIME_INST/SLICE_197.DI1 TIME_INST/n46
    0.000ns TIME_INST/SLICE_198.F0 to TIME_INST/SLICE_198.DI0 TIME_INST/n45
    0.000ns TIME_INST/SLICE_198.F1 to TIME_INST/SLICE_198.DI1 TIME_INST/n44
    0.000ns TIME_INST/SLICE_199.F0 to TIME_INST/SLICE_199.DI0 TIME_INST/n43
    0.000ns TIME_INST/SLICE_199.F1 to TIME_INST/SLICE_199.DI1 TIME_INST/n42
    0.000ns TIME_INST/SLICE_200.F0 to TIME_INST/SLICE_200.DI0 TIME_INST/n41
    0.000ns TIME_INST/SLICE_200.F1 to TIME_INST/SLICE_200.DI1 TIME_INST/n40
    0.000ns TIME_INST/SLICE_42.F0 to TIME_INST/SLICE_42.DI0 TIME_INST/n31

--------------------------------------------------------------------------------


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 38334 paths, 1 nets, and 4301 connections (96.9% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond_1.3_Production (92)</big></U></B>
Tue Oct 25 14:15:49 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 5 -p -c -fullname -gt -sethld -sp 5 -sphld m -o control_SoC_demo_DemoImpl.twr control_SoC_demo_DemoImpl.ncd control_SoC_demo_DemoImpl.prf 
Design file:     control_soc_demo_demoimpl.ncd
Preference file: control_soc_demo_demoimpl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 5 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>MAXDELAY FROM PORT "rst_n" TO CELL "reset_gen*" 5.000000 ns (0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_9' Target='right'>INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_759__i0  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:               0.348ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
      0.129ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.129ns) by 0.219ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C20C.CLK to      R9C20C.Q0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 (from clk_c)
ROUTE        18     0.217      R9C20C.Q0 to      R9C19C.A0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_0
ZERO_DEL    ---     0.000      R9C19C.A0 to   R9C19C.WADO0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         2     0.000   R9C19C.WADO0 to    R9C19B.WAD0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/AD0_INT (to clk_c)
                  --------
                    0.348   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C20C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_759__i0  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM0  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM0

   Delay:               0.348ns  (37.6% logic, 62.4% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24 meets
      0.129ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.129ns) by 0.219ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C20C.CLK to      R9C20C.Q0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 (from clk_c)
ROUTE        18     0.217      R9C20C.Q0 to      R9C19C.A0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_0
ZERO_DEL    ---     0.000      R9C19C.A0 to   R9C19C.WADO0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         2     0.000   R9C19C.WADO0 to    R9C19A.WAD0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/AD0_INT (to clk_c)
                  --------
                    0.348   (37.6% logic, 62.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C20C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C19A.WCK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_759__i1  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1

   Delay:               0.358ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
      0.129ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.129ns) by 0.229ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C20C.CLK to      R9C20C.Q1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 (from clk_c)
ROUTE        17     0.227      R9C20C.Q1 to      R9C19C.B0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_1
ZERO_DEL    ---     0.000      R9C19C.B0 to   R9C19C.WADO1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         2     0.000   R9C19C.WADO1 to    R9C19B.WAD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/AD1_INT (to clk_c)
                  --------
                    0.358   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C20C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C19B.WCK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_759__i1  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM0  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM0

   Delay:               0.358ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24 meets
      0.129ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.129ns) by 0.229ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C20C.CLK to      R9C20C.Q1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352 (from clk_c)
ROUTE        17     0.227      R9C20C.Q1 to      R9C19C.B0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_1
ZERO_DEL    ---     0.000      R9C19C.B0 to   R9C19C.WADO1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0
ROUTE         2     0.000   R9C19C.WADO1 to    R9C19A.WAD1 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/AD1_INT (to clk_c)
                  --------
                    0.358   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C20C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C19A.WCK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_759__i2  (from clk_c +)
   Destination:    FF         Data in        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1/RAM0  (to clk_c +)
                   FF                        lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1/RAM0

   Delay:               0.383ns  (34.2% logic, 65.8% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_353 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1 meets
      0.129ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.129ns) by 0.254ns

 Physical Path Details:

      Data path lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_353 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C20B.CLK to      R9C20B.Q0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_353 (from clk_c)
ROUTE        17     0.252      R9C20B.Q0 to      R7C20C.C0 lm8_inst/u1_isp8/u1_isp8_flow_cntl/stack_ptr_2
ZERO_DEL    ---     0.000      R7C20C.C0 to   R7C20C.WADO2 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1.27
ROUTE         2     0.000   R7C20C.WADO2 to    R7C20A.WAD2 lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1/AD2_INT (to clk_c)
                  --------
                    0.383   (34.2% logic, 65.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R9C20B.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R7C20A.WCK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: MAXDELAY FROM PORT "rst_n" TO CELL "reset_gen*" 5.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/rst1_out  (to clk_c +)

   Delay:               1.154ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      1.154ns physical path delay rst_n to SLICE_397 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.154ns

 Physical Path Details:

      Data path rst_n to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391         K2.PAD to       K2.PADDI rst_n
ROUTE        52     0.763       K2.PADDI to     R10C2A.LSR rst_n_c (to clk_c)
                  --------
                    1.154   (33.9% logic, 66.1% route), 1 logic levels.


Passed: The following path meets requirements by 1.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/reset_counter_750__i1  (to clk_c +)
                   FF                        reset_gen_inst/reset_counter_750__i0

   Delay:               1.154ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      1.154ns physical path delay rst_n to reset_gen_inst/SLICE_382 meets
      0.000ns LSR_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.154ns

 Physical Path Details:

      Data path rst_n to reset_gen_inst/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391         K2.PAD to       K2.PADDI rst_n
ROUTE        52     0.763       K2.PADDI to      R8C2C.LSR rst_n_c (to clk_c)
                  --------
                    1.154   (33.9% logic, 66.1% route), 1 logic levels.


Passed: The following path meets requirements by 1.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            rst_n
   Destination:    FF         Data in        reset_gen_inst/reset_counter_750__i3  (to clk_c +)
                   FF                        reset_gen_inst/reset_counter_750__i2

   Delay:               1.154ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      1.154ns physical path delay rst_n to reset_gen_inst/SLICE_383 meets
      0.000ns LSR_HLD and
      0.000ns delay constraint requirement (totaling 0.000ns) by 1.154ns

 Physical Path Details:

      Data path rst_n to reset_gen_inst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391         K2.PAD to       K2.PADDI rst_n
ROUTE        52     0.763       K2.PADDI to      R8C2A.LSR rst_n_c (to clk_c)
                  --------
                    1.154   (33.9% logic, 66.1% route), 1 logic levels.

Report:    1.154ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i1  (from clk_c +)
   Destination:    Port       Pad            led_0

   Data Path Delay:     1.123ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    1.015ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.015ns delay OSCH_inst to led_0_MGIOL and
      1.123ns delay led_0_MGIOL to led_0 (totaling 2.138ns) meets
      0.000ns hold offset OSCH_inst to led_0 by 2.138ns

 Physical Path Details:

      Clock path OSCH_inst to led_0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L4C.CLK clk_c
                  --------
                    1.015   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_0_MGIOL to led_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.274    IOL_L4C.CLK to  IOL_L4C.IOLDO led_0_MGIOL (from clk_c)
ROUTE         1     0.002  IOL_L4C.IOLDO to       F1.IOLDO led_c
OP0PAD_DEL  ---     0.847       F1.IOLDO to         F1.PAD led_0
                  --------
                    1.123   (99.8% logic, 0.2% route), 2 logic levels.

Report:    2.138ns is the maximum offset for this preference.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i2  (from clk_c +)
   Destination:    Port       Pad            led_1

   Data Path Delay:     1.123ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    1.015ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.015ns delay OSCH_inst to led_1_MGIOL and
      1.123ns delay led_1_MGIOL to led_1 less
      2.138ns delay OSCH_inst to led_1 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_1 by 0.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L4B.CLK clk_c
                  --------
                    1.015   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_1_MGIOL to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.274    IOL_L4B.CLK to  IOL_L4B.IOLDO led_1_MGIOL (from clk_c)
ROUTE         1     0.002  IOL_L4B.IOLDO to       F2.IOLDO n1984
OP0PAD_DEL  ---     0.847       F2.IOLDO to         F2.PAD led_1
                  --------
                    1.123   (99.8% logic, 0.2% route), 2 logic levels.

      Output clock path OSCH_inst to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L4B.CLK clk_c
C2OUT_DEL   ---     0.274    IOL_L4B.CLK to  IOL_L4B.IOLDO led_1_MGIOL
ROUTE         1     0.002  IOL_L4B.IOLDO to       F2.IOLDO n1984
OP0PAD_DEL  ---     0.847       F2.IOLDO to         F2.PAD led_1
                  --------
                    2.138   (52.4% logic, 47.6% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i3  (from clk_c +)
   Destination:    Port       Pad            led_2

   Data Path Delay:     1.123ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    1.015ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.015ns delay OSCH_inst to led_2_MGIOL and
      1.123ns delay led_2_MGIOL to led_2 less
      2.138ns delay OSCH_inst to led_2 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_2 by 0.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_2_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L4D.CLK clk_c
                  --------
                    1.015   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_2_MGIOL to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.274    IOL_L4D.CLK to  IOL_L4D.IOLDO led_2_MGIOL (from clk_c)
ROUTE         1     0.002  IOL_L4D.IOLDO to       F3.IOLDO n1983
OP0PAD_DEL  ---     0.847       F3.IOLDO to         F3.PAD led_2
                  --------
                    1.123   (99.8% logic, 0.2% route), 2 logic levels.

      Output clock path OSCH_inst to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L4D.CLK clk_c
C2OUT_DEL   ---     0.274    IOL_L4D.CLK to  IOL_L4D.IOLDO led_2_MGIOL
ROUTE         1     0.002  IOL_L4D.IOLDO to       F3.IOLDO n1983
OP0PAD_DEL  ---     0.847       F3.IOLDO to         F3.PAD led_2
                  --------
                    2.138   (52.4% logic, 47.6% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_sw_inst/led___i4  (from clk_c +)
   Destination:    Port       Pad            led_3

   Data Path Delay:     1.123ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    1.015ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.015ns delay OSCH_inst to led_3_MGIOL and
      1.123ns delay led_3_MGIOL to led_3 less
      2.138ns delay OSCH_inst to led_3 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_3 by 0.000ns

 Physical Path Details:

      Clock path OSCH_inst to led_3_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L5B.CLK clk_c
                  --------
                    1.015   (0.0% logic, 100.0% route), 0 logic levels.

      Data path led_3_MGIOL to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.274    IOL_L5B.CLK to  IOL_L5B.IOLDO led_3_MGIOL (from clk_c)
ROUTE         1     0.002  IOL_L5B.IOLDO to       H2.IOLDO n1982
OP0PAD_DEL  ---     0.847       H2.IOLDO to         H2.PAD led_3
                  --------
                    1.123   (99.8% logic, 0.2% route), 2 logic levels.

      Output clock path OSCH_inst to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.015        OSC.OSC to    IOL_L5B.CLK clk_c
C2OUT_DEL   ---     0.274    IOL_L5B.CLK to  IOL_L5B.IOLDO led_3_MGIOL
ROUTE         1     0.002  IOL_L5B.IOLDO to       H2.IOLDO n1982
OP0PAD_DEL  ---     0.847       H2.IOLDO to         H2.PAD led_3
                  --------
                    2.138   (52.4% logic, 47.6% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_0
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i0  (to clk_c +)

   Min Data Path Delay:     1.308ns  (46.7% logic, 53.3% route), 3 logic levels.

   Max Clock Path Delay:    1.190ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.308ns delay sw_0 to lm8_wb_inst/SLICE_311 plus
      0.000ns hold offset sw_0 to OSCH_inst (totaling 1.308ns) meets
      1.190ns delay OSCH_inst to lm8_wb_inst/SLICE_311 plus
     -0.013ns DIN_HLD requirement (totaling 1.177ns) by 0.131ns

 Physical Path Details:

      Data path sw_0 to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391        C10.PAD to      C10.PADDI sw_0
ROUTE         1     0.697      C10.PADDI to      R4C12D.B0 wb_dat_i_c_32
CTOOFX_DEL  ---     0.153      R4C12D.B0 to    R4C12D.OFX0 lm8_wb_inst/SLICE_399
ROUTE         1     0.000    R4C12D.OFX0 to     R4C12C.FXA lm8_wb_inst/n10198
FXTOOFX_DE  ---     0.067     R4C12C.FXA to    R4C12C.OFX1 lm8_wb_inst/SLICE_311
ROUTE         1     0.000    R4C12C.OFX1 to     R4C12C.DI1 lm8_wb_inst/data_mux_0 (to clk_c)
                  --------
                    1.308   (46.7% logic, 53.3% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R4C12C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.069ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_1
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i1  (to clk_c +)

   Min Data Path Delay:     1.246ns  (49.0% logic, 51.0% route), 3 logic levels.

   Max Clock Path Delay:    1.190ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.246ns delay sw_1 to lm8_wb_inst/SLICE_312 plus
      0.000ns hold offset sw_1 to OSCH_inst (totaling 1.246ns) meets
      1.190ns delay OSCH_inst to lm8_wb_inst/SLICE_312 plus
     -0.013ns DIN_HLD requirement (totaling 1.177ns) by 0.069ns

 Physical Path Details:

      Data path sw_1 to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391        B13.PAD to      B13.PADDI sw_1
ROUTE         1     0.635      B13.PADDI to      R4C10B.C0 wb_dat_i_c_33
CTOOFX_DEL  ---     0.153      R4C10B.C0 to    R4C10B.OFX0 lm8_wb_inst/SLICE_401
ROUTE         1     0.000    R4C10B.OFX0 to     R4C10A.FXA lm8_wb_inst/n10191
FXTOOFX_DE  ---     0.067     R4C10A.FXA to    R4C10A.OFX1 lm8_wb_inst/SLICE_312
ROUTE         1     0.000    R4C10A.OFX1 to     R4C10A.DI1 lm8_wb_inst/data_mux_1 (to clk_c)
                  --------
                    1.246   (49.0% logic, 51.0% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R4C10A.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_2
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i2  (to clk_c +)

   Min Data Path Delay:     1.217ns  (50.2% logic, 49.8% route), 3 logic levels.

   Max Clock Path Delay:    1.190ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.217ns delay sw_2 to lm8_wb_inst/SLICE_313 plus
      0.000ns hold offset sw_2 to OSCH_inst (totaling 1.217ns) meets
      1.190ns delay OSCH_inst to lm8_wb_inst/SLICE_313 plus
     -0.013ns DIN_HLD requirement (totaling 1.177ns) by 0.040ns

 Physical Path Details:

      Data path sw_2 to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391        A13.PAD to      A13.PADDI sw_2
ROUTE         1     0.606      A13.PADDI to      R4C11B.D0 wb_dat_i_c_34
CTOOFX_DEL  ---     0.153      R4C11B.D0 to    R4C11B.OFX0 lm8_wb_inst/SLICE_400
ROUTE         1     0.000    R4C11B.OFX0 to     R4C11A.FXA lm8_wb_inst/n10192
FXTOOFX_DE  ---     0.067     R4C11A.FXA to    R4C11A.OFX1 lm8_wb_inst/SLICE_313
ROUTE         1     0.000    R4C11A.OFX1 to     R4C11A.DI1 lm8_wb_inst/data_mux_2 (to clk_c)
                  --------
                    1.217   (50.2% logic, 49.8% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R4C11A.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            sw_3
   Destination:    FF         Data in        lm8_wb_inst/lm8_ext_io_din_i3  (to clk_c +)

   Min Data Path Delay:     1.325ns  (46.1% logic, 53.9% route), 3 logic levels.

   Max Clock Path Delay:    1.190ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      1.325ns delay sw_3 to lm8_wb_inst/SLICE_314 plus
      0.000ns hold offset sw_3 to OSCH_inst (totaling 1.325ns) meets
      1.190ns delay OSCH_inst to lm8_wb_inst/SLICE_314 plus
     -0.013ns DIN_HLD requirement (totaling 1.177ns) by 0.148ns

 Physical Path Details:

      Data path sw_3 to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.391         B1.PAD to       B1.PADDI sw_3
ROUTE         1     0.714       B1.PADDI to      R5C10D.D0 wb_dat_i_c_35
CTOOFX_DEL  ---     0.153      R5C10D.D0 to    R5C10D.OFX0 lm8_wb_inst/SLICE_398
ROUTE         1     0.000    R5C10D.OFX0 to     R5C10C.FXA lm8_wb_inst/n10193
FXTOOFX_DE  ---     0.067     R5C10C.FXA to    R5C10C.OFX1 lm8_wb_inst/SLICE_314
ROUTE         1     0.000    R5C10C.OFX1 to     R5C10C.DI1 lm8_wb_inst/data_mux_3 (to clk_c)
                  --------
                    1.325   (46.1% logic, 53.9% route), 3 logic levels.

      Clock path OSCH_inst to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     1.190        OSC.OSC to     R5C10C.CLK clk_c
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 2.080000 MHz ;    |            -|            -|   2  
                                        |             |             |
MAXDELAY FROM PORT "rst_n" TO CELL      |             |             |
"reset_gen*" 5.000000 ns ;              |     0.000 ns|     1.154 ns|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "led_0" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" ;        |     0.000 ns|     2.138 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_1" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_1" ;                          |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_2" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_2" ;                          |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_3" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_3" ;                          |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "sw_0" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     0.000 ns|    -0.131 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_1" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     0.000 ns|    -0.069 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_2" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     0.000 ns|    -0.040 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_3" 2.000000 ns     |             |             |
CLKNET "clk_c" ;                        |     0.000 ns|    -0.148 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: OSCH_inst.OSC   Loads: 315
   Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;

   Data transfers from:
   Clock Domain: TIME_INST/sec_clock   Source: TIME_INST/SLICE_208.Q0
      Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;   Transfers: 24

Clock Domain: TIME_INST/sec_clock   Source: TIME_INST/SLICE_208.Q0   Loads: 14
   No transfer within this clock domain is found


--------------------------------------------------------------------------------
<A name="ptwr_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    1.184ns analog_cmp_p.PADDI to lm8_inst/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg8532/mem_1_1.7.M1 analog_cmp
    1.445ns spi_miso.PADDI to SLICE_28.M0 spi_miso_c
    0.142ns uart_rx.PADDI to uart_rx_MGIOL.DI uart_rx_c
    0.527ns SLICE_340.F0 to uart_tx.PADDO uart_tx_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_30.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_31.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_32.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_33.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_34.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_36.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_38.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_39.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_42.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_182.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_183.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_184.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_185.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_186.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_187.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_188.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_189.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_190.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_191.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_192.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_197.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_198.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_199.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_200.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_205.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_206.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_207.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_208.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_209.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_210.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_211.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_212.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_358.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_371.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_372.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_373.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_374.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_375.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_376.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_377.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_378.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_416.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_417.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_418.LSR rst_n_c
    0.981ns rst_n.PADDI to TIME_INST/SLICE_419.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_446.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_447.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_448.LSR rst_n_c
    0.981ns rst_n.PADDI to SLICE_515.LSR rst_n_c
    1.142ns xin.PADDI to SLICE_322.C1 xin_c
    1.110ns SLICE_322.F1 to xout.PADDO xout_c
    0.000ns TIME_INST/SLICE_18.FCO to TIME_INST/SLICE_19.FCI TIME_INST/n8128
    0.252ns TIME_INST/SLICE_18.F1 to TIME_INST/SLICE_197.C0 TIME_INST/n38
    0.000ns TIME_INST/SLICE_19.FCO to TIME_INST/SLICE_20.FCI TIME_INST/n8129
    0.320ns TIME_INST/SLICE_19.F0 to TIME_INST/SLICE_197.B1 TIME_INST/n12
    0.252ns TIME_INST/SLICE_19.F1 to TIME_INST/SLICE_198.C0 TIME_INST/n13
    0.000ns TIME_INST/SLICE_20.FCO to TIME_INST/SLICE_21.FCI TIME_INST/n8130
    0.316ns TIME_INST/SLICE_20.F0 to TIME_INST/SLICE_198.B1 TIME_INST/n9
    0.248ns TIME_INST/SLICE_20.F1 to TIME_INST/SLICE_199.C0 TIME_INST/n10
    0.000ns TIME_INST/SLICE_21.FCO to TIME_INST/SLICE_22.FCI TIME_INST/n8131
    0.252ns TIME_INST/SLICE_21.F0 to TIME_INST/SLICE_199.C1 TIME_INST/n3
    0.196ns TIME_INST/SLICE_21.F1 to TIME_INST/SLICE_200.D0 TIME_INST/n4
    0.197ns TIME_INST/SLICE_22.F0 to TIME_INST/SLICE_200.D1 TIME_INST/n2
    0.153ns TIME_INST/SLICE_416.F1 to TIME_INST/SLICE_416.C0 TIME_INST/n6_adj_0
    0.440ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_33.C1 TIME_INST/n2433
    0.530ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_197.B0 TIME_INST/n2433
    0.614ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_197.C1 TIME_INST/n2433
    0.132ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_198.D0 TIME_INST/n2433
    0.184ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_198.C1 TIME_INST/n2433
    0.252ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_199.B0 TIME_INST/n2433
    0.132ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_199.D1 TIME_INST/n2433
    0.682ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_200.B0 TIME_INST/n2433
    0.600ns TIME_INST/SLICE_416.F0 to TIME_INST/SLICE_200.C1 TIME_INST/n2433
    0.312ns TIME_INST/SLICE_37.F0 to TIME_INST/SLICE_212.A1 TIME_INST/n31_adj_0
    0.758ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_33.CE TIME_INST/n3378
    0.758ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_36.CE TIME_INST/n3378
    0.758ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_38.CE TIME_INST/n3378
    0.758ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_39.CE TIME_INST/n3378
    0.730ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_42.CE TIME_INST/n3378
    0.579ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_197.CE TIME_INST/n3378
    0.570ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_198.CE TIME_INST/n3378
    0.570ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_199.CE TIME_INST/n3378
    0.579ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_200.CE TIME_INST/n3378
    0.293ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_209.C0 TIME_INST/n3378
    0.246ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_209.B1 TIME_INST/n3378
    0.395ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_210.D0 TIME_INST/n3378
    0.395ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_210.D1 TIME_INST/n3378
    0.293ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_211.C0 TIME_INST/n3378
    0.293ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_211.C1 TIME_INST/n3378
    0.234ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_212.D0 TIME_INST/n3378
    0.234ns TIME_INST/SLICE_419.F0 to TIME_INST/SLICE_212.D1 TIME_INST/n3378
    0.000ns TIME_INST/SLICE_212.F1 to TIME_INST/SLICE_212.DI1 TIME_INST/n40_adj_0
    0.311ns TIME_INST/SLICE_34.F1 to TIME_INST/SLICE_212.A0 TIME_INST/n32_adj_0
    0.000ns TIME_INST/SLICE_212.F0 to TIME_INST/SLICE_212.DI0 TIME_INST/n41_adj_0
    0.200ns TIME_INST/SLICE_34.F0 to TIME_INST/SLICE_211.D1 TIME_INST/n33_adj_0
    0.000ns TIME_INST/SLICE_211.F1 to TIME_INST/SLICE_211.DI1 TIME_INST/n42_adj_0
    0.315ns TIME_INST/SLICE_32.F1 to TIME_INST/SLICE_211.A0 TIME_INST/n34_adj_0
    0.000ns TIME_INST/SLICE_211.F0 to TIME_INST/SLICE_211.DI0 TIME_INST/n43_adj_0
    0.311ns TIME_INST/SLICE_32.F0 to TIME_INST/SLICE_210.A1 TIME_INST/n35_adj_0
    0.000ns TIME_INST/SLICE_210.F1 to TIME_INST/SLICE_210.DI1 TIME_INST/n44_adj_0
    0.320ns TIME_INST/SLICE_31.F1 to TIME_INST/SLICE_210.B0 TIME_INST/n36_adj_0
    0.000ns TIME_INST/SLICE_210.F0 to TIME_INST/SLICE_210.DI0 TIME_INST/n45_adj_0
    0.467ns TIME_INST/SLICE_31.F0 to TIME_INST/SLICE_209.A1 TIME_INST/n37_adj_0
    0.000ns TIME_INST/SLICE_209.F1 to TIME_INST/SLICE_209.DI1 TIME_INST/n46_adj_0
    0.000ns TIME_INST/SLICE_30.FCO to TIME_INST/SLICE_31.FCI TIME_INST/n8105
    0.464ns TIME_INST/SLICE_30.F1 to TIME_INST/SLICE_209.D0 TIME_INST/n38_adj_0
    0.000ns TIME_INST/SLICE_31.FCO to TIME_INST/SLICE_32.FCI TIME_INST/n8106
    0.000ns TIME_INST/SLICE_209.F0 to TIME_INST/SLICE_209.DI0 TIME_INST/n47_adj_0
    0.000ns TIME_INST/SLICE_32.FCO to TIME_INST/SLICE_34.FCI TIME_INST/n8107
    0.000ns TIME_INST/SLICE_33.FCO to TIME_INST/SLICE_36.FCI TIME_INST/n8083
    0.000ns TIME_INST/SLICE_33.F1 to TIME_INST/SLICE_33.DI1 TIME_INST/n11
    0.000ns TIME_INST/SLICE_34.FCO to TIME_INST/SLICE_37.FCI TIME_INST/n8108
    0.000ns TIME_INST/SLICE_36.FCO to TIME_INST/SLICE_38.FCI TIME_INST/n8084
    0.000ns TIME_INST/SLICE_36.F0 to TIME_INST/SLICE_36.DI0 TIME_INST/n37
    0.000ns TIME_INST/SLICE_36.F1 to TIME_INST/SLICE_36.DI1 TIME_INST/n36
    0.000ns TIME_INST/SLICE_38.FCO to TIME_INST/SLICE_39.FCI TIME_INST/n8085
    0.000ns TIME_INST/SLICE_38.F0 to TIME_INST/SLICE_38.DI0 TIME_INST/n35
    0.000ns TIME_INST/SLICE_38.F1 to TIME_INST/SLICE_38.DI1 TIME_INST/n34
    0.000ns TIME_INST/SLICE_39.FCO to TIME_INST/SLICE_42.FCI TIME_INST/n8086
    0.000ns TIME_INST/SLICE_39.F0 to TIME_INST/SLICE_39.DI0 TIME_INST/n33
    0.000ns TIME_INST/SLICE_39.F1 to TIME_INST/SLICE_39.DI1 TIME_INST/n32
    0.000ns TIME_INST/SLICE_197.F0 to TIME_INST/SLICE_197.DI0 TIME_INST/n47
    0.744ns SLICE_358.F1 to TIME_INST/SLICE_419.A0 TIME_INST/n5
    0.153ns TIME_INST/SLICE_419.F1 to TIME_INST/SLICE_419.C0 TIME_INST/n6
    0.000ns TIME_INST/SLICE_197.F1 to TIME_INST/SLICE_197.DI1 TIME_INST/n46
    0.000ns TIME_INST/SLICE_198.F0 to TIME_INST/SLICE_198.DI0 TIME_INST/n45
    0.000ns TIME_INST/SLICE_198.F1 to TIME_INST/SLICE_198.DI1 TIME_INST/n44
    0.000ns TIME_INST/SLICE_199.F0 to TIME_INST/SLICE_199.DI0 TIME_INST/n43
    0.000ns TIME_INST/SLICE_199.F1 to TIME_INST/SLICE_199.DI1 TIME_INST/n42
    0.000ns TIME_INST/SLICE_200.F0 to TIME_INST/SLICE_200.DI0 TIME_INST/n41
    0.000ns TIME_INST/SLICE_200.F1 to TIME_INST/SLICE_200.DI1 TIME_INST/n40
    0.000ns TIME_INST/SLICE_42.F0 to TIME_INST/SLICE_42.DI0 TIME_INST/n31

--------------------------------------------------------------------------------


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 38334 paths, 1 nets, and 4301 connections (96.9% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
