#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2189100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21867b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2187430 .functor NOT 1, L_0x2200810, C4<0>, C4<0>, C4<0>;
L_0x21a0b80 .functor XOR 8, L_0x22003a0, L_0x2200560, C4<00000000>, C4<00000000>;
L_0x21d81e0 .functor XOR 8, L_0x21a0b80, L_0x22006a0, C4<00000000>, C4<00000000>;
v0x21fdf80_0 .net *"_ivl_10", 7 0, L_0x22006a0;  1 drivers
v0x21fe080_0 .net *"_ivl_12", 7 0, L_0x21d81e0;  1 drivers
v0x21fe160_0 .net *"_ivl_2", 7 0, L_0x2200300;  1 drivers
v0x21fe220_0 .net *"_ivl_4", 7 0, L_0x22003a0;  1 drivers
v0x21fe300_0 .net *"_ivl_6", 7 0, L_0x2200560;  1 drivers
v0x21fe430_0 .net *"_ivl_8", 7 0, L_0x21a0b80;  1 drivers
v0x21fe510_0 .net "areset", 0 0, L_0x2187840;  1 drivers
v0x21fe5b0_0 .var "clk", 0 0;
v0x21fe650_0 .net "predict_history_dut", 6 0, v0x21fd360_0;  1 drivers
v0x21fe7a0_0 .net "predict_history_ref", 6 0, L_0x2200170;  1 drivers
v0x21fe840_0 .net "predict_pc", 6 0, L_0x21ff400;  1 drivers
v0x21fe8e0_0 .net "predict_taken_dut", 0 0, v0x21fd550_0;  1 drivers
v0x21fe980_0 .net "predict_taken_ref", 0 0, L_0x21fffb0;  1 drivers
v0x21fea20_0 .net "predict_valid", 0 0, v0x21f9e70_0;  1 drivers
v0x21feac0_0 .var/2u "stats1", 223 0;
v0x21feb60_0 .var/2u "strobe", 0 0;
v0x21fec20_0 .net "tb_match", 0 0, L_0x2200810;  1 drivers
v0x21fedd0_0 .net "tb_mismatch", 0 0, L_0x2187430;  1 drivers
v0x21fee70_0 .net "train_history", 6 0, L_0x21ff9b0;  1 drivers
v0x21fef30_0 .net "train_mispredicted", 0 0, L_0x21ff850;  1 drivers
v0x21fefd0_0 .net "train_pc", 6 0, L_0x21ffb40;  1 drivers
v0x21ff090_0 .net "train_taken", 0 0, L_0x21ff630;  1 drivers
v0x21ff130_0 .net "train_valid", 0 0, v0x21fa7f0_0;  1 drivers
v0x21ff1d0_0 .net "wavedrom_enable", 0 0, v0x21fa8c0_0;  1 drivers
v0x21ff270_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x21fa960_0;  1 drivers
v0x21ff310_0 .net "wavedrom_title", 511 0, v0x21faa40_0;  1 drivers
L_0x2200300 .concat [ 7 1 0 0], L_0x2200170, L_0x21fffb0;
L_0x22003a0 .concat [ 7 1 0 0], L_0x2200170, L_0x21fffb0;
L_0x2200560 .concat [ 7 1 0 0], v0x21fd360_0, v0x21fd550_0;
L_0x22006a0 .concat [ 7 1 0 0], L_0x2200170, L_0x21fffb0;
L_0x2200810 .cmp/eeq 8, L_0x2200300, L_0x21d81e0;
S_0x218b170 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x21867b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x21d6e80 .param/l "LNT" 0 3 22, C4<01>;
P_0x21d6ec0 .param/l "LT" 0 3 22, C4<10>;
P_0x21d6f00 .param/l "SNT" 0 3 22, C4<00>;
P_0x21d6f40 .param/l "ST" 0 3 22, C4<11>;
P_0x21d6f80 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2187d20 .functor XOR 7, v0x21f8010_0, L_0x21ff400, C4<0000000>, C4<0000000>;
L_0x21b1e10 .functor XOR 7, L_0x21ff9b0, L_0x21ffb40, C4<0000000>, C4<0000000>;
v0x21c5900_0 .net *"_ivl_11", 0 0, L_0x21ffec0;  1 drivers
L_0x7f719cd741c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21c5bd0_0 .net *"_ivl_12", 0 0, L_0x7f719cd741c8;  1 drivers
L_0x7f719cd74210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21874a0_0 .net *"_ivl_16", 6 0, L_0x7f719cd74210;  1 drivers
v0x21876e0_0 .net *"_ivl_4", 1 0, L_0x21ffcd0;  1 drivers
v0x21878b0_0 .net *"_ivl_6", 8 0, L_0x21ffdd0;  1 drivers
L_0x7f719cd74180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2187e10_0 .net *"_ivl_9", 1 0, L_0x7f719cd74180;  1 drivers
v0x21f7cf0_0 .net "areset", 0 0, L_0x2187840;  alias, 1 drivers
v0x21f7db0_0 .net "clk", 0 0, v0x21fe5b0_0;  1 drivers
v0x21f7e70 .array "pht", 0 127, 1 0;
v0x21f7f30_0 .net "predict_history", 6 0, L_0x2200170;  alias, 1 drivers
v0x21f8010_0 .var "predict_history_r", 6 0;
v0x21f80f0_0 .net "predict_index", 6 0, L_0x2187d20;  1 drivers
v0x21f81d0_0 .net "predict_pc", 6 0, L_0x21ff400;  alias, 1 drivers
v0x21f82b0_0 .net "predict_taken", 0 0, L_0x21fffb0;  alias, 1 drivers
v0x21f8370_0 .net "predict_valid", 0 0, v0x21f9e70_0;  alias, 1 drivers
v0x21f8430_0 .net "train_history", 6 0, L_0x21ff9b0;  alias, 1 drivers
v0x21f8510_0 .net "train_index", 6 0, L_0x21b1e10;  1 drivers
v0x21f85f0_0 .net "train_mispredicted", 0 0, L_0x21ff850;  alias, 1 drivers
v0x21f86b0_0 .net "train_pc", 6 0, L_0x21ffb40;  alias, 1 drivers
v0x21f8790_0 .net "train_taken", 0 0, L_0x21ff630;  alias, 1 drivers
v0x21f8850_0 .net "train_valid", 0 0, v0x21fa7f0_0;  alias, 1 drivers
E_0x2197800 .event posedge, v0x21f7cf0_0, v0x21f7db0_0;
L_0x21ffcd0 .array/port v0x21f7e70, L_0x21ffdd0;
L_0x21ffdd0 .concat [ 7 2 0 0], L_0x2187d20, L_0x7f719cd74180;
L_0x21ffec0 .part L_0x21ffcd0, 1, 1;
L_0x21fffb0 .functor MUXZ 1, L_0x7f719cd741c8, L_0x21ffec0, v0x21f9e70_0, C4<>;
L_0x2200170 .functor MUXZ 7, L_0x7f719cd74210, v0x21f8010_0, v0x21f9e70_0, C4<>;
S_0x21b1140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x218b170;
 .timescale -12 -12;
v0x21c54e0_0 .var/i "i", 31 0;
S_0x21f8a70 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x21867b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x21f8c20 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2187840 .functor BUFZ 1, v0x21f9f40_0, C4<0>, C4<0>, C4<0>;
L_0x7f719cd740a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21f9700_0 .net *"_ivl_10", 0 0, L_0x7f719cd740a8;  1 drivers
L_0x7f719cd740f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21f97e0_0 .net *"_ivl_14", 6 0, L_0x7f719cd740f0;  1 drivers
L_0x7f719cd74138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21f98c0_0 .net *"_ivl_18", 6 0, L_0x7f719cd74138;  1 drivers
L_0x7f719cd74018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21f9980_0 .net *"_ivl_2", 6 0, L_0x7f719cd74018;  1 drivers
L_0x7f719cd74060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21f9a60_0 .net *"_ivl_6", 0 0, L_0x7f719cd74060;  1 drivers
v0x21f9b90_0 .net "areset", 0 0, L_0x2187840;  alias, 1 drivers
v0x21f9c30_0 .net "clk", 0 0, v0x21fe5b0_0;  alias, 1 drivers
v0x21f9d00_0 .net "predict_pc", 6 0, L_0x21ff400;  alias, 1 drivers
v0x21f9dd0_0 .var "predict_pc_r", 6 0;
v0x21f9e70_0 .var "predict_valid", 0 0;
v0x21f9f40_0 .var "reset", 0 0;
v0x21f9fe0_0 .net "tb_match", 0 0, L_0x2200810;  alias, 1 drivers
v0x21fa0a0_0 .net "train_history", 6 0, L_0x21ff9b0;  alias, 1 drivers
v0x21fa190_0 .var "train_history_r", 6 0;
v0x21fa250_0 .net "train_mispredicted", 0 0, L_0x21ff850;  alias, 1 drivers
v0x21fa320_0 .var "train_mispredicted_r", 0 0;
v0x21fa3c0_0 .net "train_pc", 6 0, L_0x21ffb40;  alias, 1 drivers
v0x21fa5c0_0 .var "train_pc_r", 6 0;
v0x21fa680_0 .net "train_taken", 0 0, L_0x21ff630;  alias, 1 drivers
v0x21fa750_0 .var "train_taken_r", 0 0;
v0x21fa7f0_0 .var "train_valid", 0 0;
v0x21fa8c0_0 .var "wavedrom_enable", 0 0;
v0x21fa960_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x21faa40_0 .var "wavedrom_title", 511 0;
E_0x2196ca0/0 .event negedge, v0x21f7db0_0;
E_0x2196ca0/1 .event posedge, v0x21f7db0_0;
E_0x2196ca0 .event/or E_0x2196ca0/0, E_0x2196ca0/1;
L_0x21ff400 .functor MUXZ 7, L_0x7f719cd74018, v0x21f9dd0_0, v0x21f9e70_0, C4<>;
L_0x21ff630 .functor MUXZ 1, L_0x7f719cd74060, v0x21fa750_0, v0x21fa7f0_0, C4<>;
L_0x21ff850 .functor MUXZ 1, L_0x7f719cd740a8, v0x21fa320_0, v0x21fa7f0_0, C4<>;
L_0x21ff9b0 .functor MUXZ 7, L_0x7f719cd740f0, v0x21fa190_0, v0x21fa7f0_0, C4<>;
L_0x21ffb40 .functor MUXZ 7, L_0x7f719cd74138, v0x21fa5c0_0, v0x21fa7f0_0, C4<>;
S_0x21f8ce0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x21f8a70;
 .timescale -12 -12;
v0x21f8f40_0 .var/2u "arfail", 0 0;
v0x21f9020_0 .var "async", 0 0;
v0x21f90e0_0 .var/2u "datafail", 0 0;
v0x21f9180_0 .var/2u "srfail", 0 0;
E_0x2196a50 .event posedge, v0x21f7db0_0;
E_0x21789f0 .event negedge, v0x21f7db0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2196a50;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196a50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x21789f0;
    %load/vec4 v0x21f9fe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x21f90e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %wait E_0x2196a50;
    %load/vec4 v0x21f9fe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x21f8f40_0, 0, 1;
    %wait E_0x2196a50;
    %load/vec4 v0x21f9fe0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x21f9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %load/vec4 v0x21f9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x21f8f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x21f9020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x21f90e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x21f9020_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x21f9240 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x21f8a70;
 .timescale -12 -12;
v0x21f9440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21f9520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x21f8a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21facc0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x21867b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x21fbeb0_0 .net "areset", 0 0, L_0x2187840;  alias, 1 drivers
v0x21fbfc0_0 .net "clk", 0 0, v0x21fe5b0_0;  alias, 1 drivers
v0x21fc0d0_0 .var "global_history", 6 0;
v0x21fc170_0 .var/i "i", 31 0;
v0x21fc250 .array "pht", 0 127, 1 0;
v0x21fd360_0 .var "predict_history", 6 0;
v0x21fd440_0 .net "predict_pc", 6 0, L_0x21ff400;  alias, 1 drivers
v0x21fd550_0 .var "predict_taken", 0 0;
v0x21fd610_0 .net "predict_valid", 0 0, v0x21f9e70_0;  alias, 1 drivers
v0x21fd6b0_0 .net "train_history", 6 0, L_0x21ff9b0;  alias, 1 drivers
v0x21fd7c0_0 .net "train_mispredicted", 0 0, L_0x21ff850;  alias, 1 drivers
v0x21fd8b0_0 .net "train_pc", 6 0, L_0x21ffb40;  alias, 1 drivers
v0x21fd9c0_0 .net "train_taken", 0 0, L_0x21ff630;  alias, 1 drivers
v0x21fdab0_0 .net "train_valid", 0 0, v0x21fa7f0_0;  alias, 1 drivers
v0x21fc250_0 .array/port v0x21fc250, 0;
v0x21fc250_1 .array/port v0x21fc250, 1;
E_0x21dd3d0/0 .event anyedge, v0x21f8370_0, v0x21fb610_0, v0x21fc250_0, v0x21fc250_1;
v0x21fc250_2 .array/port v0x21fc250, 2;
v0x21fc250_3 .array/port v0x21fc250, 3;
v0x21fc250_4 .array/port v0x21fc250, 4;
v0x21fc250_5 .array/port v0x21fc250, 5;
E_0x21dd3d0/1 .event anyedge, v0x21fc250_2, v0x21fc250_3, v0x21fc250_4, v0x21fc250_5;
v0x21fc250_6 .array/port v0x21fc250, 6;
v0x21fc250_7 .array/port v0x21fc250, 7;
v0x21fc250_8 .array/port v0x21fc250, 8;
v0x21fc250_9 .array/port v0x21fc250, 9;
E_0x21dd3d0/2 .event anyedge, v0x21fc250_6, v0x21fc250_7, v0x21fc250_8, v0x21fc250_9;
v0x21fc250_10 .array/port v0x21fc250, 10;
v0x21fc250_11 .array/port v0x21fc250, 11;
v0x21fc250_12 .array/port v0x21fc250, 12;
v0x21fc250_13 .array/port v0x21fc250, 13;
E_0x21dd3d0/3 .event anyedge, v0x21fc250_10, v0x21fc250_11, v0x21fc250_12, v0x21fc250_13;
v0x21fc250_14 .array/port v0x21fc250, 14;
v0x21fc250_15 .array/port v0x21fc250, 15;
v0x21fc250_16 .array/port v0x21fc250, 16;
v0x21fc250_17 .array/port v0x21fc250, 17;
E_0x21dd3d0/4 .event anyedge, v0x21fc250_14, v0x21fc250_15, v0x21fc250_16, v0x21fc250_17;
v0x21fc250_18 .array/port v0x21fc250, 18;
v0x21fc250_19 .array/port v0x21fc250, 19;
v0x21fc250_20 .array/port v0x21fc250, 20;
v0x21fc250_21 .array/port v0x21fc250, 21;
E_0x21dd3d0/5 .event anyedge, v0x21fc250_18, v0x21fc250_19, v0x21fc250_20, v0x21fc250_21;
v0x21fc250_22 .array/port v0x21fc250, 22;
v0x21fc250_23 .array/port v0x21fc250, 23;
v0x21fc250_24 .array/port v0x21fc250, 24;
v0x21fc250_25 .array/port v0x21fc250, 25;
E_0x21dd3d0/6 .event anyedge, v0x21fc250_22, v0x21fc250_23, v0x21fc250_24, v0x21fc250_25;
v0x21fc250_26 .array/port v0x21fc250, 26;
v0x21fc250_27 .array/port v0x21fc250, 27;
v0x21fc250_28 .array/port v0x21fc250, 28;
v0x21fc250_29 .array/port v0x21fc250, 29;
E_0x21dd3d0/7 .event anyedge, v0x21fc250_26, v0x21fc250_27, v0x21fc250_28, v0x21fc250_29;
v0x21fc250_30 .array/port v0x21fc250, 30;
v0x21fc250_31 .array/port v0x21fc250, 31;
v0x21fc250_32 .array/port v0x21fc250, 32;
v0x21fc250_33 .array/port v0x21fc250, 33;
E_0x21dd3d0/8 .event anyedge, v0x21fc250_30, v0x21fc250_31, v0x21fc250_32, v0x21fc250_33;
v0x21fc250_34 .array/port v0x21fc250, 34;
v0x21fc250_35 .array/port v0x21fc250, 35;
v0x21fc250_36 .array/port v0x21fc250, 36;
v0x21fc250_37 .array/port v0x21fc250, 37;
E_0x21dd3d0/9 .event anyedge, v0x21fc250_34, v0x21fc250_35, v0x21fc250_36, v0x21fc250_37;
v0x21fc250_38 .array/port v0x21fc250, 38;
v0x21fc250_39 .array/port v0x21fc250, 39;
v0x21fc250_40 .array/port v0x21fc250, 40;
v0x21fc250_41 .array/port v0x21fc250, 41;
E_0x21dd3d0/10 .event anyedge, v0x21fc250_38, v0x21fc250_39, v0x21fc250_40, v0x21fc250_41;
v0x21fc250_42 .array/port v0x21fc250, 42;
v0x21fc250_43 .array/port v0x21fc250, 43;
v0x21fc250_44 .array/port v0x21fc250, 44;
v0x21fc250_45 .array/port v0x21fc250, 45;
E_0x21dd3d0/11 .event anyedge, v0x21fc250_42, v0x21fc250_43, v0x21fc250_44, v0x21fc250_45;
v0x21fc250_46 .array/port v0x21fc250, 46;
v0x21fc250_47 .array/port v0x21fc250, 47;
v0x21fc250_48 .array/port v0x21fc250, 48;
v0x21fc250_49 .array/port v0x21fc250, 49;
E_0x21dd3d0/12 .event anyedge, v0x21fc250_46, v0x21fc250_47, v0x21fc250_48, v0x21fc250_49;
v0x21fc250_50 .array/port v0x21fc250, 50;
v0x21fc250_51 .array/port v0x21fc250, 51;
v0x21fc250_52 .array/port v0x21fc250, 52;
v0x21fc250_53 .array/port v0x21fc250, 53;
E_0x21dd3d0/13 .event anyedge, v0x21fc250_50, v0x21fc250_51, v0x21fc250_52, v0x21fc250_53;
v0x21fc250_54 .array/port v0x21fc250, 54;
v0x21fc250_55 .array/port v0x21fc250, 55;
v0x21fc250_56 .array/port v0x21fc250, 56;
v0x21fc250_57 .array/port v0x21fc250, 57;
E_0x21dd3d0/14 .event anyedge, v0x21fc250_54, v0x21fc250_55, v0x21fc250_56, v0x21fc250_57;
v0x21fc250_58 .array/port v0x21fc250, 58;
v0x21fc250_59 .array/port v0x21fc250, 59;
v0x21fc250_60 .array/port v0x21fc250, 60;
v0x21fc250_61 .array/port v0x21fc250, 61;
E_0x21dd3d0/15 .event anyedge, v0x21fc250_58, v0x21fc250_59, v0x21fc250_60, v0x21fc250_61;
v0x21fc250_62 .array/port v0x21fc250, 62;
v0x21fc250_63 .array/port v0x21fc250, 63;
v0x21fc250_64 .array/port v0x21fc250, 64;
v0x21fc250_65 .array/port v0x21fc250, 65;
E_0x21dd3d0/16 .event anyedge, v0x21fc250_62, v0x21fc250_63, v0x21fc250_64, v0x21fc250_65;
v0x21fc250_66 .array/port v0x21fc250, 66;
v0x21fc250_67 .array/port v0x21fc250, 67;
v0x21fc250_68 .array/port v0x21fc250, 68;
v0x21fc250_69 .array/port v0x21fc250, 69;
E_0x21dd3d0/17 .event anyedge, v0x21fc250_66, v0x21fc250_67, v0x21fc250_68, v0x21fc250_69;
v0x21fc250_70 .array/port v0x21fc250, 70;
v0x21fc250_71 .array/port v0x21fc250, 71;
v0x21fc250_72 .array/port v0x21fc250, 72;
v0x21fc250_73 .array/port v0x21fc250, 73;
E_0x21dd3d0/18 .event anyedge, v0x21fc250_70, v0x21fc250_71, v0x21fc250_72, v0x21fc250_73;
v0x21fc250_74 .array/port v0x21fc250, 74;
v0x21fc250_75 .array/port v0x21fc250, 75;
v0x21fc250_76 .array/port v0x21fc250, 76;
v0x21fc250_77 .array/port v0x21fc250, 77;
E_0x21dd3d0/19 .event anyedge, v0x21fc250_74, v0x21fc250_75, v0x21fc250_76, v0x21fc250_77;
v0x21fc250_78 .array/port v0x21fc250, 78;
v0x21fc250_79 .array/port v0x21fc250, 79;
v0x21fc250_80 .array/port v0x21fc250, 80;
v0x21fc250_81 .array/port v0x21fc250, 81;
E_0x21dd3d0/20 .event anyedge, v0x21fc250_78, v0x21fc250_79, v0x21fc250_80, v0x21fc250_81;
v0x21fc250_82 .array/port v0x21fc250, 82;
v0x21fc250_83 .array/port v0x21fc250, 83;
v0x21fc250_84 .array/port v0x21fc250, 84;
v0x21fc250_85 .array/port v0x21fc250, 85;
E_0x21dd3d0/21 .event anyedge, v0x21fc250_82, v0x21fc250_83, v0x21fc250_84, v0x21fc250_85;
v0x21fc250_86 .array/port v0x21fc250, 86;
v0x21fc250_87 .array/port v0x21fc250, 87;
v0x21fc250_88 .array/port v0x21fc250, 88;
v0x21fc250_89 .array/port v0x21fc250, 89;
E_0x21dd3d0/22 .event anyedge, v0x21fc250_86, v0x21fc250_87, v0x21fc250_88, v0x21fc250_89;
v0x21fc250_90 .array/port v0x21fc250, 90;
v0x21fc250_91 .array/port v0x21fc250, 91;
v0x21fc250_92 .array/port v0x21fc250, 92;
v0x21fc250_93 .array/port v0x21fc250, 93;
E_0x21dd3d0/23 .event anyedge, v0x21fc250_90, v0x21fc250_91, v0x21fc250_92, v0x21fc250_93;
v0x21fc250_94 .array/port v0x21fc250, 94;
v0x21fc250_95 .array/port v0x21fc250, 95;
v0x21fc250_96 .array/port v0x21fc250, 96;
v0x21fc250_97 .array/port v0x21fc250, 97;
E_0x21dd3d0/24 .event anyedge, v0x21fc250_94, v0x21fc250_95, v0x21fc250_96, v0x21fc250_97;
v0x21fc250_98 .array/port v0x21fc250, 98;
v0x21fc250_99 .array/port v0x21fc250, 99;
v0x21fc250_100 .array/port v0x21fc250, 100;
v0x21fc250_101 .array/port v0x21fc250, 101;
E_0x21dd3d0/25 .event anyedge, v0x21fc250_98, v0x21fc250_99, v0x21fc250_100, v0x21fc250_101;
v0x21fc250_102 .array/port v0x21fc250, 102;
v0x21fc250_103 .array/port v0x21fc250, 103;
v0x21fc250_104 .array/port v0x21fc250, 104;
v0x21fc250_105 .array/port v0x21fc250, 105;
E_0x21dd3d0/26 .event anyedge, v0x21fc250_102, v0x21fc250_103, v0x21fc250_104, v0x21fc250_105;
v0x21fc250_106 .array/port v0x21fc250, 106;
v0x21fc250_107 .array/port v0x21fc250, 107;
v0x21fc250_108 .array/port v0x21fc250, 108;
v0x21fc250_109 .array/port v0x21fc250, 109;
E_0x21dd3d0/27 .event anyedge, v0x21fc250_106, v0x21fc250_107, v0x21fc250_108, v0x21fc250_109;
v0x21fc250_110 .array/port v0x21fc250, 110;
v0x21fc250_111 .array/port v0x21fc250, 111;
v0x21fc250_112 .array/port v0x21fc250, 112;
v0x21fc250_113 .array/port v0x21fc250, 113;
E_0x21dd3d0/28 .event anyedge, v0x21fc250_110, v0x21fc250_111, v0x21fc250_112, v0x21fc250_113;
v0x21fc250_114 .array/port v0x21fc250, 114;
v0x21fc250_115 .array/port v0x21fc250, 115;
v0x21fc250_116 .array/port v0x21fc250, 116;
v0x21fc250_117 .array/port v0x21fc250, 117;
E_0x21dd3d0/29 .event anyedge, v0x21fc250_114, v0x21fc250_115, v0x21fc250_116, v0x21fc250_117;
v0x21fc250_118 .array/port v0x21fc250, 118;
v0x21fc250_119 .array/port v0x21fc250, 119;
v0x21fc250_120 .array/port v0x21fc250, 120;
v0x21fc250_121 .array/port v0x21fc250, 121;
E_0x21dd3d0/30 .event anyedge, v0x21fc250_118, v0x21fc250_119, v0x21fc250_120, v0x21fc250_121;
v0x21fc250_122 .array/port v0x21fc250, 122;
v0x21fc250_123 .array/port v0x21fc250, 123;
v0x21fc250_124 .array/port v0x21fc250, 124;
v0x21fc250_125 .array/port v0x21fc250, 125;
E_0x21dd3d0/31 .event anyedge, v0x21fc250_122, v0x21fc250_123, v0x21fc250_124, v0x21fc250_125;
v0x21fc250_126 .array/port v0x21fc250, 126;
v0x21fc250_127 .array/port v0x21fc250, 127;
E_0x21dd3d0/32 .event anyedge, v0x21fc250_126, v0x21fc250_127, v0x21fc0d0_0;
E_0x21dd3d0 .event/or E_0x21dd3d0/0, E_0x21dd3d0/1, E_0x21dd3d0/2, E_0x21dd3d0/3, E_0x21dd3d0/4, E_0x21dd3d0/5, E_0x21dd3d0/6, E_0x21dd3d0/7, E_0x21dd3d0/8, E_0x21dd3d0/9, E_0x21dd3d0/10, E_0x21dd3d0/11, E_0x21dd3d0/12, E_0x21dd3d0/13, E_0x21dd3d0/14, E_0x21dd3d0/15, E_0x21dd3d0/16, E_0x21dd3d0/17, E_0x21dd3d0/18, E_0x21dd3d0/19, E_0x21dd3d0/20, E_0x21dd3d0/21, E_0x21dd3d0/22, E_0x21dd3d0/23, E_0x21dd3d0/24, E_0x21dd3d0/25, E_0x21dd3d0/26, E_0x21dd3d0/27, E_0x21dd3d0/28, E_0x21dd3d0/29, E_0x21dd3d0/30, E_0x21dd3d0/31, E_0x21dd3d0/32;
S_0x21fb410 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 32, 4 32 0, S_0x21facc0;
 .timescale 0 0;
v0x21fb610_0 .var/i "index", 31 0;
S_0x21fb710 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 53, 4 53 0, S_0x21facc0;
 .timescale 0 0;
v0x21fb910_0 .var/i "index", 31 0;
S_0x21fb9f0 .scope function.vec4.s7, "hash_pc_history" "hash_pc_history" 4 24, 4 24 0, S_0x21facc0;
 .timescale 0 0;
; Variable hash_pc_history is vec4 return value of scope S_0x21fb9f0
v0x21fbce0_0 .var "history", 6 0;
v0x21fbdc0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_pc_history ;
    %load/vec4 v0x21fbdc0_0;
    %load/vec4 v0x21fbce0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_pc_history (store_vec4_to_lval)
    %end;
S_0x21fdd60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x21867b0;
 .timescale -12 -12;
E_0x21dd6c0 .event anyedge, v0x21feb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21feb60_0;
    %nor/r;
    %assign/vec4 v0x21feb60_0, 0;
    %wait E_0x21dd6c0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21f8a70;
T_5 ;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa320_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x21fa5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9e70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x21f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21f9020_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x21f8ce0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21f9520;
    %join;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9e70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x21f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9e70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x21fa5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa320_0, 0;
    %wait E_0x21789f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196a50;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196a50;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21f9520;
    %join;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x21f9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21f9e70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x21fa5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa320_0, 0;
    %wait E_0x21789f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f9f40_0, 0;
    %wait E_0x2196a50;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196a50;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x21fa190_0, 0;
    %wait E_0x2196a50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196a50;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21f9520;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2196ca0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x21fa7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa750_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x21fa5c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x21f9dd0_0, 0;
    %assign/vec4 v0x21f9e70_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x21fa190_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x21fa320_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x218b170;
T_6 ;
    %wait E_0x2197800;
    %load/vec4 v0x21f7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x21b1140;
    %jmp t_0;
    .scope S_0x21b1140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21c54e0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x21c54e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x21c54e0_0;
    %store/vec4a v0x21f7e70, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x21c54e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x21c54e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x218b170;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x21f8010_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x21f8370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x21f8010_0;
    %load/vec4 v0x21f82b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x21f8010_0, 0;
T_6.5 ;
    %load/vec4 v0x21f8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x21f7e70, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x21f8790_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x21f7e70, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x21f7e70, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x21f7e70, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x21f8790_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x21f7e70, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x21f8510_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x21f7e70, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x21f85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x21f8430_0;
    %load/vec4 v0x21f8790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x21f8010_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x21fb410;
T_7 ;
    %load/vec4 v0x21fd440_0;
    %load/vec4 v0x21fc0d0_0;
    %store/vec4 v0x21fbce0_0, 0, 7;
    %store/vec4 v0x21fbdc0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x21fb9f0;
    %pad/u 32;
    %store/vec4 v0x21fb610_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x21facc0;
T_8 ;
    %wait E_0x21dd3d0;
    %load/vec4 v0x21fd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0x21fb410;
    %jmp t_2;
    .scope S_0x21fb410;
t_3 ;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 4, v0x21fb610_0;
    %load/vec4a v0x21fc250, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x21fd550_0, 0, 1;
    %load/vec4 v0x21fc0d0_0;
    %store/vec4 v0x21fd360_0, 0, 7;
    %end;
    .scope S_0x21facc0;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fd550_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x21fd360_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x21fb710;
T_9 ;
    %load/vec4 v0x21fd8b0_0;
    %load/vec4 v0x21fd6b0_0;
    %store/vec4 v0x21fbce0_0, 0, 7;
    %store/vec4 v0x21fbdc0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_pc_history, S_0x21fb9f0;
    %pad/u 32;
    %store/vec4 v0x21fb910_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x21facc0;
T_10 ;
    %wait E_0x2197800;
    %load/vec4 v0x21fbeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21fc0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21fc170_0, 0, 32;
T_10.2 ; Top of for-loop 
    %load/vec4 v0x21fc170_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x21fc170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x21fc250, 0, 4;
T_10.4 ; for-loop step statement
    %load/vec4 v0x21fc170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x21fc170_0, 0, 32;
    %jmp T_10.2;
T_10.3 ; for-loop exit label
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x21fdab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %fork t_5, S_0x21fb710;
    %jmp t_4;
    .scope S_0x21fb710;
t_5 ;
    %load/vec4 v0x21fd9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %ix/getv/s 4, v0x21fb910_0;
    %load/vec4a v0x21fc250, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %ix/getv/s 4, v0x21fb910_0;
    %load/vec4a v0x21fc250, 4;
    %addi 1, 0, 2;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %ix/getv/s 3, v0x21fb910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x21fc250, 0, 4;
    %jmp T_10.8;
T_10.7 ;
    %ix/getv/s 4, v0x21fb910_0;
    %load/vec4a v0x21fc250, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %ix/getv/s 4, v0x21fb910_0;
    %load/vec4a v0x21fc250, 4;
    %subi 1, 0, 2;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %ix/getv/s 3, v0x21fb910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x21fc250, 0, 4;
T_10.8 ;
    %load/vec4 v0x21fd7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %load/vec4 v0x21fd6b0_0;
    %assign/vec4 v0x21fc0d0_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x21fc0d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x21fd9c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x21fc0d0_0, 0;
T_10.14 ;
    %end;
    .scope S_0x21facc0;
t_4 %join;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x21867b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fe5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21feb60_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x21867b0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x21fe5b0_0;
    %inv;
    %store/vec4 v0x21fe5b0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x21867b0;
T_13 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21f9c30_0, v0x21fedd0_0, v0x21fe5b0_0, v0x21fe510_0, v0x21fea20_0, v0x21fe840_0, v0x21ff130_0, v0x21ff090_0, v0x21fef30_0, v0x21fee70_0, v0x21fefd0_0, v0x21fe980_0, v0x21fe8e0_0, v0x21fe7a0_0, v0x21fe650_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x21867b0;
T_14 ;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_14.1 ;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_14.3 ;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x21867b0;
T_15 ;
    %wait E_0x2196ca0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21feac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
    %load/vec4 v0x21fec20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21feac0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x21fe980_0;
    %load/vec4 v0x21fe980_0;
    %load/vec4 v0x21fe8e0_0;
    %xor;
    %load/vec4 v0x21fe980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x21fe7a0_0;
    %load/vec4 v0x21fe7a0_0;
    %load/vec4 v0x21fe650_0;
    %xor;
    %load/vec4 v0x21fe7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x21feac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21feac0_0, 4, 32;
T_15.8 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/gshare/iter1/response0/top_module.sv";
