
*** Running vivado
    with args -log count_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source count_module.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source count_module.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.070 ; gain = 160.949
Command: read_checkpoint -auto_incremental -incremental D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/utils_1/imports/synth_1/count_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/utils_1/imports/synth_1/count_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top count_module -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23972
ERROR: [Synth 8-2716] syntax error near 'input' [D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/sources_1/new/count_module.v:27]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'input' used in incorrect context [D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/sources_1/new/count_module.v:27]
INFO: [Synth 8-9084] Verilog file 'D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/sources_1/new/count_module.v' ignored due to errors
Failed to read verilog 'D:/Programs/Workspace/SmartZYNQ_SP2/PL_SIM_TEST/PL_SIM_TEST.srcs/sources_1/new/count_module.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 19:07:20 2024...
