+++++++++++++++++++++++++++++++++++++++++++++
++++++++++       REPORT INFO       ++++++++++
+++++++++++++++++++++++++++++++++++++++++++++


SUMMARY
===============================================
|     Property     |          Value           |
===============================================
| User             | runner                   |
| Host             | b9ea93d78bfd             |
| Tool             | Riviera-PRO 2022.04      |
| Report file      | /home/runner/sbm_cov.txt |
| Report date      | 2023-09-29 17:26         |
| Report arguments | -verbose                 |
| Input file       | simulation session       |
| Input file date  | simulation session       |
| Number of tests  | 1                        |
===============================================


TEST DETAILS
==============================================
| Property |              Value              |
==============================================
| Test     | work.acdb:work                  |
| Status   | Ok                              |
| Args     | asim +access+r -dbg -acdb       |
| Simtime  | 20530 ns                        |
| Cputime  | 9.507 s                         |
| Seed     | 1                               |
| Date     | 2023-09-29 17:25                |
| User     | runner                          |
| Host     | b9ea93d78bfd                    |
| Host os  | Linux64                         |
| Tool     | Riviera-PRO 2022.04 (simulator) |
==============================================


+++++++++++++++++++++++++++++++++++++++++++++
++++++++++     DESIGN HIERARCHY    ++++++++++
+++++++++++++++++++++++++++++++++++++++++++++


CUMULATIVE SUMMARY
=============================================
|    Coverage Type    | Weight | Hits/Total |
=============================================
| Statement Coverage  |      1 |    73.033% |
|---------------------|--------|------------|
| Statements          |        |  130 / 178 |
| Subprograms         |        |    24 / 50 |
=============================================
| Branch Coverage     |      1 |    54.000% |
|---------------------|--------|------------|
| Branch paths        |        |    27 / 50 |
| Branches            |        |    11 / 23 |
=============================================
| Covergroup Coverage |      1 |   100.000% |
|---------------------|--------|------------|
| Types               |        |      1 / 1 |
=============================================
| Assertion Coverage  |      1 |   100.000% |
|---------------------|--------|------------|
| Assertions          |        |      3 / 3 |
=============================================
CUMULATIVE INSTANCE-BASED COVERAGE: 81.758%
COVERED INSTANCES: 2 / 10
FILES: 10


INSTANCE - /tb_top : work.tb_top


    SUMMARY
    =========================================================================
    |   Coverage Type    | Weight | Local Hits/Total | Recursive Hits/Total |
    =========================================================================
    | Statement Coverage |      1 |         100.000% |             100.000% |
    |--------------------|--------|------------------|----------------------|
    | Statements         |        |            6 / 6 |              39 / 39 |
    | Subprograms        |        |            0 / 0 |                0 / 0 |
    =========================================================================
    | Branch Coverage    |      1 |      No branches |             100.000% |
    |--------------------|--------|------------------|----------------------|
    | Branch paths       |        |            0 / 0 |              22 / 22 |
    | Branches           |        |            0 / 0 |                9 / 9 |
    =========================================================================
    | Assertion Coverage |      1 |    No assertions |             100.000% |
    |--------------------|--------|------------------|----------------------|
    | Assertions         |        |            0 / 0 |                1 / 1 |
    =========================================================================
    WEIGHTED AVERAGE LOCAL: 100.000%
    WEIGHTED AVERAGE RECURSIVE: 100.000%


    STATEMENT COVERAGE
    ==================================================================================================================
    | Line | Hits |                                       Source: testbench.sv                                       |
    |------|------|--------------------------------------------------------------------------------------------------|
    | 25   |      |     //Registers the Interface in the configuration block                                         |
    | 26   |      |     //so that other blocks can use it                                                            |
    | 27   |  1   |     uvm_resource_db#(virtual barrel_intf)::set(.scope("ifs"), .name("barrel_intf"), .val(intf)); |
    | 28   |      |                                                                                                  |
    | 29   |      |     //Executes the test                                                                          |
    | 30   |  1   |     run_test("test");                                                                            |
    | 31   |      |   end                                                                                            |
    | 32   |      |                                                                                                  |
    | 33   |      |   //Variable initialization                                                                      |
    | 34   |      |   initial begin                                                                                  |
    | 35   |  1   |     intf.i_clk = 1'b1;                                                                           |
    | 36   |      |     // Dump waves                                                                                |
    | 37   |  1   |     $dumpfile("dump.vcd");                                                                       |
    | 38   |  1   |     $dumpvars(0, tb_top);                                                                        |
    | 39   |      |   end                                                                                            |
    | 40   |      |                                                                                                  |
    | 41   |      |   //Clock generation                                                                             |
    | 42   |      |   always begin                                                                                   |
    | 43   | 4106 |     #5 intf.i_clk = ~intf.i_clk;                                                                 |
    | 44   |      |   end                                                                                            |
    | 45   |      |                                                                                                  |
    ==================================================================================================================


INSTANCE - /tb_top/dut : work.barrel_shifter


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |   100.000% |
    |--------------------|--------|------------|
    | Statements         |        |    33 / 33 |
    | Subprograms        |        |      0 / 0 |
    ============================================
    | Branch Coverage    |      1 |   100.000% |
    |--------------------|--------|------------|
    | Branch paths       |        |    22 / 22 |
    | Branches           |        |      9 / 9 |
    ============================================
    | Assertion Coverage |      1 |   100.000% |
    |--------------------|--------|------------|
    | Assertions         |        |      1 / 1 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 100.000%


    STATEMENT COVERAGE
    =======================================================================================
    | Line |       Hits       |                     Source: design.sv                     |
    |------|------------------|-----------------------------------------------------------|
    | 15   |                  |     always_ff @(posedge i_clk) begin : proc_shift         |
    | 16   |                  |         logic [31 : 0] r_tmp;                             |
    | 17   |       2054       |         if (i_shift_left) begin                           |
    | 18   | 1024,33792,32768 |             for (int i=0;i<=31;i++) begin                 |
    | 19   |      32768       |                 r_tmp[i] = i_data[31 - i];                |
    | 20   |                  |             end                                           |
    | 21   |       1030       |         end else if (i_signed) begin                      |
    | 22   |       517        |             if (i_data[$high(i_data)])                    |
    | 23   |       256        |                 r_tmp = ~i_data;                          |
    | 24   |                  |             else                                          |
    | 25   |       261        |                 r_tmp = i_data;                           |
    | 26   |                  |         end else                                          |
    | 27   |       513        |             r_tmp = i_data;                               |
    | 28   |                  |                                                           |
    | 29   |       2054       |         case (i_shift_amt[4])                             |
    | 30   |                  |             1'b0 :                                        |
    | 31   |       1029       |                 r_tmp = r_tmp;                            |
    | 32   |                  |             default :                                     |
    | 33   |       1025       |                 r_tmp = {c_fill, r_tmp[31 : 16]};         |
    | 34   |                  |         endcase                                           |
    | 35   |                  |                                                           |
    | 36   |       2054       |         case (i_shift_amt[3 : 2])                         |
    | 37   |                  |             2'b00 :                                       |
    | 38   |       512        |                 r_tmp = r_tmp;                            |
    | 39   |                  |             2'b01 :                                       |
    | 40   |       512        |                 r_tmp = {c_fill[3 : 0], r_tmp[31 : 4]};   |
    | 41   |                  |             2'b10 :                                       |
    | 42   |       512        |                 r_tmp = {c_fill[7 : 0], r_tmp[31 : 8]};   |
    | 43   |                  |             default :                                     |
    | 44   |       518        |                 r_tmp = {c_fill[11 : 0], r_tmp[31 : 12]}; |
    | 45   |                  |         endcase                                           |
    | 46   |                  |                                                           |
    | 47   |       2054       |         case (i_shift_amt[1 : 0])                         |
    | 48   |                  |             2'b00 :                                       |
    | 49   |       512        |                 r_tmp = r_tmp;                            |
    | 50   |                  |             2'b01 :                                       |
    | 51   |       512        |                 r_tmp = {c_fill[0], r_tmp[31 : 1]};       |
    | 52   |                  |             2'b10 :                                       |
    | 53   |       512        |                 r_tmp = {c_fill[1 : 0], r_tmp[31 : 2]};   |
    | 54   |                  |             default :                                     |
    | 55   |       518        |                 r_tmp = {c_fill[2 : 0], r_tmp[31 : 3]};   |
    | 56   |                  |         endcase                                           |
    | 57   |                  |                                                           |
    | 58   |       2054       |         if (i_shift_left) begin                           |
    | 59   | 1024,33792,32768 |             for (int i=0;i<=31;i++) begin                 |
    | 60   |      32768       |                 o_data[i] <= r_tmp[31 - i];               |
    | 61   |                  |             end                                           |
    | 62   |       1030       |         end else if (i_signed)                            |
    | 63   |       517        |             if (i_data[$high(i_data)])                    |
    | 64   |       256        |                 o_data <= ~r_tmp;                         |
    | 65   |                  |             else                                          |
    | 66   |       261        |                 o_data <= r_tmp;                          |
    | 67   |                  |         else                                              |
    | 68   |       513        |             o_data <= r_tmp;                              |
    | 69   |                  |     end                                                   |
    | 70   |                  |                                                           |
    =======================================================================================


    BRANCH COVERAGE
    ============================
    |    Source: design.sv     |
    ============================
    | Branch/Line       | Hits |
    ============================
    | IF branch#17#1#   |  2/2 |
    |     if_branch     | 1024 |
    |     else_branch   | 1030 |
    |-------------------|------|
    | IF branch#21#1#   |  2/2 |
    |     if_branch     |  517 |
    |     else_branch   |  513 |
    |-------------------|------|
    | IF branch#22#1#   |  2/2 |
    |     if_branch     |  256 |
    |     else_branch   |  261 |
    |-------------------|------|
    | CASE branch#29#1# |  2/2 |
    |     true#30#1#    | 1029 |
    |     true#32#1#    | 1025 |
    |-------------------|------|
    | CASE branch#36#1# |  4/4 |
    |     true#37#1#    |  512 |
    |     true#39#1#    |  512 |
    |     true#41#1#    |  512 |
    |     true#43#1#    |  518 |
    |-------------------|------|
    | CASE branch#47#1# |  4/4 |
    |     true#48#1#    |  512 |
    |     true#50#1#    |  512 |
    |     true#52#1#    |  512 |
    |     true#54#1#    |  518 |
    |-------------------|------|
    | IF branch#58#1#   |  2/2 |
    |     if_branch     | 1024 |
    |     else_branch   | 1030 |
    |-------------------|------|
    | IF branch#62#1#   |  2/2 |
    |     if_branch     |  517 |
    |     else_branch   |  513 |
    |-------------------|------|
    | IF branch#63#1#   |  2/2 |
    |     if_branch     |  256 |
    |     else_branch   |  261 |
    ============================


    ASSERTION COVERAGE
    =================================================
    |    Name     |    Source     | Failed | Passed |
    |-------------|---------------|--------|--------|
    | @ASSERT#71@ | design.sv(71) |      0 |    512 |
    =================================================


CLASS - /\package testbench_pkg\/sequence_item : work.testbench_pkg/\testbench_pkg sequence_item \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    12.500% |
    |--------------------|--------|------------|
    | Statements         |        |     2 / 16 |
    | Subprograms        |        |      2 / 6 |
    ============================================
    | Branch Coverage    |      1 |     0.000% |
    |--------------------|--------|------------|
    | Branch paths       |        |     0 / 10 |
    | Branches           |        |      0 / 5 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 6.250%


    STATEMENT COVERAGE
    ==========================================================================================================================
    | Line |                             Hits                             |             Source: sequence_item.sv             |
    |------|--------------------------------------------------------------|--------------------------------------------------|
    | 1    |                                                              | class sequence_item extends uvm_sequence_item;   |
    | 2    | UNR,UNR,UNR,UNR,UNR,UNR,2048,UNR,UNR,UNR,UNR,UNR,UNR,UNR,UNR |   `uvm_object_utils(sequence_item)               |
    | 3    |                                                              |                                                  |
    | 4    |                                                              |   rand logic i_shift_left;                       |
    | 5    |                                                              |   rand logic i_signed;                           |
    | 6    |                                                              |   rand logic [4 : 0] i_shift_amt;                |
    | 7    |                                                              |   rand logic signed  [31 : 0] i_data;            |
    | 8    |                                                              |   logic [31 : 0] o_data;                         |
    | 9    |                                                              |                                                  |
    | 10   |                                                              |   constraint data_range {i_data >=-8; i_data<8;} |
    | 11   |                                                              |                                                  |
    | 12   |                                                              |                                                  |
    | 13   |                                                              |   function new(string name = "");                |
    | 14   |                            10257                             |     super.new(name);                             |
    | 15   |                                                              |   endfunction : new                              |
    | 16   |                                                              |                                                  |
    ==========================================================================================================================


    BRANCH COVERAGE
    ===============================
    |  Source: sequence_item.sv   |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#2#1#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#2#2#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#2#3#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#2#4#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#2#5#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


CLASS - /\package testbench_pkg\/rand_sequence : work.testbench_pkg/\testbench_pkg rand_sequence \


    SUMMARY
    =============================================
    |    Coverage Type    | Weight | Hits/Total |
    =============================================
    | Statement Coverage  |      1 |    51.724% |
    |---------------------|--------|------------|
    | Statements          |        |    15 / 29 |
    | Subprograms         |        |      3 / 7 |
    =============================================
    | Branch Coverage     |      1 |     0.000% |
    |---------------------|--------|------------|
    | Branch paths        |        |     0 / 10 |
    | Branches            |        |      0 / 5 |
    =============================================
    | Covergroup Coverage |      1 |   100.000% |
    |---------------------|--------|------------|
    | Types               |        |      1 / 1 |
    =============================================
    | Assertion Coverage  |      1 |   100.000% |
    |---------------------|--------|------------|
    | Assertions          |        |      2 / 2 |
    =============================================
    WEIGHTED AVERAGE LOCAL: 62.931%


    STATEMENT COVERAGE
    ===========================================================================================================================================================================
    | Line |                           Hits                            |                                         Source: sequence.sv                                          |
    |------|-----------------------------------------------------------|------------------------------------------------------------------------------------------------------|
    | 1    |                                                           | import pkg::*;                                                                                       |
    | 2    |                                                           | class rand_sequence extends uvm_sequence;                                                            |
    | 3    | UNR,UNR,UNR,UNR,UNR,UNR,1,UNR,UNR,UNR,UNR,UNR,UNR,UNR,UNR |   `uvm_object_utils(rand_sequence)                                                                   |
    | 4    |                                                           |                                                                                                      |
    | 5    |                                                           |   sequence_item sa_tx;                                                                               |
    | 6    |                                                           |   covergroup cg;                                                                                     |
    | 7    |                                                           |     option.per_instance = 1;                                                                         |
    | 8    |                                                           |     shamt:   coverpoint sa_tx.i_shift_amt{                                                           |
    | 9    |                                                           |       bins b_data[] = {[0:31]};                                                                      |
    | 10   |                                                           |     }                                                                                                |
    | 11   |                                                           |     data:   coverpoint sa_tx.i_data {                                                                |
    | 12   |                                                           |       bins b_data[] = {[-8:7]};                                                                      |
    | 13   |                                                           |     }                                                                                                |
    | 14   |                                                           |     left:   coverpoint sa_tx.i_shift_left {                                                          |
    | 15   |                                                           |       bins b_left[2] = {0,1};                                                                        |
    | 16   |                                                           |     }                                                                                                |
    | 17   |                                                           |     is_signed:   coverpoint sa_tx.i_signed {                                                         |
    | 18   |                                                           |       bins b_signed[2] = {0,1};                                                                      |
    | 19   |                                                           |     }                                                                                                |
    | 20   |                                                           |     shamt_X_left_X_signed: cross shamt,data,left,is_signed;                                          |
    | 21   |                                                           |   endgroup: cg                                                                                       |
    | 22   |                                                           |                                                                                                      |
    | 23   |                                                           |   function new(string name = "");                                                                    |
    | 24   |                             1                             |     super.new(name);                                                                                 |
    | 25   |                             1                             |     cg = new();                                                                                      |
    | 26   |                                                           |   endfunction                                                                                        |
    | 27   |                                                           |                                                                                                      |
    | 28   |                                                           |   task body();                                                                                       |
    | 29   |                                                           |     real cvg = 0;                                                                                    |
    | 30   |                                                           |                                                                                                      |
    | 31   |                                                           |                                                                                                      |
    | 32   |                          1,2048                           |     while(cg.get_coverage != 100.0) begin                                                            |
    | 33   |                           2048                            |       sa_tx = sequence_item ::type_id::create("sa_tx");                                              |
    | 34   |                                                           |                                                                                                      |
    | 35   |                           2048                            |       cvg = cg.get_coverage();                                                                       |
    | 36   |                           2048                            |       assert(sa_tx.randomize());                                                                     |
    | 37   |                           2048                            |       cg.sample();                                                                                   |
    | 38   |                        2048,16790                         |       while (cg.get_coverage() == cvg) begin                                                         |
    | 39   |                           16790                           |         assert(sa_tx.randomize());                                                                   |
    | 40   |                           16790                           |         cg.sample();                                                                                 |
    | 41   |                                                           |       end                                                                                            |
    | 42   |                           2048                            |       start_item(sa_tx);                                                                             |
    | 43   |                           2048                            |       finish_item(sa_tx);                                                                            |
    | 44   |                                                           | //       `uvm_info(get_type_name(), $sformatf("Current Coverage = %0f", cg.get_coverage()), UVM_LOW) |
    | 45   |                                                           |     end                                                                                              |
    ===========================================================================================================================================================================


    BRANCH COVERAGE
    ===============================
    |     Source: sequence.sv     |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#3#1#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#3#2#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#3#3#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#3#4#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#3#5#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


    COVERGROUP COVERAGE
    =====================================================================================
    |                    Covergroup                     |   Hits   |  Goal /  | Status  |
    |                                                   |          | At Least |         |
    =====================================================================================
    | TYPE /\package testbench_pkg\/rand_sequence/cg    | 100.000% | 100.000% | Covered |
    =====================================================================================
    | INSTANCE <UNNAMED1>                               | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::shamt                      | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_data[0]                                     |      571 |        1 | Covered |
    | bin b_data[1]                                     |      575 |        1 | Covered |
    | bin b_data[2]                                     |      608 |        1 | Covered |
    | bin b_data[3]                                     |      616 |        1 | Covered |
    | bin b_data[4]                                     |      607 |        1 | Covered |
    | bin b_data[5]                                     |      619 |        1 | Covered |
    | bin b_data[6]                                     |      621 |        1 | Covered |
    | bin b_data[7]                                     |      556 |        1 | Covered |
    | bin b_data[8]                                     |      627 |        1 | Covered |
    | bin b_data[9]                                     |      624 |        1 | Covered |
    | bin b_data[10]                                    |      552 |        1 | Covered |
    | bin b_data[11]                                    |      587 |        1 | Covered |
    | bin b_data[12]                                    |      558 |        1 | Covered |
    | bin b_data[13]                                    |      586 |        1 | Covered |
    | bin b_data[14]                                    |      608 |        1 | Covered |
    | bin b_data[15]                                    |      578 |        1 | Covered |
    | bin b_data[16]                                    |      586 |        1 | Covered |
    | bin b_data[17]                                    |      612 |        1 | Covered |
    | bin b_data[18]                                    |      536 |        1 | Covered |
    | bin b_data[19]                                    |      601 |        1 | Covered |
    | bin b_data[20]                                    |      569 |        1 | Covered |
    | bin b_data[21]                                    |      585 |        1 | Covered |
    | bin b_data[22]                                    |      636 |        1 | Covered |
    | bin b_data[23]                                    |      561 |        1 | Covered |
    | bin b_data[24]                                    |      561 |        1 | Covered |
    | bin b_data[25]                                    |      571 |        1 | Covered |
    | bin b_data[26]                                    |      604 |        1 | Covered |
    | bin b_data[27]                                    |      542 |        1 | Covered |
    | bin b_data[28]                                    |      563 |        1 | Covered |
    | bin b_data[29]                                    |      613 |        1 | Covered |
    | bin b_data[30]                                    |      584 |        1 | Covered |
    | bin b_data[31]                                    |      621 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::data                       | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_data[-8]                                    |     1206 |        1 | Covered |
    | bin b_data[-7]                                    |     1152 |        1 | Covered |
    | bin b_data[-6]                                    |     1178 |        1 | Covered |
    | bin b_data[-5]                                    |     1166 |        1 | Covered |
    | bin b_data[-4]                                    |     1177 |        1 | Covered |
    | bin b_data[-3]                                    |     1110 |        1 | Covered |
    | bin b_data[-2]                                    |     1260 |        1 | Covered |
    | bin b_data[-1]                                    |     1222 |        1 | Covered |
    | bin b_data[0]                                     |     1164 |        1 | Covered |
    | bin b_data[1]                                     |     1162 |        1 | Covered |
    | bin b_data[2]                                     |     1095 |        1 | Covered |
    | bin b_data[3]                                     |     1193 |        1 | Covered |
    | bin b_data[4]                                     |     1216 |        1 | Covered |
    | bin b_data[5]                                     |     1201 |        1 | Covered |
    | bin b_data[6]                                     |     1126 |        1 | Covered |
    | bin b_data[7]                                     |     1210 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::left                       | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_left[0]                                     |     9469 |        1 | Covered |
    | bin b_left[1]                                     |     9369 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::is_signed                  | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_signed[0]                                   |     9360 |        1 | Covered |
    | bin b_signed[1]                                   |     9478 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | CROSS <UNNAMED1>::shamt_X_left_X_signed           | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin <b_data[0],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[1],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[0],b_signed[0]>   |        1 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[0],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[0],b_signed[1]>   |       17 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[1],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[0],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[1],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[1],b_signed[0]>  |       19 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[0],b_signed[1]>   |       17 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[1],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[1],b_signed[1]>   |        2 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[0],b_signed[1]>  |       18 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[1],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[0],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[0],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[1],b_signed[0]>   |       16 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[1],b_signed[0]>   |       16 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[0],b_signed[0]>   |       17 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[1],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[1],b_signed[1]>   |       19 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[1],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[1],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[1],b_signed[0]>  |       18 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[0],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[0],b_signed[1]>   |        1 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[1],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[1],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[1],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[0],b_signed[1]>   |        4 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[1],b_signed[0]>  |       18 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[1],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[1],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[1],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[1],b_signed[0]>  |       17 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[1],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[1],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[1],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[1],b_signed[1]> |       20 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[1],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[0],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[0],b_signed[1]>  |        2 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[0],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[0],b_signed[1]>  |        1 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[0],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[0],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[1],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[1],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[1],b_signed[1]>  |       17 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[0],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[1],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[1],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[1],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[0],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[0],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[0],b_signed[1]> |        1 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[0],b_signed[0]> |        2 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[1],b_signed[0]>  |       17 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[1],b_signed[1]>  |        2 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[1],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[0],b_signed[1]> |       17 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[1],b_signed[0]>  |       20 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[0],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[0],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[1],b_signed[0]> |        2 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[0],b_signed[1]>  |       17 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[0],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[0],b_signed[0]> |       19 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[1],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    =====================================================================================


    ASSERTION COVERAGE
    =======================================================
    |      Name       |     Source      | Failed | Passed |
    |-----------------|-----------------|--------|--------|
    | @IMM_ASSERT#36@ | sequence.sv(36) |      0 |   2048 |
    | @IMM_ASSERT#39@ | sequence.sv(39) |      0 |  16790 |
    =======================================================


CLASS - /\package testbench_pkg\/driver : work.testbench_pkg/\testbench_pkg driver \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    11 / 14 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 78.571%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                                Source: driver.sv                                                 |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class driver extends uvm_driver #(sequence_item);                                                                |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(driver)                                                                                   |
    | 4    |             |                                                                                                                  |
    | 5    |             |   virtual barrel_intf intf;                                                                                      |
    | 6    |             |                                                                                                                  |
    | 7    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 8    |      1      |     super.new(name,parent);                                                                                      |
    | 9    |             |   endfunction                                                                                                    |
    | 10   |             |                                                                                                                  |
    | 11   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 12   |      1      |     super.build_phase(phase);                                                                                    |
    | 13   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 14   |             |   endfunction                                                                                                    |
    | 15   |             |                                                                                                                  |
    | 16   |             |   // virtual task reset_phase(uvm_phase phase);                                                                  |
    | 17   |             |   //   phase.raise_objection(this);                                                                              |
    | 18   |             |   //   intf.i_rst = 1'b1;                                                                                        |
    | 19   |             |                                                                                                                  |
    | 20   |             |   //   repeat(5)                                                                                                 |
    | 21   |             |   //     @(posedge intf.i_clk)                                                                                   |
    | 22   |             |   //   intf.i_rst = 1'b0;                                                                                        |
    | 23   |             |                                                                                                                  |
    | 24   |             |   //   phase.drop_objection(this);                                                                               |
    | 25   |             |   // endtask: reset_phase                                                                                        |
    | 26   |             |                                                                                                                  |
    | 27   |             |                                                                                                                  |
    | 28   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 29   |             |     sequence_item req_item;                                                                                      |
    | 30   |             |                                                                                                                  |
    | 31   |      1      |     forever begin                                                                                                |
    | 32   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 33   |    2049     |       seq_item_port.get_next_item(req_item);                                                                     |
    | 34   |    2048     |       intf.i_signed = req_item.i_signed;                                                                         |
    | 35   |    2048     |       intf.i_shift_left = req_item.i_shift_left;                                                                 |
    | 36   |    2048     |       intf.i_shift_amt = req_item.i_shift_amt;                                                                   |
    | 37   |    2048     |       intf.i_data = req_item.i_data;                                                                             |
    | 38   |    2048     |       @(posedge intf.i_clk);                                                                                     |
    | 39   |             |                                                                                                                  |
    | 40   |    2048     |       seq_item_port.item_done();                                                                                 |
    | 41   |             |     //   end else                                                                                                |
    | 42   |             |     //     @(posedge intf.i_clk);                                                                                |
    =========================================================================================================================================


CLASS - /\package testbench_pkg\/monitor_in : work.testbench_pkg/\testbench_pkg monitor_in \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    80.000% |
    |--------------------|--------|------------|
    | Statements         |        |    12 / 15 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 80.000%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                                Source: monitor.sv                                                |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class monitor_in extends uvm_monitor;                                                                            |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(monitor_in)                                                                               |
    | 4    |             |                                                                                                                  |
    | 5    |             |   uvm_analysis_port #(sequence_item) mon_in;                                                                     |
    | 6    |             |   sequence_item datum;                                                                                           |
    | 7    |             |   virtual barrel_intf intf;                                                                                      |
    | 8    |             |                                                                                                                  |
    | 9    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 10   |      1      |     super.new(name,parent);                                                                                      |
    | 11   |             |   endfunction : new                                                                                              |
    | 12   |             |                                                                                                                  |
    | 13   |             |                                                                                                                  |
    | 14   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 15   |      1      |     super.build_phase(phase);                                                                                    |
    | 16   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 17   |             |                                                                                                                  |
    | 18   |             |                                                                                                                  |
    | 19   |      1      |     mon_in = new ("mon_in",this);                                                                                |
    | 20   |             |   endfunction: build_phase                                                                                       |
    | 21   |             |                                                                                                                  |
    | 22   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 23   |      1      |     forever begin                                                                                                |
    | 24   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 25   |    2054     |        @(posedge intf.i_clk);                                                                                    |
    | 26   |    2053     |       datum = sequence_item::type_id::create("datum",this);                                                      |
    | 27   |    2053     |       datum.i_signed = intf.i_signed;                                                                            |
    | 28   |    2053     |       datum.i_shift_left = intf.i_shift_left;                                                                    |
    | 29   |    2053     |       datum.i_shift_amt = intf.i_shift_amt;                                                                      |
    | 30   |    2053     |       datum.i_data = intf.i_data;                                                                                |
    | 31   |             | //       `uvm_info(get_type_name(),$sformatf("MONITOR IN  i_data=0x%0h",datum.i_data),UVM_LOW)                   |
    | 32   |    2053     |       mon_in.write(datum);                                                                                       |
    | 33   |             |                                                                                                                  |
    | 34   |             |     //   end else                                                                                                |
    =========================================================================================================================================


CLASS - /\package testbench_pkg\/monitor_out : work.testbench_pkg/\testbench_pkg monitor_out \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    75.000% |
    |--------------------|--------|------------|
    | Statements         |        |     9 / 12 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 75.000%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                              Source: monitor_out.sv                                              |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class monitor_out extends uvm_monitor;                                                                           |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(monitor_out)                                                                              |
    | 4    |             |                                                                                                                  |
    | 5    |             |   uvm_analysis_port #(sequence_item) mon_out;                                                                    |
    | 6    |             |   virtual barrel_intf intf;                                                                                      |
    | 7    |             |   sequence_item datum;                                                                                           |
    | 8    |             |                                                                                                                  |
    | 9    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 10   |      1      |     super.new(name,parent);                                                                                      |
    | 11   |             |   endfunction : new                                                                                              |
    | 12   |             |                                                                                                                  |
    | 13   |             |                                                                                                                  |
    | 14   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 15   |      1      |     super.build_phase(phase);                                                                                    |
    | 16   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 17   |             |                                                                                                                  |
    | 18   |      1      |     mon_out = new ("mon_out",this);                                                                              |
    | 19   |             |   endfunction: build_phase                                                                                       |
    | 20   |             |                                                                                                                  |
    | 21   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 22   |             |                                                                                                                  |
    | 23   |             |     @(posedge intf.i_clk)                                                                                        |
    | 24   |      1      |     forever begin                                                                                                |
    | 25   |    2053     |       @(posedge intf.i_clk);                                                                                     |
    | 26   |             | //       if(intf.o_data_valid) begin                                                                             |
    | 27   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 28   |    2052     |       datum = sequence_item::type_id::create("datum",this);                                                      |
    | 29   |    2052     |       datum.o_data = intf.o_data;                                                                                |
    | 30   |             | //         `uvm_info(get_type_name(),$sformatf("MONITOR OUT  o_data=0x%0h",datum.o_data),UVM_LOW)                |
    | 31   |    2052     |       mon_out.write(datum);                                                                                      |
    | 32   |             |     //   end else                                                                                                |
    | 33   |             |     //     @(posedge intf.i_clk);                                                                                |
    =========================================================================================================================================


CLASS - /\package testbench_pkg\/scoreboard : work.testbench_pkg/\testbench_pkg scoreboard \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    22 / 28 |
    | Subprograms        |        |      3 / 7 |
    ============================================
    | Branch Coverage    |      1 |    62.500% |
    |--------------------|--------|------------|
    | Branch paths       |        |      5 / 8 |
    | Branches           |        |      2 / 4 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 70.535%


    STATEMENT COVERAGE
    =====================================================================================================================================================================================================================================================================================
    | Line |    Hits     |                                                                                                                    Source: scoreboard.sv                                                                                                                     |
    |------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                                                                                                                                                               |
    | 2    |             | class scoreboard extends uvm_scoreboard;                                                                                                                                                                                                                     |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(scoreboard)                                                                                                                                                                                                                           |
    | 4    |             |                                                                                                                                                                                                                                                              |
    | 5    |             |   function new(string name = "", uvm_component parent);                                                                                                                                                                                                      |
    | 6    |      1      |     super.new(name,parent);                                                                                                                                                                                                                                  |
    | 7    |             |   endfunction : new                                                                                                                                                                                                                                          |
    | 8    |             |                                                                                                                                                                                                                                                              |
    | 9    |             |   uvm_tlm_analysis_fifo #(sequence_item) fifo_in;                                                                                                                                                                                                            |
    | 10   |             |   uvm_tlm_analysis_fifo #(sequence_item) fifo_out;                                                                                                                                                                                                           |
    | 11   |             |                                                                                                                                                                                                                                                              |
    | 12   |             |   uvm_get_port #(sequence_item) data_get_port;                                                                                                                                                                                                               |
    | 13   |             |   uvm_get_port #(sequence_item) result_get_port;                                                                                                                                                                                                             |
    | 14   |             |                                                                                                                                                                                                                                                              |
    | 15   |             |   sequence_item in;                                                                                                                                                                                                                                          |
    | 16   |             |   sequence_item out;                                                                                                                                                                                                                                         |
    | 17   |             |                                                                                                                                                                                                                                                              |
    | 18   |             |   function void build_phase (uvm_phase phase);                                                                                                                                                                                                               |
    | 19   |      1      |     super.build_phase(phase);                                                                                                                                                                                                                                |
    | 20   |             |                                                                                                                                                                                                                                                              |
    | 21   |      1      |     fifo_in = new("fifo_in",this);                                                                                                                                                                                                                           |
    | 22   |      1      |     fifo_out = new("fifo_out",this);                                                                                                                                                                                                                         |
    | 23   |             |                                                                                                                                                                                                                                                              |
    | 24   |      1      |     data_get_port = new("data_get_port",this);                                                                                                                                                                                                               |
    | 25   |      1      |     result_get_port = new("result_get_port",this);                                                                                                                                                                                                           |
    | 26   |             |   endfunction : build_phase                                                                                                                                                                                                                                  |
    | 27   |             |                                                                                                                                                                                                                                                              |
    | 28   |             |   function void connect_phase(uvm_phase phase);                                                                                                                                                                                                              |
    | 29   |      1      |     super.connect_phase(phase);                                                                                                                                                                                                                              |
    | 30   |      1      |     data_get_port.connect(fifo_in.get_export);                                                                                                                                                                                                               |
    | 31   |      1      |     result_get_port.connect(fifo_out.get_export);                                                                                                                                                                                                            |
    | 32   |             |   endfunction : connect_phase                                                                                                                                                                                                                                |
    | 33   |             |                                                                                                                                                                                                                                                              |
    | 34   |             |   function void check_phase(uvm_phase phase);                                                                                                                                                                                                                |
    | 35   |             |     int expected_value = 0;                                                                                                                                                                                                                                  |
    | 36   |      1      |     super.check_phase(phase);                                                                                                                                                                                                                                |
    | 37   |             |                                                                                                                                                                                                                                                              |
    | 38   |   1,2052    |     while(result_get_port.can_get()) begin                                                                                                                                                                                                                   |
    | 39   |    2052     |       in  = sequence_item::type_id::create("in",this);                                                                                                                                                                                                       |
    | 40   |    2052     |       out = sequence_item::type_id::create("out",this);                                                                                                                                                                                                      |
    | 41   |             |                                                                                                                                                                                                                                                              |
    | 42   |    2052     |       result_get_port.try_get(out);                                                                                                                                                                                                                          |
    | 43   |    2052     |       data_get_port.try_get(in);                                                                                                                                                                                                                             |
    | 44   |             |                                                                                                                                                                                                                                                              |
    | 45   |    2052     |       if(in.i_shift_left) begin                                                                                                                                                                                                                              |
    | 46   |    1024     |         expected_value = in.i_data << in.i_shift_amt;                                                                                                                                                                                                        |
    | 47   |             |       end else begin                                                                                                                                                                                                                                         |
    | 48   |    1028     |         if(in.i_signed)                                                                                                                                                                                                                                      |
    | 49   |             |           // NOTE : >>> performs sign extension if LHS operation is signed.                                                                                                                                                                                  |
    | 50   |     516     |           expected_value = signed'(in.i_data) >>> in.i_shift_amt;                                                                                                                                                                                            |
    | 51   |             |            else                                                                                                                                                                                                                                              |
    | 52   |     512     |               expected_value = in.i_data >> in.i_shift_amt;                                                                                                                                                                                                  |
    | 53   |             |       end                                                                                                                                                                                                                                                    |
    | 54   |             |                                                                                                                                                                                                                                                              |
    | 55   |    2052     |       if(expected_value != out.o_data)                                                                                                                                                                                                                       |
    | 56   |    0,0,0    |         `uvm_error(get_type_name(),$sformatf("FAIL expected=0x%0h,i_shift_left=0x%0h, i_signed=0x%0h,                     i_shift_amt=0x%0h,     i_data=0x%0h,o_data=0x%0h",expected_value,in.i_shift_left,in.i_signed,in.i_shift_amt,in.i_data,out.o_data)) |
    | 57   |             | //       else                                                                                                                                                                                                                                                |
    | 58   |             | //         `uvm_info(get_type_name(),$sformatf("PASS i_data=0x%0h,o_data=0x%0h",expected_value,out.o_data),UVM_LOW)                                                                                                                                          |
    =====================================================================================================================================================================================================================================================================================


    BRANCH COVERAGE
    ===============================
    |    Source: scoreboard.sv    |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#45#1#      |  2/2 |
    |     if_branch        | 1024 |
    |     else_branch      | 1028 |
    |----------------------|------|
    | IF branch#48#1#      |  2/2 |
    |     if_branch        |  516 |
    |     else_branch      |  512 |
    |----------------------|------|
    | IF branch#55#1#      |  1/2 |
    |     if_branch        |    0 |
    |     all_false_branch | 2052 |
    |----------------------|------|
    | IF branch#56#1#      |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


CLASS - /\package testbench_pkg\/env : work.testbench_pkg/\testbench_pkg env \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    11 / 14 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 78.571%


    STATEMENT COVERAGE
    =================================================================================================
    | Line |    Hits     |                              Source: env.sv                              |
    |------|-------------|--------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                           |
    | 2    |             | class env extends uvm_env;                                               |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(env)                                              |
    | 4    |             |                                                                          |
    | 5    |             |   uvm_sequencer #(sequence_item) seqr;                                   |
    | 6    |             |   driver drv;                                                            |
    | 7    |             |   monitor_out res_mon;                                                   |
    | 8    |             |   monitor_in data_mon;                                                   |
    | 9    |             |   scoreboard scb;                                                        |
    | 10   |             |                                                                          |
    | 11   |             |   function new (string name = "", uvm_component parent);                 |
    | 12   |      1      |     super.new(name,parent);                                              |
    | 13   |             |   endfunction : new                                                      |
    | 14   |             |                                                                          |
    | 15   |             |   function void build_phase(uvm_phase phase);                            |
    | 16   |      1      |     super.build_phase(phase);                                            |
    | 17   |      1      |     seqr = uvm_sequencer #(sequence_item)::type_id::create("seqr",this); |
    | 18   |             |                                                                          |
    | 19   |      1      |     drv = driver::type_id::create("drv",this);                           |
    | 20   |      1      |     res_mon = monitor_out::type_id::create("res_mon",this);              |
    | 21   |      1      |     data_mon = monitor_in::type_id::create("data_mon",this);             |
    | 22   |      1      |     scb = scoreboard::type_id::create("scb",this);                       |
    | 23   |             |   endfunction : build_phase                                              |
    | 24   |             |                                                                          |
    | 25   |             |   function void connect_phase(uvm_phase phase);                          |
    | 26   |      1      |     super.connect_phase(phase);                                          |
    | 27   |      1      |     drv.seq_item_port.connect(seqr.seq_item_export);                     |
    | 28   |      1      |     data_mon.mon_in.connect(scb.fifo_in.analysis_export);                |
    | 29   |      1      |     res_mon.mon_out.connect(scb.fifo_out.analysis_export);               |
    | 30   |             |   endfunction : connect_phase                                            |
    | 31   |             |                                                                          |
    =================================================================================================


CLASS - /\package testbench_pkg\/test : work.testbench_pkg/\testbench_pkg test \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    81.818% |
    |--------------------|--------|------------|
    | Statements         |        |     9 / 11 |
    | Subprograms        |        |      4 / 6 |
    ============================================
    WEIGHTED AVERAGE LOCAL: 81.818%


    STATEMENT COVERAGE
    ===============================================================================
    | Line |   Hits    |                     Source: test.sv                      |
    |------|-----------|----------------------------------------------------------|
    | 1    |           | class test extends uvm_test;                             |
    | 2    | UNR,UNR,1 |   `uvm_component_utils(test)                             |
    | 3    |           |                                                          |
    | 4    |           |   env environment;                                       |
    | 5    |           |   rand_sequence seq;                                     |
    | 6    |           |                                                          |
    | 7    |           |                                                          |
    | 8    |           |   function new (string name = "", uvm_component parent); |
    | 9    |     1     |     super.new(name,parent);                              |
    | 10   |           |   endfunction : new                                      |
    | 11   |           |                                                          |
    | 12   |           |                                                          |
    | 13   |           |   function void build_phase(uvm_phase phase);            |
    | 14   |     1     |     super.build_phase(phase);                            |
    | 15   |     1     |     environment = env::type_id::create("env",this);      |
    | 16   |           |   endfunction : build_phase                              |
    | 17   |           |                                                          |
    | 18   |           |   task run_phase(uvm_phase phase);                       |
    | 19   |     1     |     seq = rand_sequence::type_id::create("seq",this);    |
    | 20   |     1     |     phase.raise_objection(this);                         |
    | 21   |     1     |     seq.start(environment.seqr);                         |
    | 22   |           |                                                          |
    | 23   |     1     |     phase.phase_done.set_drain_time(this, 50ns);         |
    | 24   |     1     |     phase.drop_objection(this);                          |
    | 25   |           |                                                          |
    | 26   |           |   endtask : run_phase                                    |
    ===============================================================================


+++++++++++++++++++++++++++++++++++++++++++++
++++++++++       DESIGN UNITS      ++++++++++
+++++++++++++++++++++++++++++++++++++++++++++


CUMULATIVE SUMMARY
=============================================
|    Coverage Type    | Weight | Hits/Total |
=============================================
| Statement Coverage  |      1 |    73.033% |
|---------------------|--------|------------|
| Statements          |        |  130 / 178 |
| Subprograms         |        |    24 / 50 |
=============================================
| Branch Coverage     |      1 |    54.000% |
|---------------------|--------|------------|
| Branch paths        |        |    27 / 50 |
| Branches            |        |    11 / 23 |
=============================================
| Covergroup Coverage |      1 |   100.000% |
|---------------------|--------|------------|
| Types               |        |      1 / 1 |
=============================================
| Assertion Coverage  |      1 |   100.000% |
|---------------------|--------|------------|
| Assertions          |        |      3 / 3 |
=============================================
CUMULATIVE DESIGN-BASED COVERAGE: 81.758%
COVERED DESIGN UNITS: 2 / 10
FILES: 10


MODULE - work.tb_top


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |   100.000% |
    |--------------------|--------|------------|
    | Statements         |        |      6 / 6 |
    | Subprograms        |        |      0 / 0 |
    ============================================
    WEIGHTED AVERAGE: 100.000%


    STATEMENT COVERAGE
    ==================================================================================================================
    | Line | Hits |                                       Source: testbench.sv                                       |
    |------|------|--------------------------------------------------------------------------------------------------|
    | 25   |      |     //Registers the Interface in the configuration block                                         |
    | 26   |      |     //so that other blocks can use it                                                            |
    | 27   |  1   |     uvm_resource_db#(virtual barrel_intf)::set(.scope("ifs"), .name("barrel_intf"), .val(intf)); |
    | 28   |      |                                                                                                  |
    | 29   |      |     //Executes the test                                                                          |
    | 30   |  1   |     run_test("test");                                                                            |
    | 31   |      |   end                                                                                            |
    | 32   |      |                                                                                                  |
    | 33   |      |   //Variable initialization                                                                      |
    | 34   |      |   initial begin                                                                                  |
    | 35   |  1   |     intf.i_clk = 1'b1;                                                                           |
    | 36   |      |     // Dump waves                                                                                |
    | 37   |  1   |     $dumpfile("dump.vcd");                                                                       |
    | 38   |  1   |     $dumpvars(0, tb_top);                                                                        |
    | 39   |      |   end                                                                                            |
    | 40   |      |                                                                                                  |
    | 41   |      |   //Clock generation                                                                             |
    | 42   |      |   always begin                                                                                   |
    | 43   | 4106 |     #5 intf.i_clk = ~intf.i_clk;                                                                 |
    | 44   |      |   end                                                                                            |
    | 45   |      |                                                                                                  |
    ==================================================================================================================


MODULE - work.barrel_shifter


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |   100.000% |
    |--------------------|--------|------------|
    | Statements         |        |    33 / 33 |
    | Subprograms        |        |      0 / 0 |
    ============================================
    | Branch Coverage    |      1 |   100.000% |
    |--------------------|--------|------------|
    | Branch paths       |        |    22 / 22 |
    | Branches           |        |      9 / 9 |
    ============================================
    | Assertion Coverage |      1 |   100.000% |
    |--------------------|--------|------------|
    | Assertions         |        |      1 / 1 |
    ============================================
    WEIGHTED AVERAGE: 100.000%


    STATEMENT COVERAGE
    =======================================================================================
    | Line |       Hits       |                     Source: design.sv                     |
    |------|------------------|-----------------------------------------------------------|
    | 15   |                  |     always_ff @(posedge i_clk) begin : proc_shift         |
    | 16   |                  |         logic [31 : 0] r_tmp;                             |
    | 17   |       2054       |         if (i_shift_left) begin                           |
    | 18   | 1024,33792,32768 |             for (int i=0;i<=31;i++) begin                 |
    | 19   |      32768       |                 r_tmp[i] = i_data[31 - i];                |
    | 20   |                  |             end                                           |
    | 21   |       1030       |         end else if (i_signed) begin                      |
    | 22   |       517        |             if (i_data[$high(i_data)])                    |
    | 23   |       256        |                 r_tmp = ~i_data;                          |
    | 24   |                  |             else                                          |
    | 25   |       261        |                 r_tmp = i_data;                           |
    | 26   |                  |         end else                                          |
    | 27   |       513        |             r_tmp = i_data;                               |
    | 28   |                  |                                                           |
    | 29   |       2054       |         case (i_shift_amt[4])                             |
    | 30   |                  |             1'b0 :                                        |
    | 31   |       1029       |                 r_tmp = r_tmp;                            |
    | 32   |                  |             default :                                     |
    | 33   |       1025       |                 r_tmp = {c_fill, r_tmp[31 : 16]};         |
    | 34   |                  |         endcase                                           |
    | 35   |                  |                                                           |
    | 36   |       2054       |         case (i_shift_amt[3 : 2])                         |
    | 37   |                  |             2'b00 :                                       |
    | 38   |       512        |                 r_tmp = r_tmp;                            |
    | 39   |                  |             2'b01 :                                       |
    | 40   |       512        |                 r_tmp = {c_fill[3 : 0], r_tmp[31 : 4]};   |
    | 41   |                  |             2'b10 :                                       |
    | 42   |       512        |                 r_tmp = {c_fill[7 : 0], r_tmp[31 : 8]};   |
    | 43   |                  |             default :                                     |
    | 44   |       518        |                 r_tmp = {c_fill[11 : 0], r_tmp[31 : 12]}; |
    | 45   |                  |         endcase                                           |
    | 46   |                  |                                                           |
    | 47   |       2054       |         case (i_shift_amt[1 : 0])                         |
    | 48   |                  |             2'b00 :                                       |
    | 49   |       512        |                 r_tmp = r_tmp;                            |
    | 50   |                  |             2'b01 :                                       |
    | 51   |       512        |                 r_tmp = {c_fill[0], r_tmp[31 : 1]};       |
    | 52   |                  |             2'b10 :                                       |
    | 53   |       512        |                 r_tmp = {c_fill[1 : 0], r_tmp[31 : 2]};   |
    | 54   |                  |             default :                                     |
    | 55   |       518        |                 r_tmp = {c_fill[2 : 0], r_tmp[31 : 3]};   |
    | 56   |                  |         endcase                                           |
    | 57   |                  |                                                           |
    | 58   |       2054       |         if (i_shift_left) begin                           |
    | 59   | 1024,33792,32768 |             for (int i=0;i<=31;i++) begin                 |
    | 60   |      32768       |                 o_data[i] <= r_tmp[31 - i];               |
    | 61   |                  |             end                                           |
    | 62   |       1030       |         end else if (i_signed)                            |
    | 63   |       517        |             if (i_data[$high(i_data)])                    |
    | 64   |       256        |                 o_data <= ~r_tmp;                         |
    | 65   |                  |             else                                          |
    | 66   |       261        |                 o_data <= r_tmp;                          |
    | 67   |                  |         else                                              |
    | 68   |       513        |             o_data <= r_tmp;                              |
    | 69   |                  |     end                                                   |
    | 70   |                  |                                                           |
    =======================================================================================


    BRANCH COVERAGE
    ============================
    |    Source: design.sv     |
    ============================
    | Branch/Line       | Hits |
    ============================
    | IF branch#17#1#   |  2/2 |
    |     if_branch     | 1024 |
    |     else_branch   | 1030 |
    |-------------------|------|
    | IF branch#21#1#   |  2/2 |
    |     if_branch     |  517 |
    |     else_branch   |  513 |
    |-------------------|------|
    | IF branch#22#1#   |  2/2 |
    |     if_branch     |  256 |
    |     else_branch   |  261 |
    |-------------------|------|
    | CASE branch#29#1# |  2/2 |
    |     true#30#1#    | 1029 |
    |     true#32#1#    | 1025 |
    |-------------------|------|
    | CASE branch#36#1# |  4/4 |
    |     true#37#1#    |  512 |
    |     true#39#1#    |  512 |
    |     true#41#1#    |  512 |
    |     true#43#1#    |  518 |
    |-------------------|------|
    | CASE branch#47#1# |  4/4 |
    |     true#48#1#    |  512 |
    |     true#50#1#    |  512 |
    |     true#52#1#    |  512 |
    |     true#54#1#    |  518 |
    |-------------------|------|
    | IF branch#58#1#   |  2/2 |
    |     if_branch     | 1024 |
    |     else_branch   | 1030 |
    |-------------------|------|
    | IF branch#62#1#   |  2/2 |
    |     if_branch     |  517 |
    |     else_branch   |  513 |
    |-------------------|------|
    | IF branch#63#1#   |  2/2 |
    |     if_branch     |  256 |
    |     else_branch   |  261 |
    ============================


    ASSERTION COVERAGE
    =================================================
    |    Name     |    Source     | Failed | Passed |
    |-------------|---------------|--------|--------|
    | @ASSERT#71@ | design.sv(71) |      0 |    512 |
    =================================================


CLASS - work.testbench_pkg/\testbench_pkg sequence_item \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    12.500% |
    |--------------------|--------|------------|
    | Statements         |        |     2 / 16 |
    | Subprograms        |        |      2 / 6 |
    ============================================
    | Branch Coverage    |      1 |     0.000% |
    |--------------------|--------|------------|
    | Branch paths       |        |     0 / 10 |
    | Branches           |        |      0 / 5 |
    ============================================
    WEIGHTED AVERAGE: 6.250%


    STATEMENT COVERAGE
    ==========================================================================================================================
    | Line |                             Hits                             |             Source: sequence_item.sv             |
    |------|--------------------------------------------------------------|--------------------------------------------------|
    | 1    |                                                              | class sequence_item extends uvm_sequence_item;   |
    | 2    | UNR,UNR,UNR,UNR,UNR,UNR,2048,UNR,UNR,UNR,UNR,UNR,UNR,UNR,UNR |   `uvm_object_utils(sequence_item)               |
    | 3    |                                                              |                                                  |
    | 4    |                                                              |   rand logic i_shift_left;                       |
    | 5    |                                                              |   rand logic i_signed;                           |
    | 6    |                                                              |   rand logic [4 : 0] i_shift_amt;                |
    | 7    |                                                              |   rand logic signed  [31 : 0] i_data;            |
    | 8    |                                                              |   logic [31 : 0] o_data;                         |
    | 9    |                                                              |                                                  |
    | 10   |                                                              |   constraint data_range {i_data >=-8; i_data<8;} |
    | 11   |                                                              |                                                  |
    | 12   |                                                              |                                                  |
    | 13   |                                                              |   function new(string name = "");                |
    | 14   |                            10257                             |     super.new(name);                             |
    | 15   |                                                              |   endfunction : new                              |
    | 16   |                                                              |                                                  |
    ==========================================================================================================================


    BRANCH COVERAGE
    ===============================
    |  Source: sequence_item.sv   |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#2#1#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#2#2#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#2#3#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#2#4#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#2#5#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


CLASS - work.testbench_pkg/\testbench_pkg rand_sequence \


    SUMMARY
    =============================================
    |    Coverage Type    | Weight | Hits/Total |
    =============================================
    | Statement Coverage  |      1 |    51.724% |
    |---------------------|--------|------------|
    | Statements          |        |    15 / 29 |
    | Subprograms         |        |      3 / 7 |
    =============================================
    | Branch Coverage     |      1 |     0.000% |
    |---------------------|--------|------------|
    | Branch paths        |        |     0 / 10 |
    | Branches            |        |      0 / 5 |
    =============================================
    | Covergroup Coverage |      1 |   100.000% |
    |---------------------|--------|------------|
    | Types               |        |      1 / 1 |
    =============================================
    | Assertion Coverage  |      1 |   100.000% |
    |---------------------|--------|------------|
    | Assertions          |        |      2 / 2 |
    =============================================
    WEIGHTED AVERAGE: 62.931%


    STATEMENT COVERAGE
    ===========================================================================================================================================================================
    | Line |                           Hits                            |                                         Source: sequence.sv                                          |
    |------|-----------------------------------------------------------|------------------------------------------------------------------------------------------------------|
    | 1    |                                                           | import pkg::*;                                                                                       |
    | 2    |                                                           | class rand_sequence extends uvm_sequence;                                                            |
    | 3    | UNR,UNR,UNR,UNR,UNR,UNR,1,UNR,UNR,UNR,UNR,UNR,UNR,UNR,UNR |   `uvm_object_utils(rand_sequence)                                                                   |
    | 4    |                                                           |                                                                                                      |
    | 5    |                                                           |   sequence_item sa_tx;                                                                               |
    | 6    |                                                           |   covergroup cg;                                                                                     |
    | 7    |                                                           |     option.per_instance = 1;                                                                         |
    | 8    |                                                           |     shamt:   coverpoint sa_tx.i_shift_amt{                                                           |
    | 9    |                                                           |       bins b_data[] = {[0:31]};                                                                      |
    | 10   |                                                           |     }                                                                                                |
    | 11   |                                                           |     data:   coverpoint sa_tx.i_data {                                                                |
    | 12   |                                                           |       bins b_data[] = {[-8:7]};                                                                      |
    | 13   |                                                           |     }                                                                                                |
    | 14   |                                                           |     left:   coverpoint sa_tx.i_shift_left {                                                          |
    | 15   |                                                           |       bins b_left[2] = {0,1};                                                                        |
    | 16   |                                                           |     }                                                                                                |
    | 17   |                                                           |     is_signed:   coverpoint sa_tx.i_signed {                                                         |
    | 18   |                                                           |       bins b_signed[2] = {0,1};                                                                      |
    | 19   |                                                           |     }                                                                                                |
    | 20   |                                                           |     shamt_X_left_X_signed: cross shamt,data,left,is_signed;                                          |
    | 21   |                                                           |   endgroup: cg                                                                                       |
    | 22   |                                                           |                                                                                                      |
    | 23   |                                                           |   function new(string name = "");                                                                    |
    | 24   |                             1                             |     super.new(name);                                                                                 |
    | 25   |                             1                             |     cg = new();                                                                                      |
    | 26   |                                                           |   endfunction                                                                                        |
    | 27   |                                                           |                                                                                                      |
    | 28   |                                                           |   task body();                                                                                       |
    | 29   |                                                           |     real cvg = 0;                                                                                    |
    | 30   |                                                           |                                                                                                      |
    | 31   |                                                           |                                                                                                      |
    | 32   |                          1,2048                           |     while(cg.get_coverage != 100.0) begin                                                            |
    | 33   |                           2048                            |       sa_tx = sequence_item ::type_id::create("sa_tx");                                              |
    | 34   |                                                           |                                                                                                      |
    | 35   |                           2048                            |       cvg = cg.get_coverage();                                                                       |
    | 36   |                           2048                            |       assert(sa_tx.randomize());                                                                     |
    | 37   |                           2048                            |       cg.sample();                                                                                   |
    | 38   |                        2048,16790                         |       while (cg.get_coverage() == cvg) begin                                                         |
    | 39   |                           16790                           |         assert(sa_tx.randomize());                                                                   |
    | 40   |                           16790                           |         cg.sample();                                                                                 |
    | 41   |                                                           |       end                                                                                            |
    | 42   |                           2048                            |       start_item(sa_tx);                                                                             |
    | 43   |                           2048                            |       finish_item(sa_tx);                                                                            |
    | 44   |                                                           | //       `uvm_info(get_type_name(), $sformatf("Current Coverage = %0f", cg.get_coverage()), UVM_LOW) |
    | 45   |                                                           |     end                                                                                              |
    ===========================================================================================================================================================================


    BRANCH COVERAGE
    ===============================
    |     Source: sequence.sv     |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#3#1#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#3#2#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#3#3#       |  0/2 |
    |     if_branch        |    0 |
    |     else_branch      |    0 |
    |----------------------|------|
    | IF branch#3#4#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    |----------------------|------|
    | IF branch#3#5#       |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


    COVERGROUP COVERAGE
    =====================================================================================
    |                    Covergroup                     |   Hits   |  Goal /  | Status  |
    |                                                   |          | At Least |         |
    =====================================================================================
    | TYPE /\package testbench_pkg\/rand_sequence/cg    | 100.000% | 100.000% | Covered |
    =====================================================================================
    | INSTANCE <UNNAMED1>                               | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::shamt                      | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_data[0]                                     |      571 |        1 | Covered |
    | bin b_data[1]                                     |      575 |        1 | Covered |
    | bin b_data[2]                                     |      608 |        1 | Covered |
    | bin b_data[3]                                     |      616 |        1 | Covered |
    | bin b_data[4]                                     |      607 |        1 | Covered |
    | bin b_data[5]                                     |      619 |        1 | Covered |
    | bin b_data[6]                                     |      621 |        1 | Covered |
    | bin b_data[7]                                     |      556 |        1 | Covered |
    | bin b_data[8]                                     |      627 |        1 | Covered |
    | bin b_data[9]                                     |      624 |        1 | Covered |
    | bin b_data[10]                                    |      552 |        1 | Covered |
    | bin b_data[11]                                    |      587 |        1 | Covered |
    | bin b_data[12]                                    |      558 |        1 | Covered |
    | bin b_data[13]                                    |      586 |        1 | Covered |
    | bin b_data[14]                                    |      608 |        1 | Covered |
    | bin b_data[15]                                    |      578 |        1 | Covered |
    | bin b_data[16]                                    |      586 |        1 | Covered |
    | bin b_data[17]                                    |      612 |        1 | Covered |
    | bin b_data[18]                                    |      536 |        1 | Covered |
    | bin b_data[19]                                    |      601 |        1 | Covered |
    | bin b_data[20]                                    |      569 |        1 | Covered |
    | bin b_data[21]                                    |      585 |        1 | Covered |
    | bin b_data[22]                                    |      636 |        1 | Covered |
    | bin b_data[23]                                    |      561 |        1 | Covered |
    | bin b_data[24]                                    |      561 |        1 | Covered |
    | bin b_data[25]                                    |      571 |        1 | Covered |
    | bin b_data[26]                                    |      604 |        1 | Covered |
    | bin b_data[27]                                    |      542 |        1 | Covered |
    | bin b_data[28]                                    |      563 |        1 | Covered |
    | bin b_data[29]                                    |      613 |        1 | Covered |
    | bin b_data[30]                                    |      584 |        1 | Covered |
    | bin b_data[31]                                    |      621 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::data                       | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_data[-8]                                    |     1206 |        1 | Covered |
    | bin b_data[-7]                                    |     1152 |        1 | Covered |
    | bin b_data[-6]                                    |     1178 |        1 | Covered |
    | bin b_data[-5]                                    |     1166 |        1 | Covered |
    | bin b_data[-4]                                    |     1177 |        1 | Covered |
    | bin b_data[-3]                                    |     1110 |        1 | Covered |
    | bin b_data[-2]                                    |     1260 |        1 | Covered |
    | bin b_data[-1]                                    |     1222 |        1 | Covered |
    | bin b_data[0]                                     |     1164 |        1 | Covered |
    | bin b_data[1]                                     |     1162 |        1 | Covered |
    | bin b_data[2]                                     |     1095 |        1 | Covered |
    | bin b_data[3]                                     |     1193 |        1 | Covered |
    | bin b_data[4]                                     |     1216 |        1 | Covered |
    | bin b_data[5]                                     |     1201 |        1 | Covered |
    | bin b_data[6]                                     |     1126 |        1 | Covered |
    | bin b_data[7]                                     |     1210 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::left                       | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_left[0]                                     |     9469 |        1 | Covered |
    | bin b_left[1]                                     |     9369 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | COVERPOINT <UNNAMED1>::is_signed                  | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin b_signed[0]                                   |     9360 |        1 | Covered |
    | bin b_signed[1]                                   |     9478 |        1 | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | CROSS <UNNAMED1>::shamt_X_left_X_signed           | 100.000% | 100.000% | Covered |
    |---------------------------------------------------|----------|----------|---------|
    | bin <b_data[0],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-8],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-6],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[0],b_data[-5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[0],b_data[-3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[0],b_data[-2],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[-1],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[1],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[0],b_data[0],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[0],b_signed[0]>   |        1 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[0],b_data[1],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[0],b_data[3],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[0],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[0],b_data[4],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[0],b_data[6],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[0],b_data[7],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-7],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[1],b_data[-1],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[0],b_signed[1]>   |       17 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[1],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[1],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[1],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[0],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[4],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[1],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[1],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[6],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[1],b_data[7],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-8],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[2],b_data[-4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[-2],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[2],b_data[-1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[1],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[3],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[4],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[5],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[2],b_data[6],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[2],b_data[7],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-8],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[3],b_data[-7],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-5],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-4],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[3],b_data[-3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[1],b_signed[0]>  |       19 |        1 | Covered |
    | bin <b_data[3],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[-1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[0],b_signed[1]>   |       17 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[3],b_data[0],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[1],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[3],b_data[1],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[2],b_left[1],b_signed[1]>   |        2 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[3],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[3],b_data[5],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[3],b_data[6],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[3],b_data[7],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[0],b_signed[1]>  |       18 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-8],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[4],b_data[-6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[1],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[4],b_data[-4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[4],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[4],b_data[-1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[0],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[0],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[4],b_data[1],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[2],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[0],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[3],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[4],b_data[4],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[5],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[6],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[4],b_data[7],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[5],b_data[-8],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-6],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[5],b_data[-5],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-3],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[5],b_data[-2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[5],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[1],b_signed[0]>   |       16 |        1 | Covered |
    | bin <b_data[5],b_data[0],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[5],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[2],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[0],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[1],b_signed[0]>   |       16 |        1 | Covered |
    | bin <b_data[5],b_data[3],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[0],b_signed[0]>   |       17 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[1],b_signed[0]>   |        3 |        1 | Covered |
    | bin <b_data[5],b_data[4],b_left[1],b_signed[1]>   |       19 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[5],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[5],b_data[6],b_left[1],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[1],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[5],b_data[7],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[6],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[6],b_data[-7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-6],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[6],b_data[-4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[6],b_data[-3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[1],b_signed[0]>  |       18 |        1 | Covered |
    | bin <b_data[6],b_data[-2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[6],b_data[-1],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[0],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[0],b_signed[0]>   |       15 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[0],b_signed[1]>   |        1 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[1],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[1],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[2],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[0],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[3],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[4],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[6],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[6],b_data[6],b_left[1],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[1],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[6],b_data[7],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-8],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[7],b_data[-6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[7],b_data[-5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[7],b_data[-4],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[-3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-2],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[7],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[0],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[0],b_signed[1]>   |       14 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[1],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[1],b_signed[0]>   |        5 |        1 | Covered |
    | bin <b_data[7],b_data[2],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[0],b_signed[0]>   |       11 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[7],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[0],b_signed[1]>   |        4 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[5],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[7],b_data[6],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[7],b_data[7],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[1],b_signed[0]>  |       18 |        1 | Covered |
    | bin <b_data[8],b_data[-8],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[8],b_data[-5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[8],b_data[-2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[8],b_data[-1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[0],b_left[1],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[1],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[0],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[2],b_left[1],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[1],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[8],b_data[3],b_left[1],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[4],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[0],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[1],b_signed[0]>   |       13 |        1 | Covered |
    | bin <b_data[8],b_data[5],b_left[1],b_signed[1]>   |       15 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[0],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[0],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[1],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[8],b_data[6],b_left[1],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[0],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[1],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[8],b_data[7],b_left[1],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[9],b_data[-8],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-7],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[1],b_signed[0]>  |       17 |        1 | Covered |
    | bin <b_data[9],b_data[-5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[9],b_data[-4],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[9],b_data[-3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[9],b_data[-2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[9],b_data[-1],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[0],b_signed[0]>   |       14 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[0],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[0],b_left[1],b_signed[1]>   |       13 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[0],b_signed[0]>   |        4 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[1],b_left[1],b_signed[1]>   |       16 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[1],b_signed[0]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[2],b_left[1],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[0],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[0],b_signed[1]>   |       12 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[3],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[0],b_signed[0]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[0],b_signed[1]>   |       11 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[1],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[4],b_left[1],b_signed[1]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[0],b_signed[0]>   |        8 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[0],b_signed[1]>   |        6 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[5],b_left[1],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[0],b_signed[1]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[1],b_signed[0]>   |        7 |        1 | Covered |
    | bin <b_data[9],b_data[6],b_left[1],b_signed[1]>   |        5 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[0],b_signed[0]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[0],b_signed[1]>   |        9 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[1],b_signed[0]>   |       10 |        1 | Covered |
    | bin <b_data[9],b_data[7],b_left[1],b_signed[1]>   |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-6],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[10],b_data[-4],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-3],b_left[1],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[10],b_data[-2],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[10],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[10],b_data[2],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[3],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[10],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[5],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[10],b_data[6],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[10],b_data[7],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-6],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-5],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-4],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[11],b_data[-3],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[1],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[11],b_data[-2],b_left[1],b_signed[1]> |       20 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[11],b_data[-1],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[11],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[4],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[11],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[11],b_data[6],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[11],b_data[7],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[12],b_data[-7],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[12],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-5],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[12],b_data[-3],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-2],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[-1],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[12],b_data[2],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[12],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[12],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[12],b_data[6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[12],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[13],b_data[-6],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-4],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[13],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[13],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[13],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[13],b_data[1],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[13],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[13],b_data[5],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[13],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[1],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[14],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-5],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[14],b_data[-4],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[14],b_data[-2],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[0],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[14],b_data[-1],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[14],b_data[1],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[0],b_signed[1]>  |        2 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[14],b_data[2],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[14],b_data[4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[14],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[14],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[14],b_data[7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[0],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[15],b_data[-6],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[15],b_data[-4],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[15],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[15],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[0],b_signed[1]>  |        1 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[15],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[15],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[0],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-8],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-6],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-5],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[16],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[16],b_data[-3],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[16],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[0],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[16],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[3],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[16],b_data[5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[16],b_data[6],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[16],b_data[7],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-7],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-6],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[0],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[17],b_data[-5],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[17],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[17],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[17],b_data[-1],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[17],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[17],b_data[5],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[17],b_data[6],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[17],b_data[7],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[18],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-7],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[18],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[18],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[-1],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[0],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[18],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[18],b_data[4],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[18],b_data[6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[18],b_data[7],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-8],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-7],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[19],b_data[-6],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-3],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[0],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[1],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[4],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[19],b_data[5],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[1],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[19],b_data[6],b_left[1],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[19],b_data[7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[20],b_data[-8],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[20],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-6],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-4],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[20],b_data[-3],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[20],b_data[-2],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[1],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[20],b_data[-1],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[0],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[1],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[3],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[20],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[6],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[20],b_data[7],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-7],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-6],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[21],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[21],b_data[-2],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[21],b_data[-1],b_left[1],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[0],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[1],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[3],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[4],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[21],b_data[5],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[21],b_data[6],b_left[1],b_signed[1]>  |       17 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[21],b_data[7],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-8],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-7],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-6],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[22],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-4],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[22],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[22],b_data[-2],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[22],b_data[-1],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[2],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[22],b_data[6],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[22],b_data[7],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-7],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-6],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-5],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[23],b_data[-4],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[0],b_signed[1]> |        2 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[23],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[0],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[1],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[23],b_data[-2],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[0],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[23],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[23],b_data[3],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[1],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[23],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[23],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[23],b_data[7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-8],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[24],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[0],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[24],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[24],b_data[-2],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[24],b_data[-1],b_left[1],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[24],b_data[0],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[24],b_data[1],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[4],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[24],b_data[5],b_left[1],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[0],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[6],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[24],b_data[7],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-8],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[25],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[1],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[25],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-5],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-4],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-3],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[25],b_data[-1],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[0],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[2],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[25],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[25],b_data[4],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[25],b_data[5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[25],b_data[6],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[0],b_signed[0]>  |        2 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[25],b_data[7],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-8],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-7],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[0],b_signed[0]> |        3 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[26],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-5],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[0],b_signed[1]> |        1 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[26],b_data[-3],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[0],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[26],b_data[-1],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[0],b_left[1],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[1],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[2],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[26],b_data[3],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[1],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[26],b_data[4],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[5],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[0],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[26],b_data[7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-8],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-7],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-5],b_left[1],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[27],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[0],b_signed[0]> |        2 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[1],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[27],b_data[-3],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[27],b_data[-2],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[27],b_data[-1],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[27],b_data[0],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[0],b_signed[1]>  |        3 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[1],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[27],b_data[2],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[1],b_signed[0]>  |       17 |        1 | Covered |
    | bin <b_data[27],b_data[3],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[27],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[1],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[27],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[6],b_left[1],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[27],b_data[7],b_left[1],b_signed[1]>  |        2 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[0],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-8],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[28],b_data[-7],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[0],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-6],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-4],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[28],b_data[-2],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[28],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[0],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[1],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[28],b_data[1],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[28],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[28],b_data[4],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[0],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[5],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[0],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[6],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[28],b_data[7],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[1],b_signed[0]> |       14 |        1 | Covered |
    | bin <b_data[29],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[1],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[0],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-6],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[0],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[1],b_signed[0]> |       15 |        1 | Covered |
    | bin <b_data[29],b_data[-5],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-4],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[0],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-3],b_left[1],b_signed[1]> |        3 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[0],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[-2],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[0],b_signed[0]> |        7 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[0],b_signed[1]> |       17 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[29],b_data[-1],b_left[1],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[0],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[0],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[0],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[1],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[2],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[0],b_signed[0]>  |       15 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[0],b_signed[1]>  |        4 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[29],b_data[5],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[0],b_signed[0]>  |        4 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[29],b_data[6],b_left[1],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[0],b_signed[1]>  |       15 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[1],b_signed[0]>  |       20 |        1 | Covered |
    | bin <b_data[29],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[0],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[30],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[1],b_signed[0]> |        5 |        1 | Covered |
    | bin <b_data[30],b_data[-7],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[0],b_signed[0]> |       16 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-6],b_left[1],b_signed[1]> |       14 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[1],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-5],b_left[1],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[1],b_signed[0]> |       13 |        1 | Covered |
    | bin <b_data[30],b_data[-4],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[0],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-3],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[0],b_signed[1]> |       16 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[30],b_data[-2],b_left[1],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[0],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[0],b_signed[1]> |        4 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[1],b_signed[0]> |        2 |        1 | Covered |
    | bin <b_data[30],b_data[-1],b_left[1],b_signed[1]> |       15 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[0],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[0],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[1],b_signed[0]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[1],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[0],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[30],b_data[2],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[0],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[3],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[0],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[0],b_signed[1]>  |       17 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[30],b_data[4],b_left[1],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[30],b_data[5],b_left[1],b_signed[1]>  |        5 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[0],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[1],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[30],b_data[6],b_left[1],b_signed[1]>  |       16 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[1],b_signed[0]>  |        8 |        1 | Covered |
    | bin <b_data[30],b_data[7],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[0],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[1],b_signed[0]> |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-8],b_left[1],b_signed[1]> |        6 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[0],b_signed[0]> |        6 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[0],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-7],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[0],b_signed[0]> |        4 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[0],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-6],b_left[1],b_signed[1]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[0],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[1],b_signed[0]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-5],b_left[1],b_signed[1]> |        5 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[0],b_signed[0]> |       17 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[0],b_signed[1]> |       10 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[1],b_signed[0]> |       12 |        1 | Covered |
    | bin <b_data[31],b_data[-4],b_left[1],b_signed[1]> |        7 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[0],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-3],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[0],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[0],b_signed[1]> |       13 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[1],b_signed[0]> |        9 |        1 | Covered |
    | bin <b_data[31],b_data[-2],b_left[1],b_signed[1]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[0],b_signed[0]> |       19 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[0],b_signed[1]> |       12 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[1],b_signed[0]> |       11 |        1 | Covered |
    | bin <b_data[31],b_data[-1],b_left[1],b_signed[1]> |        8 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[0],b_signed[1]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[1],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[0],b_left[1],b_signed[1]>  |       14 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[0],b_signed[0]>  |       13 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[0],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[1],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[0],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[1],b_signed[0]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[2],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[0],b_signed[0]>  |       16 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[1],b_signed[0]>  |       14 |        1 | Covered |
    | bin <b_data[31],b_data[3],b_left[1],b_signed[1]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[0],b_signed[0]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[0],b_signed[1]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[1],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[4],b_left[1],b_signed[1]>  |       10 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[0],b_signed[0]>  |       11 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[1],b_signed[0]>  |        3 |        1 | Covered |
    | bin <b_data[31],b_data[5],b_left[1],b_signed[1]>  |        8 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[0],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[0],b_signed[1]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[1],b_signed[0]>  |        7 |        1 | Covered |
    | bin <b_data[31],b_data[6],b_left[1],b_signed[1]>  |        9 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[0],b_signed[0]>  |       12 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[0],b_signed[1]>  |       13 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[1],b_signed[0]>  |        6 |        1 | Covered |
    | bin <b_data[31],b_data[7],b_left[1],b_signed[1]>  |       15 |        1 | Covered |
    =====================================================================================


    ASSERTION COVERAGE
    =======================================================
    |      Name       |     Source      | Failed | Passed |
    |-----------------|-----------------|--------|--------|
    | @IMM_ASSERT#36@ | sequence.sv(36) |      0 |   2048 |
    | @IMM_ASSERT#39@ | sequence.sv(39) |      0 |  16790 |
    =======================================================


CLASS - work.testbench_pkg/\testbench_pkg driver \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    11 / 14 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE: 78.571%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                                Source: driver.sv                                                 |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class driver extends uvm_driver #(sequence_item);                                                                |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(driver)                                                                                   |
    | 4    |             |                                                                                                                  |
    | 5    |             |   virtual barrel_intf intf;                                                                                      |
    | 6    |             |                                                                                                                  |
    | 7    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 8    |      1      |     super.new(name,parent);                                                                                      |
    | 9    |             |   endfunction                                                                                                    |
    | 10   |             |                                                                                                                  |
    | 11   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 12   |      1      |     super.build_phase(phase);                                                                                    |
    | 13   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 14   |             |   endfunction                                                                                                    |
    | 15   |             |                                                                                                                  |
    | 16   |             |   // virtual task reset_phase(uvm_phase phase);                                                                  |
    | 17   |             |   //   phase.raise_objection(this);                                                                              |
    | 18   |             |   //   intf.i_rst = 1'b1;                                                                                        |
    | 19   |             |                                                                                                                  |
    | 20   |             |   //   repeat(5)                                                                                                 |
    | 21   |             |   //     @(posedge intf.i_clk)                                                                                   |
    | 22   |             |   //   intf.i_rst = 1'b0;                                                                                        |
    | 23   |             |                                                                                                                  |
    | 24   |             |   //   phase.drop_objection(this);                                                                               |
    | 25   |             |   // endtask: reset_phase                                                                                        |
    | 26   |             |                                                                                                                  |
    | 27   |             |                                                                                                                  |
    | 28   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 29   |             |     sequence_item req_item;                                                                                      |
    | 30   |             |                                                                                                                  |
    | 31   |      1      |     forever begin                                                                                                |
    | 32   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 33   |    2049     |       seq_item_port.get_next_item(req_item);                                                                     |
    | 34   |    2048     |       intf.i_signed = req_item.i_signed;                                                                         |
    | 35   |    2048     |       intf.i_shift_left = req_item.i_shift_left;                                                                 |
    | 36   |    2048     |       intf.i_shift_amt = req_item.i_shift_amt;                                                                   |
    | 37   |    2048     |       intf.i_data = req_item.i_data;                                                                             |
    | 38   |    2048     |       @(posedge intf.i_clk);                                                                                     |
    | 39   |             |                                                                                                                  |
    | 40   |    2048     |       seq_item_port.item_done();                                                                                 |
    | 41   |             |     //   end else                                                                                                |
    | 42   |             |     //     @(posedge intf.i_clk);                                                                                |
    =========================================================================================================================================


CLASS - work.testbench_pkg/\testbench_pkg monitor_in \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    80.000% |
    |--------------------|--------|------------|
    | Statements         |        |    12 / 15 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE: 80.000%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                                Source: monitor.sv                                                |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class monitor_in extends uvm_monitor;                                                                            |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(monitor_in)                                                                               |
    | 4    |             |                                                                                                                  |
    | 5    |             |   uvm_analysis_port #(sequence_item) mon_in;                                                                     |
    | 6    |             |   sequence_item datum;                                                                                           |
    | 7    |             |   virtual barrel_intf intf;                                                                                      |
    | 8    |             |                                                                                                                  |
    | 9    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 10   |      1      |     super.new(name,parent);                                                                                      |
    | 11   |             |   endfunction : new                                                                                              |
    | 12   |             |                                                                                                                  |
    | 13   |             |                                                                                                                  |
    | 14   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 15   |      1      |     super.build_phase(phase);                                                                                    |
    | 16   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 17   |             |                                                                                                                  |
    | 18   |             |                                                                                                                  |
    | 19   |      1      |     mon_in = new ("mon_in",this);                                                                                |
    | 20   |             |   endfunction: build_phase                                                                                       |
    | 21   |             |                                                                                                                  |
    | 22   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 23   |      1      |     forever begin                                                                                                |
    | 24   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 25   |    2054     |        @(posedge intf.i_clk);                                                                                    |
    | 26   |    2053     |       datum = sequence_item::type_id::create("datum",this);                                                      |
    | 27   |    2053     |       datum.i_signed = intf.i_signed;                                                                            |
    | 28   |    2053     |       datum.i_shift_left = intf.i_shift_left;                                                                    |
    | 29   |    2053     |       datum.i_shift_amt = intf.i_shift_amt;                                                                      |
    | 30   |    2053     |       datum.i_data = intf.i_data;                                                                                |
    | 31   |             | //       `uvm_info(get_type_name(),$sformatf("MONITOR IN  i_data=0x%0h",datum.i_data),UVM_LOW)                   |
    | 32   |    2053     |       mon_in.write(datum);                                                                                       |
    | 33   |             |                                                                                                                  |
    | 34   |             |     //   end else                                                                                                |
    =========================================================================================================================================


CLASS - work.testbench_pkg/\testbench_pkg monitor_out \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    75.000% |
    |--------------------|--------|------------|
    | Statements         |        |     9 / 12 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE: 75.000%


    STATEMENT COVERAGE
    =========================================================================================================================================
    | Line |    Hits     |                                              Source: monitor_out.sv                                              |
    |------|-------------|------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                   |
    | 2    |             | class monitor_out extends uvm_monitor;                                                                           |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(monitor_out)                                                                              |
    | 4    |             |                                                                                                                  |
    | 5    |             |   uvm_analysis_port #(sequence_item) mon_out;                                                                    |
    | 6    |             |   virtual barrel_intf intf;                                                                                      |
    | 7    |             |   sequence_item datum;                                                                                           |
    | 8    |             |                                                                                                                  |
    | 9    |             |   function new (string name = "", uvm_component parent);                                                         |
    | 10   |      1      |     super.new(name,parent);                                                                                      |
    | 11   |             |   endfunction : new                                                                                              |
    | 12   |             |                                                                                                                  |
    | 13   |             |                                                                                                                  |
    | 14   |             |   function void build_phase(uvm_phase phase);                                                                    |
    | 15   |      1      |     super.build_phase(phase);                                                                                    |
    | 16   |      1      |     void'(uvm_resource_db#(virtual barrel_intf)::read_by_name(.scope("ifs"), .name("barrel_intf"), .val(intf))); |
    | 17   |             |                                                                                                                  |
    | 18   |      1      |     mon_out = new ("mon_out",this);                                                                              |
    | 19   |             |   endfunction: build_phase                                                                                       |
    | 20   |             |                                                                                                                  |
    | 21   |             |   virtual task run_phase(uvm_phase phase);                                                                       |
    | 22   |             |                                                                                                                  |
    | 23   |             |     @(posedge intf.i_clk)                                                                                        |
    | 24   |      1      |     forever begin                                                                                                |
    | 25   |    2053     |       @(posedge intf.i_clk);                                                                                     |
    | 26   |             | //       if(intf.o_data_valid) begin                                                                             |
    | 27   |             |       // if(!intf.i_rst) begin                                                                                   |
    | 28   |    2052     |       datum = sequence_item::type_id::create("datum",this);                                                      |
    | 29   |    2052     |       datum.o_data = intf.o_data;                                                                                |
    | 30   |             | //         `uvm_info(get_type_name(),$sformatf("MONITOR OUT  o_data=0x%0h",datum.o_data),UVM_LOW)                |
    | 31   |    2052     |       mon_out.write(datum);                                                                                      |
    | 32   |             |     //   end else                                                                                                |
    | 33   |             |     //     @(posedge intf.i_clk);                                                                                |
    =========================================================================================================================================


CLASS - work.testbench_pkg/\testbench_pkg scoreboard \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    22 / 28 |
    | Subprograms        |        |      3 / 7 |
    ============================================
    | Branch Coverage    |      1 |    62.500% |
    |--------------------|--------|------------|
    | Branch paths       |        |      5 / 8 |
    | Branches           |        |      2 / 4 |
    ============================================
    WEIGHTED AVERAGE: 70.535%


    STATEMENT COVERAGE
    =====================================================================================================================================================================================================================================================================================
    | Line |    Hits     |                                                                                                                    Source: scoreboard.sv                                                                                                                     |
    |------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                                                                                                                                                                                                               |
    | 2    |             | class scoreboard extends uvm_scoreboard;                                                                                                                                                                                                                     |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(scoreboard)                                                                                                                                                                                                                           |
    | 4    |             |                                                                                                                                                                                                                                                              |
    | 5    |             |   function new(string name = "", uvm_component parent);                                                                                                                                                                                                      |
    | 6    |      1      |     super.new(name,parent);                                                                                                                                                                                                                                  |
    | 7    |             |   endfunction : new                                                                                                                                                                                                                                          |
    | 8    |             |                                                                                                                                                                                                                                                              |
    | 9    |             |   uvm_tlm_analysis_fifo #(sequence_item) fifo_in;                                                                                                                                                                                                            |
    | 10   |             |   uvm_tlm_analysis_fifo #(sequence_item) fifo_out;                                                                                                                                                                                                           |
    | 11   |             |                                                                                                                                                                                                                                                              |
    | 12   |             |   uvm_get_port #(sequence_item) data_get_port;                                                                                                                                                                                                               |
    | 13   |             |   uvm_get_port #(sequence_item) result_get_port;                                                                                                                                                                                                             |
    | 14   |             |                                                                                                                                                                                                                                                              |
    | 15   |             |   sequence_item in;                                                                                                                                                                                                                                          |
    | 16   |             |   sequence_item out;                                                                                                                                                                                                                                         |
    | 17   |             |                                                                                                                                                                                                                                                              |
    | 18   |             |   function void build_phase (uvm_phase phase);                                                                                                                                                                                                               |
    | 19   |      1      |     super.build_phase(phase);                                                                                                                                                                                                                                |
    | 20   |             |                                                                                                                                                                                                                                                              |
    | 21   |      1      |     fifo_in = new("fifo_in",this);                                                                                                                                                                                                                           |
    | 22   |      1      |     fifo_out = new("fifo_out",this);                                                                                                                                                                                                                         |
    | 23   |             |                                                                                                                                                                                                                                                              |
    | 24   |      1      |     data_get_port = new("data_get_port",this);                                                                                                                                                                                                               |
    | 25   |      1      |     result_get_port = new("result_get_port",this);                                                                                                                                                                                                           |
    | 26   |             |   endfunction : build_phase                                                                                                                                                                                                                                  |
    | 27   |             |                                                                                                                                                                                                                                                              |
    | 28   |             |   function void connect_phase(uvm_phase phase);                                                                                                                                                                                                              |
    | 29   |      1      |     super.connect_phase(phase);                                                                                                                                                                                                                              |
    | 30   |      1      |     data_get_port.connect(fifo_in.get_export);                                                                                                                                                                                                               |
    | 31   |      1      |     result_get_port.connect(fifo_out.get_export);                                                                                                                                                                                                            |
    | 32   |             |   endfunction : connect_phase                                                                                                                                                                                                                                |
    | 33   |             |                                                                                                                                                                                                                                                              |
    | 34   |             |   function void check_phase(uvm_phase phase);                                                                                                                                                                                                                |
    | 35   |             |     int expected_value = 0;                                                                                                                                                                                                                                  |
    | 36   |      1      |     super.check_phase(phase);                                                                                                                                                                                                                                |
    | 37   |             |                                                                                                                                                                                                                                                              |
    | 38   |   1,2052    |     while(result_get_port.can_get()) begin                                                                                                                                                                                                                   |
    | 39   |    2052     |       in  = sequence_item::type_id::create("in",this);                                                                                                                                                                                                       |
    | 40   |    2052     |       out = sequence_item::type_id::create("out",this);                                                                                                                                                                                                      |
    | 41   |             |                                                                                                                                                                                                                                                              |
    | 42   |    2052     |       result_get_port.try_get(out);                                                                                                                                                                                                                          |
    | 43   |    2052     |       data_get_port.try_get(in);                                                                                                                                                                                                                             |
    | 44   |             |                                                                                                                                                                                                                                                              |
    | 45   |    2052     |       if(in.i_shift_left) begin                                                                                                                                                                                                                              |
    | 46   |    1024     |         expected_value = in.i_data << in.i_shift_amt;                                                                                                                                                                                                        |
    | 47   |             |       end else begin                                                                                                                                                                                                                                         |
    | 48   |    1028     |         if(in.i_signed)                                                                                                                                                                                                                                      |
    | 49   |             |           // NOTE : >>> performs sign extension if LHS operation is signed.                                                                                                                                                                                  |
    | 50   |     516     |           expected_value = signed'(in.i_data) >>> in.i_shift_amt;                                                                                                                                                                                            |
    | 51   |             |            else                                                                                                                                                                                                                                              |
    | 52   |     512     |               expected_value = in.i_data >> in.i_shift_amt;                                                                                                                                                                                                  |
    | 53   |             |       end                                                                                                                                                                                                                                                    |
    | 54   |             |                                                                                                                                                                                                                                                              |
    | 55   |    2052     |       if(expected_value != out.o_data)                                                                                                                                                                                                                       |
    | 56   |    0,0,0    |         `uvm_error(get_type_name(),$sformatf("FAIL expected=0x%0h,i_shift_left=0x%0h, i_signed=0x%0h,                     i_shift_amt=0x%0h,     i_data=0x%0h,o_data=0x%0h",expected_value,in.i_shift_left,in.i_signed,in.i_shift_amt,in.i_data,out.o_data)) |
    | 57   |             | //       else                                                                                                                                                                                                                                                |
    | 58   |             | //         `uvm_info(get_type_name(),$sformatf("PASS i_data=0x%0h,o_data=0x%0h",expected_value,out.o_data),UVM_LOW)                                                                                                                                          |
    =====================================================================================================================================================================================================================================================================================


    BRANCH COVERAGE
    ===============================
    |    Source: scoreboard.sv    |
    ===============================
    | Branch/Line          | Hits |
    ===============================
    | IF branch#45#1#      |  2/2 |
    |     if_branch        | 1024 |
    |     else_branch      | 1028 |
    |----------------------|------|
    | IF branch#48#1#      |  2/2 |
    |     if_branch        |  516 |
    |     else_branch      |  512 |
    |----------------------|------|
    | IF branch#55#1#      |  1/2 |
    |     if_branch        |    0 |
    |     all_false_branch | 2052 |
    |----------------------|------|
    | IF branch#56#1#      |  0/2 |
    |     if_branch        |    0 |
    |     all_false_branch |    0 |
    ===============================


CLASS - work.testbench_pkg/\testbench_pkg env \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    78.571% |
    |--------------------|--------|------------|
    | Statements         |        |    11 / 14 |
    | Subprograms        |        |      3 / 6 |
    ============================================
    WEIGHTED AVERAGE: 78.571%


    STATEMENT COVERAGE
    =================================================================================================
    | Line |    Hits     |                              Source: env.sv                              |
    |------|-------------|--------------------------------------------------------------------------|
    | 1    |             | import pkg::*;                                                           |
    | 2    |             | class env extends uvm_env;                                               |
    | 3    | UNR,UNR,UNR |   `uvm_component_utils(env)                                              |
    | 4    |             |                                                                          |
    | 5    |             |   uvm_sequencer #(sequence_item) seqr;                                   |
    | 6    |             |   driver drv;                                                            |
    | 7    |             |   monitor_out res_mon;                                                   |
    | 8    |             |   monitor_in data_mon;                                                   |
    | 9    |             |   scoreboard scb;                                                        |
    | 10   |             |                                                                          |
    | 11   |             |   function new (string name = "", uvm_component parent);                 |
    | 12   |      1      |     super.new(name,parent);                                              |
    | 13   |             |   endfunction : new                                                      |
    | 14   |             |                                                                          |
    | 15   |             |   function void build_phase(uvm_phase phase);                            |
    | 16   |      1      |     super.build_phase(phase);                                            |
    | 17   |      1      |     seqr = uvm_sequencer #(sequence_item)::type_id::create("seqr",this); |
    | 18   |             |                                                                          |
    | 19   |      1      |     drv = driver::type_id::create("drv",this);                           |
    | 20   |      1      |     res_mon = monitor_out::type_id::create("res_mon",this);              |
    | 21   |      1      |     data_mon = monitor_in::type_id::create("data_mon",this);             |
    | 22   |      1      |     scb = scoreboard::type_id::create("scb",this);                       |
    | 23   |             |   endfunction : build_phase                                              |
    | 24   |             |                                                                          |
    | 25   |             |   function void connect_phase(uvm_phase phase);                          |
    | 26   |      1      |     super.connect_phase(phase);                                          |
    | 27   |      1      |     drv.seq_item_port.connect(seqr.seq_item_export);                     |
    | 28   |      1      |     data_mon.mon_in.connect(scb.fifo_in.analysis_export);                |
    | 29   |      1      |     res_mon.mon_out.connect(scb.fifo_out.analysis_export);               |
    | 30   |             |   endfunction : connect_phase                                            |
    | 31   |             |                                                                          |
    =================================================================================================


CLASS - work.testbench_pkg/\testbench_pkg test \


    SUMMARY
    ============================================
    |   Coverage Type    | Weight | Hits/Total |
    ============================================
    | Statement Coverage |      1 |    81.818% |
    |--------------------|--------|------------|
    | Statements         |        |     9 / 11 |
    | Subprograms        |        |      4 / 6 |
    ============================================
    WEIGHTED AVERAGE: 81.818%


    STATEMENT COVERAGE
    ===============================================================================
    | Line |   Hits    |                     Source: test.sv                      |
    |------|-----------|----------------------------------------------------------|
    | 1    |           | class test extends uvm_test;                             |
    | 2    | UNR,UNR,1 |   `uvm_component_utils(test)                             |
    | 3    |           |                                                          |
    | 4    |           |   env environment;                                       |
    | 5    |           |   rand_sequence seq;                                     |
    | 6    |           |                                                          |
    | 7    |           |                                                          |
    | 8    |           |   function new (string name = "", uvm_component parent); |
    | 9    |     1     |     super.new(name,parent);                              |
    | 10   |           |   endfunction : new                                      |
    | 11   |           |                                                          |
    | 12   |           |                                                          |
    | 13   |           |   function void build_phase(uvm_phase phase);            |
    | 14   |     1     |     super.build_phase(phase);                            |
    | 15   |     1     |     environment = env::type_id::create("env",this);      |
    | 16   |           |   endfunction : build_phase                              |
    | 17   |           |                                                          |
    | 18   |           |   task run_phase(uvm_phase phase);                       |
    | 19   |     1     |     seq = rand_sequence::type_id::create("seq",this);    |
    | 20   |     1     |     phase.raise_objection(this);                         |
    | 21   |     1     |     seq.start(environment.seqr);                         |
    | 22   |           |                                                          |
    | 23   |     1     |     phase.phase_done.set_drain_time(this, 50ns);         |
    | 24   |     1     |     phase.drop_objection(this);                          |
    | 25   |           |                                                          |
    | 26   |           |   endtask : run_phase                                    |
    ===============================================================================


