
---------- Begin Simulation Statistics ----------
final_tick                                66680907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208959                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694940                       # Number of bytes of host memory used
host_op_rate                                   380665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   926.97                       # Real time elapsed on the host
host_tick_rate                               71934116                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   193699287                       # Number of instructions simulated
sim_ops                                     352865324                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066681                       # Number of seconds simulated
sim_ticks                                 66680907500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42139962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 65                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            337607                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          46665141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           28021762                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42139962                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         14118200                       # Number of indirect misses.
system.cpu.branchPred.lookups                47253222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  280779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        68980                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 232268126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                122975957                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            339449                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   44073318                       # Number of branches committed
system.cpu.commit.bw_lim_events              12482339                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        15689200                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            193699287                       # Number of instructions committed
system.cpu.commit.committedOps              352865324                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    131055206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.692494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.659525                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     38454493     29.34%     29.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     18368309     14.02%     43.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15269988     11.65%     55.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     21806826     16.64%     71.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       814722      0.62%     72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     15523899     11.85%     84.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       542944      0.41%     84.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7791686      5.95%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12482339      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    131055206                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     168079                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               225186                       # Number of function calls committed.
system.cpu.commit.int_insts                 352676016                       # Number of committed integer instructions.
system.cpu.commit.loads                      37051555                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       130318      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        296762777     84.10%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21402      0.01%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12464      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           10484      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           11124      0.00%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          22900      0.01%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37002843     10.49%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18788158      5.32%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        48712      0.01%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        53561      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         352865324                       # Class of committed instruction
system.cpu.commit.refs                       55893274                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   193699287                       # Number of Instructions Simulated
system.cpu.committedOps                     352865324                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.688499                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.688499                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              34687712                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              372488717                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 36610045                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  54324172                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 341287                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7211583                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    37764373                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         82013                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19188414                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          8344                       # TLB misses on write requests
system.cpu.fetch.Branches                    47253222                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34400497                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      97730143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                136407                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      207594405                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 2029                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         12552                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  682574                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          6                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.354323                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           35088638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           28302541                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.556626                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          133174799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.826763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.131503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 64858122     48.70%     48.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   574953      0.43%     49.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3700094      2.78%     51.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8133317      6.11%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 19302500     14.49%     72.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   591386      0.44%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  8016595      6.02%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  8170652      6.14%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19827180     14.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            133174799                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    176871                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   115682                       # number of floating regfile writes
system.cpu.idleCycles                          187017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               364716                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 44514562                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.710028                       # Inst execution rate
system.cpu.iew.exec_refs                     56951049                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19188203                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6284625                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39225857                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               9235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               902                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19581866                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           368554458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37762846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            451028                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             361414265                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  79798                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1894                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 341287                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                210913                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           673711                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4904                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2403                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        10274                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2174302                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       740147                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2403                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       117159                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         247557                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 403017035                       # num instructions consuming a value
system.cpu.iew.wb_count                     361076912                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644469                       # average fanout of values written-back
system.cpu.iew.wb_producers                 259731824                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.707498                       # insts written-back per cycle
system.cpu.iew.wb_sent                      361290095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                481227583                       # number of integer regfile reads
system.cpu.int_regfile_writes               297241969                       # number of integer regfile writes
system.cpu.ipc                               1.452434                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.452434                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            168503      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             304531069     84.16%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25003      0.01%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12482      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                11260      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13106      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               23354      0.01%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37785132     10.44%     94.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19172737      5.30%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           64724      0.02%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          57329      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              361865293                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  203700                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              400438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       176875                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             221829                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     7319423                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7194826     98.30%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    171      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    212      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24340      0.33%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 88772      1.21%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10068      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1033      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              368812513                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          863862207                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    360900037                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         384023816                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  368542031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 361865293                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               12427                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15689133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             37837                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          11203                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     28940274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     133174799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.717220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.407771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            35876685     26.94%     26.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14328425     10.76%     37.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20672631     15.52%     53.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13825398     10.38%     63.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            19564961     14.69%     78.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4198992      3.15%     81.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8795545      6.60%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            14609958     10.97%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1302204      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       133174799                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.713410                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    34402886                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          2448                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           7927943                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4197801                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39225857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19581866                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               172319744                       # number of misc regfile reads
system.cpu.numCycles                        133361816                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                19094384                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             411359811                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               15235249                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 39122615                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4922                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 56618                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             920400680                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              371083094                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           432231421                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  58867872                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 132407                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 341287                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15667664                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 20871610                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            200606                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        500123723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          80977                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               7698                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  42758831                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           7701                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    487127391                       # The number of ROB reads
system.cpu.rob.rob_writes                   739231720                       # The number of ROB writes
system.cpu.timesIdled                           12032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1194                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       602533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1206239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7329                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          549                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4768                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               945                       # Transaction distribution
system.membus.trans_dist::ReadExResp              945                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5843                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       469568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       469568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  469568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6791                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16614500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36134250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            593756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       519349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        26039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       567121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        79181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1730638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1809819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3362880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     70131264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73494144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10681                       # Total snoops (count)
system.tol2bus.snoopTraffic                     43456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           614262                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012701                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112012                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606462     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7798      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             614262                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1147957500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         865541495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          39958987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                24377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               572342                       # number of demand (read+write) hits
system.l2.demand_hits::total                   596719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               24377                       # number of overall hits
system.l2.overall_hits::.cpu.data              572342                       # number of overall hits
system.l2.overall_hits::total                  596719                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4660                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6790                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2130                       # number of overall misses
system.l2.overall_misses::.cpu.data              4660                       # number of overall misses
system.l2.overall_misses::total                  6790                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    169921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    355714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        525635500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    169921000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    355714500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       525635500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            26507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           577002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               603509                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           26507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          577002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              603509                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.080356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.008076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011251                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.080356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.008076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011251                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79775.117371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76333.583691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77413.181149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79775.117371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76333.583691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77413.181149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 550                       # number of writebacks
system.l2.writebacks::total                       550                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6789                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6789                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    148527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    309114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    457641500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    148527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    309114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    457641500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.080318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.008076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.080318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.008076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69763.738845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66333.583691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67409.264987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69763.738845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66333.583691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67409.264987                       # average overall mshr miss latency
system.l2.replacements                          10552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       518799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           518799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       518799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       518799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        26039                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            26039                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        26039                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        26039                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2095                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2095                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   69                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              8936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 945                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     75584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.095638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.095638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79983.597884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79983.597884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     66134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.095638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.095638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69983.597884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69983.597884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          24377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    169921000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169921000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        26507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.080356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79775.117371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79775.117371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    148527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.080318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69763.738845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69763.738845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        563406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            563406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    280130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    280130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       567121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        567121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75405.114401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75405.114401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    242980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    242980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65405.114401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65405.114401                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.533064                       # Cycle average of tags in use
system.l2.tags.total_refs                     1203947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    104.003715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     318.968710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.733374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       619.830980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.311493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.081771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.605304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9659952                       # Number of tag accesses
system.l2.tags.data_accesses                  9659952                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         136192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         298240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             434432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           35136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2042444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4472645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6515088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2042444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2042444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         526927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               526927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         526927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2042444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4472645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7042016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.119127154750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               29950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6788                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        549                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      549                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    575                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   215                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67612500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               184106250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10882.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29632.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     250                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6788                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.808395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.274807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.843007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          968     37.62%     37.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1138     44.23%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          334     12.98%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      2.33%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      0.82%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.58%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.43%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.12%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2573                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     342.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.656768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    693.972050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14     77.78%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.194116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     38.89%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     61.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 397632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   36800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   19840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  434432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                35136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66680834500                       # Total gap between requests
system.mem_ctrls.avgGap                    9088296.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       136192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       261440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2042443.708493319573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3920762.476125568617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 297536.442496677162                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          549                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60964500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    123141750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1250151797500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28648.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26425.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2277143529.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11809560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6254160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26432280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             882180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5263162320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3461400240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22690605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31460545860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.807404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58954855000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2226380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5499672500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6654480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3510375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17928540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5263162320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2109221160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23829282240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31230495135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.357380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61929734250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2226380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2524793250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34370099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34370099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34370099                       # number of overall hits
system.cpu.icache.overall_hits::total        34370099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        30397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          30397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        30397                       # number of overall misses
system.cpu.icache.overall_misses::total         30397                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    564343497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    564343497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    564343497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    564343497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34400496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34400496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34400496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34400496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18565.762970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18565.762970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18565.762970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18565.762970                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          894                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        26039                       # number of writebacks
system.cpu.icache.writebacks::total             26039                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3761                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3761                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3761                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3761                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        26636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        26636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        26636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    467766997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    467766997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    467766997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    467766997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000774                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000774                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17561.458064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17561.458064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17561.458064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17561.458064                       # average overall mshr miss latency
system.cpu.icache.replacements                  26039                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34370099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34370099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        30397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         30397                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    564343497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    564343497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34400496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34400496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18565.762970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18565.762970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        26636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    467766997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    467766997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17561.458064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17561.458064                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           446.275795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34396734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1291.411076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   446.275795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.871632                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.871632                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68827627                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68827627                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     54743911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         54743911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     54743911                       # number of overall hits
system.cpu.dcache.overall_hits::total        54743911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1096349                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1096349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1096349                       # number of overall misses
system.cpu.dcache.overall_misses::total       1096349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12530914487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12530914487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12530914487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12530914487                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55840260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55840260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55840260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55840260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019634                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019634                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019634                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019634                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11429.676578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11429.676578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11429.676578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11429.676578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7020                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.294221                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       518799                       # number of writebacks
system.cpu.dcache.writebacks::total            518799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       519275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       519275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       519275                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       519275                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       577074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       577074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       577074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       577074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7364043488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7364043488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7364043488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7364043488                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12761.003767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12761.003767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12761.003767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12761.003767                       # average overall mshr miss latency
system.cpu.dcache.replacements                 576490                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35939656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35939656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1058684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1058684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11985801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11985801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     36998340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36998340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11321.415550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11321.415550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       489812                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       489812                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       568872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       568872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7196979500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7196979500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12651.316113                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12651.316113                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18804255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18804255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    545112987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    545112987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14472.666587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14472.666587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    167063988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    167063988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20368.689100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20368.689100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66680907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.193297                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55320985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            577002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.876591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.193297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         112257522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        112257522                       # Number of data accesses

---------- End Simulation Statistics   ----------
