Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/knightcm/CSSE 232/Interrupt_File/Interrupt_Register_Interrupt_Register_sch_tb_isim_beh.exe -prj /home/knightcm/CSSE 232/Interrupt_File/Interrupt_Register_Interrupt_Register_sch_tb_beh.prj work.Interrupt_Register_Interrupt_Register_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/knightcm/CSSE 232/Interrupt_File/Interrupt_Register.vf" into library work
Analyzing Verilog file "/home/knightcm/CSSE 232/Interrupt_File/testIntwithCLK.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94664 KB
Fuse CPU Usage: 930 ms
Compiling module FDRSE
Compiling module GND
Compiling module AND4
Compiling module INV
Compiling module Decoder3b8_MUSER_Interrupt_Regis...
Compiling module Interrupt_Register
Compiling module Interrupt_Register_Interrupt_Reg...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /home/knightcm/CSSE 232/Interrupt_File/Interrupt_Register_Interrupt_Register_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179220 KB
Fuse CPU Usage: 950 ms
GCC CPU Usage: 380 ms
