Vivado Simulator 2017.2
Time resolution is 1 ps
$finish called at time : 1 us : File "C:/FPGA_EGR680/time_multiplexed/time_multiplexed.srcs/sim_1/new/clk_div_tp.v" Line 54
