0.7
2020.2
May  7 2023
15:24:31
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/AESL_axi_s_in_stream.v,1750810213,systemVerilog,,,,AESL_axi_s_in_stream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/AESL_axi_s_out_stream.v,1750810213,systemVerilog,,,,AESL_axi_s_out_stream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1750810213,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1750810213,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/AESL_fifo.v,1750810213,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/csv_file_dump.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/dataflow_monitor.sv,1750810213,systemVerilog,D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/nodf_module_interface.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/upc_loop_interface.svh,,D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/dump_file_agent.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/csv_file_dump.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/sample_agent.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/loop_sample_agent.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/sample_manager.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/nodf_module_interface.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/nodf_module_monitor.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/upc_loop_interface.svh;D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/dump_file_agent.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32.autotb.v,1750810213,systemVerilog,,,D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fifo_para.vh,apatb_fft32_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32.v,1750810157,systemVerilog,,,,fft32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_fft32_Pipeline_input_loop.v,1750810156,systemVerilog,,,,fft32_fft32_Pipeline_input_loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_fft32_Pipeline_output_loop.v,1750810157,systemVerilog,,,,fft32_fft32_Pipeline_output_loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_flow_control_loop_pipe_sequential_init.v,1750810159,systemVerilog,,,,fft32_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.v,1750810156,systemVerilog,,,,fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.v,1750810156,systemVerilog,,,,fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_generic_sincos_16_4_s.v,1750810157,systemVerilog,,,,fft32_generic_sincos_16_4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mac_muladd_16s_14s_28s_28_4_1.v,1750810159,systemVerilog,,,,fft32_mac_muladd_16s_14s_28s_28_4_1;fft32_mac_muladd_16s_14s_28s_28_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mac_muladd_2ns_16ns_18ns_18_4_1.v,1750810159,systemVerilog,,,,fft32_mac_muladd_2ns_16ns_18ns_18_4_1;fft32_mac_muladd_2ns_16ns_18ns_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mac_mulsub_16s_14s_28s_28_4_1.v,1750810159,systemVerilog,,,,fft32_mac_mulsub_16s_14s_28s_28_4_1;fft32_mac_mulsub_16s_14s_28s_28_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mul_14ns_22ns_35_1_1.v,1750810156,systemVerilog,,,,fft32_mul_14ns_22ns_35_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mul_16s_14s_28_1_1.v,1750810157,systemVerilog,,,,fft32_mul_16s_14s_28_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_mux_32_5_16_1_1.v,1750810159,systemVerilog,,,,fft32_mux_32_5_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fft32_regslice_both.v,1750810159,systemVerilog,,,,fft32_regslice_both;fft32_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/fifo_para.vh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/loop_sample_agent.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/nodf_module_interface.svh,1750810213,verilog,,,,nodf_module_intf,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/nodf_module_monitor.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/sample_agent.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/sample_manager.svh,1750810213,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/upc_loop_interface.svh,1750810213,verilog,,,,upc_loop_intf,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/solution1/sim/verilog/upc_loop_monitor.svh,1750810213,verilog,,,,,,,,,,,,
