{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555972245111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555972245112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 18:30:44 2019 " "Processing started: Mon Apr 22 18:30:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555972245112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555972245112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555972245112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555972245782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555972246562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555972246562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32bit_arrayMultiplier " "Elaborating entity \"Arena_32bit_arrayMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555972246622 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst10 " "Primitive \"AND2\" of instance \"inst10\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -168 576 624 -104 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555972246652 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -168 464 512 -104 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555972246652 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst8 " "Primitive \"AND2\" of instance \"inst8\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -168 808 856 -104 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555972246652 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst9 " "Primitive \"AND2\" of instance \"inst9\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -168 688 736 -104 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555972246652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitInput Arena_32bitInput:inst " "Elaborating entity \"Arena_32bitInput\" for hierarchy \"Arena_32bitInput:inst\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 80 1112 1392 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555972246662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_A_In Arena_32bitInput.vhd(20) " "VHDL Process Statement warning at Arena_32bitInput.vhd(20): signal \"Arena_A_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_B_In Arena_32bitInput.vhd(26) " "VHDL Process Statement warning at Arena_32bitInput.vhd(26): signal \"Arena_B_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_A_out Arena_32bitInput.vhd(17) " "VHDL Process Statement warning at Arena_32bitInput.vhd(17): inferring latch(es) for signal or variable \"Arena_A_out\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_B_out Arena_32bitInput.vhd(17) " "VHDL Process Statement warning at Arena_32bitInput.vhd(17): inferring latch(es) for signal or variable \"Arena_B_out\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[0\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[0\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[1\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[1\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[2\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[2\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[3\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[3\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[4\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[4\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[5\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[5\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[6\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[6\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[7\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[7\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[8\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[8\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[9\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[9\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[10\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[10\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[11\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[11\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[12\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[12\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[13\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[13\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[14\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[14\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[15\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[15\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[0\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[0\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[1\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[1\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[2\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[2\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[3\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[3\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246662 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[4\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[4\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[5\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[5\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[6\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[6\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[7\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[7\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[8\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[8\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[9\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[9\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[10\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[10\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[11\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[11\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[12\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[12\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[13\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[13\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[14\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[14\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[15\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[15\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555972246672 "|Arena_32bitInput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_fullAdder Arena_fullAdder:inst12 " "Elaborating entity \"Arena_fullAdder\" for hierarchy \"Arena_fullAdder:inst12\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "inst12" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 464 808 1032 576 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555972246672 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 Arena_fullAdder:inst33\|Arena_Cin_fa " "Net \"gdfx_temp0\", which fans out to \"Arena_fullAdder:inst33\|Arena_Cin_fa\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Arena_fullAdder:inst20\|Arena_Sum_fa " "Net is fed by \"Arena_fullAdder:inst20\|Arena_Sum_fa\"" {  } { { "Arena_fullAdder.vhd" "Arena_Sum_fa" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555972246784 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Arena_fullAdder:inst32\|Arena_Cout_fa " "Net is fed by \"Arena_fullAdder:inst32\|Arena_Cout_fa\"" {  } { { "Arena_fullAdder.vhd" "Arena_Cout_fa" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555972246784 ""}  } { { "Arena_fullAdder.vhd" "Arena_Cin_fa" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1555972246784 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555972246974 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 18:30:46 2019 " "Processing ended: Mon Apr 22 18:30:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555972246974 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555972246974 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555972246974 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555972246974 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555972247584 ""}
