/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [16:0] _02_;
  reg [13:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  reg [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(in_data[119] ? celloutsig_1_2z[7] : celloutsig_1_4z[10]);
  assign celloutsig_0_27z = !(celloutsig_0_1z ? celloutsig_0_26z : celloutsig_0_3z);
  assign celloutsig_0_2z = ~celloutsig_0_0z[6];
  assign celloutsig_1_18z = ~celloutsig_1_16z;
  assign celloutsig_0_11z = ~celloutsig_0_9z[2];
  assign celloutsig_1_16z = ~((_00_ | celloutsig_1_6z) & celloutsig_1_9z[3]);
  assign celloutsig_0_26z = ~((celloutsig_0_4z | celloutsig_0_0z[13]) & in_data[75]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_0z[4] | in_data[92]));
  assign celloutsig_0_5z = ~((in_data[52] | celloutsig_0_0z[5]) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_57z = ~(celloutsig_0_27z ^ celloutsig_0_11z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[3] ^ celloutsig_1_0z[2]);
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[160], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_1_8z[6:3], celloutsig_1_0z };
  assign { _01_[7:1], _00_ } = _14_;
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_0_9z[4], celloutsig_0_3z, celloutsig_0_9z[2:0], celloutsig_0_3z, celloutsig_0_9z[4], celloutsig_0_3z, celloutsig_0_9z[2:0], celloutsig_0_9z[4], celloutsig_0_3z, celloutsig_0_9z[2:0], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_0z[3] ? in_data[124:100] : { in_data[173:167], celloutsig_1_1z };
  assign { celloutsig_0_9z[4], celloutsig_0_9z[2:0] } = celloutsig_0_1z ? { celloutsig_0_5z, celloutsig_0_8z, 1'h1, celloutsig_0_2z } : { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, 1'h0 };
  assign celloutsig_1_0z = - in_data[135:132];
  assign celloutsig_1_9z = - { in_data[115:110], celloutsig_1_6z };
  assign celloutsig_0_18z = - _02_[15:5];
  assign celloutsig_0_20z = - { celloutsig_0_7z[7], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_58z = { celloutsig_0_18z[10], celloutsig_0_27z, celloutsig_0_57z } >> celloutsig_0_20z;
  assign celloutsig_1_8z = celloutsig_1_4z >> { celloutsig_1_2z[16:10], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_4z = celloutsig_1_2z[13:2] >>> celloutsig_1_2z[17:6];
  assign celloutsig_0_7z = { celloutsig_0_0z[13:2], celloutsig_0_2z } >>> { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[135:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[189:176], celloutsig_1_0z };
  assign celloutsig_0_8z = ~((in_data[54] & celloutsig_0_6z) | celloutsig_0_1z);
  assign celloutsig_0_14z = ~((celloutsig_0_8z & _02_[2]) | celloutsig_0_0z[5]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[25:12];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_4z[7:3], celloutsig_1_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z[15] & celloutsig_1_4z[8]) | (celloutsig_1_4z[7] & celloutsig_1_8z[8]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z[1] & celloutsig_1_2z[18]) | (celloutsig_1_6z & celloutsig_1_11z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_2z) | (celloutsig_0_1z & in_data[38]));
  assign celloutsig_0_1z = ~((in_data[68] & in_data[89]) | (in_data[37] & celloutsig_0_0z[3]));
  assign _01_[0] = _00_;
  assign celloutsig_0_9z[3] = celloutsig_0_3z;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
