#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 20 22:00:57 2023
# Process ID: 10108
# Current directory: D:/OneDrive - zju.edu.cn/fpga/learn/led_flash
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5392 D:\OneDrive - zju.edu.cn\fpga\learn\led_flash\led_flash.xpr
# Log file: D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/vivado.log
# Journal file: D:/OneDrive - zju.edu.cn/fpga/learn/led_flash\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2021/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.082 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_led_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx2021/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sim_1/new/tb_led_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
"xelab -wto 1865027264fd4a0aa56ea82cfd5202d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_led_tb_behav xil_defaultlib.tb_led_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2021/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1865027264fd4a0aa56ea82cfd5202d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_led_tb_behav xil_defaultlib.tb_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" Line 1. Module led_flash doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" Line 1. Module led_flash doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_flash
Compiling module xil_defaultlib.tb_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_led_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_led_tb_behav -key {Behavioral:sim_1:Functional:tb_led_tb} -tclbatch {tb_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1136.082 ; gain = 0.000
run all
$stop called at time : 2000000201 ns : File "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sim_1/new/tb_led_flash.v" Line 25
run: Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 1136.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_led_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx2021/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_led_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_led_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_flash
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sim_1/new/tb_led_flash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_led_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
"xelab -wto 1865027264fd4a0aa56ea82cfd5202d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_led_tb_behav xil_defaultlib.tb_led_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2021/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1865027264fd4a0aa56ea82cfd5202d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_led_tb_behav xil_defaultlib.tb_led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" Line 1. Module led_flash doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.srcs/sources_1/new/led_flash.v" Line 1. Module led_flash doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_flash
Compiling module xil_defaultlib.tb_led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_led_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive - zju.edu.cn/fpga/learn/led_flash/led_flash.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_led_tb_behav -key {Behavioral:sim_1:Functional:tb_led_tb} -tclbatch {tb_led_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_led_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_led_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.082 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:38 ; elapsed = 00:01:28 . Memory (MB): peak = 1136.082 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1304.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.535 ; gain = 437.453
set_property IOSTANDARD LVCMOS33 [get_ports [list {counter[24]} {counter[23]} {counter[22]} {counter[21]} {counter[20]} {counter[19]} {counter[18]} {counter[17]} {counter[16]} {counter[15]} {counter[14]} {counter[13]} {counter[12]} {counter[11]} {counter[10]} {counter[9]} {counter[8]} {counter[7]} {counter[6]} {counter[5]} {counter[4]} {counter[3]} {counter[2]} {counter[1]} {counter[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset_n]]
place_ports Led E21
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 22:17:19 2023...
