// Seed: 2154501357
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
  tri id_2;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    output logic id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8
);
  initial begin : LABEL_0
    $clog2(49);
    ;
    if (1 || 1 !== 1)
      if (1'b0) id_5 <= id_7 != -1'b0;
      else SystemTFIdentifier(id_7);
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
