# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../activity1.srcs/sources_1/new/mpx_2x1.vhd" \
"../../../../activity1.srcs/sources_1/new/mpx_4x1.vhd" \
"../../../../activity1.srcs/sources_1/new/mpx_8x1.vhd" \
"../../../../activity1.srcs/sim_1/new/mpx_8x1_tb.vhd" \

# Do not sort compile order
nosort
