// Seed: 2091258900
`timescale 1 ps / 1 ps
module module_0 (
    output reg id_0,
    output id_1
);
  logic id_3;
  always @(negedge 1) begin
    id_2 <= (id_2) && id_2;
    id_1 <= (1);
    id_0 <= 1;
  end
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
