INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/carry_look_ahad_adder/carry_look_ahad_adder.srcs/sources_1/new/claa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module claa
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/admin/VIVADO project/carry_look_ahad_adder/carry_look_ahad_adder.srcs/sources_1/new/claa.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/carry_look_ahad_adder/carry_look_ahad_adder.srcs/sim_1/new/t_claa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_claa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/carry_look_ahad_adder/carry_look_ahad_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
