
HypoDetectDevice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006904  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08006a48  08006a48  00016a48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006da0  08006da0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006da0  08006da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006da8  08006da8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006da8  08006da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dac  08006dac  00016dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006db0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f8  200001dc  08006f8c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007d4  08006f8c  000207d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f368  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ebb  00000000  00000000  0002f56d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ea8  00000000  00000000  00031428  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd8  00000000  00000000  000322d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017a47  00000000  00000000  000330a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b12c  00000000  00000000  0004aaef  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00091db1  00000000  00000000  00055c1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e79cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c58  00000000  00000000  000e7a48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	08006a2c 	.word	0x08006a2c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	08006a2c 	.word	0x08006a2c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b974 	b.w	8000e58 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	4604      	mov	r4, r0
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14b      	bne.n	8000c2e <__udivmoddi4+0xa6>
 8000b96:	428a      	cmp	r2, r1
 8000b98:	4615      	mov	r5, r2
 8000b9a:	d967      	bls.n	8000c6c <__udivmoddi4+0xe4>
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b14a      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba2:	f1c2 0720 	rsb	r7, r2, #32
 8000ba6:	fa01 f302 	lsl.w	r3, r1, r2
 8000baa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bae:	4095      	lsls	r5, r2
 8000bb0:	ea47 0c03 	orr.w	ip, r7, r3
 8000bb4:	4094      	lsls	r4, r2
 8000bb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bba:	fbbc f7fe 	udiv	r7, ip, lr
 8000bbe:	fa1f f885 	uxth.w	r8, r5
 8000bc2:	fb0e c317 	mls	r3, lr, r7, ip
 8000bc6:	fb07 f908 	mul.w	r9, r7, r8
 8000bca:	0c21      	lsrs	r1, r4, #16
 8000bcc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bd0:	4599      	cmp	r9, r3
 8000bd2:	d909      	bls.n	8000be8 <__udivmoddi4+0x60>
 8000bd4:	18eb      	adds	r3, r5, r3
 8000bd6:	f107 31ff 	add.w	r1, r7, #4294967295
 8000bda:	f080 811c 	bcs.w	8000e16 <__udivmoddi4+0x28e>
 8000bde:	4599      	cmp	r9, r3
 8000be0:	f240 8119 	bls.w	8000e16 <__udivmoddi4+0x28e>
 8000be4:	3f02      	subs	r7, #2
 8000be6:	442b      	add	r3, r5
 8000be8:	eba3 0309 	sub.w	r3, r3, r9
 8000bec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bf4:	fb00 f108 	mul.w	r1, r0, r8
 8000bf8:	b2a4      	uxth	r4, r4
 8000bfa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfe:	42a1      	cmp	r1, r4
 8000c00:	d909      	bls.n	8000c16 <__udivmoddi4+0x8e>
 8000c02:	192c      	adds	r4, r5, r4
 8000c04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c08:	f080 8107 	bcs.w	8000e1a <__udivmoddi4+0x292>
 8000c0c:	42a1      	cmp	r1, r4
 8000c0e:	f240 8104 	bls.w	8000e1a <__udivmoddi4+0x292>
 8000c12:	3802      	subs	r0, #2
 8000c14:	442c      	add	r4, r5
 8000c16:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c1a:	2700      	movs	r7, #0
 8000c1c:	1a64      	subs	r4, r4, r1
 8000c1e:	b11e      	cbz	r6, 8000c28 <__udivmoddi4+0xa0>
 8000c20:	2300      	movs	r3, #0
 8000c22:	40d4      	lsrs	r4, r2
 8000c24:	e9c6 4300 	strd	r4, r3, [r6]
 8000c28:	4639      	mov	r1, r7
 8000c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2e:	428b      	cmp	r3, r1
 8000c30:	d909      	bls.n	8000c46 <__udivmoddi4+0xbe>
 8000c32:	2e00      	cmp	r6, #0
 8000c34:	f000 80ec 	beq.w	8000e10 <__udivmoddi4+0x288>
 8000c38:	2700      	movs	r7, #0
 8000c3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c3e:	4638      	mov	r0, r7
 8000c40:	4639      	mov	r1, r7
 8000c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c46:	fab3 f783 	clz	r7, r3
 8000c4a:	2f00      	cmp	r7, #0
 8000c4c:	d148      	bne.n	8000ce0 <__udivmoddi4+0x158>
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d302      	bcc.n	8000c58 <__udivmoddi4+0xd0>
 8000c52:	4282      	cmp	r2, r0
 8000c54:	f200 80fb 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000c58:	1a84      	subs	r4, r0, r2
 8000c5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c5e:	2001      	movs	r0, #1
 8000c60:	469c      	mov	ip, r3
 8000c62:	2e00      	cmp	r6, #0
 8000c64:	d0e0      	beq.n	8000c28 <__udivmoddi4+0xa0>
 8000c66:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c6a:	e7dd      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000c6c:	b902      	cbnz	r2, 8000c70 <__udivmoddi4+0xe8>
 8000c6e:	deff      	udf	#255	; 0xff
 8000c70:	fab2 f282 	clz	r2, r2
 8000c74:	2a00      	cmp	r2, #0
 8000c76:	f040 808f 	bne.w	8000d98 <__udivmoddi4+0x210>
 8000c7a:	2701      	movs	r7, #1
 8000c7c:	1b49      	subs	r1, r1, r5
 8000c7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c82:	fa1f f985 	uxth.w	r9, r5
 8000c86:	fbb1 fef8 	udiv	lr, r1, r8
 8000c8a:	fb08 111e 	mls	r1, r8, lr, r1
 8000c8e:	fb09 f00e 	mul.w	r0, r9, lr
 8000c92:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c96:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c9a:	4298      	cmp	r0, r3
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x126>
 8000c9e:	18eb      	adds	r3, r5, r3
 8000ca0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000ca4:	d202      	bcs.n	8000cac <__udivmoddi4+0x124>
 8000ca6:	4298      	cmp	r0, r3
 8000ca8:	f200 80cd 	bhi.w	8000e46 <__udivmoddi4+0x2be>
 8000cac:	468e      	mov	lr, r1
 8000cae:	1a1b      	subs	r3, r3, r0
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	fb09 f900 	mul.w	r9, r9, r0
 8000cbc:	b2a4      	uxth	r4, r4
 8000cbe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc2:	45a1      	cmp	r9, r4
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0x14e>
 8000cc6:	192c      	adds	r4, r5, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x14c>
 8000cce:	45a1      	cmp	r9, r4
 8000cd0:	f200 80b6 	bhi.w	8000e40 <__udivmoddi4+0x2b8>
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	eba4 0409 	sub.w	r4, r4, r9
 8000cda:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000cde:	e79e      	b.n	8000c1e <__udivmoddi4+0x96>
 8000ce0:	f1c7 0520 	rsb	r5, r7, #32
 8000ce4:	40bb      	lsls	r3, r7
 8000ce6:	fa22 fc05 	lsr.w	ip, r2, r5
 8000cea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cee:	fa21 f405 	lsr.w	r4, r1, r5
 8000cf2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cf6:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cfa:	fa1f f88c 	uxth.w	r8, ip
 8000cfe:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d02:	fa20 f305 	lsr.w	r3, r0, r5
 8000d06:	40b9      	lsls	r1, r7
 8000d08:	fb09 fa08 	mul.w	sl, r9, r8
 8000d0c:	4319      	orrs	r1, r3
 8000d0e:	0c0b      	lsrs	r3, r1, #16
 8000d10:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d14:	45a2      	cmp	sl, r4
 8000d16:	fa02 f207 	lsl.w	r2, r2, r7
 8000d1a:	fa00 f307 	lsl.w	r3, r0, r7
 8000d1e:	d90b      	bls.n	8000d38 <__udivmoddi4+0x1b0>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d28:	f080 8088 	bcs.w	8000e3c <__udivmoddi4+0x2b4>
 8000d2c:	45a2      	cmp	sl, r4
 8000d2e:	f240 8085 	bls.w	8000e3c <__udivmoddi4+0x2b4>
 8000d32:	f1a9 0902 	sub.w	r9, r9, #2
 8000d36:	4464      	add	r4, ip
 8000d38:	eba4 040a 	sub.w	r4, r4, sl
 8000d3c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d40:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d44:	fb00 fa08 	mul.w	sl, r0, r8
 8000d48:	b289      	uxth	r1, r1
 8000d4a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000d4e:	45a2      	cmp	sl, r4
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x1dc>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5a:	d26b      	bcs.n	8000e34 <__udivmoddi4+0x2ac>
 8000d5c:	45a2      	cmp	sl, r4
 8000d5e:	d969      	bls.n	8000e34 <__udivmoddi4+0x2ac>
 8000d60:	3802      	subs	r0, #2
 8000d62:	4464      	add	r4, ip
 8000d64:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d68:	fba0 8902 	umull	r8, r9, r0, r2
 8000d6c:	eba4 040a 	sub.w	r4, r4, sl
 8000d70:	454c      	cmp	r4, r9
 8000d72:	4641      	mov	r1, r8
 8000d74:	46ce      	mov	lr, r9
 8000d76:	d354      	bcc.n	8000e22 <__udivmoddi4+0x29a>
 8000d78:	d051      	beq.n	8000e1e <__udivmoddi4+0x296>
 8000d7a:	2e00      	cmp	r6, #0
 8000d7c:	d069      	beq.n	8000e52 <__udivmoddi4+0x2ca>
 8000d7e:	1a5a      	subs	r2, r3, r1
 8000d80:	eb64 040e 	sbc.w	r4, r4, lr
 8000d84:	fa04 f505 	lsl.w	r5, r4, r5
 8000d88:	fa22 f307 	lsr.w	r3, r2, r7
 8000d8c:	40fc      	lsrs	r4, r7
 8000d8e:	431d      	orrs	r5, r3
 8000d90:	e9c6 5400 	strd	r5, r4, [r6]
 8000d94:	2700      	movs	r7, #0
 8000d96:	e747      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000d98:	4095      	lsls	r5, r2
 8000d9a:	f1c2 0320 	rsb	r3, r2, #32
 8000d9e:	fa21 f003 	lsr.w	r0, r1, r3
 8000da2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000da6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000daa:	fa1f f985 	uxth.w	r9, r5
 8000dae:	fb08 0017 	mls	r0, r8, r7, r0
 8000db2:	fa24 f303 	lsr.w	r3, r4, r3
 8000db6:	4091      	lsls	r1, r2
 8000db8:	fb07 fc09 	mul.w	ip, r7, r9
 8000dbc:	430b      	orrs	r3, r1
 8000dbe:	0c19      	lsrs	r1, r3, #16
 8000dc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dc4:	458c      	cmp	ip, r1
 8000dc6:	fa04 f402 	lsl.w	r4, r4, r2
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x254>
 8000dcc:	1869      	adds	r1, r5, r1
 8000dce:	f107 30ff 	add.w	r0, r7, #4294967295
 8000dd2:	d231      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000dd4:	458c      	cmp	ip, r1
 8000dd6:	d92f      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000dd8:	3f02      	subs	r7, #2
 8000dda:	4429      	add	r1, r5
 8000ddc:	eba1 010c 	sub.w	r1, r1, ip
 8000de0:	fbb1 f0f8 	udiv	r0, r1, r8
 8000de4:	fb08 1c10 	mls	ip, r8, r0, r1
 8000de8:	fb00 fe09 	mul.w	lr, r0, r9
 8000dec:	b299      	uxth	r1, r3
 8000dee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x27e>
 8000df6:	1869      	adds	r1, r5, r1
 8000df8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfc:	d218      	bcs.n	8000e30 <__udivmoddi4+0x2a8>
 8000dfe:	458e      	cmp	lr, r1
 8000e00:	d916      	bls.n	8000e30 <__udivmoddi4+0x2a8>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4429      	add	r1, r5
 8000e06:	eba1 010e 	sub.w	r1, r1, lr
 8000e0a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e0e:	e73a      	b.n	8000c86 <__udivmoddi4+0xfe>
 8000e10:	4637      	mov	r7, r6
 8000e12:	4630      	mov	r0, r6
 8000e14:	e708      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000e16:	460f      	mov	r7, r1
 8000e18:	e6e6      	b.n	8000be8 <__udivmoddi4+0x60>
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	e6fb      	b.n	8000c16 <__udivmoddi4+0x8e>
 8000e1e:	4543      	cmp	r3, r8
 8000e20:	d2ab      	bcs.n	8000d7a <__udivmoddi4+0x1f2>
 8000e22:	ebb8 0102 	subs.w	r1, r8, r2
 8000e26:	eb69 020c 	sbc.w	r2, r9, ip
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	4696      	mov	lr, r2
 8000e2e:	e7a4      	b.n	8000d7a <__udivmoddi4+0x1f2>
 8000e30:	4618      	mov	r0, r3
 8000e32:	e7e8      	b.n	8000e06 <__udivmoddi4+0x27e>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e795      	b.n	8000d64 <__udivmoddi4+0x1dc>
 8000e38:	4607      	mov	r7, r0
 8000e3a:	e7cf      	b.n	8000ddc <__udivmoddi4+0x254>
 8000e3c:	4681      	mov	r9, r0
 8000e3e:	e77b      	b.n	8000d38 <__udivmoddi4+0x1b0>
 8000e40:	3802      	subs	r0, #2
 8000e42:	442c      	add	r4, r5
 8000e44:	e747      	b.n	8000cd6 <__udivmoddi4+0x14e>
 8000e46:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4a:	442b      	add	r3, r5
 8000e4c:	e72f      	b.n	8000cae <__udivmoddi4+0x126>
 8000e4e:	4638      	mov	r0, r7
 8000e50:	e707      	b.n	8000c62 <__udivmoddi4+0xda>
 8000e52:	4637      	mov	r7, r6
 8000e54:	e6e8      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000e56:	bf00      	nop

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e66:	2003      	movs	r0, #3
 8000e68:	f000 f932 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f000 f80d 	bl	8000e8c <HAL_InitTick>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	71fb      	strb	r3, [r7, #7]
 8000e7c:	e001      	b.n	8000e82 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e7e:	f002 ffbb 	bl	8003df8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e82:	79fb      	ldrb	r3, [r7, #7]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e94:	2300      	movs	r3, #0
 8000e96:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e98:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <HAL_InitTick+0x68>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d022      	beq.n	8000ee6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ea0:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <HAL_InitTick+0x6c>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4b13      	ldr	r3, [pc, #76]	; (8000ef4 <HAL_InitTick+0x68>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8000eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f940 	bl	800113a <HAL_SYSTICK_Config>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d10f      	bne.n	8000ee0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b0f      	cmp	r3, #15
 8000ec4:	d809      	bhi.n	8000eda <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	f04f 30ff 	mov.w	r0, #4294967295
 8000ece:	f000 f90a 	bl	80010e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	; (8000efc <HAL_InitTick+0x70>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6013      	str	r3, [r2, #0]
 8000ed8:	e007      	b.n	8000eea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	73fb      	strb	r3, [r7, #15]
 8000ede:	e004      	b.n	8000eea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	73fb      	strb	r3, [r7, #15]
 8000ee4:	e001      	b.n	8000eea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000004 	.word	0x20000004
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	20000000 	.word	0x20000000

08000f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f04:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <HAL_IncTick+0x1c>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <HAL_IncTick+0x20>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	4a03      	ldr	r2, [pc, #12]	; (8000f1c <HAL_IncTick+0x1c>)
 8000f10:	6013      	str	r3, [r2, #0]
}
 8000f12:	bf00      	nop
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000218 	.word	0x20000218
 8000f20:	20000004 	.word	0x20000004

08000f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b02      	ldr	r3, [pc, #8]	; (8000f34 <HAL_GetTick+0x10>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	20000218 	.word	0x20000218

08000f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f54:	4013      	ands	r3, r2
 8000f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f6a:	4a04      	ldr	r2, [pc, #16]	; (8000f7c <__NVIC_SetPriorityGrouping+0x44>)
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	60d3      	str	r3, [r2, #12]
}
 8000f70:	bf00      	nop
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f84:	4b04      	ldr	r3, [pc, #16]	; (8000f98 <__NVIC_GetPriorityGrouping+0x18>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	f003 0307 	and.w	r3, r3, #7
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	db0b      	blt.n	8000fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	f003 021f 	and.w	r2, r3, #31
 8000fb4:	4906      	ldr	r1, [pc, #24]	; (8000fd0 <__NVIC_EnableIRQ+0x34>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	095b      	lsrs	r3, r3, #5
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	e000e100 	.word	0xe000e100

08000fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db0a      	blt.n	8000ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	490c      	ldr	r1, [pc, #48]	; (8001020 <__NVIC_SetPriority+0x4c>)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ffc:	e00a      	b.n	8001014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4908      	ldr	r1, [pc, #32]	; (8001024 <__NVIC_SetPriority+0x50>)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	3b04      	subs	r3, #4
 800100c:	0112      	lsls	r2, r2, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	440b      	add	r3, r1
 8001012:	761a      	strb	r2, [r3, #24]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001028:	b480      	push	{r7}
 800102a:	b089      	sub	sp, #36	; 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f1c3 0307 	rsb	r3, r3, #7
 8001042:	2b04      	cmp	r3, #4
 8001044:	bf28      	it	cs
 8001046:	2304      	movcs	r3, #4
 8001048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3304      	adds	r3, #4
 800104e:	2b06      	cmp	r3, #6
 8001050:	d902      	bls.n	8001058 <NVIC_EncodePriority+0x30>
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3b03      	subs	r3, #3
 8001056:	e000      	b.n	800105a <NVIC_EncodePriority+0x32>
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	f04f 32ff 	mov.w	r2, #4294967295
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43da      	mvns	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	401a      	ands	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001070:	f04f 31ff 	mov.w	r1, #4294967295
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	43d9      	mvns	r1, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001080:	4313      	orrs	r3, r2
         );
}
 8001082:	4618      	mov	r0, r3
 8001084:	3724      	adds	r7, #36	; 0x24
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff90 	bl	8000fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	; (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	; (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff2d 	bl	8000f38 <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff42 	bl	8000f80 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff90 	bl	8001028 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5f 	bl	8000fd4 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff35 	bl	8000f9c <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ffa2 	bl	800108c <SysTick_Config>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d101      	bne.n	8001164 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e014      	b.n	800118e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	791b      	ldrb	r3, [r3, #4]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	d105      	bne.n	800117a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2200      	movs	r2, #0
 8001172:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f002 fe6d 	bl	8003e54 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2202      	movs	r2, #2
 800117e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2201      	movs	r2, #1
 800118a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001196:	b480      	push	{r7}
 8001198:	b087      	sub	sp, #28
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	795b      	ldrb	r3, [r3, #5]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d101      	bne.n	80011ae <HAL_DAC_ConfigChannel+0x18>
 80011aa:	2302      	movs	r3, #2
 80011ac:	e044      	b.n	8001238 <HAL_DAC_ConfigChannel+0xa2>
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2201      	movs	r2, #1
 80011b2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	2202      	movs	r2, #2
 80011b8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80011c2:	f640 72fe 	movw	r2, #4094	; 0xffe
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	697a      	ldr	r2, [r7, #20]
 80011d0:	4013      	ands	r3, r2
 80011d2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6819      	ldr	r1, [r3, #0]
 80011fc:	22c0      	movs	r2, #192	; 0xc0
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43da      	mvns	r2, r3
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	400a      	ands	r2, r1
 800120c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6819      	ldr	r1, [r3, #0]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f003 0310 	and.w	r3, r3, #16
 800121a:	22c0      	movs	r2, #192	; 0xc0
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43da      	mvns	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	400a      	ands	r2, r1
 8001228:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2201      	movs	r2, #1
 800122e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2200      	movs	r2, #0
 8001234:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	4618      	mov	r0, r3
 800123a:	371c      	adds	r7, #28
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
	...

08001244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800125a:	e154      	b.n	8001506 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	2101      	movs	r1, #1
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	fa01 f303 	lsl.w	r3, r1, r3
 8001268:	4013      	ands	r3, r2
 800126a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 8146 	beq.w	8001500 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d00b      	beq.n	8001294 <HAL_GPIO_Init+0x50>
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	2b02      	cmp	r3, #2
 8001282:	d007      	beq.n	8001294 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001288:	2b11      	cmp	r3, #17
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	2b12      	cmp	r3, #18
 8001292:	d130      	bne.n	80012f6 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4013      	ands	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	68da      	ldr	r2, [r3, #12]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80012ca:	2201      	movs	r2, #1
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	693a      	ldr	r2, [r7, #16]
 80012d6:	4013      	ands	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	091b      	lsrs	r3, r3, #4
 80012e0:	f003 0201 	and.w	r2, r3, #1
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	2203      	movs	r2, #3
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43db      	mvns	r3, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4013      	ands	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0xf2>
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b12      	cmp	r3, #18
 8001334:	d123      	bne.n	800137e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	08da      	lsrs	r2, r3, #3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3208      	adds	r2, #8
 800133e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001342:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	220f      	movs	r2, #15
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43db      	mvns	r3, r3
 8001354:	693a      	ldr	r2, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	691a      	ldr	r2, [r3, #16]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f003 0307 	and.w	r3, r3, #7
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	08da      	lsrs	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3208      	adds	r2, #8
 8001378:	6939      	ldr	r1, [r7, #16]
 800137a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	2203      	movs	r2, #3
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f003 0203 	and.w	r2, r3, #3
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 80a0 	beq.w	8001500 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c0:	4b57      	ldr	r3, [pc, #348]	; (8001520 <HAL_GPIO_Init+0x2dc>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	4a56      	ldr	r2, [pc, #344]	; (8001520 <HAL_GPIO_Init+0x2dc>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	6213      	str	r3, [r2, #32]
 80013cc:	4b54      	ldr	r3, [pc, #336]	; (8001520 <HAL_GPIO_Init+0x2dc>)
 80013ce:	6a1b      	ldr	r3, [r3, #32]
 80013d0:	f003 0301 	and.w	r3, r3, #1
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80013d8:	4a52      	ldr	r2, [pc, #328]	; (8001524 <HAL_GPIO_Init+0x2e0>)
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	089b      	lsrs	r3, r3, #2
 80013de:	3302      	adds	r3, #2
 80013e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	220f      	movs	r2, #15
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4013      	ands	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a4a      	ldr	r2, [pc, #296]	; (8001528 <HAL_GPIO_Init+0x2e4>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d019      	beq.n	8001438 <HAL_GPIO_Init+0x1f4>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a49      	ldr	r2, [pc, #292]	; (800152c <HAL_GPIO_Init+0x2e8>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d013      	beq.n	8001434 <HAL_GPIO_Init+0x1f0>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4a48      	ldr	r2, [pc, #288]	; (8001530 <HAL_GPIO_Init+0x2ec>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d00d      	beq.n	8001430 <HAL_GPIO_Init+0x1ec>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a47      	ldr	r2, [pc, #284]	; (8001534 <HAL_GPIO_Init+0x2f0>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d007      	beq.n	800142c <HAL_GPIO_Init+0x1e8>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a46      	ldr	r2, [pc, #280]	; (8001538 <HAL_GPIO_Init+0x2f4>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d101      	bne.n	8001428 <HAL_GPIO_Init+0x1e4>
 8001424:	2304      	movs	r3, #4
 8001426:	e008      	b.n	800143a <HAL_GPIO_Init+0x1f6>
 8001428:	2305      	movs	r3, #5
 800142a:	e006      	b.n	800143a <HAL_GPIO_Init+0x1f6>
 800142c:	2303      	movs	r3, #3
 800142e:	e004      	b.n	800143a <HAL_GPIO_Init+0x1f6>
 8001430:	2302      	movs	r3, #2
 8001432:	e002      	b.n	800143a <HAL_GPIO_Init+0x1f6>
 8001434:	2301      	movs	r3, #1
 8001436:	e000      	b.n	800143a <HAL_GPIO_Init+0x1f6>
 8001438:	2300      	movs	r3, #0
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	f002 0203 	and.w	r2, r2, #3
 8001440:	0092      	lsls	r2, r2, #2
 8001442:	4093      	lsls	r3, r2
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4313      	orrs	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800144a:	4936      	ldr	r1, [pc, #216]	; (8001524 <HAL_GPIO_Init+0x2e0>)
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	3302      	adds	r3, #2
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001458:	4b38      	ldr	r3, [pc, #224]	; (800153c <HAL_GPIO_Init+0x2f8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	43db      	mvns	r3, r3
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	4013      	ands	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4313      	orrs	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800147c:	4a2f      	ldr	r2, [pc, #188]	; (800153c <HAL_GPIO_Init+0x2f8>)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001482:	4b2e      	ldr	r3, [pc, #184]	; (800153c <HAL_GPIO_Init+0x2f8>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	43db      	mvns	r3, r3
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	4013      	ands	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014a6:	4a25      	ldr	r2, [pc, #148]	; (800153c <HAL_GPIO_Init+0x2f8>)
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014ac:	4b23      	ldr	r3, [pc, #140]	; (800153c <HAL_GPIO_Init+0x2f8>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4013      	ands	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014d0:	4a1a      	ldr	r2, [pc, #104]	; (800153c <HAL_GPIO_Init+0x2f8>)
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <HAL_GPIO_Init+0x2f8>)
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	43db      	mvns	r3, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014fa:	4a10      	ldr	r2, [pc, #64]	; (800153c <HAL_GPIO_Init+0x2f8>)
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	3301      	adds	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	fa22 f303 	lsr.w	r3, r2, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	f47f aea3 	bne.w	800125c <HAL_GPIO_Init+0x18>
  }
}
 8001516:	bf00      	nop
 8001518:	371c      	adds	r7, #28
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	40023800 	.word	0x40023800
 8001524:	40010000 	.word	0x40010000
 8001528:	40020000 	.word	0x40020000
 800152c:	40020400 	.word	0x40020400
 8001530:	40020800 	.word	0x40020800
 8001534:	40020c00 	.word	0x40020c00
 8001538:	40021000 	.word	0x40021000
 800153c:	40010400 	.word	0x40010400

08001540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	460b      	mov	r3, r1
 800154a:	807b      	strh	r3, [r7, #2]
 800154c:	4613      	mov	r3, r2
 800154e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001550:	787b      	ldrb	r3, [r7, #1]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001556:	887a      	ldrh	r2, [r7, #2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800155c:	e003      	b.n	8001566 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800155e:	887b      	ldrh	r3, [r7, #2]
 8001560:	041a      	lsls	r2, r3, #16
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	619a      	str	r2, [r3, #24]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001582:	887a      	ldrh	r2, [r7, #2]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	4013      	ands	r3, r2
 8001588:	041a      	lsls	r2, r3, #16
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	43d9      	mvns	r1, r3
 800158e:	887b      	ldrh	r3, [r7, #2]
 8001590:	400b      	ands	r3, r1
 8001592:	431a      	orrs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	619a      	str	r2, [r3, #24]
}
 8001598:	bf00      	nop
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
	...

080015a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e11f      	b.n	80017f6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d106      	bne.n	80015d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f002 fc82 	bl	8003ed4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2224      	movs	r2, #36	; 0x24
 80015d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 0201 	bic.w	r2, r2, #1
 80015e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001606:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001608:	f001 fae4 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 800160c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4a7b      	ldr	r2, [pc, #492]	; (8001800 <HAL_I2C_Init+0x25c>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d807      	bhi.n	8001628 <HAL_I2C_Init+0x84>
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4a7a      	ldr	r2, [pc, #488]	; (8001804 <HAL_I2C_Init+0x260>)
 800161c:	4293      	cmp	r3, r2
 800161e:	bf94      	ite	ls
 8001620:	2301      	movls	r3, #1
 8001622:	2300      	movhi	r3, #0
 8001624:	b2db      	uxtb	r3, r3
 8001626:	e006      	b.n	8001636 <HAL_I2C_Init+0x92>
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4a77      	ldr	r2, [pc, #476]	; (8001808 <HAL_I2C_Init+0x264>)
 800162c:	4293      	cmp	r3, r2
 800162e:	bf94      	ite	ls
 8001630:	2301      	movls	r3, #1
 8001632:	2300      	movhi	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e0db      	b.n	80017f6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4a72      	ldr	r2, [pc, #456]	; (800180c <HAL_I2C_Init+0x268>)
 8001642:	fba2 2303 	umull	r2, r3, r2, r3
 8001646:	0c9b      	lsrs	r3, r3, #18
 8001648:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	68ba      	ldr	r2, [r7, #8]
 800165a:	430a      	orrs	r2, r1
 800165c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4a64      	ldr	r2, [pc, #400]	; (8001800 <HAL_I2C_Init+0x25c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d802      	bhi.n	8001678 <HAL_I2C_Init+0xd4>
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	3301      	adds	r3, #1
 8001676:	e009      	b.n	800168c <HAL_I2C_Init+0xe8>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800167e:	fb02 f303 	mul.w	r3, r2, r3
 8001682:	4a63      	ldr	r2, [pc, #396]	; (8001810 <HAL_I2C_Init+0x26c>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	099b      	lsrs	r3, r3, #6
 800168a:	3301      	adds	r3, #1
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	430b      	orrs	r3, r1
 8001692:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800169e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	4956      	ldr	r1, [pc, #344]	; (8001800 <HAL_I2C_Init+0x25c>)
 80016a8:	428b      	cmp	r3, r1
 80016aa:	d80d      	bhi.n	80016c8 <HAL_I2C_Init+0x124>
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	1e59      	subs	r1, r3, #1
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80016ba:	3301      	adds	r3, #1
 80016bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	bf38      	it	cc
 80016c4:	2304      	movcc	r3, #4
 80016c6:	e04f      	b.n	8001768 <HAL_I2C_Init+0x1c4>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d111      	bne.n	80016f4 <HAL_I2C_Init+0x150>
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1e58      	subs	r0, r3, #1
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6859      	ldr	r1, [r3, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	440b      	add	r3, r1
 80016de:	fbb0 f3f3 	udiv	r3, r0, r3
 80016e2:	3301      	adds	r3, #1
 80016e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	bf0c      	ite	eq
 80016ec:	2301      	moveq	r3, #1
 80016ee:	2300      	movne	r3, #0
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	e012      	b.n	800171a <HAL_I2C_Init+0x176>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	1e58      	subs	r0, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6859      	ldr	r1, [r3, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	0099      	lsls	r1, r3, #2
 8001704:	440b      	add	r3, r1
 8001706:	fbb0 f3f3 	udiv	r3, r0, r3
 800170a:	3301      	adds	r3, #1
 800170c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001710:	2b00      	cmp	r3, #0
 8001712:	bf0c      	ite	eq
 8001714:	2301      	moveq	r3, #1
 8001716:	2300      	movne	r3, #0
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_I2C_Init+0x17e>
 800171e:	2301      	movs	r3, #1
 8001720:	e022      	b.n	8001768 <HAL_I2C_Init+0x1c4>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10e      	bne.n	8001748 <HAL_I2C_Init+0x1a4>
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1e58      	subs	r0, r3, #1
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6859      	ldr	r1, [r3, #4]
 8001732:	460b      	mov	r3, r1
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	440b      	add	r3, r1
 8001738:	fbb0 f3f3 	udiv	r3, r0, r3
 800173c:	3301      	adds	r3, #1
 800173e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001746:	e00f      	b.n	8001768 <HAL_I2C_Init+0x1c4>
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1e58      	subs	r0, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6859      	ldr	r1, [r3, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	0099      	lsls	r1, r3, #2
 8001758:	440b      	add	r3, r1
 800175a:	fbb0 f3f3 	udiv	r3, r0, r3
 800175e:	3301      	adds	r3, #1
 8001760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001764:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	6809      	ldr	r1, [r1, #0]
 800176c:	4313      	orrs	r3, r2
 800176e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69da      	ldr	r2, [r3, #28]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a1b      	ldr	r3, [r3, #32]
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001796:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6911      	ldr	r1, [r2, #16]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	68d2      	ldr	r2, [r2, #12]
 80017a2:	4311      	orrs	r1, r2
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	430b      	orrs	r3, r1
 80017aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695a      	ldr	r2, [r3, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f042 0201 	orr.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2220      	movs	r2, #32
 80017e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	000186a0 	.word	0x000186a0
 8001804:	001e847f 	.word	0x001e847f
 8001808:	003d08ff 	.word	0x003d08ff
 800180c:	431bde83 	.word	0x431bde83
 8001810:	10624dd3 	.word	0x10624dd3

08001814 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08c      	sub	sp, #48	; 0x30
 8001818:	af02      	add	r7, sp, #8
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	4608      	mov	r0, r1
 800181e:	4611      	mov	r1, r2
 8001820:	461a      	mov	r2, r3
 8001822:	4603      	mov	r3, r0
 8001824:	817b      	strh	r3, [r7, #10]
 8001826:	460b      	mov	r3, r1
 8001828:	813b      	strh	r3, [r7, #8]
 800182a:	4613      	mov	r3, r2
 800182c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800182e:	f7ff fb79 	bl	8000f24 <HAL_GetTick>
 8001832:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800183a:	b2db      	uxtb	r3, r3
 800183c:	2b20      	cmp	r3, #32
 800183e:	f040 8208 	bne.w	8001c52 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	2319      	movs	r3, #25
 8001848:	2201      	movs	r2, #1
 800184a:	497b      	ldr	r1, [pc, #492]	; (8001a38 <HAL_I2C_Mem_Read+0x224>)
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f000 faef 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001858:	2302      	movs	r3, #2
 800185a:	e1fb      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001862:	2b01      	cmp	r3, #1
 8001864:	d101      	bne.n	800186a <HAL_I2C_Mem_Read+0x56>
 8001866:	2302      	movs	r3, #2
 8001868:	e1f4      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2201      	movs	r2, #1
 800186e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b01      	cmp	r3, #1
 800187e:	d007      	beq.n	8001890 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0201 	orr.w	r2, r2, #1
 800188e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800189e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2222      	movs	r2, #34	; 0x22
 80018a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2240      	movs	r2, #64	; 0x40
 80018ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2200      	movs	r2, #0
 80018b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80018c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	4a5b      	ldr	r2, [pc, #364]	; (8001a3c <HAL_I2C_Mem_Read+0x228>)
 80018d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018d2:	88f8      	ldrh	r0, [r7, #6]
 80018d4:	893a      	ldrh	r2, [r7, #8]
 80018d6:	8979      	ldrh	r1, [r7, #10]
 80018d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018da:	9301      	str	r3, [sp, #4]
 80018dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	4603      	mov	r3, r0
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f000 f9bc 	bl	8001c60 <I2C_RequestMemoryRead>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e1b0      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d113      	bne.n	8001922 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	623b      	str	r3, [r7, #32]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	623b      	str	r3, [r7, #32]
 800190e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	e184      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001926:	2b01      	cmp	r3, #1
 8001928:	d11b      	bne.n	8001962 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	61fb      	str	r3, [r7, #28]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	e164      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001966:	2b02      	cmp	r3, #2
 8001968:	d11b      	bne.n	80019a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001978:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001988:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	695b      	ldr	r3, [r3, #20]
 8001994:	61bb      	str	r3, [r7, #24]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	61bb      	str	r3, [r7, #24]
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	e144      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	695b      	ldr	r3, [r3, #20]
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80019b8:	e138      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019be:	2b03      	cmp	r3, #3
 80019c0:	f200 80f1 	bhi.w	8001ba6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d123      	bne.n	8001a14 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80019d0:	68f8      	ldr	r0, [r7, #12]
 80019d2:	f000 fb44 	bl	800205e <I2C_WaitOnRXNEFlagUntilTimeout>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e139      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691a      	ldr	r2, [r3, #16]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fc:	3b01      	subs	r3, #1
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a12:	e10b      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d14e      	bne.n	8001aba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a22:	2200      	movs	r2, #0
 8001a24:	4906      	ldr	r1, [pc, #24]	; (8001a40 <HAL_I2C_Mem_Read+0x22c>)
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f000 fa02 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d008      	beq.n	8001a44 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e10e      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
 8001a36:	bf00      	nop
 8001a38:	00100002 	.word	0x00100002
 8001a3c:	ffff0000 	.word	0xffff0000
 8001a40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	691a      	ldr	r2, [r3, #16]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a70:	3b01      	subs	r3, #1
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	691a      	ldr	r2, [r3, #16]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a90:	b2d2      	uxtb	r2, r2
 8001a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ab8:	e0b8      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4966      	ldr	r1, [pc, #408]	; (8001c5c <HAL_I2C_Mem_Read+0x448>)
 8001ac4:	68f8      	ldr	r0, [r7, #12]
 8001ac6:	f000 f9b3 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0bf      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b00:	3b01      	subs	r3, #1
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	494f      	ldr	r1, [pc, #316]	; (8001c5c <HAL_I2C_Mem_Read+0x448>)
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f000 f985 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e091      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	691a      	ldr	r2, [r3, #16]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	691a      	ldr	r2, [r3, #16]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b84:	1c5a      	adds	r2, r3, #1
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ba4:	e042      	b.n	8001c2c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ba8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f000 fa57 	bl	800205e <I2C_WaitOnRXNEFlagUntilTimeout>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e04c      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3b01      	subs	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d118      	bne.n	8001c2c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	691a      	ldr	r2, [r3, #16]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0c:	1c5a      	adds	r2, r3, #1
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c16:	3b01      	subs	r3, #1
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	3b01      	subs	r3, #1
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f47f aec2 	bne.w	80019ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2220      	movs	r2, #32
 8001c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001c52:	2302      	movs	r3, #2
  }
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3728      	adds	r7, #40	; 0x28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	00010004 	.word	0x00010004

08001c60 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af02      	add	r7, sp, #8
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	4608      	mov	r0, r1
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4603      	mov	r3, r0
 8001c70:	817b      	strh	r3, [r7, #10]
 8001c72:	460b      	mov	r3, r1
 8001c74:	813b      	strh	r3, [r7, #8]
 8001c76:	4613      	mov	r3, r2
 8001c78:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c88:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	f000 f8c2 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00d      	beq.n	8001cce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cc0:	d103      	bne.n	8001cca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cc8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e0aa      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cce:	897b      	ldrh	r3, [r7, #10]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001cdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	6a3a      	ldr	r2, [r7, #32]
 8001ce2:	4952      	ldr	r1, [pc, #328]	; (8001e2c <I2C_RequestMemoryRead+0x1cc>)
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f000 f8fa 	bl	8001ede <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e097      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	695b      	ldr	r3, [r3, #20]
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d0c:	6a39      	ldr	r1, [r7, #32]
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f964 	bl	8001fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00d      	beq.n	8001d36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	d107      	bne.n	8001d32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e076      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d105      	bne.n	8001d48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d3c:	893b      	ldrh	r3, [r7, #8]
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	611a      	str	r2, [r3, #16]
 8001d46:	e021      	b.n	8001d8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001d48:	893b      	ldrh	r3, [r7, #8]
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d58:	6a39      	ldr	r1, [r7, #32]
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f000 f93e 	bl	8001fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00d      	beq.n	8001d82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	d107      	bne.n	8001d7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e050      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d82:	893b      	ldrh	r3, [r7, #8]
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d8e:	6a39      	ldr	r1, [r7, #32]
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 f923 	bl	8001fdc <I2C_WaitOnTXEFlagUntilTimeout>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d00d      	beq.n	8001db8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d107      	bne.n	8001db4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001db2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e035      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dc6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f82b 	bl	8001e30 <I2C_WaitOnFlagUntilTimeout>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00d      	beq.n	8001dfc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dee:	d103      	bne.n	8001df8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e013      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001dfc:	897b      	ldrh	r3, [r7, #10]
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0e:	6a3a      	ldr	r2, [r7, #32]
 8001e10:	4906      	ldr	r1, [pc, #24]	; (8001e2c <I2C_RequestMemoryRead+0x1cc>)
 8001e12:	68f8      	ldr	r0, [r7, #12]
 8001e14:	f000 f863 	bl	8001ede <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e000      	b.n	8001e24 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	00010002 	.word	0x00010002

08001e30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e40:	e025      	b.n	8001e8e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d021      	beq.n	8001e8e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e4a:	f7ff f86b 	bl	8000f24 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d302      	bcc.n	8001e60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d116      	bne.n	8001e8e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	f043 0220 	orr.w	r2, r3, #32
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e023      	b.n	8001ed6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	0c1b      	lsrs	r3, r3, #16
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d10d      	bne.n	8001eb4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	bf0c      	ite	eq
 8001eaa:	2301      	moveq	r3, #1
 8001eac:	2300      	movne	r3, #0
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	e00c      	b.n	8001ece <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	43da      	mvns	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	bf0c      	ite	eq
 8001ec6:	2301      	moveq	r3, #1
 8001ec8:	2300      	movne	r3, #0
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	461a      	mov	r2, r3
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d0b6      	beq.n	8001e42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b084      	sub	sp, #16
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	60f8      	str	r0, [r7, #12]
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001eec:	e051      	b.n	8001f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001efc:	d123      	bne.n	8001f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f0c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001f16:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2220      	movs	r2, #32
 8001f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f043 0204 	orr.w	r2, r3, #4
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e046      	b.n	8001fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f4c:	d021      	beq.n	8001f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f4e:	f7fe ffe9 	bl	8000f24 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d302      	bcc.n	8001f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d116      	bne.n	8001f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f043 0220 	orr.w	r2, r3, #32
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e020      	b.n	8001fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	0c1b      	lsrs	r3, r3, #16
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d10c      	bne.n	8001fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	43da      	mvns	r2, r3
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	bf14      	ite	ne
 8001fae:	2301      	movne	r3, #1
 8001fb0:	2300      	moveq	r3, #0
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	e00b      	b.n	8001fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	699b      	ldr	r3, [r3, #24]
 8001fbc:	43da      	mvns	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf14      	ite	ne
 8001fc8:	2301      	movne	r3, #1
 8001fca:	2300      	moveq	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d18d      	bne.n	8001eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fe8:	e02d      	b.n	8002046 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 f88d 	bl	800210a <I2C_IsAcknowledgeFailed>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e02d      	b.n	8002056 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002000:	d021      	beq.n	8002046 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002002:	f7fe ff8f 	bl	8000f24 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	68ba      	ldr	r2, [r7, #8]
 800200e:	429a      	cmp	r2, r3
 8002010:	d302      	bcc.n	8002018 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d116      	bne.n	8002046 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2200      	movs	r2, #0
 800201c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2220      	movs	r2, #32
 8002022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	f043 0220 	orr.w	r2, r3, #32
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e007      	b.n	8002056 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002050:	2b80      	cmp	r3, #128	; 0x80
 8002052:	d1ca      	bne.n	8001fea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b084      	sub	sp, #16
 8002062:	af00      	add	r7, sp, #0
 8002064:	60f8      	str	r0, [r7, #12]
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800206a:	e042      	b.n	80020f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	2b10      	cmp	r3, #16
 8002078:	d119      	bne.n	80020ae <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f06f 0210 	mvn.w	r2, #16
 8002082:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2220      	movs	r2, #32
 800208e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e029      	b.n	8002102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020ae:	f7fe ff39 	bl	8000f24 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d302      	bcc.n	80020c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d116      	bne.n	80020f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2220      	movs	r2, #32
 80020ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	f043 0220 	orr.w	r2, r3, #32
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e007      	b.n	8002102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fc:	2b40      	cmp	r3, #64	; 0x40
 80020fe:	d1b5      	bne.n	800206c <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800211c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002120:	d11b      	bne.n	800215a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800212a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2220      	movs	r2, #32
 8002136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f043 0204 	orr.w	r2, r3, #4
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr
	...

08002168 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e31d      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217a:	4b94      	ldr	r3, [pc, #592]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002184:	4b91      	ldr	r3, [pc, #580]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d07b      	beq.n	8002292 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b08      	cmp	r3, #8
 800219e:	d006      	beq.n	80021ae <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d10f      	bne.n	80021c6 <HAL_RCC_OscConfig+0x5e>
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ac:	d10b      	bne.n	80021c6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ae:	4b87      	ldr	r3, [pc, #540]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d06a      	beq.n	8002290 <HAL_RCC_OscConfig+0x128>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d166      	bne.n	8002290 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e2f7      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d106      	bne.n	80021dc <HAL_RCC_OscConfig+0x74>
 80021ce:	4b7f      	ldr	r3, [pc, #508]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a7e      	ldr	r2, [pc, #504]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	e02d      	b.n	8002238 <HAL_RCC_OscConfig+0xd0>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10c      	bne.n	80021fe <HAL_RCC_OscConfig+0x96>
 80021e4:	4b79      	ldr	r3, [pc, #484]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a78      	ldr	r2, [pc, #480]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b76      	ldr	r3, [pc, #472]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a75      	ldr	r2, [pc, #468]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80021f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	e01c      	b.n	8002238 <HAL_RCC_OscConfig+0xd0>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b05      	cmp	r3, #5
 8002204:	d10c      	bne.n	8002220 <HAL_RCC_OscConfig+0xb8>
 8002206:	4b71      	ldr	r3, [pc, #452]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a70      	ldr	r2, [pc, #448]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800220c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002210:	6013      	str	r3, [r2, #0]
 8002212:	4b6e      	ldr	r3, [pc, #440]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a6d      	ldr	r2, [pc, #436]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	e00b      	b.n	8002238 <HAL_RCC_OscConfig+0xd0>
 8002220:	4b6a      	ldr	r3, [pc, #424]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a69      	ldr	r2, [pc, #420]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	4b67      	ldr	r3, [pc, #412]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a66      	ldr	r2, [pc, #408]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d013      	beq.n	8002268 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002240:	f7fe fe70 	bl	8000f24 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002248:	f7fe fe6c 	bl	8000f24 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b64      	cmp	r3, #100	; 0x64
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e2ad      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800225a:	4b5c      	ldr	r3, [pc, #368]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0f0      	beq.n	8002248 <HAL_RCC_OscConfig+0xe0>
 8002266:	e014      	b.n	8002292 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7fe fe5c 	bl	8000f24 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002270:	f7fe fe58 	bl	8000f24 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	; 0x64
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e299      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002282:	4b52      	ldr	r3, [pc, #328]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f0      	bne.n	8002270 <HAL_RCC_OscConfig+0x108>
 800228e:	e000      	b.n	8002292 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d05a      	beq.n	8002354 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d005      	beq.n	80022b0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	2b0c      	cmp	r3, #12
 80022a8:	d119      	bne.n	80022de <HAL_RCC_OscConfig+0x176>
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d116      	bne.n	80022de <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b0:	4b46      	ldr	r3, [pc, #280]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <HAL_RCC_OscConfig+0x160>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e276      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c8:	4b40      	ldr	r3, [pc, #256]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	021b      	lsls	r3, r3, #8
 80022d6:	493d      	ldr	r1, [pc, #244]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022dc:	e03a      	b.n	8002354 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d020      	beq.n	8002328 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e6:	4b3a      	ldr	r3, [pc, #232]	; (80023d0 <HAL_RCC_OscConfig+0x268>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7fe fe1a 	bl	8000f24 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f4:	f7fe fe16 	bl	8000f24 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e257      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002306:	4b31      	ldr	r3, [pc, #196]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0f0      	beq.n	80022f4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002312:	4b2e      	ldr	r3, [pc, #184]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	492a      	ldr	r1, [pc, #168]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
 8002326:	e015      	b.n	8002354 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002328:	4b29      	ldr	r3, [pc, #164]	; (80023d0 <HAL_RCC_OscConfig+0x268>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7fe fdf9 	bl	8000f24 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002336:	f7fe fdf5 	bl	8000f24 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e236      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002348:	4b20      	ldr	r3, [pc, #128]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1f0      	bne.n	8002336 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 80b8 	beq.w	80024d2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d170      	bne.n	800244a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002368:	4b18      	ldr	r3, [pc, #96]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_OscConfig+0x218>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e21a      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a1a      	ldr	r2, [r3, #32]
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800238c:	429a      	cmp	r2, r3
 800238e:	d921      	bls.n	80023d4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	4618      	mov	r0, r3
 8002396:	f000 fc45 	bl	8002c24 <RCC_SetFlashLatencyFromMSIRange>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e208      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	4906      	ldr	r1, [pc, #24]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	061b      	lsls	r3, r3, #24
 80023c4:	4901      	ldr	r1, [pc, #4]	; (80023cc <HAL_RCC_OscConfig+0x264>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	604b      	str	r3, [r1, #4]
 80023ca:	e020      	b.n	800240e <HAL_RCC_OscConfig+0x2a6>
 80023cc:	40023800 	.word	0x40023800
 80023d0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023d4:	4ba4      	ldr	r3, [pc, #656]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	49a1      	ldr	r1, [pc, #644]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023e6:	4ba0      	ldr	r3, [pc, #640]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	061b      	lsls	r3, r3, #24
 80023f4:	499c      	ldr	r1, [pc, #624]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 fc10 	bl	8002c24 <RCC_SetFlashLatencyFromMSIRange>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e1d3      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	0b5b      	lsrs	r3, r3, #13
 8002414:	3301      	adds	r3, #1
 8002416:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800241e:	4a92      	ldr	r2, [pc, #584]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002420:	6892      	ldr	r2, [r2, #8]
 8002422:	0912      	lsrs	r2, r2, #4
 8002424:	f002 020f 	and.w	r2, r2, #15
 8002428:	4990      	ldr	r1, [pc, #576]	; (800266c <HAL_RCC_OscConfig+0x504>)
 800242a:	5c8a      	ldrb	r2, [r1, r2]
 800242c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800242e:	4a90      	ldr	r2, [pc, #576]	; (8002670 <HAL_RCC_OscConfig+0x508>)
 8002430:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002432:	4b90      	ldr	r3, [pc, #576]	; (8002674 <HAL_RCC_OscConfig+0x50c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7fe fd28 	bl	8000e8c <HAL_InitTick>
 800243c:	4603      	mov	r3, r0
 800243e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002440:	7bfb      	ldrb	r3, [r7, #15]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d045      	beq.n	80024d2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	e1b5      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d029      	beq.n	80024a6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002452:	4b89      	ldr	r3, [pc, #548]	; (8002678 <HAL_RCC_OscConfig+0x510>)
 8002454:	2201      	movs	r2, #1
 8002456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002458:	f7fe fd64 	bl	8000f24 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002460:	f7fe fd60 	bl	8000f24 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e1a1      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002472:	4b7d      	ldr	r3, [pc, #500]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0f0      	beq.n	8002460 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800247e:	4b7a      	ldr	r3, [pc, #488]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	4977      	ldr	r1, [pc, #476]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 800248c:	4313      	orrs	r3, r2
 800248e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002490:	4b75      	ldr	r3, [pc, #468]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	061b      	lsls	r3, r3, #24
 800249e:	4972      	ldr	r1, [pc, #456]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]
 80024a4:	e015      	b.n	80024d2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024a6:	4b74      	ldr	r3, [pc, #464]	; (8002678 <HAL_RCC_OscConfig+0x510>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ac:	f7fe fd3a 	bl	8000f24 <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80024b2:	e008      	b.n	80024c6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024b4:	f7fe fd36 	bl	8000f24 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e177      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80024c6:	4b68      	ldr	r3, [pc, #416]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f0      	bne.n	80024b4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d030      	beq.n	8002540 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d016      	beq.n	8002514 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e6:	4b65      	ldr	r3, [pc, #404]	; (800267c <HAL_RCC_OscConfig+0x514>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ec:	f7fe fd1a 	bl	8000f24 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024f4:	f7fe fd16 	bl	8000f24 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e157      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002506:	4b58      	ldr	r3, [pc, #352]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0x38c>
 8002512:	e015      	b.n	8002540 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002514:	4b59      	ldr	r3, [pc, #356]	; (800267c <HAL_RCC_OscConfig+0x514>)
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251a:	f7fe fd03 	bl	8000f24 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002522:	f7fe fcff 	bl	8000f24 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e140      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002534:	4b4c      	ldr	r3, [pc, #304]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d1f0      	bne.n	8002522 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	f000 80b5 	beq.w	80026b8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254e:	2300      	movs	r3, #0
 8002550:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002552:	4b45      	ldr	r3, [pc, #276]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10d      	bne.n	800257a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255e:	4b42      	ldr	r3, [pc, #264]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	4a41      	ldr	r2, [pc, #260]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6253      	str	r3, [r2, #36]	; 0x24
 800256a:	4b3f      	ldr	r3, [pc, #252]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 800256c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002576:	2301      	movs	r3, #1
 8002578:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b41      	ldr	r3, [pc, #260]	; (8002680 <HAL_RCC_OscConfig+0x518>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d118      	bne.n	80025b8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4b3e      	ldr	r3, [pc, #248]	; (8002680 <HAL_RCC_OscConfig+0x518>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a3d      	ldr	r2, [pc, #244]	; (8002680 <HAL_RCC_OscConfig+0x518>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7fe fcc7 	bl	8000f24 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259a:	f7fe fcc3 	bl	8000f24 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b64      	cmp	r3, #100	; 0x64
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e104      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ac:	4b34      	ldr	r3, [pc, #208]	; (8002680 <HAL_RCC_OscConfig+0x518>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d106      	bne.n	80025ce <HAL_RCC_OscConfig+0x466>
 80025c0:	4b29      	ldr	r3, [pc, #164]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c4:	4a28      	ldr	r2, [pc, #160]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ca:	6353      	str	r3, [r2, #52]	; 0x34
 80025cc:	e02d      	b.n	800262a <HAL_RCC_OscConfig+0x4c2>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x488>
 80025d6:	4b24      	ldr	r3, [pc, #144]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025da:	4a23      	ldr	r2, [pc, #140]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025e0:	6353      	str	r3, [r2, #52]	; 0x34
 80025e2:	4b21      	ldr	r3, [pc, #132]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e6:	4a20      	ldr	r2, [pc, #128]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80025ec:	6353      	str	r3, [r2, #52]	; 0x34
 80025ee:	e01c      	b.n	800262a <HAL_RCC_OscConfig+0x4c2>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2b05      	cmp	r3, #5
 80025f6:	d10c      	bne.n	8002612 <HAL_RCC_OscConfig+0x4aa>
 80025f8:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025fc:	4a1a      	ldr	r2, [pc, #104]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 80025fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002602:	6353      	str	r3, [r2, #52]	; 0x34
 8002604:	4b18      	ldr	r3, [pc, #96]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002608:	4a17      	ldr	r2, [pc, #92]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 800260a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800260e:	6353      	str	r3, [r2, #52]	; 0x34
 8002610:	e00b      	b.n	800262a <HAL_RCC_OscConfig+0x4c2>
 8002612:	4b15      	ldr	r3, [pc, #84]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002616:	4a14      	ldr	r2, [pc, #80]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800261c:	6353      	str	r3, [r2, #52]	; 0x34
 800261e:	4b12      	ldr	r3, [pc, #72]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002622:	4a11      	ldr	r2, [pc, #68]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002624:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002628:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d015      	beq.n	800265e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002632:	f7fe fc77 	bl	8000f24 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002638:	e00a      	b.n	8002650 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800263a:	f7fe fc73 	bl	8000f24 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	f241 3288 	movw	r2, #5000	; 0x1388
 8002648:	4293      	cmp	r3, r2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e0b2      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <HAL_RCC_OscConfig+0x500>)
 8002652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002654:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0ee      	beq.n	800263a <HAL_RCC_OscConfig+0x4d2>
 800265c:	e023      	b.n	80026a6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800265e:	f7fe fc61 	bl	8000f24 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002664:	e019      	b.n	800269a <HAL_RCC_OscConfig+0x532>
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800
 800266c:	08006ac4 	.word	0x08006ac4
 8002670:	20000008 	.word	0x20000008
 8002674:	20000000 	.word	0x20000000
 8002678:	42470020 	.word	0x42470020
 800267c:	42470680 	.word	0x42470680
 8002680:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002684:	f7fe fc4e 	bl	8000f24 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002692:	4293      	cmp	r3, r2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e08d      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800269a:	4b49      	ldr	r3, [pc, #292]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 800269c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800269e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1ee      	bne.n	8002684 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026a6:	7ffb      	ldrb	r3, [r7, #31]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d105      	bne.n	80026b8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ac:	4b44      	ldr	r3, [pc, #272]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	4a43      	ldr	r2, [pc, #268]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 80026b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026b6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d079      	beq.n	80027b4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	2b0c      	cmp	r3, #12
 80026c4:	d056      	beq.n	8002774 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d13b      	bne.n	8002746 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ce:	4b3d      	ldr	r3, [pc, #244]	; (80027c4 <HAL_RCC_OscConfig+0x65c>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d4:	f7fe fc26 	bl	8000f24 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026dc:	f7fe fc22 	bl	8000f24 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e063      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80026ee:	4b34      	ldr	r3, [pc, #208]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f0      	bne.n	80026dc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026fa:	4b31      	ldr	r3, [pc, #196]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270a:	4319      	orrs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	430b      	orrs	r3, r1
 8002712:	492b      	ldr	r1, [pc, #172]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 8002714:	4313      	orrs	r3, r2
 8002716:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_RCC_OscConfig+0x65c>)
 800271a:	2201      	movs	r2, #1
 800271c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271e:	f7fe fc01 	bl	8000f24 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002726:	f7fe fbfd 	bl	8000f24 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e03e      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002738:	4b21      	ldr	r3, [pc, #132]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d0f0      	beq.n	8002726 <HAL_RCC_OscConfig+0x5be>
 8002744:	e036      	b.n	80027b4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002746:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <HAL_RCC_OscConfig+0x65c>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274c:	f7fe fbea 	bl	8000f24 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002754:	f7fe fbe6 	bl	8000f24 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e027      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002766:	4b16      	ldr	r3, [pc, #88]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f0      	bne.n	8002754 <HAL_RCC_OscConfig+0x5ec>
 8002772:	e01f      	b.n	80027b4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e01a      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002780:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <HAL_RCC_OscConfig+0x658>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	429a      	cmp	r2, r3
 8002792:	d10d      	bne.n	80027b0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800279e:	429a      	cmp	r2, r3
 80027a0:	d106      	bne.n	80027b0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3720      	adds	r7, #32
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	42470060 	.word	0x42470060

080027c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e11a      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027dc:	4b8f      	ldr	r3, [pc, #572]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d919      	bls.n	800281e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_ClockConfig+0x34>
 80027f0:	4b8a      	ldr	r3, [pc, #552]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a89      	ldr	r2, [pc, #548]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	4b87      	ldr	r3, [pc, #540]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f023 0201 	bic.w	r2, r3, #1
 8002804:	4985      	ldr	r1, [pc, #532]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	4313      	orrs	r3, r2
 800280a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800280c:	4b83      	ldr	r3, [pc, #524]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	429a      	cmp	r2, r3
 8002818:	d001      	beq.n	800281e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e0f9      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800282a:	4b7d      	ldr	r3, [pc, #500]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	497a      	ldr	r1, [pc, #488]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 808e 	beq.w	8002966 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d107      	bne.n	8002862 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002852:	4b73      	ldr	r3, [pc, #460]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d121      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e0d7      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	2b03      	cmp	r3, #3
 8002868:	d107      	bne.n	800287a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800286a:	4b6d      	ldr	r3, [pc, #436]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d115      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e0cb      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002882:	4b67      	ldr	r3, [pc, #412]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e0bf      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002892:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e0b7      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028a2:	4b5f      	ldr	r3, [pc, #380]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 0203 	bic.w	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	495c      	ldr	r1, [pc, #368]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028b4:	f7fe fb36 	bl	8000f24 <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d112      	bne.n	80028e8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80028c2:	e00a      	b.n	80028da <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c4:	f7fe fb2e 	bl	8000f24 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e09b      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80028da:	4b51      	ldr	r3, [pc, #324]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d1ee      	bne.n	80028c4 <HAL_RCC_ClockConfig+0xfc>
 80028e6:	e03e      	b.n	8002966 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d112      	bne.n	8002916 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028f0:	e00a      	b.n	8002908 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f2:	f7fe fb17 	bl	8000f24 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002900:	4293      	cmp	r3, r2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e084      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002908:	4b45      	ldr	r3, [pc, #276]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f003 030c 	and.w	r3, r3, #12
 8002910:	2b0c      	cmp	r3, #12
 8002912:	d1ee      	bne.n	80028f2 <HAL_RCC_ClockConfig+0x12a>
 8002914:	e027      	b.n	8002966 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d11d      	bne.n	800295a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800291e:	e00a      	b.n	8002936 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002920:	f7fe fb00 	bl	8000f24 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	; 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e06d      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002936:	4b3a      	ldr	r3, [pc, #232]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b04      	cmp	r3, #4
 8002940:	d1ee      	bne.n	8002920 <HAL_RCC_ClockConfig+0x158>
 8002942:	e010      	b.n	8002966 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002944:	f7fe faee 	bl	8000f24 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002952:	4293      	cmp	r3, r2
 8002954:	d901      	bls.n	800295a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e05b      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800295a:	4b31      	ldr	r3, [pc, #196]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ee      	bne.n	8002944 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002966:	4b2d      	ldr	r3, [pc, #180]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d219      	bcs.n	80029a8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d105      	bne.n	8002986 <HAL_RCC_ClockConfig+0x1be>
 800297a:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a27      	ldr	r2, [pc, #156]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	4b25      	ldr	r3, [pc, #148]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f023 0201 	bic.w	r2, r3, #1
 800298e:	4923      	ldr	r1, [pc, #140]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	4313      	orrs	r3, r2
 8002994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002996:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_RCC_ClockConfig+0x254>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d001      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e034      	b.n	8002a12 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4917      	ldr	r1, [pc, #92]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0308 	and.w	r3, r3, #8
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d009      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029d2:	4b13      	ldr	r3, [pc, #76]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	490f      	ldr	r1, [pc, #60]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029e6:	f000 f823 	bl	8002a30 <HAL_RCC_GetSysClockFreq>
 80029ea:	4601      	mov	r1, r0
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <HAL_RCC_ClockConfig+0x258>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	091b      	lsrs	r3, r3, #4
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	4a0b      	ldr	r2, [pc, #44]	; (8002a24 <HAL_RCC_ClockConfig+0x25c>)
 80029f8:	5cd3      	ldrb	r3, [r2, r3]
 80029fa:	fa21 f303 	lsr.w	r3, r1, r3
 80029fe:	4a0a      	ldr	r2, [pc, #40]	; (8002a28 <HAL_RCC_ClockConfig+0x260>)
 8002a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a02:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <HAL_RCC_ClockConfig+0x264>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7fe fa40 	bl	8000e8c <HAL_InitTick>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a10:	7afb      	ldrb	r3, [r7, #11]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023c00 	.word	0x40023c00
 8002a20:	40023800 	.word	0x40023800
 8002a24:	08006ac4 	.word	0x08006ac4
 8002a28:	20000008 	.word	0x20000008
 8002a2c:	20000000 	.word	0x20000000

08002a30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002a36:	4b5f      	ldr	r3, [pc, #380]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 030c 	and.w	r3, r3, #12
 8002a42:	2b08      	cmp	r3, #8
 8002a44:	d007      	beq.n	8002a56 <HAL_RCC_GetSysClockFreq+0x26>
 8002a46:	2b0c      	cmp	r3, #12
 8002a48:	d008      	beq.n	8002a5c <HAL_RCC_GetSysClockFreq+0x2c>
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	f040 809f 	bne.w	8002b8e <HAL_RCC_GetSysClockFreq+0x15e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a50:	4b59      	ldr	r3, [pc, #356]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a52:	613b      	str	r3, [r7, #16]
      break;
 8002a54:	e0a9      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a56:	4b58      	ldr	r3, [pc, #352]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a58:	613b      	str	r3, [r7, #16]
      break;
 8002a5a:	e0a6      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	0c9b      	lsrs	r3, r3, #18
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	4a55      	ldr	r2, [pc, #340]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x18c>)
 8002a66:	5cd3      	ldrb	r3, [r2, r3]
 8002a68:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	0d9b      	lsrs	r3, r3, #22
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	3301      	adds	r3, #1
 8002a74:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a76:	4b4f      	ldr	r3, [pc, #316]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d041      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0xd6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	461d      	mov	r5, r3
 8002a86:	f04f 0600 	mov.w	r6, #0
 8002a8a:	4629      	mov	r1, r5
 8002a8c:	4632      	mov	r2, r6
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	f04f 0400 	mov.w	r4, #0
 8002a96:	0154      	lsls	r4, r2, #5
 8002a98:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a9c:	014b      	lsls	r3, r1, #5
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4622      	mov	r2, r4
 8002aa2:	1b49      	subs	r1, r1, r5
 8002aa4:	eb62 0206 	sbc.w	r2, r2, r6
 8002aa8:	f04f 0300 	mov.w	r3, #0
 8002aac:	f04f 0400 	mov.w	r4, #0
 8002ab0:	0194      	lsls	r4, r2, #6
 8002ab2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002ab6:	018b      	lsls	r3, r1, #6
 8002ab8:	1a5b      	subs	r3, r3, r1
 8002aba:	eb64 0402 	sbc.w	r4, r4, r2
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	00e2      	lsls	r2, r4, #3
 8002ac8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002acc:	00d9      	lsls	r1, r3, #3
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4614      	mov	r4, r2
 8002ad2:	195b      	adds	r3, r3, r5
 8002ad4:	eb44 0406 	adc.w	r4, r4, r6
 8002ad8:	f04f 0100 	mov.w	r1, #0
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	02a2      	lsls	r2, r4, #10
 8002ae2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002ae6:	0299      	lsls	r1, r3, #10
 8002ae8:	460b      	mov	r3, r1
 8002aea:	4614      	mov	r4, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	4621      	mov	r1, r4
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f04f 0400 	mov.w	r4, #0
 8002af6:	461a      	mov	r2, r3
 8002af8:	4623      	mov	r3, r4
 8002afa:	f7fe f82d 	bl	8000b58 <__aeabi_uldivmod>
 8002afe:	4603      	mov	r3, r0
 8002b00:	460c      	mov	r4, r1
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	e040      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x158>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	461d      	mov	r5, r3
 8002b0a:	f04f 0600 	mov.w	r6, #0
 8002b0e:	4629      	mov	r1, r5
 8002b10:	4632      	mov	r2, r6
 8002b12:	f04f 0300 	mov.w	r3, #0
 8002b16:	f04f 0400 	mov.w	r4, #0
 8002b1a:	0154      	lsls	r4, r2, #5
 8002b1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b20:	014b      	lsls	r3, r1, #5
 8002b22:	4619      	mov	r1, r3
 8002b24:	4622      	mov	r2, r4
 8002b26:	1b49      	subs	r1, r1, r5
 8002b28:	eb62 0206 	sbc.w	r2, r2, r6
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	f04f 0400 	mov.w	r4, #0
 8002b34:	0194      	lsls	r4, r2, #6
 8002b36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b3a:	018b      	lsls	r3, r1, #6
 8002b3c:	1a5b      	subs	r3, r3, r1
 8002b3e:	eb64 0402 	sbc.w	r4, r4, r2
 8002b42:	f04f 0100 	mov.w	r1, #0
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	00e2      	lsls	r2, r4, #3
 8002b4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b50:	00d9      	lsls	r1, r3, #3
 8002b52:	460b      	mov	r3, r1
 8002b54:	4614      	mov	r4, r2
 8002b56:	195b      	adds	r3, r3, r5
 8002b58:	eb44 0406 	adc.w	r4, r4, r6
 8002b5c:	f04f 0100 	mov.w	r1, #0
 8002b60:	f04f 0200 	mov.w	r2, #0
 8002b64:	02a2      	lsls	r2, r4, #10
 8002b66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002b6a:	0299      	lsls	r1, r3, #10
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4614      	mov	r4, r2
 8002b70:	4618      	mov	r0, r3
 8002b72:	4621      	mov	r1, r4
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f04f 0400 	mov.w	r4, #0
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	4623      	mov	r3, r4
 8002b7e:	f7fd ffeb 	bl	8000b58 <__aeabi_uldivmod>
 8002b82:	4603      	mov	r3, r0
 8002b84:	460c      	mov	r4, r1
 8002b86:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	613b      	str	r3, [r7, #16]
      break;
 8002b8c:	e00d      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x17a>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002b8e:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	0b5b      	lsrs	r3, r3, #13
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	613b      	str	r3, [r7, #16]
      break;
 8002ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002baa:	693b      	ldr	r3, [r7, #16]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	371c      	adds	r7, #28
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	00f42400 	.word	0x00f42400
 8002bbc:	08006ab8 	.word	0x08006ab8

08002bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bc4:	4b02      	ldr	r3, [pc, #8]	; (8002bd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr
 8002bd0:	20000008 	.word	0x20000008

08002bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bd8:	f7ff fff2 	bl	8002bc0 <HAL_RCC_GetHCLKFreq>
 8002bdc:	4601      	mov	r1, r0
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	0a1b      	lsrs	r3, r3, #8
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	4a03      	ldr	r2, [pc, #12]	; (8002bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	08006ad4 	.word	0x08006ad4

08002bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c00:	f7ff ffde 	bl	8002bc0 <HAL_RCC_GetHCLKFreq>
 8002c04:	4601      	mov	r1, r0
 8002c06:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	0adb      	lsrs	r3, r3, #11
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	4a03      	ldr	r2, [pc, #12]	; (8002c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c12:	5cd3      	ldrb	r3, [r2, r3]
 8002c14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	08006ad4 	.word	0x08006ad4

08002c24 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002c30:	4b29      	ldr	r3, [pc, #164]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d12c      	bne.n	8002c96 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c3c:	4b26      	ldr	r3, [pc, #152]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002c48:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002c50:	617b      	str	r3, [r7, #20]
 8002c52:	e016      	b.n	8002c82 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c54:	4b20      	ldr	r3, [pc, #128]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	4a1f      	ldr	r2, [pc, #124]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c5e:	6253      	str	r3, [r2, #36]	; 0x24
 8002c60:	4b1d      	ldr	r3, [pc, #116]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c68:	60fb      	str	r3, [r7, #12]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002c6c:	4b1b      	ldr	r3, [pc, #108]	; (8002cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002c74:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c76:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	4a17      	ldr	r2, [pc, #92]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002c7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002c88:	d105      	bne.n	8002c96 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002c90:	d101      	bne.n	8002c96 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002c92:	2301      	movs	r3, #1
 8002c94:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d105      	bne.n	8002ca8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002c9c:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a0f      	ldr	r2, [pc, #60]	; (8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ca2:	f043 0304 	orr.w	r3, r3, #4
 8002ca6:	6013      	str	r3, [r2, #0]
 8002ca8:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f023 0201 	bic.w	r2, r3, #1
 8002cb0:	490b      	ldr	r1, [pc, #44]	; (8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cb8:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d001      	beq.n	8002cca <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	40023c00 	.word	0x40023c00

08002ce4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e031      	b.n	8002d5a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d106      	bne.n	8002d10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f001 f956 	bl	8003fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3304      	adds	r3, #4
 8002d20:	4619      	mov	r1, r3
 8002d22:	4610      	mov	r0, r2
 8002d24:	f000 fa28 	bl	8003178 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d001      	beq.n	8002d7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e03a      	b.n	8002df2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2202      	movs	r2, #2
 8002d80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9c:	d00e      	beq.n	8002dbc <HAL_TIM_Base_Start_IT+0x58>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a16      	ldr	r2, [pc, #88]	; (8002dfc <HAL_TIM_Base_Start_IT+0x98>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d009      	beq.n	8002dbc <HAL_TIM_Base_Start_IT+0x58>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a14      	ldr	r2, [pc, #80]	; (8002e00 <HAL_TIM_Base_Start_IT+0x9c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d004      	beq.n	8002dbc <HAL_TIM_Base_Start_IT+0x58>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a13      	ldr	r2, [pc, #76]	; (8002e04 <HAL_TIM_Base_Start_IT+0xa0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d111      	bne.n	8002de0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2b06      	cmp	r3, #6
 8002dcc:	d010      	beq.n	8002df0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 0201 	orr.w	r2, r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dde:	e007      	b.n	8002df0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0201 	orr.w	r2, r2, #1
 8002dee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	40000800 	.word	0x40000800
 8002e04:	40010800 	.word	0x40010800

08002e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d122      	bne.n	8002e64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d11b      	bne.n	8002e64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f06f 0202 	mvn.w	r2, #2
 8002e34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f978 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002e50:	e005      	b.n	8002e5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f96b 	bl	800312e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 f97a 	bl	8003152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	d122      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d11b      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f06f 0204 	mvn.w	r2, #4
 8002e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f94e 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002ea4:	e005      	b.n	8002eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f941 	bl	800312e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f950 	bl	8003152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	d122      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0308 	and.w	r3, r3, #8
 8002ed0:	2b08      	cmp	r3, #8
 8002ed2:	d11b      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f06f 0208 	mvn.w	r2, #8
 8002edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f924 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002ef8:	e005      	b.n	8002f06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f917 	bl	800312e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f926 	bl	8003152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b10      	cmp	r3, #16
 8002f18:	d122      	bne.n	8002f60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b10      	cmp	r3, #16
 8002f26:	d11b      	bne.n	8002f60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0210 	mvn.w	r2, #16
 8002f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2208      	movs	r2, #8
 8002f36:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f8fa 	bl	8003140 <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f8ed 	bl	800312e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f8fc 	bl	8003152 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d10e      	bne.n	8002f8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d107      	bne.n	8002f8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0201 	mvn.w	r2, #1
 8002f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fc84 	bl	8003894 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f96:	2b40      	cmp	r3, #64	; 0x40
 8002f98:	d10e      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa4:	2b40      	cmp	r3, #64	; 0x40
 8002fa6:	d107      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f8d6 	bl	8003164 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fb8:	bf00      	nop
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <HAL_TIM_ConfigClockSource+0x18>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e0a6      	b.n	8003126 <HAL_TIM_ConfigClockSource+0x166>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ff6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ffe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b40      	cmp	r3, #64	; 0x40
 800300e:	d067      	beq.n	80030e0 <HAL_TIM_ConfigClockSource+0x120>
 8003010:	2b40      	cmp	r3, #64	; 0x40
 8003012:	d80b      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x6c>
 8003014:	2b10      	cmp	r3, #16
 8003016:	d073      	beq.n	8003100 <HAL_TIM_ConfigClockSource+0x140>
 8003018:	2b10      	cmp	r3, #16
 800301a:	d802      	bhi.n	8003022 <HAL_TIM_ConfigClockSource+0x62>
 800301c:	2b00      	cmp	r3, #0
 800301e:	d06f      	beq.n	8003100 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003020:	e078      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003022:	2b20      	cmp	r3, #32
 8003024:	d06c      	beq.n	8003100 <HAL_TIM_ConfigClockSource+0x140>
 8003026:	2b30      	cmp	r3, #48	; 0x30
 8003028:	d06a      	beq.n	8003100 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800302a:	e073      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800302c:	2b70      	cmp	r3, #112	; 0x70
 800302e:	d00d      	beq.n	800304c <HAL_TIM_ConfigClockSource+0x8c>
 8003030:	2b70      	cmp	r3, #112	; 0x70
 8003032:	d804      	bhi.n	800303e <HAL_TIM_ConfigClockSource+0x7e>
 8003034:	2b50      	cmp	r3, #80	; 0x50
 8003036:	d033      	beq.n	80030a0 <HAL_TIM_ConfigClockSource+0xe0>
 8003038:	2b60      	cmp	r3, #96	; 0x60
 800303a:	d041      	beq.n	80030c0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800303c:	e06a      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800303e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003042:	d066      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0x152>
 8003044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003048:	d017      	beq.n	800307a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800304a:	e063      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	6899      	ldr	r1, [r3, #8]
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f000 f973 	bl	8003346 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800306e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	609a      	str	r2, [r3, #8]
      break;
 8003078:	e04c      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	6899      	ldr	r1, [r3, #8]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f000 f95c 	bl	8003346 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800309c:	609a      	str	r2, [r3, #8]
      break;
 800309e:	e039      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6818      	ldr	r0, [r3, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	6859      	ldr	r1, [r3, #4]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	461a      	mov	r2, r3
 80030ae:	f000 f8d3 	bl	8003258 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2150      	movs	r1, #80	; 0x50
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 f92a 	bl	8003312 <TIM_ITRx_SetConfig>
      break;
 80030be:	e029      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6818      	ldr	r0, [r3, #0]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	6859      	ldr	r1, [r3, #4]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	461a      	mov	r2, r3
 80030ce:	f000 f8f1 	bl	80032b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2160      	movs	r1, #96	; 0x60
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 f91a 	bl	8003312 <TIM_ITRx_SetConfig>
      break;
 80030de:	e019      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6818      	ldr	r0, [r3, #0]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	6859      	ldr	r1, [r3, #4]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	461a      	mov	r2, r3
 80030ee:	f000 f8b3 	bl	8003258 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2140      	movs	r1, #64	; 0x40
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 f90a 	bl	8003312 <TIM_ITRx_SetConfig>
      break;
 80030fe:	e009      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4619      	mov	r1, r3
 800310a:	4610      	mov	r0, r2
 800310c:	f000 f901 	bl	8003312 <TIM_ITRx_SetConfig>
        break;
 8003110:	e000      	b.n	8003114 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003112:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800312e:	b480      	push	{r7}
 8003130:	b083      	sub	sp, #12
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr

08003152 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr

08003164 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr
	...

08003178 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800318e:	d00f      	beq.n	80031b0 <TIM_Base_SetConfig+0x38>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a2b      	ldr	r2, [pc, #172]	; (8003240 <TIM_Base_SetConfig+0xc8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00b      	beq.n	80031b0 <TIM_Base_SetConfig+0x38>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a2a      	ldr	r2, [pc, #168]	; (8003244 <TIM_Base_SetConfig+0xcc>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <TIM_Base_SetConfig+0x38>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a29      	ldr	r2, [pc, #164]	; (8003248 <TIM_Base_SetConfig+0xd0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d003      	beq.n	80031b0 <TIM_Base_SetConfig+0x38>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a28      	ldr	r2, [pc, #160]	; (800324c <TIM_Base_SetConfig+0xd4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d108      	bne.n	80031c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031c8:	d017      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a1c      	ldr	r2, [pc, #112]	; (8003240 <TIM_Base_SetConfig+0xc8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a1b      	ldr	r2, [pc, #108]	; (8003244 <TIM_Base_SetConfig+0xcc>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00f      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a1a      	ldr	r2, [pc, #104]	; (8003248 <TIM_Base_SetConfig+0xd0>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00b      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a19      	ldr	r2, [pc, #100]	; (800324c <TIM_Base_SetConfig+0xd4>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a18      	ldr	r2, [pc, #96]	; (8003250 <TIM_Base_SetConfig+0xd8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <TIM_Base_SetConfig+0x82>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a17      	ldr	r2, [pc, #92]	; (8003254 <TIM_Base_SetConfig+0xdc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d108      	bne.n	800320c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	615a      	str	r2, [r3, #20]
}
 8003236:	bf00      	nop
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr
 8003240:	40000400 	.word	0x40000400
 8003244:	40000800 	.word	0x40000800
 8003248:	40000c00 	.word	0x40000c00
 800324c:	40010800 	.word	0x40010800
 8003250:	40010c00 	.word	0x40010c00
 8003254:	40011000 	.word	0x40011000

08003258 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003258:	b480      	push	{r7}
 800325a:	b087      	sub	sp, #28
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	f023 0201 	bic.w	r2, r3, #1
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003282:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	f023 030a 	bic.w	r3, r3, #10
 8003294:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	4313      	orrs	r3, r2
 800329c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	621a      	str	r2, [r3, #32]
}
 80032aa:	bf00      	nop
 80032ac:	371c      	adds	r7, #28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b087      	sub	sp, #28
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f023 0210 	bic.w	r2, r3, #16
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	031b      	lsls	r3, r3, #12
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	621a      	str	r2, [r3, #32]
}
 8003308:	bf00      	nop
 800330a:	371c      	adds	r7, #28
 800330c:	46bd      	mov	sp, r7
 800330e:	bc80      	pop	{r7}
 8003310:	4770      	bx	lr

08003312 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003312:	b480      	push	{r7}
 8003314:	b085      	sub	sp, #20
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
 800331a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003328:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4313      	orrs	r3, r2
 8003330:	f043 0307 	orr.w	r3, r3, #7
 8003334:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	609a      	str	r2, [r3, #8]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr

08003346 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003346:	b480      	push	{r7}
 8003348:	b087      	sub	sp, #28
 800334a:	af00      	add	r7, sp, #0
 800334c:	60f8      	str	r0, [r7, #12]
 800334e:	60b9      	str	r1, [r7, #8]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003360:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	021a      	lsls	r2, r3, #8
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	431a      	orrs	r2, r3
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	4313      	orrs	r3, r2
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	609a      	str	r2, [r3, #8]
}
 800337a:	bf00      	nop
 800337c:	371c      	adds	r7, #28
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr

08003384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003398:	2302      	movs	r3, #2
 800339a:	e046      	b.n	800342a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033de:	d00e      	beq.n	80033fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a13      	ldr	r2, [pc, #76]	; (8003434 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d009      	beq.n	80033fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a12      	ldr	r2, [pc, #72]	; (8003438 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d004      	beq.n	80033fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a10      	ldr	r2, [pc, #64]	; (800343c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d10c      	bne.n	8003418 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003404:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	4313      	orrs	r3, r2
 800340e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr
 8003434:	40000400 	.word	0x40000400
 8003438:	40000800 	.word	0x40000800
 800343c:	40010800 	.word	0x40010800

08003440 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e03f      	b.n	80034d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b00      	cmp	r3, #0
 800345c:	d106      	bne.n	800346c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fdcc 	bl	8004004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2224      	movs	r2, #36	; 0x24
 8003470:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003482:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f90b 	bl	80036a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691a      	ldr	r2, [r3, #16]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003498:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695a      	ldr	r2, [r3, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b088      	sub	sp, #32
 80034de:	af02      	add	r7, sp, #8
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	603b      	str	r3, [r7, #0]
 80034e6:	4613      	mov	r3, r2
 80034e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b20      	cmp	r3, #32
 80034f8:	f040 8083 	bne.w	8003602 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d002      	beq.n	8003508 <HAL_UART_Transmit+0x2e>
 8003502:	88fb      	ldrh	r3, [r7, #6]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e07b      	b.n	8003604 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003512:	2b01      	cmp	r3, #1
 8003514:	d101      	bne.n	800351a <HAL_UART_Transmit+0x40>
 8003516:	2302      	movs	r3, #2
 8003518:	e074      	b.n	8003604 <HAL_UART_Transmit+0x12a>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2221      	movs	r2, #33	; 0x21
 800352c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003530:	f7fd fcf8 	bl	8000f24 <HAL_GetTick>
 8003534:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	88fa      	ldrh	r2, [r7, #6]
 800353a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	88fa      	ldrh	r2, [r7, #6]
 8003540:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800354a:	e042      	b.n	80035d2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003550:	b29b      	uxth	r3, r3
 8003552:	3b01      	subs	r3, #1
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003562:	d122      	bne.n	80035aa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2200      	movs	r2, #0
 800356c:	2180      	movs	r1, #128	; 0x80
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 f84c 	bl	800360c <UART_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e042      	b.n	8003604 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003590:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d103      	bne.n	80035a2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	3302      	adds	r3, #2
 800359e:	60bb      	str	r3, [r7, #8]
 80035a0:	e017      	b.n	80035d2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	3301      	adds	r3, #1
 80035a6:	60bb      	str	r3, [r7, #8]
 80035a8:	e013      	b.n	80035d2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2200      	movs	r2, #0
 80035b2:	2180      	movs	r1, #128	; 0x80
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f829 	bl	800360c <UART_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e01f      	b.n	8003604 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	60ba      	str	r2, [r7, #8]
 80035ca:	781a      	ldrb	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1b7      	bne.n	800354c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2200      	movs	r2, #0
 80035e4:	2140      	movs	r1, #64	; 0x40
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f810 	bl	800360c <UART_WaitOnFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e006      	b.n	8003604 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80035fe:	2300      	movs	r3, #0
 8003600:	e000      	b.n	8003604 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003602:	2302      	movs	r3, #2
  }
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800361c:	e02c      	b.n	8003678 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d028      	beq.n	8003678 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d007      	beq.n	800363c <UART_WaitOnFlagUntilTimeout+0x30>
 800362c:	f7fd fc7a 	bl	8000f24 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	429a      	cmp	r2, r3
 800363a:	d21d      	bcs.n	8003678 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800364a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695a      	ldr	r2, [r3, #20]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2220      	movs	r2, #32
 8003660:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e00f      	b.n	8003698 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	4013      	ands	r3, r2
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	429a      	cmp	r2, r3
 8003686:	bf0c      	ite	eq
 8003688:	2301      	moveq	r3, #1
 800368a:	2300      	movne	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	461a      	mov	r2, r3
 8003690:	79fb      	ldrb	r3, [r7, #7]
 8003692:	429a      	cmp	r2, r3
 8003694:	d0c3      	beq.n	800361e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80036e0:	f023 030c 	bic.w	r3, r3, #12
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	430b      	orrs	r3, r1
 80036ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699a      	ldr	r2, [r3, #24]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a55      	ldr	r2, [pc, #340]	; (8003860 <UART_SetConfig+0x1c0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d103      	bne.n	8003716 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800370e:	f7ff fa75 	bl	8002bfc <HAL_RCC_GetPCLK2Freq>
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	e002      	b.n	800371c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003716:	f7ff fa5d 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 800371a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	69db      	ldr	r3, [r3, #28]
 8003720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003724:	d14c      	bne.n	80037c0 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4613      	mov	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4413      	add	r3, r2
 800372e:	009a      	lsls	r2, r3, #2
 8003730:	441a      	add	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	fbb2 f3f3 	udiv	r3, r2, r3
 800373c:	4a49      	ldr	r2, [pc, #292]	; (8003864 <UART_SetConfig+0x1c4>)
 800373e:	fba2 2303 	umull	r2, r3, r2, r3
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	0119      	lsls	r1, r3, #4
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	009a      	lsls	r2, r3, #2
 8003750:	441a      	add	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	fbb2 f2f3 	udiv	r2, r2, r3
 800375c:	4b41      	ldr	r3, [pc, #260]	; (8003864 <UART_SetConfig+0x1c4>)
 800375e:	fba3 0302 	umull	r0, r3, r3, r2
 8003762:	095b      	lsrs	r3, r3, #5
 8003764:	2064      	movs	r0, #100	; 0x64
 8003766:	fb00 f303 	mul.w	r3, r0, r3
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	3332      	adds	r3, #50	; 0x32
 8003770:	4a3c      	ldr	r2, [pc, #240]	; (8003864 <UART_SetConfig+0x1c4>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800377e:	4419      	add	r1, r3
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4613      	mov	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4413      	add	r3, r2
 8003788:	009a      	lsls	r2, r3, #2
 800378a:	441a      	add	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	fbb2 f2f3 	udiv	r2, r2, r3
 8003796:	4b33      	ldr	r3, [pc, #204]	; (8003864 <UART_SetConfig+0x1c4>)
 8003798:	fba3 0302 	umull	r0, r3, r3, r2
 800379c:	095b      	lsrs	r3, r3, #5
 800379e:	2064      	movs	r0, #100	; 0x64
 80037a0:	fb00 f303 	mul.w	r3, r0, r3
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	3332      	adds	r3, #50	; 0x32
 80037aa:	4a2e      	ldr	r2, [pc, #184]	; (8003864 <UART_SetConfig+0x1c4>)
 80037ac:	fba2 2303 	umull	r2, r3, r2, r3
 80037b0:	095b      	lsrs	r3, r3, #5
 80037b2:	f003 0207 	and.w	r2, r3, #7
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	440a      	add	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037be:	e04a      	b.n	8003856 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	009a      	lsls	r2, r3, #2
 80037ca:	441a      	add	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d6:	4a23      	ldr	r2, [pc, #140]	; (8003864 <UART_SetConfig+0x1c4>)
 80037d8:	fba2 2303 	umull	r2, r3, r2, r3
 80037dc:	095b      	lsrs	r3, r3, #5
 80037de:	0119      	lsls	r1, r3, #4
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4613      	mov	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	009a      	lsls	r2, r3, #2
 80037ea:	441a      	add	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80037f6:	4b1b      	ldr	r3, [pc, #108]	; (8003864 <UART_SetConfig+0x1c4>)
 80037f8:	fba3 0302 	umull	r0, r3, r3, r2
 80037fc:	095b      	lsrs	r3, r3, #5
 80037fe:	2064      	movs	r0, #100	; 0x64
 8003800:	fb00 f303 	mul.w	r3, r0, r3
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	3332      	adds	r3, #50	; 0x32
 800380a:	4a16      	ldr	r2, [pc, #88]	; (8003864 <UART_SetConfig+0x1c4>)
 800380c:	fba2 2303 	umull	r2, r3, r2, r3
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003816:	4419      	add	r1, r3
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4613      	mov	r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	009a      	lsls	r2, r3, #2
 8003822:	441a      	add	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	fbb2 f2f3 	udiv	r2, r2, r3
 800382e:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <UART_SetConfig+0x1c4>)
 8003830:	fba3 0302 	umull	r0, r3, r3, r2
 8003834:	095b      	lsrs	r3, r3, #5
 8003836:	2064      	movs	r0, #100	; 0x64
 8003838:	fb00 f303 	mul.w	r3, r0, r3
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	3332      	adds	r3, #50	; 0x32
 8003842:	4a08      	ldr	r2, [pc, #32]	; (8003864 <UART_SetConfig+0x1c4>)
 8003844:	fba2 2303 	umull	r2, r3, r2, r3
 8003848:	095b      	lsrs	r3, r3, #5
 800384a:	f003 020f 	and.w	r2, r3, #15
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	440a      	add	r2, r1
 8003854:	609a      	str	r2, [r3, #8]
}
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40013800 	.word	0x40013800
 8003864:	51eb851f 	.word	0x51eb851f

08003868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800386c:	f7fd faf6 	bl	8000e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003870:	f000 f86e 	bl	8003950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003874:	f000 f9a8 	bl	8003bc8 <MX_GPIO_Init>
  MX_DAC_Init();
 8003878:	f000 f8b6 	bl	80039e8 <MX_DAC_Init>
  MX_I2C2_Init();
 800387c:	f000 f8e8 	bl	8003a50 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8003880:	f000 f978 	bl	8003b74 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8003884:	f000 f912 	bl	8003aac <MX_TIM2_Init>
  MX_USART1_UART_Init();
  MX_USART3_UART_Init();
  */

  /* USER CODE BEGIN 2 */
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 8003888:	4801      	ldr	r0, [pc, #4]	; (8003890 <main+0x28>)
 800388a:	f001 f9fb 	bl	8004c84 <iprintf>

  /* Infinite loop */


  /* USER CODE BEGIN WHILE */
  while (1)
 800388e:	e7fe      	b.n	800388e <main+0x26>
 8003890:	08006a48 	.word	0x08006a48

08003894 <HAL_TIM_PeriodElapsedCallback>:
  }
  /* USER CODE END 3 */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8003894:	b590      	push	{r4, r7, lr}
 8003896:	b087      	sub	sp, #28
 8003898:	af04      	add	r7, sp, #16
 800389a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);
 800389c:	2108      	movs	r1, #8
 800389e:	4824      	ldr	r0, [pc, #144]	; (8003930 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80038a0:	f7fd fe66 	bl	8001570 <HAL_GPIO_TogglePin>

	/*MAX30205 Test*/
	//Temperature sensor power on
	HAL_GPIO_WritePin(GPIOE, TEMP_POWER_CON_Pin, GPIO_PIN_SET);
 80038a4:	2201      	movs	r2, #1
 80038a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038aa:	4821      	ldr	r0, [pc, #132]	; (8003930 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80038ac:	f7fd fe48 	bl	8001540 <HAL_GPIO_WritePin>

	//Temperature sensor communication
	ret = HAL_I2C_Mem_Read(&hi2c2, MAX30205_DEV_ADDR, MAX30205_TEMPERATURE, 2, aRxBuffer, 2, 0xFFFF);
 80038b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038b4:	9302      	str	r3, [sp, #8]
 80038b6:	2302      	movs	r3, #2
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	2302      	movs	r3, #2
 80038c0:	2200      	movs	r2, #0
 80038c2:	2190      	movs	r1, #144	; 0x90
 80038c4:	481c      	ldr	r0, [pc, #112]	; (8003938 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80038c6:	f7fd ffa5 	bl	8001814 <HAL_I2C_Mem_Read>
 80038ca:	4603      	mov	r3, r0
 80038cc:	461a      	mov	r2, r3
 80038ce:	4b1b      	ldr	r3, [pc, #108]	; (800393c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80038d0:	701a      	strb	r2, [r3, #0]
	raw = aRxBuffer[0] << 8 | aRxBuffer[1];  //combine two bytes
 80038d2:	4b18      	ldr	r3, [pc, #96]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	021b      	lsls	r3, r3, #8
 80038d8:	b21a      	sxth	r2, r3
 80038da:	4b16      	ldr	r3, [pc, #88]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80038dc:	785b      	ldrb	r3, [r3, #1]
 80038de:	b21b      	sxth	r3, r3
 80038e0:	4313      	orrs	r3, r2
 80038e2:	b21a      	sxth	r2, r3
 80038e4:	4b16      	ldr	r3, [pc, #88]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80038e6:	801a      	strh	r2, [r3, #0]
	temperature = raw  * 0.00390625;     // convert to temperature
 80038e8:	4b15      	ldr	r3, [pc, #84]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80038ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fc fda0 	bl	8000434 <__aeabi_i2d>
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	4b12      	ldr	r3, [pc, #72]	; (8003944 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038fa:	f7fc fe05 	bl	8000508 <__aeabi_dmul>
 80038fe:	4603      	mov	r3, r0
 8003900:	460c      	mov	r4, r1
 8003902:	4618      	mov	r0, r3
 8003904:	4621      	mov	r1, r4
 8003906:	f7fd f8d7 	bl	8000ab8 <__aeabi_d2f>
 800390a:	4602      	mov	r2, r0
 800390c:	4b0e      	ldr	r3, [pc, #56]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800390e:	601a      	str	r2, [r3, #0]

	printf("\n\r Current Temperatue is %f \n\r", temperature);
 8003910:	4b0d      	ldr	r3, [pc, #52]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7fc fd9f 	bl	8000458 <__aeabi_f2d>
 800391a:	4603      	mov	r3, r0
 800391c:	460c      	mov	r4, r1
 800391e:	461a      	mov	r2, r3
 8003920:	4623      	mov	r3, r4
 8003922:	480a      	ldr	r0, [pc, #40]	; (800394c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003924:	f001 f9ae 	bl	8004c84 <iprintf>

}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	bd90      	pop	{r4, r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	20000204 	.word	0x20000204
 8003938:	20000308 	.word	0x20000308
 800393c:	200007cc 	.word	0x200007cc
 8003940:	200001fc 	.word	0x200001fc
 8003944:	3f700000 	.word	0x3f700000
 8003948:	20000200 	.word	0x20000200
 800394c:	08006a98 	.word	0x08006a98

08003950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b092      	sub	sp, #72	; 0x48
 8003954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003956:	f107 0314 	add.w	r3, r7, #20
 800395a:	2234      	movs	r2, #52	; 0x34
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f000 fd38 	bl	80043d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003964:	463b      	mov	r3, r7
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	605a      	str	r2, [r3, #4]
 800396c:	609a      	str	r2, [r3, #8]
 800396e:	60da      	str	r2, [r3, #12]
 8003970:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003972:	4b1c      	ldr	r3, [pc, #112]	; (80039e4 <SystemClock_Config+0x94>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800397a:	4a1a      	ldr	r2, [pc, #104]	; (80039e4 <SystemClock_Config+0x94>)
 800397c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003980:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003982:	2301      	movs	r3, #1
 8003984:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003986:	2301      	movs	r3, #1
 8003988:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800398a:	2302      	movs	r3, #2
 800398c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800398e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003992:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003994:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003998:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800399a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800399e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039a0:	f107 0314 	add.w	r3, r7, #20
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fe fbdf 	bl	8002168 <HAL_RCC_OscConfig>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80039b0:	f000 fa1c 	bl	8003dec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039b4:	230f      	movs	r3, #15
 80039b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039b8:	2303      	movs	r3, #3
 80039ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039bc:	2300      	movs	r3, #0
 80039be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80039c0:	2300      	movs	r3, #0
 80039c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80039c8:	463b      	mov	r3, r7
 80039ca:	2101      	movs	r1, #1
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fe fefb 	bl	80027c8 <HAL_RCC_ClockConfig>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80039d8:	f000 fa08 	bl	8003dec <Error_Handler>
  }
}
 80039dc:	bf00      	nop
 80039de:	3748      	adds	r7, #72	; 0x48
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40007000 	.word	0x40007000

080039e8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80039ee:	463b      	mov	r3, r7
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80039f6:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <MX_DAC_Init+0x60>)
 80039f8:	4a14      	ldr	r2, [pc, #80]	; (8003a4c <MX_DAC_Init+0x64>)
 80039fa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80039fc:	4812      	ldr	r0, [pc, #72]	; (8003a48 <MX_DAC_Init+0x60>)
 80039fe:	f7fd fba8 	bl	8001152 <HAL_DAC_Init>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8003a08:	f000 f9f0 	bl	8003dec <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003a10:	2300      	movs	r3, #0
 8003a12:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003a14:	463b      	mov	r3, r7
 8003a16:	2200      	movs	r2, #0
 8003a18:	4619      	mov	r1, r3
 8003a1a:	480b      	ldr	r0, [pc, #44]	; (8003a48 <MX_DAC_Init+0x60>)
 8003a1c:	f7fd fbbb 	bl	8001196 <HAL_DAC_ConfigChannel>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8003a26:	f000 f9e1 	bl	8003dec <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003a2a:	463b      	mov	r3, r7
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4805      	ldr	r0, [pc, #20]	; (8003a48 <MX_DAC_Init+0x60>)
 8003a32:	f7fd fbb0 	bl	8001196 <HAL_DAC_ConfigChannel>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8003a3c:	f000 f9d6 	bl	8003dec <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003a40:	bf00      	nop
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	200003f4 	.word	0x200003f4
 8003a4c:	40007400 	.word	0x40007400

08003a50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003a54:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a56:	4a14      	ldr	r2, [pc, #80]	; (8003aa8 <MX_I2C2_Init+0x58>)
 8003a58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 1000;
 8003a5a:	4b12      	ldr	r3, [pc, #72]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a60:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a62:	4b10      	ldr	r3, [pc, #64]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003a68:	4b0e      	ldr	r3, [pc, #56]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a74:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a76:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003a7c:	4b09      	ldr	r3, [pc, #36]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a82:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a88:	4b06      	ldr	r3, [pc, #24]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003a8e:	4805      	ldr	r0, [pc, #20]	; (8003aa4 <MX_I2C2_Init+0x54>)
 8003a90:	f7fd fd88 	bl	80015a4 <HAL_I2C_Init>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 8003a9a:	f000 f9a7 	bl	8003dec <Error_Handler>
  /* USER CODE BEGIN I2C2_Init 2 */


  /* USER CODE END I2C2_Init 2 */

}
 8003a9e:	bf00      	nop
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000308 	.word	0x20000308
 8003aa8:	40005800 	.word	0x40005800

08003aac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ab2:	f107 0308 	add.w	r3, r7, #8
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	605a      	str	r2, [r3, #4]
 8003abc:	609a      	str	r2, [r3, #8]
 8003abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ac0:	463b      	mov	r3, r7
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* Compute the prescaler value to have TIMx counter clock equal to 10000 Hz */
  uwPrescalerValue = (uint32_t)(SystemCoreClock / 10000) - 1;
 8003ac8:	4b26      	ldr	r3, [pc, #152]	; (8003b64 <MX_TIM2_Init+0xb8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a26      	ldr	r2, [pc, #152]	; (8003b68 <MX_TIM2_Init+0xbc>)
 8003ace:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad2:	0b5b      	lsrs	r3, r3, #13
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	4a25      	ldr	r2, [pc, #148]	; (8003b6c <MX_TIM2_Init+0xc0>)
 8003ad8:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ada:	4b25      	ldr	r3, [pc, #148]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003adc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ae0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = uwPrescalerValue;
 8003ae2:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <MX_TIM2_Init+0xc0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a22      	ldr	r2, [pc, #136]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003ae8:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aea:	4b21      	ldr	r3, [pc, #132]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = (10000 - 1)*3;
 8003af0:	4b1f      	ldr	r3, [pc, #124]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003af2:	f247 522d 	movw	r2, #29997	; 0x752d
 8003af6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003af8:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003afe:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003b00:	2280      	movs	r2, #128	; 0x80
 8003b02:	615a      	str	r2, [r3, #20]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b04:	481a      	ldr	r0, [pc, #104]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003b06:	f7ff f8ed 	bl	8002ce4 <HAL_TIM_Base_Init>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003b10:	f000 f96c 	bl	8003dec <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b18:	60bb      	str	r3, [r7, #8]

  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b1a:	f107 0308 	add.w	r3, r7, #8
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4813      	ldr	r0, [pc, #76]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003b22:	f7ff fa4d 	bl	8002fc0 <HAL_TIM_ConfigClockSource>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003b2c:	f000 f95e 	bl	8003dec <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b30:	2300      	movs	r3, #0
 8003b32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	607b      	str	r3, [r7, #4]

  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b38:	463b      	mov	r3, r7
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	480c      	ldr	r0, [pc, #48]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003b3e:	f7ff fc21 	bl	8003384 <HAL_TIMEx_MasterConfigSynchronization>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003b48:	f000 f950 	bl	8003dec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8003b4c:	4808      	ldr	r0, [pc, #32]	; (8003b70 <MX_TIM2_Init+0xc4>)
 8003b4e:	f7ff f909 	bl	8002d64 <HAL_TIM_Base_Start_IT>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_TIM2_Init+0xb0>
  {
    /* Starting Error */
    Error_Handler();
 8003b58:	f000 f948 	bl	8003dec <Error_Handler>
  }


  /* USER CODE END TIM2_Init 2 */

}
 8003b5c:	bf00      	nop
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	20000008 	.word	0x20000008
 8003b68:	d1b71759 	.word	0xd1b71759
 8003b6c:	200001f8 	.word	0x200001f8
 8003b70:	20000460 	.word	0x20000460

08003b74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b78:	4b11      	ldr	r3, [pc, #68]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b7a:	4a12      	ldr	r2, [pc, #72]	; (8003bc4 <MX_USART2_UART_Init+0x50>)
 8003b7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b7e:	4b10      	ldr	r3, [pc, #64]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b86:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b8c:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b92:	4b0b      	ldr	r3, [pc, #44]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b98:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003b9a:	220c      	movs	r2, #12
 8003b9c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b9e:	4b08      	ldr	r3, [pc, #32]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ba4:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003baa:	4805      	ldr	r0, [pc, #20]	; (8003bc0 <MX_USART2_UART_Init+0x4c>)
 8003bac:	f7ff fc48 	bl	8003440 <HAL_UART_Init>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003bb6:	f000 f919 	bl	8003dec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	200004a0 	.word	0x200004a0
 8003bc4:	40004400 	.word	0x40004400

08003bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08c      	sub	sp, #48	; 0x30
 8003bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bce:	f107 031c 	add.w	r3, r7, #28
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	605a      	str	r2, [r3, #4]
 8003bd8:	609a      	str	r2, [r3, #8]
 8003bda:	60da      	str	r2, [r3, #12]
 8003bdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bde:	4b74      	ldr	r3, [pc, #464]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	4a73      	ldr	r2, [pc, #460]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003be4:	f043 0310 	orr.w	r3, r3, #16
 8003be8:	61d3      	str	r3, [r2, #28]
 8003bea:	4b71      	ldr	r3, [pc, #452]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	61bb      	str	r3, [r7, #24]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bf6:	4b6e      	ldr	r3, [pc, #440]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	4a6d      	ldr	r2, [pc, #436]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003bfc:	f043 0304 	orr.w	r3, r3, #4
 8003c00:	61d3      	str	r3, [r2, #28]
 8003c02:	4b6b      	ldr	r3, [pc, #428]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f003 0304 	and.w	r3, r3, #4
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c0e:	4b68      	ldr	r3, [pc, #416]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	4a67      	ldr	r2, [pc, #412]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c14:	f043 0320 	orr.w	r3, r3, #32
 8003c18:	61d3      	str	r3, [r2, #28]
 8003c1a:	4b65      	ldr	r3, [pc, #404]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	f003 0320 	and.w	r3, r3, #32
 8003c22:	613b      	str	r3, [r7, #16]
 8003c24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c26:	4b62      	ldr	r3, [pc, #392]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	4a61      	ldr	r2, [pc, #388]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c2c:	f043 0301 	orr.w	r3, r3, #1
 8003c30:	61d3      	str	r3, [r2, #28]
 8003c32:	4b5f      	ldr	r3, [pc, #380]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c3e:	4b5c      	ldr	r3, [pc, #368]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	4a5b      	ldr	r2, [pc, #364]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c44:	f043 0302 	orr.w	r3, r3, #2
 8003c48:	61d3      	str	r3, [r2, #28]
 8003c4a:	4b59      	ldr	r3, [pc, #356]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c4c:	69db      	ldr	r3, [r3, #28]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	60bb      	str	r3, [r7, #8]
 8003c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c56:	4b56      	ldr	r3, [pc, #344]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	4a55      	ldr	r2, [pc, #340]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c5c:	f043 0308 	orr.w	r3, r3, #8
 8003c60:	61d3      	str	r3, [r2, #28]
 8003c62:	4b53      	ldr	r3, [pc, #332]	; (8003db0 <MX_GPIO_Init+0x1e8>)
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	607b      	str	r3, [r7, #4]
 8003c6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, POWER_ON_OFF_IND_Pin|BAT_LED1_Pin|BAT_LED2_Pin|BAT_LED3_Pin
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f64c 71f8 	movw	r1, #53240	; 0xcff8
 8003c74:	484f      	ldr	r0, [pc, #316]	; (8003db4 <MX_GPIO_Init+0x1ec>)
 8003c76:	f7fd fc63 	bl	8001540 <HAL_GPIO_WritePin>
                          |ECG_SPI2_CS_Pin|ECG_START_Pin|ECG_RESET_Pin|ECG_CLK_SEL_Pin
                          |EDA_RESET_Pin|EDA_SEL1_Pin|TEMP_POWER_CON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EDA_SEL2_Pin|EDA_SEL_1_Pin|PD1_SEL_Pin|LED1_SEL_Pin, GPIO_PIN_RESET);
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	21f0      	movs	r1, #240	; 0xf0
 8003c7e:	484e      	ldr	r0, [pc, #312]	; (8003db8 <MX_GPIO_Init+0x1f0>)
 8003c80:	f7fd fc5e 	bl	8001540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EDA_SPI1_CS_Pin|PPG_PWR_CON_Pin, GPIO_PIN_RESET);
 8003c84:	2200      	movs	r2, #0
 8003c86:	2112      	movs	r1, #18
 8003c88:	484c      	ldr	r0, [pc, #304]	; (8003dbc <MX_GPIO_Init+0x1f4>)
 8003c8a:	f7fd fc59 	bl	8001540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PD3_SEL_Pin|LD3_SEL_Pin|PD2_SEL_Pin|LED2_SEL_Pin
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f24f 0111 	movw	r1, #61457	; 0xf011
 8003c94:	484a      	ldr	r0, [pc, #296]	; (8003dc0 <MX_GPIO_Init+0x1f8>)
 8003c96:	f7fd fc53 	bl	8001540 <HAL_GPIO_WritePin>
                          |MEM_SPI3_CS_Pin|ECG_PWR_CON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_PWR_CON_GPIO_Port, FLASH_PWR_CON_Pin, GPIO_PIN_RESET);
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ca0:	4848      	ldr	r0, [pc, #288]	; (8003dc4 <MX_GPIO_Init+0x1fc>)
 8003ca2:	f7fd fc4d 	bl	8001540 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : POWER_ON_OFF_IND_Pin BAT_LED1_Pin BAT_LED2_Pin BAT_LED3_Pin
                           ECG_SPI2_CS_Pin ECG_START_Pin ECG_RESET_Pin ECG_CLK_SEL_Pin
                           EDA_RESET_Pin EDA_SEL1_Pin TEMP_POWER_CON_Pin */
  GPIO_InitStruct.Pin = POWER_ON_OFF_IND_Pin|BAT_LED1_Pin|BAT_LED2_Pin|BAT_LED3_Pin
 8003ca6:	f64c 73f8 	movw	r3, #53240	; 0xcff8
 8003caa:	61fb      	str	r3, [r7, #28]
                          |ECG_SPI2_CS_Pin|ECG_START_Pin|ECG_RESET_Pin|ECG_CLK_SEL_Pin
                          |EDA_RESET_Pin|EDA_SEL1_Pin|TEMP_POWER_CON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cac:	2301      	movs	r3, #1
 8003cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cb8:	f107 031c 	add.w	r3, r7, #28
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	483d      	ldr	r0, [pc, #244]	; (8003db4 <MX_GPIO_Init+0x1ec>)
 8003cc0:	f7fd fac0 	bl	8001244 <HAL_GPIO_Init>

  /*Battery Gauge LED Off*/
  HAL_GPIO_WritePin(GPIOE, POWER_ON_OFF_IND_Pin|BAT_LED1_Pin|BAT_LED2_Pin|BAT_LED3_Pin, GPIO_PIN_SET);
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	2178      	movs	r1, #120	; 0x78
 8003cc8:	483a      	ldr	r0, [pc, #232]	; (8003db4 <MX_GPIO_Init+0x1ec>)
 8003cca:	f7fd fc39 	bl	8001540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS232_DETECT_Pin */
  GPIO_InitStruct.Pin = RS232_DETECT_Pin;
 8003cce:	2302      	movs	r3, #2
 8003cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RS232_DETECT_GPIO_Port, &GPIO_InitStruct);
 8003cda:	f107 031c 	add.w	r3, r7, #28
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4838      	ldr	r0, [pc, #224]	; (8003dc4 <MX_GPIO_Init+0x1fc>)
 8003ce2:	f7fd faaf 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : EDA_SEL2_Pin EDA_SEL_1_Pin PD1_SEL_Pin LED1_SEL_Pin */
  GPIO_InitStruct.Pin = EDA_SEL2_Pin|EDA_SEL_1_Pin|PD1_SEL_Pin|LED1_SEL_Pin;
 8003ce6:	23f0      	movs	r3, #240	; 0xf0
 8003ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cea:	2301      	movs	r3, #1
 8003cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf6:	f107 031c 	add.w	r3, r7, #28
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	482e      	ldr	r0, [pc, #184]	; (8003db8 <MX_GPIO_Init+0x1f0>)
 8003cfe:	f7fd faa1 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : EDA_SPI1_CS_Pin PPG_PWR_CON_Pin */
  GPIO_InitStruct.Pin = EDA_SPI1_CS_Pin|PPG_PWR_CON_Pin;
 8003d02:	2312      	movs	r3, #18
 8003d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d06:	2301      	movs	r3, #1
 8003d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d12:	f107 031c 	add.w	r3, r7, #28
 8003d16:	4619      	mov	r1, r3
 8003d18:	4828      	ldr	r0, [pc, #160]	; (8003dbc <MX_GPIO_Init+0x1f4>)
 8003d1a:	f7fd fa93 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : EDA_DATA_INT_Pin CHARG_STAT2_Pin CHARG_STAT1_Pin */
  GPIO_InitStruct.Pin = EDA_DATA_INT_Pin|CHARG_STAT2_Pin|CHARG_STAT1_Pin;
 8003d1e:	f241 0303 	movw	r3, #4099	; 0x1003
 8003d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d24:	2300      	movs	r3, #0
 8003d26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d2c:	f107 031c 	add.w	r3, r7, #28
 8003d30:	4619      	mov	r1, r3
 8003d32:	4820      	ldr	r0, [pc, #128]	; (8003db4 <MX_GPIO_Init+0x1ec>)
 8003d34:	f7fd fa86 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECG_DRDY_Pin RS232_DETECTD1_Pin M_KEY_Pin */
  GPIO_InitStruct.Pin = ECG_DRDY_Pin|RS232_DETECTD1_Pin|M_KEY_Pin;
 8003d38:	f240 430a 	movw	r3, #1034	; 0x40a
 8003d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d46:	f107 031c 	add.w	r3, r7, #28
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	481c      	ldr	r0, [pc, #112]	; (8003dc0 <MX_GPIO_Init+0x1f8>)
 8003d4e:	f7fd fa79 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3_SEL_Pin LD3_SEL_Pin PD2_SEL_Pin LED2_SEL_Pin
                           MEM_SPI3_CS_Pin ECG_PWR_CON_Pin */
  GPIO_InitStruct.Pin = PD3_SEL_Pin|LD3_SEL_Pin|PD2_SEL_Pin|LED2_SEL_Pin
 8003d52:	f24f 0311 	movw	r3, #61457	; 0xf011
 8003d56:	61fb      	str	r3, [r7, #28]
                          |MEM_SPI3_CS_Pin|ECG_PWR_CON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d60:	2300      	movs	r3, #0
 8003d62:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d64:	f107 031c 	add.w	r3, r7, #28
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4815      	ldr	r0, [pc, #84]	; (8003dc0 <MX_GPIO_Init+0x1f8>)
 8003d6c:	f7fd fa6a 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_PWR_CON_Pin */
  GPIO_InitStruct.Pin = FLASH_PWR_CON_Pin;
 8003d70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d76:	2301      	movs	r3, #1
 8003d78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FLASH_PWR_CON_GPIO_Port, &GPIO_InitStruct);
 8003d82:	f107 031c 	add.w	r3, r7, #28
 8003d86:	4619      	mov	r1, r3
 8003d88:	480e      	ldr	r0, [pc, #56]	; (8003dc4 <MX_GPIO_Init+0x1fc>)
 8003d8a:	f7fd fa5b 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PPG_INT_Pin USB_DET_Pin */
  GPIO_InitStruct.Pin = PPG_INT_Pin|USB_DET_Pin;
 8003d8e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8003d92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d94:	2300      	movs	r3, #0
 8003d96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d9c:	f107 031c 	add.w	r3, r7, #28
 8003da0:	4619      	mov	r1, r3
 8003da2:	4806      	ldr	r0, [pc, #24]	; (8003dbc <MX_GPIO_Init+0x1f4>)
 8003da4:	f7fd fa4e 	bl	8001244 <HAL_GPIO_Init>

}
 8003da8:	bf00      	nop
 8003daa:	3730      	adds	r7, #48	; 0x30
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40021000 	.word	0x40021000
 8003db8:	40020800 	.word	0x40020800
 8003dbc:	40020400 	.word	0x40020400
 8003dc0:	40020c00 	.word	0x40020c00
 8003dc4:	40020000 	.word	0x40020000

08003dc8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8003dd0:	1d39      	adds	r1, r7, #4
 8003dd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	4803      	ldr	r0, [pc, #12]	; (8003de8 <__io_putchar+0x20>)
 8003dda:	f7ff fb7e 	bl	80034da <HAL_UART_Transmit>

  return ch;
 8003dde:	687b      	ldr	r3, [r7, #4]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	200004a0 	.word	0x200004a0

08003dec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003df0:	bf00      	nop
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr

08003df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8003dfe:	4b14      	ldr	r3, [pc, #80]	; (8003e50 <HAL_MspInit+0x58>)
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	4a13      	ldr	r2, [pc, #76]	; (8003e50 <HAL_MspInit+0x58>)
 8003e04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e08:	6253      	str	r3, [r2, #36]	; 0x24
 8003e0a:	4b11      	ldr	r3, [pc, #68]	; (8003e50 <HAL_MspInit+0x58>)
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e16:	4b0e      	ldr	r3, [pc, #56]	; (8003e50 <HAL_MspInit+0x58>)
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	4a0d      	ldr	r2, [pc, #52]	; (8003e50 <HAL_MspInit+0x58>)
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
 8003e20:	6213      	str	r3, [r2, #32]
 8003e22:	4b0b      	ldr	r3, [pc, #44]	; (8003e50 <HAL_MspInit+0x58>)
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	60bb      	str	r3, [r7, #8]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e2e:	4b08      	ldr	r3, [pc, #32]	; (8003e50 <HAL_MspInit+0x58>)
 8003e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e32:	4a07      	ldr	r2, [pc, #28]	; (8003e50 <HAL_MspInit+0x58>)
 8003e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e38:	6253      	str	r3, [r2, #36]	; 0x24
 8003e3a:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <HAL_MspInit+0x58>)
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e46:	bf00      	nop
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr
 8003e50:	40023800 	.word	0x40023800

08003e54 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b08a      	sub	sp, #40	; 0x28
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e5c:	f107 0314 	add.w	r3, r7, #20
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
 8003e64:	605a      	str	r2, [r3, #4]
 8003e66:	609a      	str	r2, [r3, #8]
 8003e68:	60da      	str	r2, [r3, #12]
 8003e6a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a15      	ldr	r2, [pc, #84]	; (8003ec8 <HAL_DAC_MspInit+0x74>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d123      	bne.n	8003ebe <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003e76:	4b15      	ldr	r3, [pc, #84]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	4a14      	ldr	r2, [pc, #80]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e80:	6253      	str	r3, [r2, #36]	; 0x24
 8003e82:	4b12      	ldr	r3, [pc, #72]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e8e:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e90:	69db      	ldr	r3, [r3, #28]
 8003e92:	4a0e      	ldr	r2, [pc, #56]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	61d3      	str	r3, [r2, #28]
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <HAL_DAC_MspInit+0x78>)
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003ea6:	2330      	movs	r3, #48	; 0x30
 8003ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eb2:	f107 0314 	add.w	r3, r7, #20
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	4805      	ldr	r0, [pc, #20]	; (8003ed0 <HAL_DAC_MspInit+0x7c>)
 8003eba:	f7fd f9c3 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003ebe:	bf00      	nop
 8003ec0:	3728      	adds	r7, #40	; 0x28
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	40007400 	.word	0x40007400
 8003ecc:	40023800 	.word	0x40023800
 8003ed0:	40020000 	.word	0x40020000

08003ed4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b08c      	sub	sp, #48	; 0x30
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003edc:	f107 031c 	add.w	r3, r7, #28
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a2e      	ldr	r2, [pc, #184]	; (8003fac <HAL_I2C_MspInit+0xd8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d128      	bne.n	8003f48 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ef6:	4b2e      	ldr	r3, [pc, #184]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	4a2d      	ldr	r2, [pc, #180]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003efc:	f043 0302 	orr.w	r3, r3, #2
 8003f00:	61d3      	str	r3, [r2, #28]
 8003f02:	4b2b      	ldr	r3, [pc, #172]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	61bb      	str	r3, [r7, #24]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PPG_I2C1_SCL_Pin|PPG_I2C1_SDA_Pin;
 8003f0e:	23c0      	movs	r3, #192	; 0xc0
 8003f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f12:	2312      	movs	r3, #18
 8003f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f16:	2301      	movs	r3, #1
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f1e:	2304      	movs	r3, #4
 8003f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f22:	f107 031c 	add.w	r3, r7, #28
 8003f26:	4619      	mov	r1, r3
 8003f28:	4822      	ldr	r0, [pc, #136]	; (8003fb4 <HAL_I2C_MspInit+0xe0>)
 8003f2a:	f7fd f98b 	bl	8001244 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f2e:	4b20      	ldr	r3, [pc, #128]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	4a1f      	ldr	r2, [pc, #124]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f38:	6253      	str	r3, [r2, #36]	; 0x24
 8003f3a:	4b1d      	ldr	r3, [pc, #116]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003f46:	e02d      	b.n	8003fa4 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1a      	ldr	r2, [pc, #104]	; (8003fb8 <HAL_I2C_MspInit+0xe4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d128      	bne.n	8003fa4 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f52:	4b17      	ldr	r3, [pc, #92]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	4a16      	ldr	r2, [pc, #88]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f58:	f043 0302 	orr.w	r3, r3, #2
 8003f5c:	61d3      	str	r3, [r2, #28]
 8003f5e:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	613b      	str	r3, [r7, #16]
 8003f68:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TEMP_I2C2_SCL_Pin|TEMP_I2C2_SDA_Pin;
 8003f6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f70:	2312      	movs	r3, #18
 8003f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f74:	2301      	movs	r3, #1
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f80:	f107 031c 	add.w	r3, r7, #28
 8003f84:	4619      	mov	r1, r3
 8003f86:	480b      	ldr	r0, [pc, #44]	; (8003fb4 <HAL_I2C_MspInit+0xe0>)
 8003f88:	f7fd f95c 	bl	8001244 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003f8c:	4b08      	ldr	r3, [pc, #32]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f90:	4a07      	ldr	r2, [pc, #28]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f92:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f96:	6253      	str	r3, [r2, #36]	; 0x24
 8003f98:	4b05      	ldr	r3, [pc, #20]	; (8003fb0 <HAL_I2C_MspInit+0xdc>)
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
}
 8003fa4:	bf00      	nop
 8003fa6:	3730      	adds	r7, #48	; 0x30
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	40005400 	.word	0x40005400
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	40020400 	.word	0x40020400
 8003fb8:	40005800 	.word	0x40005800

08003fbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fcc:	d113      	bne.n	8003ff6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fce:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <HAL_TIM_Base_MspInit+0x44>)
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	4a0b      	ldr	r2, [pc, #44]	; (8004000 <HAL_TIM_Base_MspInit+0x44>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	6253      	str	r3, [r2, #36]	; 0x24
 8003fda:	4b09      	ldr	r3, [pc, #36]	; (8004000 <HAL_TIM_Base_MspInit+0x44>)
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2100      	movs	r1, #0
 8003fea:	201c      	movs	r0, #28
 8003fec:	f7fd f87b 	bl	80010e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ff0:	201c      	movs	r0, #28
 8003ff2:	f7fd f894 	bl	800111e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003ff6:	bf00      	nop
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	40023800 	.word	0x40023800

08004004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b08e      	sub	sp, #56	; 0x38
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	605a      	str	r2, [r3, #4]
 8004016:	609a      	str	r2, [r3, #8]
 8004018:	60da      	str	r2, [r3, #12]
 800401a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a4e      	ldr	r2, [pc, #312]	; (800415c <HAL_UART_MspInit+0x158>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d13a      	bne.n	800409c <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004026:	4b4e      	ldr	r3, [pc, #312]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	4a4d      	ldr	r2, [pc, #308]	; (8004160 <HAL_UART_MspInit+0x15c>)
 800402c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004030:	6213      	str	r3, [r2, #32]
 8004032:	4b4b      	ldr	r3, [pc, #300]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800403a:	623b      	str	r3, [r7, #32]
 800403c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800403e:	4b48      	ldr	r3, [pc, #288]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	4a47      	ldr	r2, [pc, #284]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004044:	f043 0301 	orr.w	r3, r3, #1
 8004048:	61d3      	str	r3, [r2, #28]
 800404a:	4b45      	ldr	r3, [pc, #276]	; (8004160 <HAL_UART_MspInit+0x15c>)
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	61fb      	str	r3, [r7, #28]
 8004054:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004056:	f44f 7300 	mov.w	r3, #512	; 0x200
 800405a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800405c:	2312      	movs	r3, #18
 800405e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004060:	2300      	movs	r3, #0
 8004062:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004064:	2303      	movs	r3, #3
 8004066:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004068:	2307      	movs	r3, #7
 800406a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800406c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004070:	4619      	mov	r1, r3
 8004072:	483c      	ldr	r0, [pc, #240]	; (8004164 <HAL_UART_MspInit+0x160>)
 8004074:	f7fd f8e6 	bl	8001244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004078:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800407c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	2302      	movs	r3, #2
 8004080:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004082:	2300      	movs	r3, #0
 8004084:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004086:	2303      	movs	r3, #3
 8004088:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800408a:	2307      	movs	r3, #7
 800408c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800408e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004092:	4619      	mov	r1, r3
 8004094:	4833      	ldr	r0, [pc, #204]	; (8004164 <HAL_UART_MspInit+0x160>)
 8004096:	f7fd f8d5 	bl	8001244 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800409a:	e05b      	b.n	8004154 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a31      	ldr	r2, [pc, #196]	; (8004168 <HAL_UART_MspInit+0x164>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d128      	bne.n	80040f8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80040a6:	4b2e      	ldr	r3, [pc, #184]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040aa:	4a2d      	ldr	r2, [pc, #180]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040b0:	6253      	str	r3, [r2, #36]	; 0x24
 80040b2:	4b2b      	ldr	r3, [pc, #172]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040be:	4b28      	ldr	r3, [pc, #160]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4a27      	ldr	r2, [pc, #156]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	61d3      	str	r3, [r2, #28]
 80040ca:	4b25      	ldr	r3, [pc, #148]	; (8004160 <HAL_UART_MspInit+0x15c>)
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80040d6:	230c      	movs	r3, #12
 80040d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040da:	2302      	movs	r3, #2
 80040dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e2:	2303      	movs	r3, #3
 80040e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80040e6:	2307      	movs	r3, #7
 80040e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040ee:	4619      	mov	r1, r3
 80040f0:	481c      	ldr	r0, [pc, #112]	; (8004164 <HAL_UART_MspInit+0x160>)
 80040f2:	f7fd f8a7 	bl	8001244 <HAL_GPIO_Init>
}
 80040f6:	e02d      	b.n	8004154 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART3)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a1b      	ldr	r2, [pc, #108]	; (800416c <HAL_UART_MspInit+0x168>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d128      	bne.n	8004154 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004102:	4b17      	ldr	r3, [pc, #92]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	4a16      	ldr	r2, [pc, #88]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800410c:	6253      	str	r3, [r2, #36]	; 0x24
 800410e:	4b14      	ldr	r3, [pc, #80]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004112:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004116:	613b      	str	r3, [r7, #16]
 8004118:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800411a:	4b11      	ldr	r3, [pc, #68]	; (8004160 <HAL_UART_MspInit+0x15c>)
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	4a10      	ldr	r2, [pc, #64]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004120:	f043 0308 	orr.w	r3, r3, #8
 8004124:	61d3      	str	r3, [r2, #28]
 8004126:	4b0e      	ldr	r3, [pc, #56]	; (8004160 <HAL_UART_MspInit+0x15c>)
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004132:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004138:	2302      	movs	r3, #2
 800413a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413c:	2300      	movs	r3, #0
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004140:	2303      	movs	r3, #3
 8004142:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004144:	2307      	movs	r3, #7
 8004146:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800414c:	4619      	mov	r1, r3
 800414e:	4808      	ldr	r0, [pc, #32]	; (8004170 <HAL_UART_MspInit+0x16c>)
 8004150:	f7fd f878 	bl	8001244 <HAL_GPIO_Init>
}
 8004154:	bf00      	nop
 8004156:	3738      	adds	r7, #56	; 0x38
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40013800 	.word	0x40013800
 8004160:	40023800 	.word	0x40023800
 8004164:	40020000 	.word	0x40020000
 8004168:	40004400 	.word	0x40004400
 800416c:	40004800 	.word	0x40004800
 8004170:	40020c00 	.word	0x40020c00

08004174 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004178:	bf00      	nop
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004184:	e7fe      	b.n	8004184 <HardFault_Handler+0x4>

08004186 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004186:	b480      	push	{r7}
 8004188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800418a:	e7fe      	b.n	800418a <MemManage_Handler+0x4>

0800418c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004190:	e7fe      	b.n	8004190 <BusFault_Handler+0x4>

08004192 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004192:	b480      	push	{r7}
 8004194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004196:	e7fe      	b.n	8004196 <UsageFault_Handler+0x4>

08004198 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800419c:	bf00      	nop
 800419e:	46bd      	mov	sp, r7
 80041a0:	bc80      	pop	{r7}
 80041a2:	4770      	bx	lr

080041a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr

080041b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041c0:	f7fc fe9e 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041c4:	bf00      	nop
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80041cc:	4802      	ldr	r0, [pc, #8]	; (80041d8 <TIM2_IRQHandler+0x10>)
 80041ce:	f7fe fe1b 	bl	8002e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80041d2:	bf00      	nop
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20000460 	.word	0x20000460

080041dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041e8:	2300      	movs	r3, #0
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	e00a      	b.n	8004204 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80041ee:	f3af 8000 	nop.w
 80041f2:	4601      	mov	r1, r0
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	1c5a      	adds	r2, r3, #1
 80041f8:	60ba      	str	r2, [r7, #8]
 80041fa:	b2ca      	uxtb	r2, r1
 80041fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	3301      	adds	r3, #1
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	429a      	cmp	r2, r3
 800420a:	dbf0      	blt.n	80041ee <_read+0x12>
	}

return len;
 800420c:	687b      	ldr	r3, [r7, #4]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b086      	sub	sp, #24
 800421a:	af00      	add	r7, sp, #0
 800421c:	60f8      	str	r0, [r7, #12]
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	e009      	b.n	800423c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	60ba      	str	r2, [r7, #8]
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff fdc9 	bl	8003dc8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	3301      	adds	r3, #1
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	429a      	cmp	r2, r3
 8004242:	dbf1      	blt.n	8004228 <_write+0x12>
	}
	return len;
 8004244:	687b      	ldr	r3, [r7, #4]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <_close>:

int _close(int file)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
	return -1;
 8004256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800425a:	4618      	mov	r0, r3
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr

08004264 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004274:	605a      	str	r2, [r3, #4]
	return 0;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr

08004282 <_isatty>:

int _isatty(int file)
{
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
	return 1;
 800428a:	2301      	movs	r3, #1
}
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr

08004296 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004296:	b480      	push	{r7}
 8004298:	b085      	sub	sp, #20
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	60b9      	str	r1, [r7, #8]
 80042a0:	607a      	str	r2, [r7, #4]
	return 0;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bc80      	pop	{r7}
 80042ac:	4770      	bx	lr
	...

080042b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042b8:	4a14      	ldr	r2, [pc, #80]	; (800430c <_sbrk+0x5c>)
 80042ba:	4b15      	ldr	r3, [pc, #84]	; (8004310 <_sbrk+0x60>)
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042c4:	4b13      	ldr	r3, [pc, #76]	; (8004314 <_sbrk+0x64>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d102      	bne.n	80042d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042cc:	4b11      	ldr	r3, [pc, #68]	; (8004314 <_sbrk+0x64>)
 80042ce:	4a12      	ldr	r2, [pc, #72]	; (8004318 <_sbrk+0x68>)
 80042d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042d2:	4b10      	ldr	r3, [pc, #64]	; (8004314 <_sbrk+0x64>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4413      	add	r3, r2
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d207      	bcs.n	80042f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042e0:	f000 f84e 	bl	8004380 <__errno>
 80042e4:	4602      	mov	r2, r0
 80042e6:	230c      	movs	r3, #12
 80042e8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295
 80042ee:	e009      	b.n	8004304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042f0:	4b08      	ldr	r3, [pc, #32]	; (8004314 <_sbrk+0x64>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042f6:	4b07      	ldr	r3, [pc, #28]	; (8004314 <_sbrk+0x64>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4413      	add	r3, r2
 80042fe:	4a05      	ldr	r2, [pc, #20]	; (8004314 <_sbrk+0x64>)
 8004300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004302:	68fb      	ldr	r3, [r7, #12]
}
 8004304:	4618      	mov	r0, r3
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20008000 	.word	0x20008000
 8004310:	00000400 	.word	0x00000400
 8004314:	2000020c 	.word	0x2000020c
 8004318:	200007d8 	.word	0x200007d8

0800431c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004320:	4b03      	ldr	r3, [pc, #12]	; (8004330 <SystemInit+0x14>)
 8004322:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004326:	609a      	str	r2, [r3, #8]
#endif
}
 8004328:	bf00      	nop
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr
 8004330:	e000ed00 	.word	0xe000ed00

08004334 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004334:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004336:	e003      	b.n	8004340 <LoopCopyDataInit>

08004338 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004338:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800433a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800433c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800433e:	3104      	adds	r1, #4

08004340 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004340:	480a      	ldr	r0, [pc, #40]	; (800436c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004342:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004344:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004346:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004348:	d3f6      	bcc.n	8004338 <CopyDataInit>
  ldr r2, =_sbss
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800434c:	e002      	b.n	8004354 <LoopFillZerobss>

0800434e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800434e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004350:	f842 3b04 	str.w	r3, [r2], #4

08004354 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004354:	4b08      	ldr	r3, [pc, #32]	; (8004378 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004356:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004358:	d3f9      	bcc.n	800434e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800435a:	f7ff ffdf 	bl	800431c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800435e:	f000 f815 	bl	800438c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004362:	f7ff fa81 	bl	8003868 <main>
  bx lr
 8004366:	4770      	bx	lr
  ldr r3, =_sidata
 8004368:	08006db0 	.word	0x08006db0
  ldr r0, =_sdata
 800436c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004370:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8004374:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8004378:	200007d4 	.word	0x200007d4

0800437c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800437c:	e7fe      	b.n	800437c <ADC1_IRQHandler>
	...

08004380 <__errno>:
 8004380:	4b01      	ldr	r3, [pc, #4]	; (8004388 <__errno+0x8>)
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	2000000c 	.word	0x2000000c

0800438c <__libc_init_array>:
 800438c:	b570      	push	{r4, r5, r6, lr}
 800438e:	2500      	movs	r5, #0
 8004390:	4e0c      	ldr	r6, [pc, #48]	; (80043c4 <__libc_init_array+0x38>)
 8004392:	4c0d      	ldr	r4, [pc, #52]	; (80043c8 <__libc_init_array+0x3c>)
 8004394:	1ba4      	subs	r4, r4, r6
 8004396:	10a4      	asrs	r4, r4, #2
 8004398:	42a5      	cmp	r5, r4
 800439a:	d109      	bne.n	80043b0 <__libc_init_array+0x24>
 800439c:	f002 fb46 	bl	8006a2c <_init>
 80043a0:	2500      	movs	r5, #0
 80043a2:	4e0a      	ldr	r6, [pc, #40]	; (80043cc <__libc_init_array+0x40>)
 80043a4:	4c0a      	ldr	r4, [pc, #40]	; (80043d0 <__libc_init_array+0x44>)
 80043a6:	1ba4      	subs	r4, r4, r6
 80043a8:	10a4      	asrs	r4, r4, #2
 80043aa:	42a5      	cmp	r5, r4
 80043ac:	d105      	bne.n	80043ba <__libc_init_array+0x2e>
 80043ae:	bd70      	pop	{r4, r5, r6, pc}
 80043b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043b4:	4798      	blx	r3
 80043b6:	3501      	adds	r5, #1
 80043b8:	e7ee      	b.n	8004398 <__libc_init_array+0xc>
 80043ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043be:	4798      	blx	r3
 80043c0:	3501      	adds	r5, #1
 80043c2:	e7f2      	b.n	80043aa <__libc_init_array+0x1e>
 80043c4:	08006da8 	.word	0x08006da8
 80043c8:	08006da8 	.word	0x08006da8
 80043cc:	08006da8 	.word	0x08006da8
 80043d0:	08006dac 	.word	0x08006dac

080043d4 <memset>:
 80043d4:	4603      	mov	r3, r0
 80043d6:	4402      	add	r2, r0
 80043d8:	4293      	cmp	r3, r2
 80043da:	d100      	bne.n	80043de <memset+0xa>
 80043dc:	4770      	bx	lr
 80043de:	f803 1b01 	strb.w	r1, [r3], #1
 80043e2:	e7f9      	b.n	80043d8 <memset+0x4>

080043e4 <__cvt>:
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043ea:	461e      	mov	r6, r3
 80043ec:	bfbb      	ittet	lt
 80043ee:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80043f2:	461e      	movlt	r6, r3
 80043f4:	2300      	movge	r3, #0
 80043f6:	232d      	movlt	r3, #45	; 0x2d
 80043f8:	b088      	sub	sp, #32
 80043fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80043fc:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004400:	f027 0720 	bic.w	r7, r7, #32
 8004404:	2f46      	cmp	r7, #70	; 0x46
 8004406:	4614      	mov	r4, r2
 8004408:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800440a:	700b      	strb	r3, [r1, #0]
 800440c:	d004      	beq.n	8004418 <__cvt+0x34>
 800440e:	2f45      	cmp	r7, #69	; 0x45
 8004410:	d100      	bne.n	8004414 <__cvt+0x30>
 8004412:	3501      	adds	r5, #1
 8004414:	2302      	movs	r3, #2
 8004416:	e000      	b.n	800441a <__cvt+0x36>
 8004418:	2303      	movs	r3, #3
 800441a:	aa07      	add	r2, sp, #28
 800441c:	9204      	str	r2, [sp, #16]
 800441e:	aa06      	add	r2, sp, #24
 8004420:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004424:	e9cd 3500 	strd	r3, r5, [sp]
 8004428:	4622      	mov	r2, r4
 800442a:	4633      	mov	r3, r6
 800442c:	f000 fcd0 	bl	8004dd0 <_dtoa_r>
 8004430:	2f47      	cmp	r7, #71	; 0x47
 8004432:	4680      	mov	r8, r0
 8004434:	d102      	bne.n	800443c <__cvt+0x58>
 8004436:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004438:	07db      	lsls	r3, r3, #31
 800443a:	d526      	bpl.n	800448a <__cvt+0xa6>
 800443c:	2f46      	cmp	r7, #70	; 0x46
 800443e:	eb08 0905 	add.w	r9, r8, r5
 8004442:	d111      	bne.n	8004468 <__cvt+0x84>
 8004444:	f898 3000 	ldrb.w	r3, [r8]
 8004448:	2b30      	cmp	r3, #48	; 0x30
 800444a:	d10a      	bne.n	8004462 <__cvt+0x7e>
 800444c:	2200      	movs	r2, #0
 800444e:	2300      	movs	r3, #0
 8004450:	4620      	mov	r0, r4
 8004452:	4631      	mov	r1, r6
 8004454:	f7fc fac0 	bl	80009d8 <__aeabi_dcmpeq>
 8004458:	b918      	cbnz	r0, 8004462 <__cvt+0x7e>
 800445a:	f1c5 0501 	rsb	r5, r5, #1
 800445e:	f8ca 5000 	str.w	r5, [sl]
 8004462:	f8da 3000 	ldr.w	r3, [sl]
 8004466:	4499      	add	r9, r3
 8004468:	2200      	movs	r2, #0
 800446a:	2300      	movs	r3, #0
 800446c:	4620      	mov	r0, r4
 800446e:	4631      	mov	r1, r6
 8004470:	f7fc fab2 	bl	80009d8 <__aeabi_dcmpeq>
 8004474:	b938      	cbnz	r0, 8004486 <__cvt+0xa2>
 8004476:	2230      	movs	r2, #48	; 0x30
 8004478:	9b07      	ldr	r3, [sp, #28]
 800447a:	454b      	cmp	r3, r9
 800447c:	d205      	bcs.n	800448a <__cvt+0xa6>
 800447e:	1c59      	adds	r1, r3, #1
 8004480:	9107      	str	r1, [sp, #28]
 8004482:	701a      	strb	r2, [r3, #0]
 8004484:	e7f8      	b.n	8004478 <__cvt+0x94>
 8004486:	f8cd 901c 	str.w	r9, [sp, #28]
 800448a:	4640      	mov	r0, r8
 800448c:	9b07      	ldr	r3, [sp, #28]
 800448e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004490:	eba3 0308 	sub.w	r3, r3, r8
 8004494:	6013      	str	r3, [r2, #0]
 8004496:	b008      	add	sp, #32
 8004498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800449c <__exponent>:
 800449c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800449e:	2900      	cmp	r1, #0
 80044a0:	bfb4      	ite	lt
 80044a2:	232d      	movlt	r3, #45	; 0x2d
 80044a4:	232b      	movge	r3, #43	; 0x2b
 80044a6:	4604      	mov	r4, r0
 80044a8:	bfb8      	it	lt
 80044aa:	4249      	neglt	r1, r1
 80044ac:	2909      	cmp	r1, #9
 80044ae:	f804 2b02 	strb.w	r2, [r4], #2
 80044b2:	7043      	strb	r3, [r0, #1]
 80044b4:	dd21      	ble.n	80044fa <__exponent+0x5e>
 80044b6:	f10d 0307 	add.w	r3, sp, #7
 80044ba:	461f      	mov	r7, r3
 80044bc:	260a      	movs	r6, #10
 80044be:	fb91 f5f6 	sdiv	r5, r1, r6
 80044c2:	fb06 1115 	mls	r1, r6, r5, r1
 80044c6:	2d09      	cmp	r5, #9
 80044c8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80044cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80044d0:	f103 32ff 	add.w	r2, r3, #4294967295
 80044d4:	4629      	mov	r1, r5
 80044d6:	dc09      	bgt.n	80044ec <__exponent+0x50>
 80044d8:	3130      	adds	r1, #48	; 0x30
 80044da:	3b02      	subs	r3, #2
 80044dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80044e0:	42bb      	cmp	r3, r7
 80044e2:	4622      	mov	r2, r4
 80044e4:	d304      	bcc.n	80044f0 <__exponent+0x54>
 80044e6:	1a10      	subs	r0, r2, r0
 80044e8:	b003      	add	sp, #12
 80044ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044ec:	4613      	mov	r3, r2
 80044ee:	e7e6      	b.n	80044be <__exponent+0x22>
 80044f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044f4:	f804 2b01 	strb.w	r2, [r4], #1
 80044f8:	e7f2      	b.n	80044e0 <__exponent+0x44>
 80044fa:	2330      	movs	r3, #48	; 0x30
 80044fc:	4419      	add	r1, r3
 80044fe:	7083      	strb	r3, [r0, #2]
 8004500:	1d02      	adds	r2, r0, #4
 8004502:	70c1      	strb	r1, [r0, #3]
 8004504:	e7ef      	b.n	80044e6 <__exponent+0x4a>
	...

08004508 <_printf_float>:
 8004508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800450c:	b091      	sub	sp, #68	; 0x44
 800450e:	460c      	mov	r4, r1
 8004510:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004512:	4693      	mov	fp, r2
 8004514:	461e      	mov	r6, r3
 8004516:	4605      	mov	r5, r0
 8004518:	f001 fad8 	bl	8005acc <_localeconv_r>
 800451c:	6803      	ldr	r3, [r0, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	9309      	str	r3, [sp, #36]	; 0x24
 8004522:	f7fb fe2d 	bl	8000180 <strlen>
 8004526:	2300      	movs	r3, #0
 8004528:	930e      	str	r3, [sp, #56]	; 0x38
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	900a      	str	r0, [sp, #40]	; 0x28
 800452e:	3307      	adds	r3, #7
 8004530:	f023 0307 	bic.w	r3, r3, #7
 8004534:	f103 0208 	add.w	r2, r3, #8
 8004538:	f894 8018 	ldrb.w	r8, [r4, #24]
 800453c:	f8d4 a000 	ldr.w	sl, [r4]
 8004540:	603a      	str	r2, [r7, #0]
 8004542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004546:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800454a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800454e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004552:	930b      	str	r3, [sp, #44]	; 0x2c
 8004554:	f04f 32ff 	mov.w	r2, #4294967295
 8004558:	4ba6      	ldr	r3, [pc, #664]	; (80047f4 <_printf_float+0x2ec>)
 800455a:	4638      	mov	r0, r7
 800455c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800455e:	f7fc fa6d 	bl	8000a3c <__aeabi_dcmpun>
 8004562:	bb68      	cbnz	r0, 80045c0 <_printf_float+0xb8>
 8004564:	f04f 32ff 	mov.w	r2, #4294967295
 8004568:	4ba2      	ldr	r3, [pc, #648]	; (80047f4 <_printf_float+0x2ec>)
 800456a:	4638      	mov	r0, r7
 800456c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800456e:	f7fc fa47 	bl	8000a00 <__aeabi_dcmple>
 8004572:	bb28      	cbnz	r0, 80045c0 <_printf_float+0xb8>
 8004574:	2200      	movs	r2, #0
 8004576:	2300      	movs	r3, #0
 8004578:	4638      	mov	r0, r7
 800457a:	4649      	mov	r1, r9
 800457c:	f7fc fa36 	bl	80009ec <__aeabi_dcmplt>
 8004580:	b110      	cbz	r0, 8004588 <_printf_float+0x80>
 8004582:	232d      	movs	r3, #45	; 0x2d
 8004584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004588:	4f9b      	ldr	r7, [pc, #620]	; (80047f8 <_printf_float+0x2f0>)
 800458a:	4b9c      	ldr	r3, [pc, #624]	; (80047fc <_printf_float+0x2f4>)
 800458c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004590:	bf98      	it	ls
 8004592:	461f      	movls	r7, r3
 8004594:	2303      	movs	r3, #3
 8004596:	f04f 0900 	mov.w	r9, #0
 800459a:	6123      	str	r3, [r4, #16]
 800459c:	f02a 0304 	bic.w	r3, sl, #4
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	9600      	str	r6, [sp, #0]
 80045a4:	465b      	mov	r3, fp
 80045a6:	aa0f      	add	r2, sp, #60	; 0x3c
 80045a8:	4621      	mov	r1, r4
 80045aa:	4628      	mov	r0, r5
 80045ac:	f000 f9e2 	bl	8004974 <_printf_common>
 80045b0:	3001      	adds	r0, #1
 80045b2:	f040 8090 	bne.w	80046d6 <_printf_float+0x1ce>
 80045b6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ba:	b011      	add	sp, #68	; 0x44
 80045bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c0:	463a      	mov	r2, r7
 80045c2:	464b      	mov	r3, r9
 80045c4:	4638      	mov	r0, r7
 80045c6:	4649      	mov	r1, r9
 80045c8:	f7fc fa38 	bl	8000a3c <__aeabi_dcmpun>
 80045cc:	b110      	cbz	r0, 80045d4 <_printf_float+0xcc>
 80045ce:	4f8c      	ldr	r7, [pc, #560]	; (8004800 <_printf_float+0x2f8>)
 80045d0:	4b8c      	ldr	r3, [pc, #560]	; (8004804 <_printf_float+0x2fc>)
 80045d2:	e7db      	b.n	800458c <_printf_float+0x84>
 80045d4:	6863      	ldr	r3, [r4, #4]
 80045d6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80045da:	1c59      	adds	r1, r3, #1
 80045dc:	a80d      	add	r0, sp, #52	; 0x34
 80045de:	a90e      	add	r1, sp, #56	; 0x38
 80045e0:	d140      	bne.n	8004664 <_printf_float+0x15c>
 80045e2:	2306      	movs	r3, #6
 80045e4:	6063      	str	r3, [r4, #4]
 80045e6:	f04f 0c00 	mov.w	ip, #0
 80045ea:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80045ee:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80045f2:	6863      	ldr	r3, [r4, #4]
 80045f4:	6022      	str	r2, [r4, #0]
 80045f6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	463a      	mov	r2, r7
 80045fe:	464b      	mov	r3, r9
 8004600:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004604:	4628      	mov	r0, r5
 8004606:	f7ff feed 	bl	80043e4 <__cvt>
 800460a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800460e:	2b47      	cmp	r3, #71	; 0x47
 8004610:	4607      	mov	r7, r0
 8004612:	d109      	bne.n	8004628 <_printf_float+0x120>
 8004614:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004616:	1cd8      	adds	r0, r3, #3
 8004618:	db02      	blt.n	8004620 <_printf_float+0x118>
 800461a:	6862      	ldr	r2, [r4, #4]
 800461c:	4293      	cmp	r3, r2
 800461e:	dd47      	ble.n	80046b0 <_printf_float+0x1a8>
 8004620:	f1a8 0802 	sub.w	r8, r8, #2
 8004624:	fa5f f888 	uxtb.w	r8, r8
 8004628:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800462c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800462e:	d824      	bhi.n	800467a <_printf_float+0x172>
 8004630:	3901      	subs	r1, #1
 8004632:	4642      	mov	r2, r8
 8004634:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004638:	910d      	str	r1, [sp, #52]	; 0x34
 800463a:	f7ff ff2f 	bl	800449c <__exponent>
 800463e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004640:	4681      	mov	r9, r0
 8004642:	1813      	adds	r3, r2, r0
 8004644:	2a01      	cmp	r2, #1
 8004646:	6123      	str	r3, [r4, #16]
 8004648:	dc02      	bgt.n	8004650 <_printf_float+0x148>
 800464a:	6822      	ldr	r2, [r4, #0]
 800464c:	07d1      	lsls	r1, r2, #31
 800464e:	d501      	bpl.n	8004654 <_printf_float+0x14c>
 8004650:	3301      	adds	r3, #1
 8004652:	6123      	str	r3, [r4, #16]
 8004654:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0a2      	beq.n	80045a2 <_printf_float+0x9a>
 800465c:	232d      	movs	r3, #45	; 0x2d
 800465e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004662:	e79e      	b.n	80045a2 <_printf_float+0x9a>
 8004664:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004668:	f000 816e 	beq.w	8004948 <_printf_float+0x440>
 800466c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004670:	d1b9      	bne.n	80045e6 <_printf_float+0xde>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1b7      	bne.n	80045e6 <_printf_float+0xde>
 8004676:	2301      	movs	r3, #1
 8004678:	e7b4      	b.n	80045e4 <_printf_float+0xdc>
 800467a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800467e:	d119      	bne.n	80046b4 <_printf_float+0x1ac>
 8004680:	2900      	cmp	r1, #0
 8004682:	6863      	ldr	r3, [r4, #4]
 8004684:	dd0c      	ble.n	80046a0 <_printf_float+0x198>
 8004686:	6121      	str	r1, [r4, #16]
 8004688:	b913      	cbnz	r3, 8004690 <_printf_float+0x188>
 800468a:	6822      	ldr	r2, [r4, #0]
 800468c:	07d2      	lsls	r2, r2, #31
 800468e:	d502      	bpl.n	8004696 <_printf_float+0x18e>
 8004690:	3301      	adds	r3, #1
 8004692:	440b      	add	r3, r1
 8004694:	6123      	str	r3, [r4, #16]
 8004696:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004698:	f04f 0900 	mov.w	r9, #0
 800469c:	65a3      	str	r3, [r4, #88]	; 0x58
 800469e:	e7d9      	b.n	8004654 <_printf_float+0x14c>
 80046a0:	b913      	cbnz	r3, 80046a8 <_printf_float+0x1a0>
 80046a2:	6822      	ldr	r2, [r4, #0]
 80046a4:	07d0      	lsls	r0, r2, #31
 80046a6:	d501      	bpl.n	80046ac <_printf_float+0x1a4>
 80046a8:	3302      	adds	r3, #2
 80046aa:	e7f3      	b.n	8004694 <_printf_float+0x18c>
 80046ac:	2301      	movs	r3, #1
 80046ae:	e7f1      	b.n	8004694 <_printf_float+0x18c>
 80046b0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80046b4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80046b8:	4293      	cmp	r3, r2
 80046ba:	db05      	blt.n	80046c8 <_printf_float+0x1c0>
 80046bc:	6822      	ldr	r2, [r4, #0]
 80046be:	6123      	str	r3, [r4, #16]
 80046c0:	07d1      	lsls	r1, r2, #31
 80046c2:	d5e8      	bpl.n	8004696 <_printf_float+0x18e>
 80046c4:	3301      	adds	r3, #1
 80046c6:	e7e5      	b.n	8004694 <_printf_float+0x18c>
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bfcc      	ite	gt
 80046cc:	2301      	movgt	r3, #1
 80046ce:	f1c3 0302 	rsble	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	e7de      	b.n	8004694 <_printf_float+0x18c>
 80046d6:	6823      	ldr	r3, [r4, #0]
 80046d8:	055a      	lsls	r2, r3, #21
 80046da:	d407      	bmi.n	80046ec <_printf_float+0x1e4>
 80046dc:	6923      	ldr	r3, [r4, #16]
 80046de:	463a      	mov	r2, r7
 80046e0:	4659      	mov	r1, fp
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b0      	blx	r6
 80046e6:	3001      	adds	r0, #1
 80046e8:	d129      	bne.n	800473e <_printf_float+0x236>
 80046ea:	e764      	b.n	80045b6 <_printf_float+0xae>
 80046ec:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80046f0:	f240 80d7 	bls.w	80048a2 <_printf_float+0x39a>
 80046f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046f8:	2200      	movs	r2, #0
 80046fa:	2300      	movs	r3, #0
 80046fc:	f7fc f96c 	bl	80009d8 <__aeabi_dcmpeq>
 8004700:	b388      	cbz	r0, 8004766 <_printf_float+0x25e>
 8004702:	2301      	movs	r3, #1
 8004704:	4a40      	ldr	r2, [pc, #256]	; (8004808 <_printf_float+0x300>)
 8004706:	4659      	mov	r1, fp
 8004708:	4628      	mov	r0, r5
 800470a:	47b0      	blx	r6
 800470c:	3001      	adds	r0, #1
 800470e:	f43f af52 	beq.w	80045b6 <_printf_float+0xae>
 8004712:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004716:	429a      	cmp	r2, r3
 8004718:	db02      	blt.n	8004720 <_printf_float+0x218>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	07d8      	lsls	r0, r3, #31
 800471e:	d50e      	bpl.n	800473e <_printf_float+0x236>
 8004720:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004724:	4659      	mov	r1, fp
 8004726:	4628      	mov	r0, r5
 8004728:	47b0      	blx	r6
 800472a:	3001      	adds	r0, #1
 800472c:	f43f af43 	beq.w	80045b6 <_printf_float+0xae>
 8004730:	2700      	movs	r7, #0
 8004732:	f104 081a 	add.w	r8, r4, #26
 8004736:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004738:	3b01      	subs	r3, #1
 800473a:	42bb      	cmp	r3, r7
 800473c:	dc09      	bgt.n	8004752 <_printf_float+0x24a>
 800473e:	6823      	ldr	r3, [r4, #0]
 8004740:	079f      	lsls	r7, r3, #30
 8004742:	f100 80fd 	bmi.w	8004940 <_printf_float+0x438>
 8004746:	68e0      	ldr	r0, [r4, #12]
 8004748:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800474a:	4298      	cmp	r0, r3
 800474c:	bfb8      	it	lt
 800474e:	4618      	movlt	r0, r3
 8004750:	e733      	b.n	80045ba <_printf_float+0xb2>
 8004752:	2301      	movs	r3, #1
 8004754:	4642      	mov	r2, r8
 8004756:	4659      	mov	r1, fp
 8004758:	4628      	mov	r0, r5
 800475a:	47b0      	blx	r6
 800475c:	3001      	adds	r0, #1
 800475e:	f43f af2a 	beq.w	80045b6 <_printf_float+0xae>
 8004762:	3701      	adds	r7, #1
 8004764:	e7e7      	b.n	8004736 <_printf_float+0x22e>
 8004766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004768:	2b00      	cmp	r3, #0
 800476a:	dc2b      	bgt.n	80047c4 <_printf_float+0x2bc>
 800476c:	2301      	movs	r3, #1
 800476e:	4a26      	ldr	r2, [pc, #152]	; (8004808 <_printf_float+0x300>)
 8004770:	4659      	mov	r1, fp
 8004772:	4628      	mov	r0, r5
 8004774:	47b0      	blx	r6
 8004776:	3001      	adds	r0, #1
 8004778:	f43f af1d 	beq.w	80045b6 <_printf_float+0xae>
 800477c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800477e:	b923      	cbnz	r3, 800478a <_printf_float+0x282>
 8004780:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004782:	b913      	cbnz	r3, 800478a <_printf_float+0x282>
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	07d9      	lsls	r1, r3, #31
 8004788:	d5d9      	bpl.n	800473e <_printf_float+0x236>
 800478a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800478e:	4659      	mov	r1, fp
 8004790:	4628      	mov	r0, r5
 8004792:	47b0      	blx	r6
 8004794:	3001      	adds	r0, #1
 8004796:	f43f af0e 	beq.w	80045b6 <_printf_float+0xae>
 800479a:	f04f 0800 	mov.w	r8, #0
 800479e:	f104 091a 	add.w	r9, r4, #26
 80047a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047a4:	425b      	negs	r3, r3
 80047a6:	4543      	cmp	r3, r8
 80047a8:	dc01      	bgt.n	80047ae <_printf_float+0x2a6>
 80047aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047ac:	e797      	b.n	80046de <_printf_float+0x1d6>
 80047ae:	2301      	movs	r3, #1
 80047b0:	464a      	mov	r2, r9
 80047b2:	4659      	mov	r1, fp
 80047b4:	4628      	mov	r0, r5
 80047b6:	47b0      	blx	r6
 80047b8:	3001      	adds	r0, #1
 80047ba:	f43f aefc 	beq.w	80045b6 <_printf_float+0xae>
 80047be:	f108 0801 	add.w	r8, r8, #1
 80047c2:	e7ee      	b.n	80047a2 <_printf_float+0x29a>
 80047c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047c8:	429a      	cmp	r2, r3
 80047ca:	bfa8      	it	ge
 80047cc:	461a      	movge	r2, r3
 80047ce:	2a00      	cmp	r2, #0
 80047d0:	4690      	mov	r8, r2
 80047d2:	dd07      	ble.n	80047e4 <_printf_float+0x2dc>
 80047d4:	4613      	mov	r3, r2
 80047d6:	4659      	mov	r1, fp
 80047d8:	463a      	mov	r2, r7
 80047da:	4628      	mov	r0, r5
 80047dc:	47b0      	blx	r6
 80047de:	3001      	adds	r0, #1
 80047e0:	f43f aee9 	beq.w	80045b6 <_printf_float+0xae>
 80047e4:	f104 031a 	add.w	r3, r4, #26
 80047e8:	f04f 0a00 	mov.w	sl, #0
 80047ec:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80047f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80047f2:	e015      	b.n	8004820 <_printf_float+0x318>
 80047f4:	7fefffff 	.word	0x7fefffff
 80047f8:	08006ae4 	.word	0x08006ae4
 80047fc:	08006ae0 	.word	0x08006ae0
 8004800:	08006aec 	.word	0x08006aec
 8004804:	08006ae8 	.word	0x08006ae8
 8004808:	08006af0 	.word	0x08006af0
 800480c:	2301      	movs	r3, #1
 800480e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004810:	4659      	mov	r1, fp
 8004812:	4628      	mov	r0, r5
 8004814:	47b0      	blx	r6
 8004816:	3001      	adds	r0, #1
 8004818:	f43f aecd 	beq.w	80045b6 <_printf_float+0xae>
 800481c:	f10a 0a01 	add.w	sl, sl, #1
 8004820:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004824:	eba9 0308 	sub.w	r3, r9, r8
 8004828:	4553      	cmp	r3, sl
 800482a:	dcef      	bgt.n	800480c <_printf_float+0x304>
 800482c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004830:	429a      	cmp	r2, r3
 8004832:	444f      	add	r7, r9
 8004834:	db14      	blt.n	8004860 <_printf_float+0x358>
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	07da      	lsls	r2, r3, #31
 800483a:	d411      	bmi.n	8004860 <_printf_float+0x358>
 800483c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800483e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004840:	eba3 0209 	sub.w	r2, r3, r9
 8004844:	eba3 0901 	sub.w	r9, r3, r1
 8004848:	4591      	cmp	r9, r2
 800484a:	bfa8      	it	ge
 800484c:	4691      	movge	r9, r2
 800484e:	f1b9 0f00 	cmp.w	r9, #0
 8004852:	dc0d      	bgt.n	8004870 <_printf_float+0x368>
 8004854:	2700      	movs	r7, #0
 8004856:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800485a:	f104 081a 	add.w	r8, r4, #26
 800485e:	e018      	b.n	8004892 <_printf_float+0x38a>
 8004860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004864:	4659      	mov	r1, fp
 8004866:	4628      	mov	r0, r5
 8004868:	47b0      	blx	r6
 800486a:	3001      	adds	r0, #1
 800486c:	d1e6      	bne.n	800483c <_printf_float+0x334>
 800486e:	e6a2      	b.n	80045b6 <_printf_float+0xae>
 8004870:	464b      	mov	r3, r9
 8004872:	463a      	mov	r2, r7
 8004874:	4659      	mov	r1, fp
 8004876:	4628      	mov	r0, r5
 8004878:	47b0      	blx	r6
 800487a:	3001      	adds	r0, #1
 800487c:	d1ea      	bne.n	8004854 <_printf_float+0x34c>
 800487e:	e69a      	b.n	80045b6 <_printf_float+0xae>
 8004880:	2301      	movs	r3, #1
 8004882:	4642      	mov	r2, r8
 8004884:	4659      	mov	r1, fp
 8004886:	4628      	mov	r0, r5
 8004888:	47b0      	blx	r6
 800488a:	3001      	adds	r0, #1
 800488c:	f43f ae93 	beq.w	80045b6 <_printf_float+0xae>
 8004890:	3701      	adds	r7, #1
 8004892:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004896:	1a9b      	subs	r3, r3, r2
 8004898:	eba3 0309 	sub.w	r3, r3, r9
 800489c:	42bb      	cmp	r3, r7
 800489e:	dcef      	bgt.n	8004880 <_printf_float+0x378>
 80048a0:	e74d      	b.n	800473e <_printf_float+0x236>
 80048a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048a4:	2a01      	cmp	r2, #1
 80048a6:	dc01      	bgt.n	80048ac <_printf_float+0x3a4>
 80048a8:	07db      	lsls	r3, r3, #31
 80048aa:	d538      	bpl.n	800491e <_printf_float+0x416>
 80048ac:	2301      	movs	r3, #1
 80048ae:	463a      	mov	r2, r7
 80048b0:	4659      	mov	r1, fp
 80048b2:	4628      	mov	r0, r5
 80048b4:	47b0      	blx	r6
 80048b6:	3001      	adds	r0, #1
 80048b8:	f43f ae7d 	beq.w	80045b6 <_printf_float+0xae>
 80048bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048c0:	4659      	mov	r1, fp
 80048c2:	4628      	mov	r0, r5
 80048c4:	47b0      	blx	r6
 80048c6:	3001      	adds	r0, #1
 80048c8:	f107 0701 	add.w	r7, r7, #1
 80048cc:	f43f ae73 	beq.w	80045b6 <_printf_float+0xae>
 80048d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048d6:	2200      	movs	r2, #0
 80048d8:	f103 38ff 	add.w	r8, r3, #4294967295
 80048dc:	2300      	movs	r3, #0
 80048de:	f7fc f87b 	bl	80009d8 <__aeabi_dcmpeq>
 80048e2:	b9c0      	cbnz	r0, 8004916 <_printf_float+0x40e>
 80048e4:	4643      	mov	r3, r8
 80048e6:	463a      	mov	r2, r7
 80048e8:	4659      	mov	r1, fp
 80048ea:	4628      	mov	r0, r5
 80048ec:	47b0      	blx	r6
 80048ee:	3001      	adds	r0, #1
 80048f0:	d10d      	bne.n	800490e <_printf_float+0x406>
 80048f2:	e660      	b.n	80045b6 <_printf_float+0xae>
 80048f4:	2301      	movs	r3, #1
 80048f6:	4642      	mov	r2, r8
 80048f8:	4659      	mov	r1, fp
 80048fa:	4628      	mov	r0, r5
 80048fc:	47b0      	blx	r6
 80048fe:	3001      	adds	r0, #1
 8004900:	f43f ae59 	beq.w	80045b6 <_printf_float+0xae>
 8004904:	3701      	adds	r7, #1
 8004906:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004908:	3b01      	subs	r3, #1
 800490a:	42bb      	cmp	r3, r7
 800490c:	dcf2      	bgt.n	80048f4 <_printf_float+0x3ec>
 800490e:	464b      	mov	r3, r9
 8004910:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004914:	e6e4      	b.n	80046e0 <_printf_float+0x1d8>
 8004916:	2700      	movs	r7, #0
 8004918:	f104 081a 	add.w	r8, r4, #26
 800491c:	e7f3      	b.n	8004906 <_printf_float+0x3fe>
 800491e:	2301      	movs	r3, #1
 8004920:	e7e1      	b.n	80048e6 <_printf_float+0x3de>
 8004922:	2301      	movs	r3, #1
 8004924:	4642      	mov	r2, r8
 8004926:	4659      	mov	r1, fp
 8004928:	4628      	mov	r0, r5
 800492a:	47b0      	blx	r6
 800492c:	3001      	adds	r0, #1
 800492e:	f43f ae42 	beq.w	80045b6 <_printf_float+0xae>
 8004932:	3701      	adds	r7, #1
 8004934:	68e3      	ldr	r3, [r4, #12]
 8004936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004938:	1a9b      	subs	r3, r3, r2
 800493a:	42bb      	cmp	r3, r7
 800493c:	dcf1      	bgt.n	8004922 <_printf_float+0x41a>
 800493e:	e702      	b.n	8004746 <_printf_float+0x23e>
 8004940:	2700      	movs	r7, #0
 8004942:	f104 0819 	add.w	r8, r4, #25
 8004946:	e7f5      	b.n	8004934 <_printf_float+0x42c>
 8004948:	2b00      	cmp	r3, #0
 800494a:	f43f ae94 	beq.w	8004676 <_printf_float+0x16e>
 800494e:	f04f 0c00 	mov.w	ip, #0
 8004952:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004956:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800495a:	6022      	str	r2, [r4, #0]
 800495c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004960:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	463a      	mov	r2, r7
 8004968:	464b      	mov	r3, r9
 800496a:	4628      	mov	r0, r5
 800496c:	f7ff fd3a 	bl	80043e4 <__cvt>
 8004970:	4607      	mov	r7, r0
 8004972:	e64f      	b.n	8004614 <_printf_float+0x10c>

08004974 <_printf_common>:
 8004974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004978:	4691      	mov	r9, r2
 800497a:	461f      	mov	r7, r3
 800497c:	688a      	ldr	r2, [r1, #8]
 800497e:	690b      	ldr	r3, [r1, #16]
 8004980:	4606      	mov	r6, r0
 8004982:	4293      	cmp	r3, r2
 8004984:	bfb8      	it	lt
 8004986:	4613      	movlt	r3, r2
 8004988:	f8c9 3000 	str.w	r3, [r9]
 800498c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004990:	460c      	mov	r4, r1
 8004992:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004996:	b112      	cbz	r2, 800499e <_printf_common+0x2a>
 8004998:	3301      	adds	r3, #1
 800499a:	f8c9 3000 	str.w	r3, [r9]
 800499e:	6823      	ldr	r3, [r4, #0]
 80049a0:	0699      	lsls	r1, r3, #26
 80049a2:	bf42      	ittt	mi
 80049a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80049a8:	3302      	addmi	r3, #2
 80049aa:	f8c9 3000 	strmi.w	r3, [r9]
 80049ae:	6825      	ldr	r5, [r4, #0]
 80049b0:	f015 0506 	ands.w	r5, r5, #6
 80049b4:	d107      	bne.n	80049c6 <_printf_common+0x52>
 80049b6:	f104 0a19 	add.w	sl, r4, #25
 80049ba:	68e3      	ldr	r3, [r4, #12]
 80049bc:	f8d9 2000 	ldr.w	r2, [r9]
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	42ab      	cmp	r3, r5
 80049c4:	dc29      	bgt.n	8004a1a <_printf_common+0xa6>
 80049c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80049ca:	6822      	ldr	r2, [r4, #0]
 80049cc:	3300      	adds	r3, #0
 80049ce:	bf18      	it	ne
 80049d0:	2301      	movne	r3, #1
 80049d2:	0692      	lsls	r2, r2, #26
 80049d4:	d42e      	bmi.n	8004a34 <_printf_common+0xc0>
 80049d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049da:	4639      	mov	r1, r7
 80049dc:	4630      	mov	r0, r6
 80049de:	47c0      	blx	r8
 80049e0:	3001      	adds	r0, #1
 80049e2:	d021      	beq.n	8004a28 <_printf_common+0xb4>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	68e5      	ldr	r5, [r4, #12]
 80049e8:	f003 0306 	and.w	r3, r3, #6
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	bf18      	it	ne
 80049f0:	2500      	movne	r5, #0
 80049f2:	f8d9 2000 	ldr.w	r2, [r9]
 80049f6:	f04f 0900 	mov.w	r9, #0
 80049fa:	bf08      	it	eq
 80049fc:	1aad      	subeq	r5, r5, r2
 80049fe:	68a3      	ldr	r3, [r4, #8]
 8004a00:	6922      	ldr	r2, [r4, #16]
 8004a02:	bf08      	it	eq
 8004a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	bfc4      	itt	gt
 8004a0c:	1a9b      	subgt	r3, r3, r2
 8004a0e:	18ed      	addgt	r5, r5, r3
 8004a10:	341a      	adds	r4, #26
 8004a12:	454d      	cmp	r5, r9
 8004a14:	d11a      	bne.n	8004a4c <_printf_common+0xd8>
 8004a16:	2000      	movs	r0, #0
 8004a18:	e008      	b.n	8004a2c <_printf_common+0xb8>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4652      	mov	r2, sl
 8004a1e:	4639      	mov	r1, r7
 8004a20:	4630      	mov	r0, r6
 8004a22:	47c0      	blx	r8
 8004a24:	3001      	adds	r0, #1
 8004a26:	d103      	bne.n	8004a30 <_printf_common+0xbc>
 8004a28:	f04f 30ff 	mov.w	r0, #4294967295
 8004a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a30:	3501      	adds	r5, #1
 8004a32:	e7c2      	b.n	80049ba <_printf_common+0x46>
 8004a34:	2030      	movs	r0, #48	; 0x30
 8004a36:	18e1      	adds	r1, r4, r3
 8004a38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a42:	4422      	add	r2, r4
 8004a44:	3302      	adds	r3, #2
 8004a46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a4a:	e7c4      	b.n	80049d6 <_printf_common+0x62>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	4622      	mov	r2, r4
 8004a50:	4639      	mov	r1, r7
 8004a52:	4630      	mov	r0, r6
 8004a54:	47c0      	blx	r8
 8004a56:	3001      	adds	r0, #1
 8004a58:	d0e6      	beq.n	8004a28 <_printf_common+0xb4>
 8004a5a:	f109 0901 	add.w	r9, r9, #1
 8004a5e:	e7d8      	b.n	8004a12 <_printf_common+0x9e>

08004a60 <_printf_i>:
 8004a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004a68:	460c      	mov	r4, r1
 8004a6a:	7e09      	ldrb	r1, [r1, #24]
 8004a6c:	b085      	sub	sp, #20
 8004a6e:	296e      	cmp	r1, #110	; 0x6e
 8004a70:	4617      	mov	r7, r2
 8004a72:	4606      	mov	r6, r0
 8004a74:	4698      	mov	r8, r3
 8004a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a78:	f000 80b3 	beq.w	8004be2 <_printf_i+0x182>
 8004a7c:	d822      	bhi.n	8004ac4 <_printf_i+0x64>
 8004a7e:	2963      	cmp	r1, #99	; 0x63
 8004a80:	d036      	beq.n	8004af0 <_printf_i+0x90>
 8004a82:	d80a      	bhi.n	8004a9a <_printf_i+0x3a>
 8004a84:	2900      	cmp	r1, #0
 8004a86:	f000 80b9 	beq.w	8004bfc <_printf_i+0x19c>
 8004a8a:	2958      	cmp	r1, #88	; 0x58
 8004a8c:	f000 8083 	beq.w	8004b96 <_printf_i+0x136>
 8004a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004a98:	e032      	b.n	8004b00 <_printf_i+0xa0>
 8004a9a:	2964      	cmp	r1, #100	; 0x64
 8004a9c:	d001      	beq.n	8004aa2 <_printf_i+0x42>
 8004a9e:	2969      	cmp	r1, #105	; 0x69
 8004aa0:	d1f6      	bne.n	8004a90 <_printf_i+0x30>
 8004aa2:	6820      	ldr	r0, [r4, #0]
 8004aa4:	6813      	ldr	r3, [r2, #0]
 8004aa6:	0605      	lsls	r5, r0, #24
 8004aa8:	f103 0104 	add.w	r1, r3, #4
 8004aac:	d52a      	bpl.n	8004b04 <_printf_i+0xa4>
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6011      	str	r1, [r2, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	da03      	bge.n	8004abe <_printf_i+0x5e>
 8004ab6:	222d      	movs	r2, #45	; 0x2d
 8004ab8:	425b      	negs	r3, r3
 8004aba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004abe:	486f      	ldr	r0, [pc, #444]	; (8004c7c <_printf_i+0x21c>)
 8004ac0:	220a      	movs	r2, #10
 8004ac2:	e039      	b.n	8004b38 <_printf_i+0xd8>
 8004ac4:	2973      	cmp	r1, #115	; 0x73
 8004ac6:	f000 809d 	beq.w	8004c04 <_printf_i+0x1a4>
 8004aca:	d808      	bhi.n	8004ade <_printf_i+0x7e>
 8004acc:	296f      	cmp	r1, #111	; 0x6f
 8004ace:	d020      	beq.n	8004b12 <_printf_i+0xb2>
 8004ad0:	2970      	cmp	r1, #112	; 0x70
 8004ad2:	d1dd      	bne.n	8004a90 <_printf_i+0x30>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	f043 0320 	orr.w	r3, r3, #32
 8004ada:	6023      	str	r3, [r4, #0]
 8004adc:	e003      	b.n	8004ae6 <_printf_i+0x86>
 8004ade:	2975      	cmp	r1, #117	; 0x75
 8004ae0:	d017      	beq.n	8004b12 <_printf_i+0xb2>
 8004ae2:	2978      	cmp	r1, #120	; 0x78
 8004ae4:	d1d4      	bne.n	8004a90 <_printf_i+0x30>
 8004ae6:	2378      	movs	r3, #120	; 0x78
 8004ae8:	4865      	ldr	r0, [pc, #404]	; (8004c80 <_printf_i+0x220>)
 8004aea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004aee:	e055      	b.n	8004b9c <_printf_i+0x13c>
 8004af0:	6813      	ldr	r3, [r2, #0]
 8004af2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004af6:	1d19      	adds	r1, r3, #4
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	6011      	str	r1, [r2, #0]
 8004afc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b00:	2301      	movs	r3, #1
 8004b02:	e08c      	b.n	8004c1e <_printf_i+0x1be>
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b0a:	6011      	str	r1, [r2, #0]
 8004b0c:	bf18      	it	ne
 8004b0e:	b21b      	sxthne	r3, r3
 8004b10:	e7cf      	b.n	8004ab2 <_printf_i+0x52>
 8004b12:	6813      	ldr	r3, [r2, #0]
 8004b14:	6825      	ldr	r5, [r4, #0]
 8004b16:	1d18      	adds	r0, r3, #4
 8004b18:	6010      	str	r0, [r2, #0]
 8004b1a:	0628      	lsls	r0, r5, #24
 8004b1c:	d501      	bpl.n	8004b22 <_printf_i+0xc2>
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	e002      	b.n	8004b28 <_printf_i+0xc8>
 8004b22:	0668      	lsls	r0, r5, #25
 8004b24:	d5fb      	bpl.n	8004b1e <_printf_i+0xbe>
 8004b26:	881b      	ldrh	r3, [r3, #0]
 8004b28:	296f      	cmp	r1, #111	; 0x6f
 8004b2a:	bf14      	ite	ne
 8004b2c:	220a      	movne	r2, #10
 8004b2e:	2208      	moveq	r2, #8
 8004b30:	4852      	ldr	r0, [pc, #328]	; (8004c7c <_printf_i+0x21c>)
 8004b32:	2100      	movs	r1, #0
 8004b34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b38:	6865      	ldr	r5, [r4, #4]
 8004b3a:	2d00      	cmp	r5, #0
 8004b3c:	60a5      	str	r5, [r4, #8]
 8004b3e:	f2c0 8095 	blt.w	8004c6c <_printf_i+0x20c>
 8004b42:	6821      	ldr	r1, [r4, #0]
 8004b44:	f021 0104 	bic.w	r1, r1, #4
 8004b48:	6021      	str	r1, [r4, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d13d      	bne.n	8004bca <_printf_i+0x16a>
 8004b4e:	2d00      	cmp	r5, #0
 8004b50:	f040 808e 	bne.w	8004c70 <_printf_i+0x210>
 8004b54:	4665      	mov	r5, ip
 8004b56:	2a08      	cmp	r2, #8
 8004b58:	d10b      	bne.n	8004b72 <_printf_i+0x112>
 8004b5a:	6823      	ldr	r3, [r4, #0]
 8004b5c:	07db      	lsls	r3, r3, #31
 8004b5e:	d508      	bpl.n	8004b72 <_printf_i+0x112>
 8004b60:	6923      	ldr	r3, [r4, #16]
 8004b62:	6862      	ldr	r2, [r4, #4]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	bfde      	ittt	le
 8004b68:	2330      	movle	r3, #48	; 0x30
 8004b6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b72:	ebac 0305 	sub.w	r3, ip, r5
 8004b76:	6123      	str	r3, [r4, #16]
 8004b78:	f8cd 8000 	str.w	r8, [sp]
 8004b7c:	463b      	mov	r3, r7
 8004b7e:	aa03      	add	r2, sp, #12
 8004b80:	4621      	mov	r1, r4
 8004b82:	4630      	mov	r0, r6
 8004b84:	f7ff fef6 	bl	8004974 <_printf_common>
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d14d      	bne.n	8004c28 <_printf_i+0x1c8>
 8004b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b90:	b005      	add	sp, #20
 8004b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b96:	4839      	ldr	r0, [pc, #228]	; (8004c7c <_printf_i+0x21c>)
 8004b98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004b9c:	6813      	ldr	r3, [r2, #0]
 8004b9e:	6821      	ldr	r1, [r4, #0]
 8004ba0:	1d1d      	adds	r5, r3, #4
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	6015      	str	r5, [r2, #0]
 8004ba6:	060a      	lsls	r2, r1, #24
 8004ba8:	d50b      	bpl.n	8004bc2 <_printf_i+0x162>
 8004baa:	07ca      	lsls	r2, r1, #31
 8004bac:	bf44      	itt	mi
 8004bae:	f041 0120 	orrmi.w	r1, r1, #32
 8004bb2:	6021      	strmi	r1, [r4, #0]
 8004bb4:	b91b      	cbnz	r3, 8004bbe <_printf_i+0x15e>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	f022 0220 	bic.w	r2, r2, #32
 8004bbc:	6022      	str	r2, [r4, #0]
 8004bbe:	2210      	movs	r2, #16
 8004bc0:	e7b7      	b.n	8004b32 <_printf_i+0xd2>
 8004bc2:	064d      	lsls	r5, r1, #25
 8004bc4:	bf48      	it	mi
 8004bc6:	b29b      	uxthmi	r3, r3
 8004bc8:	e7ef      	b.n	8004baa <_printf_i+0x14a>
 8004bca:	4665      	mov	r5, ip
 8004bcc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004bd0:	fb02 3311 	mls	r3, r2, r1, r3
 8004bd4:	5cc3      	ldrb	r3, [r0, r3]
 8004bd6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004bda:	460b      	mov	r3, r1
 8004bdc:	2900      	cmp	r1, #0
 8004bde:	d1f5      	bne.n	8004bcc <_printf_i+0x16c>
 8004be0:	e7b9      	b.n	8004b56 <_printf_i+0xf6>
 8004be2:	6813      	ldr	r3, [r2, #0]
 8004be4:	6825      	ldr	r5, [r4, #0]
 8004be6:	1d18      	adds	r0, r3, #4
 8004be8:	6961      	ldr	r1, [r4, #20]
 8004bea:	6010      	str	r0, [r2, #0]
 8004bec:	0628      	lsls	r0, r5, #24
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	d501      	bpl.n	8004bf6 <_printf_i+0x196>
 8004bf2:	6019      	str	r1, [r3, #0]
 8004bf4:	e002      	b.n	8004bfc <_printf_i+0x19c>
 8004bf6:	066a      	lsls	r2, r5, #25
 8004bf8:	d5fb      	bpl.n	8004bf2 <_printf_i+0x192>
 8004bfa:	8019      	strh	r1, [r3, #0]
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	4665      	mov	r5, ip
 8004c00:	6123      	str	r3, [r4, #16]
 8004c02:	e7b9      	b.n	8004b78 <_printf_i+0x118>
 8004c04:	6813      	ldr	r3, [r2, #0]
 8004c06:	1d19      	adds	r1, r3, #4
 8004c08:	6011      	str	r1, [r2, #0]
 8004c0a:	681d      	ldr	r5, [r3, #0]
 8004c0c:	6862      	ldr	r2, [r4, #4]
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4628      	mov	r0, r5
 8004c12:	f000 ff71 	bl	8005af8 <memchr>
 8004c16:	b108      	cbz	r0, 8004c1c <_printf_i+0x1bc>
 8004c18:	1b40      	subs	r0, r0, r5
 8004c1a:	6060      	str	r0, [r4, #4]
 8004c1c:	6863      	ldr	r3, [r4, #4]
 8004c1e:	6123      	str	r3, [r4, #16]
 8004c20:	2300      	movs	r3, #0
 8004c22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c26:	e7a7      	b.n	8004b78 <_printf_i+0x118>
 8004c28:	6923      	ldr	r3, [r4, #16]
 8004c2a:	462a      	mov	r2, r5
 8004c2c:	4639      	mov	r1, r7
 8004c2e:	4630      	mov	r0, r6
 8004c30:	47c0      	blx	r8
 8004c32:	3001      	adds	r0, #1
 8004c34:	d0aa      	beq.n	8004b8c <_printf_i+0x12c>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	079b      	lsls	r3, r3, #30
 8004c3a:	d413      	bmi.n	8004c64 <_printf_i+0x204>
 8004c3c:	68e0      	ldr	r0, [r4, #12]
 8004c3e:	9b03      	ldr	r3, [sp, #12]
 8004c40:	4298      	cmp	r0, r3
 8004c42:	bfb8      	it	lt
 8004c44:	4618      	movlt	r0, r3
 8004c46:	e7a3      	b.n	8004b90 <_printf_i+0x130>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	464a      	mov	r2, r9
 8004c4c:	4639      	mov	r1, r7
 8004c4e:	4630      	mov	r0, r6
 8004c50:	47c0      	blx	r8
 8004c52:	3001      	adds	r0, #1
 8004c54:	d09a      	beq.n	8004b8c <_printf_i+0x12c>
 8004c56:	3501      	adds	r5, #1
 8004c58:	68e3      	ldr	r3, [r4, #12]
 8004c5a:	9a03      	ldr	r2, [sp, #12]
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	42ab      	cmp	r3, r5
 8004c60:	dcf2      	bgt.n	8004c48 <_printf_i+0x1e8>
 8004c62:	e7eb      	b.n	8004c3c <_printf_i+0x1dc>
 8004c64:	2500      	movs	r5, #0
 8004c66:	f104 0919 	add.w	r9, r4, #25
 8004c6a:	e7f5      	b.n	8004c58 <_printf_i+0x1f8>
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1ac      	bne.n	8004bca <_printf_i+0x16a>
 8004c70:	7803      	ldrb	r3, [r0, #0]
 8004c72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c7a:	e76c      	b.n	8004b56 <_printf_i+0xf6>
 8004c7c:	08006af2 	.word	0x08006af2
 8004c80:	08006b03 	.word	0x08006b03

08004c84 <iprintf>:
 8004c84:	b40f      	push	{r0, r1, r2, r3}
 8004c86:	4b0a      	ldr	r3, [pc, #40]	; (8004cb0 <iprintf+0x2c>)
 8004c88:	b513      	push	{r0, r1, r4, lr}
 8004c8a:	681c      	ldr	r4, [r3, #0]
 8004c8c:	b124      	cbz	r4, 8004c98 <iprintf+0x14>
 8004c8e:	69a3      	ldr	r3, [r4, #24]
 8004c90:	b913      	cbnz	r3, 8004c98 <iprintf+0x14>
 8004c92:	4620      	mov	r0, r4
 8004c94:	f000 fe90 	bl	80059b8 <__sinit>
 8004c98:	ab05      	add	r3, sp, #20
 8004c9a:	9a04      	ldr	r2, [sp, #16]
 8004c9c:	68a1      	ldr	r1, [r4, #8]
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	9301      	str	r3, [sp, #4]
 8004ca2:	f001 fafb 	bl	800629c <_vfiprintf_r>
 8004ca6:	b002      	add	sp, #8
 8004ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cac:	b004      	add	sp, #16
 8004cae:	4770      	bx	lr
 8004cb0:	2000000c 	.word	0x2000000c

08004cb4 <quorem>:
 8004cb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb8:	6903      	ldr	r3, [r0, #16]
 8004cba:	690c      	ldr	r4, [r1, #16]
 8004cbc:	4680      	mov	r8, r0
 8004cbe:	42a3      	cmp	r3, r4
 8004cc0:	f2c0 8084 	blt.w	8004dcc <quorem+0x118>
 8004cc4:	3c01      	subs	r4, #1
 8004cc6:	f101 0714 	add.w	r7, r1, #20
 8004cca:	f100 0614 	add.w	r6, r0, #20
 8004cce:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004cd2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004cd6:	3501      	adds	r5, #1
 8004cd8:	fbb0 f5f5 	udiv	r5, r0, r5
 8004cdc:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004ce0:	eb06 030c 	add.w	r3, r6, ip
 8004ce4:	eb07 090c 	add.w	r9, r7, ip
 8004ce8:	9301      	str	r3, [sp, #4]
 8004cea:	b39d      	cbz	r5, 8004d54 <quorem+0xa0>
 8004cec:	f04f 0a00 	mov.w	sl, #0
 8004cf0:	4638      	mov	r0, r7
 8004cf2:	46b6      	mov	lr, r6
 8004cf4:	46d3      	mov	fp, sl
 8004cf6:	f850 2b04 	ldr.w	r2, [r0], #4
 8004cfa:	b293      	uxth	r3, r2
 8004cfc:	fb05 a303 	mla	r3, r5, r3, sl
 8004d00:	0c12      	lsrs	r2, r2, #16
 8004d02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004d06:	fb05 a202 	mla	r2, r5, r2, sl
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	ebab 0303 	sub.w	r3, fp, r3
 8004d10:	f8de b000 	ldr.w	fp, [lr]
 8004d14:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004d18:	fa1f fb8b 	uxth.w	fp, fp
 8004d1c:	445b      	add	r3, fp
 8004d1e:	fa1f fb82 	uxth.w	fp, r2
 8004d22:	f8de 2000 	ldr.w	r2, [lr]
 8004d26:	4581      	cmp	r9, r0
 8004d28:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004d2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d36:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004d3a:	f84e 3b04 	str.w	r3, [lr], #4
 8004d3e:	d2da      	bcs.n	8004cf6 <quorem+0x42>
 8004d40:	f856 300c 	ldr.w	r3, [r6, ip]
 8004d44:	b933      	cbnz	r3, 8004d54 <quorem+0xa0>
 8004d46:	9b01      	ldr	r3, [sp, #4]
 8004d48:	3b04      	subs	r3, #4
 8004d4a:	429e      	cmp	r6, r3
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	d331      	bcc.n	8004db4 <quorem+0x100>
 8004d50:	f8c8 4010 	str.w	r4, [r8, #16]
 8004d54:	4640      	mov	r0, r8
 8004d56:	f001 f8fd 	bl	8005f54 <__mcmp>
 8004d5a:	2800      	cmp	r0, #0
 8004d5c:	db26      	blt.n	8004dac <quorem+0xf8>
 8004d5e:	4630      	mov	r0, r6
 8004d60:	f04f 0c00 	mov.w	ip, #0
 8004d64:	3501      	adds	r5, #1
 8004d66:	f857 1b04 	ldr.w	r1, [r7], #4
 8004d6a:	f8d0 e000 	ldr.w	lr, [r0]
 8004d6e:	b28b      	uxth	r3, r1
 8004d70:	ebac 0303 	sub.w	r3, ip, r3
 8004d74:	fa1f f28e 	uxth.w	r2, lr
 8004d78:	4413      	add	r3, r2
 8004d7a:	0c0a      	lsrs	r2, r1, #16
 8004d7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004d80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d8a:	45b9      	cmp	r9, r7
 8004d8c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004d90:	f840 3b04 	str.w	r3, [r0], #4
 8004d94:	d2e7      	bcs.n	8004d66 <quorem+0xb2>
 8004d96:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004d9a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004d9e:	b92a      	cbnz	r2, 8004dac <quorem+0xf8>
 8004da0:	3b04      	subs	r3, #4
 8004da2:	429e      	cmp	r6, r3
 8004da4:	461a      	mov	r2, r3
 8004da6:	d30b      	bcc.n	8004dc0 <quorem+0x10c>
 8004da8:	f8c8 4010 	str.w	r4, [r8, #16]
 8004dac:	4628      	mov	r0, r5
 8004dae:	b003      	add	sp, #12
 8004db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004db4:	6812      	ldr	r2, [r2, #0]
 8004db6:	3b04      	subs	r3, #4
 8004db8:	2a00      	cmp	r2, #0
 8004dba:	d1c9      	bne.n	8004d50 <quorem+0x9c>
 8004dbc:	3c01      	subs	r4, #1
 8004dbe:	e7c4      	b.n	8004d4a <quorem+0x96>
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	3b04      	subs	r3, #4
 8004dc4:	2a00      	cmp	r2, #0
 8004dc6:	d1ef      	bne.n	8004da8 <quorem+0xf4>
 8004dc8:	3c01      	subs	r4, #1
 8004dca:	e7ea      	b.n	8004da2 <quorem+0xee>
 8004dcc:	2000      	movs	r0, #0
 8004dce:	e7ee      	b.n	8004dae <quorem+0xfa>

08004dd0 <_dtoa_r>:
 8004dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dd4:	4616      	mov	r6, r2
 8004dd6:	461f      	mov	r7, r3
 8004dd8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004dda:	b095      	sub	sp, #84	; 0x54
 8004ddc:	4604      	mov	r4, r0
 8004dde:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8004de2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004de6:	b93d      	cbnz	r5, 8004df8 <_dtoa_r+0x28>
 8004de8:	2010      	movs	r0, #16
 8004dea:	f000 fe7d 	bl	8005ae8 <malloc>
 8004dee:	6260      	str	r0, [r4, #36]	; 0x24
 8004df0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004df4:	6005      	str	r5, [r0, #0]
 8004df6:	60c5      	str	r5, [r0, #12]
 8004df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dfa:	6819      	ldr	r1, [r3, #0]
 8004dfc:	b151      	cbz	r1, 8004e14 <_dtoa_r+0x44>
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	2301      	movs	r3, #1
 8004e02:	4093      	lsls	r3, r2
 8004e04:	604a      	str	r2, [r1, #4]
 8004e06:	608b      	str	r3, [r1, #8]
 8004e08:	4620      	mov	r0, r4
 8004e0a:	f000 fec2 	bl	8005b92 <_Bfree>
 8004e0e:	2200      	movs	r2, #0
 8004e10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e12:	601a      	str	r2, [r3, #0]
 8004e14:	1e3b      	subs	r3, r7, #0
 8004e16:	bfaf      	iteee	ge
 8004e18:	2300      	movge	r3, #0
 8004e1a:	2201      	movlt	r2, #1
 8004e1c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004e20:	9303      	strlt	r3, [sp, #12]
 8004e22:	bfac      	ite	ge
 8004e24:	f8c8 3000 	strge.w	r3, [r8]
 8004e28:	f8c8 2000 	strlt.w	r2, [r8]
 8004e2c:	4bae      	ldr	r3, [pc, #696]	; (80050e8 <_dtoa_r+0x318>)
 8004e2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004e32:	ea33 0308 	bics.w	r3, r3, r8
 8004e36:	d11b      	bne.n	8004e70 <_dtoa_r+0xa0>
 8004e38:	f242 730f 	movw	r3, #9999	; 0x270f
 8004e3c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004e3e:	6013      	str	r3, [r2, #0]
 8004e40:	9b02      	ldr	r3, [sp, #8]
 8004e42:	b923      	cbnz	r3, 8004e4e <_dtoa_r+0x7e>
 8004e44:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004e48:	2800      	cmp	r0, #0
 8004e4a:	f000 8545 	beq.w	80058d8 <_dtoa_r+0xb08>
 8004e4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e50:	b953      	cbnz	r3, 8004e68 <_dtoa_r+0x98>
 8004e52:	4ba6      	ldr	r3, [pc, #664]	; (80050ec <_dtoa_r+0x31c>)
 8004e54:	e021      	b.n	8004e9a <_dtoa_r+0xca>
 8004e56:	4ba6      	ldr	r3, [pc, #664]	; (80050f0 <_dtoa_r+0x320>)
 8004e58:	9306      	str	r3, [sp, #24]
 8004e5a:	3308      	adds	r3, #8
 8004e5c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	9806      	ldr	r0, [sp, #24]
 8004e62:	b015      	add	sp, #84	; 0x54
 8004e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e68:	4ba0      	ldr	r3, [pc, #640]	; (80050ec <_dtoa_r+0x31c>)
 8004e6a:	9306      	str	r3, [sp, #24]
 8004e6c:	3303      	adds	r3, #3
 8004e6e:	e7f5      	b.n	8004e5c <_dtoa_r+0x8c>
 8004e70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004e74:	2200      	movs	r2, #0
 8004e76:	2300      	movs	r3, #0
 8004e78:	4630      	mov	r0, r6
 8004e7a:	4639      	mov	r1, r7
 8004e7c:	f7fb fdac 	bl	80009d8 <__aeabi_dcmpeq>
 8004e80:	4682      	mov	sl, r0
 8004e82:	b160      	cbz	r0, 8004e9e <_dtoa_r+0xce>
 8004e84:	2301      	movs	r3, #1
 8004e86:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 8520 	beq.w	80058d2 <_dtoa_r+0xb02>
 8004e92:	4b98      	ldr	r3, [pc, #608]	; (80050f4 <_dtoa_r+0x324>)
 8004e94:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004e96:	6013      	str	r3, [r2, #0]
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	9306      	str	r3, [sp, #24]
 8004e9c:	e7e0      	b.n	8004e60 <_dtoa_r+0x90>
 8004e9e:	ab12      	add	r3, sp, #72	; 0x48
 8004ea0:	9301      	str	r3, [sp, #4]
 8004ea2:	ab13      	add	r3, sp, #76	; 0x4c
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	4632      	mov	r2, r6
 8004ea8:	463b      	mov	r3, r7
 8004eaa:	4620      	mov	r0, r4
 8004eac:	f001 f8ca 	bl	8006044 <__d2b>
 8004eb0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004eb4:	4683      	mov	fp, r0
 8004eb6:	2d00      	cmp	r5, #0
 8004eb8:	d07d      	beq.n	8004fb6 <_dtoa_r+0x1e6>
 8004eba:	46b0      	mov	r8, r6
 8004ebc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004ec0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004ec4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004ec8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004ecc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	4b89      	ldr	r3, [pc, #548]	; (80050f8 <_dtoa_r+0x328>)
 8004ed4:	4640      	mov	r0, r8
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	f7fb f95e 	bl	8000198 <__aeabi_dsub>
 8004edc:	a37c      	add	r3, pc, #496	; (adr r3, 80050d0 <_dtoa_r+0x300>)
 8004ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee2:	f7fb fb11 	bl	8000508 <__aeabi_dmul>
 8004ee6:	a37c      	add	r3, pc, #496	; (adr r3, 80050d8 <_dtoa_r+0x308>)
 8004ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eec:	f7fb f956 	bl	800019c <__adddf3>
 8004ef0:	4606      	mov	r6, r0
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	460f      	mov	r7, r1
 8004ef6:	f7fb fa9d 	bl	8000434 <__aeabi_i2d>
 8004efa:	a379      	add	r3, pc, #484	; (adr r3, 80050e0 <_dtoa_r+0x310>)
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	f7fb fb02 	bl	8000508 <__aeabi_dmul>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4630      	mov	r0, r6
 8004f0a:	4639      	mov	r1, r7
 8004f0c:	f7fb f946 	bl	800019c <__adddf3>
 8004f10:	4606      	mov	r6, r0
 8004f12:	460f      	mov	r7, r1
 8004f14:	f7fb fda8 	bl	8000a68 <__aeabi_d2iz>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	4682      	mov	sl, r0
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	4630      	mov	r0, r6
 8004f20:	4639      	mov	r1, r7
 8004f22:	f7fb fd63 	bl	80009ec <__aeabi_dcmplt>
 8004f26:	b148      	cbz	r0, 8004f3c <_dtoa_r+0x16c>
 8004f28:	4650      	mov	r0, sl
 8004f2a:	f7fb fa83 	bl	8000434 <__aeabi_i2d>
 8004f2e:	4632      	mov	r2, r6
 8004f30:	463b      	mov	r3, r7
 8004f32:	f7fb fd51 	bl	80009d8 <__aeabi_dcmpeq>
 8004f36:	b908      	cbnz	r0, 8004f3c <_dtoa_r+0x16c>
 8004f38:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f3c:	f1ba 0f16 	cmp.w	sl, #22
 8004f40:	d85a      	bhi.n	8004ff8 <_dtoa_r+0x228>
 8004f42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f46:	496d      	ldr	r1, [pc, #436]	; (80050fc <_dtoa_r+0x32c>)
 8004f48:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f50:	f7fb fd6a 	bl	8000a28 <__aeabi_dcmpgt>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	d051      	beq.n	8004ffc <_dtoa_r+0x22c>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f5e:	930d      	str	r3, [sp, #52]	; 0x34
 8004f60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f62:	1b5d      	subs	r5, r3, r5
 8004f64:	1e6b      	subs	r3, r5, #1
 8004f66:	9307      	str	r3, [sp, #28]
 8004f68:	bf43      	ittte	mi
 8004f6a:	2300      	movmi	r3, #0
 8004f6c:	f1c5 0901 	rsbmi	r9, r5, #1
 8004f70:	9307      	strmi	r3, [sp, #28]
 8004f72:	f04f 0900 	movpl.w	r9, #0
 8004f76:	f1ba 0f00 	cmp.w	sl, #0
 8004f7a:	db41      	blt.n	8005000 <_dtoa_r+0x230>
 8004f7c:	9b07      	ldr	r3, [sp, #28]
 8004f7e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004f82:	4453      	add	r3, sl
 8004f84:	9307      	str	r3, [sp, #28]
 8004f86:	2300      	movs	r3, #0
 8004f88:	9308      	str	r3, [sp, #32]
 8004f8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004f8c:	2b09      	cmp	r3, #9
 8004f8e:	f200 808f 	bhi.w	80050b0 <_dtoa_r+0x2e0>
 8004f92:	2b05      	cmp	r3, #5
 8004f94:	bfc4      	itt	gt
 8004f96:	3b04      	subgt	r3, #4
 8004f98:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004f9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004f9c:	bfc8      	it	gt
 8004f9e:	2500      	movgt	r5, #0
 8004fa0:	f1a3 0302 	sub.w	r3, r3, #2
 8004fa4:	bfd8      	it	le
 8004fa6:	2501      	movle	r5, #1
 8004fa8:	2b03      	cmp	r3, #3
 8004faa:	f200 808d 	bhi.w	80050c8 <_dtoa_r+0x2f8>
 8004fae:	e8df f003 	tbb	[pc, r3]
 8004fb2:	7d7b      	.short	0x7d7b
 8004fb4:	6f2f      	.short	0x6f2f
 8004fb6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004fba:	441d      	add	r5, r3
 8004fbc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004fc0:	2820      	cmp	r0, #32
 8004fc2:	dd13      	ble.n	8004fec <_dtoa_r+0x21c>
 8004fc4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004fc8:	9b02      	ldr	r3, [sp, #8]
 8004fca:	fa08 f800 	lsl.w	r8, r8, r0
 8004fce:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004fd2:	fa23 f000 	lsr.w	r0, r3, r0
 8004fd6:	ea48 0000 	orr.w	r0, r8, r0
 8004fda:	f7fb fa1b 	bl	8000414 <__aeabi_ui2d>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	4680      	mov	r8, r0
 8004fe2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8004fe6:	3d01      	subs	r5, #1
 8004fe8:	9310      	str	r3, [sp, #64]	; 0x40
 8004fea:	e771      	b.n	8004ed0 <_dtoa_r+0x100>
 8004fec:	9b02      	ldr	r3, [sp, #8]
 8004fee:	f1c0 0020 	rsb	r0, r0, #32
 8004ff2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ff6:	e7f0      	b.n	8004fda <_dtoa_r+0x20a>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e7b0      	b.n	8004f5e <_dtoa_r+0x18e>
 8004ffc:	900d      	str	r0, [sp, #52]	; 0x34
 8004ffe:	e7af      	b.n	8004f60 <_dtoa_r+0x190>
 8005000:	f1ca 0300 	rsb	r3, sl, #0
 8005004:	9308      	str	r3, [sp, #32]
 8005006:	2300      	movs	r3, #0
 8005008:	eba9 090a 	sub.w	r9, r9, sl
 800500c:	930c      	str	r3, [sp, #48]	; 0x30
 800500e:	e7bc      	b.n	8004f8a <_dtoa_r+0x1ba>
 8005010:	2301      	movs	r3, #1
 8005012:	9309      	str	r3, [sp, #36]	; 0x24
 8005014:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005016:	2b00      	cmp	r3, #0
 8005018:	dd74      	ble.n	8005104 <_dtoa_r+0x334>
 800501a:	4698      	mov	r8, r3
 800501c:	9304      	str	r3, [sp, #16]
 800501e:	2200      	movs	r2, #0
 8005020:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005022:	6072      	str	r2, [r6, #4]
 8005024:	2204      	movs	r2, #4
 8005026:	f102 0014 	add.w	r0, r2, #20
 800502a:	4298      	cmp	r0, r3
 800502c:	6871      	ldr	r1, [r6, #4]
 800502e:	d96e      	bls.n	800510e <_dtoa_r+0x33e>
 8005030:	4620      	mov	r0, r4
 8005032:	f000 fd7a 	bl	8005b2a <_Balloc>
 8005036:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005038:	6030      	str	r0, [r6, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f1b8 0f0e 	cmp.w	r8, #14
 8005040:	9306      	str	r3, [sp, #24]
 8005042:	f200 80ed 	bhi.w	8005220 <_dtoa_r+0x450>
 8005046:	2d00      	cmp	r5, #0
 8005048:	f000 80ea 	beq.w	8005220 <_dtoa_r+0x450>
 800504c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005050:	f1ba 0f00 	cmp.w	sl, #0
 8005054:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005058:	dd77      	ble.n	800514a <_dtoa_r+0x37a>
 800505a:	4a28      	ldr	r2, [pc, #160]	; (80050fc <_dtoa_r+0x32c>)
 800505c:	f00a 030f 	and.w	r3, sl, #15
 8005060:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005064:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005068:	06f0      	lsls	r0, r6, #27
 800506a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005072:	d568      	bpl.n	8005146 <_dtoa_r+0x376>
 8005074:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005078:	4b21      	ldr	r3, [pc, #132]	; (8005100 <_dtoa_r+0x330>)
 800507a:	2503      	movs	r5, #3
 800507c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005080:	f7fb fb6c 	bl	800075c <__aeabi_ddiv>
 8005084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005088:	f006 060f 	and.w	r6, r6, #15
 800508c:	4f1c      	ldr	r7, [pc, #112]	; (8005100 <_dtoa_r+0x330>)
 800508e:	e04f      	b.n	8005130 <_dtoa_r+0x360>
 8005090:	2301      	movs	r3, #1
 8005092:	9309      	str	r3, [sp, #36]	; 0x24
 8005094:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005096:	4453      	add	r3, sl
 8005098:	f103 0801 	add.w	r8, r3, #1
 800509c:	9304      	str	r3, [sp, #16]
 800509e:	4643      	mov	r3, r8
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	bfb8      	it	lt
 80050a4:	2301      	movlt	r3, #1
 80050a6:	e7ba      	b.n	800501e <_dtoa_r+0x24e>
 80050a8:	2300      	movs	r3, #0
 80050aa:	e7b2      	b.n	8005012 <_dtoa_r+0x242>
 80050ac:	2300      	movs	r3, #0
 80050ae:	e7f0      	b.n	8005092 <_dtoa_r+0x2c2>
 80050b0:	2501      	movs	r5, #1
 80050b2:	2300      	movs	r3, #0
 80050b4:	9509      	str	r5, [sp, #36]	; 0x24
 80050b6:	931e      	str	r3, [sp, #120]	; 0x78
 80050b8:	f04f 33ff 	mov.w	r3, #4294967295
 80050bc:	2200      	movs	r2, #0
 80050be:	9304      	str	r3, [sp, #16]
 80050c0:	4698      	mov	r8, r3
 80050c2:	2312      	movs	r3, #18
 80050c4:	921f      	str	r2, [sp, #124]	; 0x7c
 80050c6:	e7aa      	b.n	800501e <_dtoa_r+0x24e>
 80050c8:	2301      	movs	r3, #1
 80050ca:	9309      	str	r3, [sp, #36]	; 0x24
 80050cc:	e7f4      	b.n	80050b8 <_dtoa_r+0x2e8>
 80050ce:	bf00      	nop
 80050d0:	636f4361 	.word	0x636f4361
 80050d4:	3fd287a7 	.word	0x3fd287a7
 80050d8:	8b60c8b3 	.word	0x8b60c8b3
 80050dc:	3fc68a28 	.word	0x3fc68a28
 80050e0:	509f79fb 	.word	0x509f79fb
 80050e4:	3fd34413 	.word	0x3fd34413
 80050e8:	7ff00000 	.word	0x7ff00000
 80050ec:	08006b1d 	.word	0x08006b1d
 80050f0:	08006b14 	.word	0x08006b14
 80050f4:	08006af1 	.word	0x08006af1
 80050f8:	3ff80000 	.word	0x3ff80000
 80050fc:	08006bb0 	.word	0x08006bb0
 8005100:	08006b88 	.word	0x08006b88
 8005104:	2301      	movs	r3, #1
 8005106:	9304      	str	r3, [sp, #16]
 8005108:	4698      	mov	r8, r3
 800510a:	461a      	mov	r2, r3
 800510c:	e7da      	b.n	80050c4 <_dtoa_r+0x2f4>
 800510e:	3101      	adds	r1, #1
 8005110:	6071      	str	r1, [r6, #4]
 8005112:	0052      	lsls	r2, r2, #1
 8005114:	e787      	b.n	8005026 <_dtoa_r+0x256>
 8005116:	07f1      	lsls	r1, r6, #31
 8005118:	d508      	bpl.n	800512c <_dtoa_r+0x35c>
 800511a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800511e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005122:	f7fb f9f1 	bl	8000508 <__aeabi_dmul>
 8005126:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800512a:	3501      	adds	r5, #1
 800512c:	1076      	asrs	r6, r6, #1
 800512e:	3708      	adds	r7, #8
 8005130:	2e00      	cmp	r6, #0
 8005132:	d1f0      	bne.n	8005116 <_dtoa_r+0x346>
 8005134:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005138:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800513c:	f7fb fb0e 	bl	800075c <__aeabi_ddiv>
 8005140:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005144:	e01b      	b.n	800517e <_dtoa_r+0x3ae>
 8005146:	2502      	movs	r5, #2
 8005148:	e7a0      	b.n	800508c <_dtoa_r+0x2bc>
 800514a:	f000 80a4 	beq.w	8005296 <_dtoa_r+0x4c6>
 800514e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005152:	f1ca 0600 	rsb	r6, sl, #0
 8005156:	4ba0      	ldr	r3, [pc, #640]	; (80053d8 <_dtoa_r+0x608>)
 8005158:	f006 020f 	and.w	r2, r6, #15
 800515c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f7fb f9d0 	bl	8000508 <__aeabi_dmul>
 8005168:	2502      	movs	r5, #2
 800516a:	2300      	movs	r3, #0
 800516c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005170:	4f9a      	ldr	r7, [pc, #616]	; (80053dc <_dtoa_r+0x60c>)
 8005172:	1136      	asrs	r6, r6, #4
 8005174:	2e00      	cmp	r6, #0
 8005176:	f040 8083 	bne.w	8005280 <_dtoa_r+0x4b0>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1e0      	bne.n	8005140 <_dtoa_r+0x370>
 800517e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 808a 	beq.w	800529a <_dtoa_r+0x4ca>
 8005186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800518a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800518e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005192:	2200      	movs	r2, #0
 8005194:	4b92      	ldr	r3, [pc, #584]	; (80053e0 <_dtoa_r+0x610>)
 8005196:	f7fb fc29 	bl	80009ec <__aeabi_dcmplt>
 800519a:	2800      	cmp	r0, #0
 800519c:	d07d      	beq.n	800529a <_dtoa_r+0x4ca>
 800519e:	f1b8 0f00 	cmp.w	r8, #0
 80051a2:	d07a      	beq.n	800529a <_dtoa_r+0x4ca>
 80051a4:	9b04      	ldr	r3, [sp, #16]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	dd36      	ble.n	8005218 <_dtoa_r+0x448>
 80051aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80051ae:	2200      	movs	r2, #0
 80051b0:	4b8c      	ldr	r3, [pc, #560]	; (80053e4 <_dtoa_r+0x614>)
 80051b2:	f7fb f9a9 	bl	8000508 <__aeabi_dmul>
 80051b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051ba:	9e04      	ldr	r6, [sp, #16]
 80051bc:	f10a 37ff 	add.w	r7, sl, #4294967295
 80051c0:	3501      	adds	r5, #1
 80051c2:	4628      	mov	r0, r5
 80051c4:	f7fb f936 	bl	8000434 <__aeabi_i2d>
 80051c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051cc:	f7fb f99c 	bl	8000508 <__aeabi_dmul>
 80051d0:	2200      	movs	r2, #0
 80051d2:	4b85      	ldr	r3, [pc, #532]	; (80053e8 <_dtoa_r+0x618>)
 80051d4:	f7fa ffe2 	bl	800019c <__adddf3>
 80051d8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80051dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80051e0:	950b      	str	r5, [sp, #44]	; 0x2c
 80051e2:	2e00      	cmp	r6, #0
 80051e4:	d15c      	bne.n	80052a0 <_dtoa_r+0x4d0>
 80051e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051ea:	2200      	movs	r2, #0
 80051ec:	4b7f      	ldr	r3, [pc, #508]	; (80053ec <_dtoa_r+0x61c>)
 80051ee:	f7fa ffd3 	bl	8000198 <__aeabi_dsub>
 80051f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051f4:	462b      	mov	r3, r5
 80051f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051fa:	f7fb fc15 	bl	8000a28 <__aeabi_dcmpgt>
 80051fe:	2800      	cmp	r0, #0
 8005200:	f040 8281 	bne.w	8005706 <_dtoa_r+0x936>
 8005204:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005208:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800520a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800520e:	f7fb fbed 	bl	80009ec <__aeabi_dcmplt>
 8005212:	2800      	cmp	r0, #0
 8005214:	f040 8275 	bne.w	8005702 <_dtoa_r+0x932>
 8005218:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800521c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005220:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005222:	2b00      	cmp	r3, #0
 8005224:	f2c0 814b 	blt.w	80054be <_dtoa_r+0x6ee>
 8005228:	f1ba 0f0e 	cmp.w	sl, #14
 800522c:	f300 8147 	bgt.w	80054be <_dtoa_r+0x6ee>
 8005230:	4b69      	ldr	r3, [pc, #420]	; (80053d8 <_dtoa_r+0x608>)
 8005232:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800523e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005240:	2b00      	cmp	r3, #0
 8005242:	f280 80d7 	bge.w	80053f4 <_dtoa_r+0x624>
 8005246:	f1b8 0f00 	cmp.w	r8, #0
 800524a:	f300 80d3 	bgt.w	80053f4 <_dtoa_r+0x624>
 800524e:	f040 8257 	bne.w	8005700 <_dtoa_r+0x930>
 8005252:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005256:	2200      	movs	r2, #0
 8005258:	4b64      	ldr	r3, [pc, #400]	; (80053ec <_dtoa_r+0x61c>)
 800525a:	f7fb f955 	bl	8000508 <__aeabi_dmul>
 800525e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005262:	f7fb fbd7 	bl	8000a14 <__aeabi_dcmpge>
 8005266:	4646      	mov	r6, r8
 8005268:	4647      	mov	r7, r8
 800526a:	2800      	cmp	r0, #0
 800526c:	f040 822d 	bne.w	80056ca <_dtoa_r+0x8fa>
 8005270:	9b06      	ldr	r3, [sp, #24]
 8005272:	9a06      	ldr	r2, [sp, #24]
 8005274:	1c5d      	adds	r5, r3, #1
 8005276:	2331      	movs	r3, #49	; 0x31
 8005278:	f10a 0a01 	add.w	sl, sl, #1
 800527c:	7013      	strb	r3, [r2, #0]
 800527e:	e228      	b.n	80056d2 <_dtoa_r+0x902>
 8005280:	07f2      	lsls	r2, r6, #31
 8005282:	d505      	bpl.n	8005290 <_dtoa_r+0x4c0>
 8005284:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005288:	f7fb f93e 	bl	8000508 <__aeabi_dmul>
 800528c:	2301      	movs	r3, #1
 800528e:	3501      	adds	r5, #1
 8005290:	1076      	asrs	r6, r6, #1
 8005292:	3708      	adds	r7, #8
 8005294:	e76e      	b.n	8005174 <_dtoa_r+0x3a4>
 8005296:	2502      	movs	r5, #2
 8005298:	e771      	b.n	800517e <_dtoa_r+0x3ae>
 800529a:	4657      	mov	r7, sl
 800529c:	4646      	mov	r6, r8
 800529e:	e790      	b.n	80051c2 <_dtoa_r+0x3f2>
 80052a0:	4b4d      	ldr	r3, [pc, #308]	; (80053d8 <_dtoa_r+0x608>)
 80052a2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80052a6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80052aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d048      	beq.n	8005342 <_dtoa_r+0x572>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	2000      	movs	r0, #0
 80052b6:	494e      	ldr	r1, [pc, #312]	; (80053f0 <_dtoa_r+0x620>)
 80052b8:	f7fb fa50 	bl	800075c <__aeabi_ddiv>
 80052bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80052c0:	f7fa ff6a 	bl	8000198 <__aeabi_dsub>
 80052c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80052c8:	9d06      	ldr	r5, [sp, #24]
 80052ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ce:	f7fb fbcb 	bl	8000a68 <__aeabi_d2iz>
 80052d2:	9011      	str	r0, [sp, #68]	; 0x44
 80052d4:	f7fb f8ae 	bl	8000434 <__aeabi_i2d>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052e0:	f7fa ff5a 	bl	8000198 <__aeabi_dsub>
 80052e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052ea:	3330      	adds	r3, #48	; 0x30
 80052ec:	f805 3b01 	strb.w	r3, [r5], #1
 80052f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80052f4:	f7fb fb7a 	bl	80009ec <__aeabi_dcmplt>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d163      	bne.n	80053c4 <_dtoa_r+0x5f4>
 80052fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005300:	2000      	movs	r0, #0
 8005302:	4937      	ldr	r1, [pc, #220]	; (80053e0 <_dtoa_r+0x610>)
 8005304:	f7fa ff48 	bl	8000198 <__aeabi_dsub>
 8005308:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800530c:	f7fb fb6e 	bl	80009ec <__aeabi_dcmplt>
 8005310:	2800      	cmp	r0, #0
 8005312:	f040 80b5 	bne.w	8005480 <_dtoa_r+0x6b0>
 8005316:	9b06      	ldr	r3, [sp, #24]
 8005318:	1aeb      	subs	r3, r5, r3
 800531a:	429e      	cmp	r6, r3
 800531c:	f77f af7c 	ble.w	8005218 <_dtoa_r+0x448>
 8005320:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005324:	2200      	movs	r2, #0
 8005326:	4b2f      	ldr	r3, [pc, #188]	; (80053e4 <_dtoa_r+0x614>)
 8005328:	f7fb f8ee 	bl	8000508 <__aeabi_dmul>
 800532c:	2200      	movs	r2, #0
 800532e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005332:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005336:	4b2b      	ldr	r3, [pc, #172]	; (80053e4 <_dtoa_r+0x614>)
 8005338:	f7fb f8e6 	bl	8000508 <__aeabi_dmul>
 800533c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005340:	e7c3      	b.n	80052ca <_dtoa_r+0x4fa>
 8005342:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005346:	f7fb f8df 	bl	8000508 <__aeabi_dmul>
 800534a:	9b06      	ldr	r3, [sp, #24]
 800534c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005350:	199d      	adds	r5, r3, r6
 8005352:	461e      	mov	r6, r3
 8005354:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005358:	f7fb fb86 	bl	8000a68 <__aeabi_d2iz>
 800535c:	9011      	str	r0, [sp, #68]	; 0x44
 800535e:	f7fb f869 	bl	8000434 <__aeabi_i2d>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800536a:	f7fa ff15 	bl	8000198 <__aeabi_dsub>
 800536e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005374:	3330      	adds	r3, #48	; 0x30
 8005376:	f806 3b01 	strb.w	r3, [r6], #1
 800537a:	42ae      	cmp	r6, r5
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	d124      	bne.n	80053cc <_dtoa_r+0x5fc>
 8005382:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005386:	4b1a      	ldr	r3, [pc, #104]	; (80053f0 <_dtoa_r+0x620>)
 8005388:	f7fa ff08 	bl	800019c <__adddf3>
 800538c:	4602      	mov	r2, r0
 800538e:	460b      	mov	r3, r1
 8005390:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005394:	f7fb fb48 	bl	8000a28 <__aeabi_dcmpgt>
 8005398:	2800      	cmp	r0, #0
 800539a:	d171      	bne.n	8005480 <_dtoa_r+0x6b0>
 800539c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053a0:	2000      	movs	r0, #0
 80053a2:	4913      	ldr	r1, [pc, #76]	; (80053f0 <_dtoa_r+0x620>)
 80053a4:	f7fa fef8 	bl	8000198 <__aeabi_dsub>
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053b0:	f7fb fb1c 	bl	80009ec <__aeabi_dcmplt>
 80053b4:	2800      	cmp	r0, #0
 80053b6:	f43f af2f 	beq.w	8005218 <_dtoa_r+0x448>
 80053ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80053be:	1e6a      	subs	r2, r5, #1
 80053c0:	2b30      	cmp	r3, #48	; 0x30
 80053c2:	d001      	beq.n	80053c8 <_dtoa_r+0x5f8>
 80053c4:	46ba      	mov	sl, r7
 80053c6:	e04a      	b.n	800545e <_dtoa_r+0x68e>
 80053c8:	4615      	mov	r5, r2
 80053ca:	e7f6      	b.n	80053ba <_dtoa_r+0x5ea>
 80053cc:	4b05      	ldr	r3, [pc, #20]	; (80053e4 <_dtoa_r+0x614>)
 80053ce:	f7fb f89b 	bl	8000508 <__aeabi_dmul>
 80053d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053d6:	e7bd      	b.n	8005354 <_dtoa_r+0x584>
 80053d8:	08006bb0 	.word	0x08006bb0
 80053dc:	08006b88 	.word	0x08006b88
 80053e0:	3ff00000 	.word	0x3ff00000
 80053e4:	40240000 	.word	0x40240000
 80053e8:	401c0000 	.word	0x401c0000
 80053ec:	40140000 	.word	0x40140000
 80053f0:	3fe00000 	.word	0x3fe00000
 80053f4:	9d06      	ldr	r5, [sp, #24]
 80053f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80053fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053fe:	4630      	mov	r0, r6
 8005400:	4639      	mov	r1, r7
 8005402:	f7fb f9ab 	bl	800075c <__aeabi_ddiv>
 8005406:	f7fb fb2f 	bl	8000a68 <__aeabi_d2iz>
 800540a:	4681      	mov	r9, r0
 800540c:	f7fb f812 	bl	8000434 <__aeabi_i2d>
 8005410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005414:	f7fb f878 	bl	8000508 <__aeabi_dmul>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	4630      	mov	r0, r6
 800541e:	4639      	mov	r1, r7
 8005420:	f7fa feba 	bl	8000198 <__aeabi_dsub>
 8005424:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005428:	f805 6b01 	strb.w	r6, [r5], #1
 800542c:	9e06      	ldr	r6, [sp, #24]
 800542e:	4602      	mov	r2, r0
 8005430:	1bae      	subs	r6, r5, r6
 8005432:	45b0      	cmp	r8, r6
 8005434:	460b      	mov	r3, r1
 8005436:	d135      	bne.n	80054a4 <_dtoa_r+0x6d4>
 8005438:	f7fa feb0 	bl	800019c <__adddf3>
 800543c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005440:	4606      	mov	r6, r0
 8005442:	460f      	mov	r7, r1
 8005444:	f7fb faf0 	bl	8000a28 <__aeabi_dcmpgt>
 8005448:	b9c8      	cbnz	r0, 800547e <_dtoa_r+0x6ae>
 800544a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800544e:	4630      	mov	r0, r6
 8005450:	4639      	mov	r1, r7
 8005452:	f7fb fac1 	bl	80009d8 <__aeabi_dcmpeq>
 8005456:	b110      	cbz	r0, 800545e <_dtoa_r+0x68e>
 8005458:	f019 0f01 	tst.w	r9, #1
 800545c:	d10f      	bne.n	800547e <_dtoa_r+0x6ae>
 800545e:	4659      	mov	r1, fp
 8005460:	4620      	mov	r0, r4
 8005462:	f000 fb96 	bl	8005b92 <_Bfree>
 8005466:	2300      	movs	r3, #0
 8005468:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800546a:	702b      	strb	r3, [r5, #0]
 800546c:	f10a 0301 	add.w	r3, sl, #1
 8005470:	6013      	str	r3, [r2, #0]
 8005472:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005474:	2b00      	cmp	r3, #0
 8005476:	f43f acf3 	beq.w	8004e60 <_dtoa_r+0x90>
 800547a:	601d      	str	r5, [r3, #0]
 800547c:	e4f0      	b.n	8004e60 <_dtoa_r+0x90>
 800547e:	4657      	mov	r7, sl
 8005480:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005484:	1e6b      	subs	r3, r5, #1
 8005486:	2a39      	cmp	r2, #57	; 0x39
 8005488:	d106      	bne.n	8005498 <_dtoa_r+0x6c8>
 800548a:	9a06      	ldr	r2, [sp, #24]
 800548c:	429a      	cmp	r2, r3
 800548e:	d107      	bne.n	80054a0 <_dtoa_r+0x6d0>
 8005490:	2330      	movs	r3, #48	; 0x30
 8005492:	7013      	strb	r3, [r2, #0]
 8005494:	4613      	mov	r3, r2
 8005496:	3701      	adds	r7, #1
 8005498:	781a      	ldrb	r2, [r3, #0]
 800549a:	3201      	adds	r2, #1
 800549c:	701a      	strb	r2, [r3, #0]
 800549e:	e791      	b.n	80053c4 <_dtoa_r+0x5f4>
 80054a0:	461d      	mov	r5, r3
 80054a2:	e7ed      	b.n	8005480 <_dtoa_r+0x6b0>
 80054a4:	2200      	movs	r2, #0
 80054a6:	4b99      	ldr	r3, [pc, #612]	; (800570c <_dtoa_r+0x93c>)
 80054a8:	f7fb f82e 	bl	8000508 <__aeabi_dmul>
 80054ac:	2200      	movs	r2, #0
 80054ae:	2300      	movs	r3, #0
 80054b0:	4606      	mov	r6, r0
 80054b2:	460f      	mov	r7, r1
 80054b4:	f7fb fa90 	bl	80009d8 <__aeabi_dcmpeq>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d09e      	beq.n	80053fa <_dtoa_r+0x62a>
 80054bc:	e7cf      	b.n	800545e <_dtoa_r+0x68e>
 80054be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054c0:	2a00      	cmp	r2, #0
 80054c2:	f000 8088 	beq.w	80055d6 <_dtoa_r+0x806>
 80054c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80054c8:	2a01      	cmp	r2, #1
 80054ca:	dc6d      	bgt.n	80055a8 <_dtoa_r+0x7d8>
 80054cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80054ce:	2a00      	cmp	r2, #0
 80054d0:	d066      	beq.n	80055a0 <_dtoa_r+0x7d0>
 80054d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80054d6:	464d      	mov	r5, r9
 80054d8:	9e08      	ldr	r6, [sp, #32]
 80054da:	9a07      	ldr	r2, [sp, #28]
 80054dc:	2101      	movs	r1, #1
 80054de:	441a      	add	r2, r3
 80054e0:	4620      	mov	r0, r4
 80054e2:	4499      	add	r9, r3
 80054e4:	9207      	str	r2, [sp, #28]
 80054e6:	f000 fbf4 	bl	8005cd2 <__i2b>
 80054ea:	4607      	mov	r7, r0
 80054ec:	2d00      	cmp	r5, #0
 80054ee:	dd0b      	ble.n	8005508 <_dtoa_r+0x738>
 80054f0:	9b07      	ldr	r3, [sp, #28]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	dd08      	ble.n	8005508 <_dtoa_r+0x738>
 80054f6:	42ab      	cmp	r3, r5
 80054f8:	bfa8      	it	ge
 80054fa:	462b      	movge	r3, r5
 80054fc:	9a07      	ldr	r2, [sp, #28]
 80054fe:	eba9 0903 	sub.w	r9, r9, r3
 8005502:	1aed      	subs	r5, r5, r3
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	9307      	str	r3, [sp, #28]
 8005508:	9b08      	ldr	r3, [sp, #32]
 800550a:	b1eb      	cbz	r3, 8005548 <_dtoa_r+0x778>
 800550c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800550e:	2b00      	cmp	r3, #0
 8005510:	d065      	beq.n	80055de <_dtoa_r+0x80e>
 8005512:	b18e      	cbz	r6, 8005538 <_dtoa_r+0x768>
 8005514:	4639      	mov	r1, r7
 8005516:	4632      	mov	r2, r6
 8005518:	4620      	mov	r0, r4
 800551a:	f000 fc79 	bl	8005e10 <__pow5mult>
 800551e:	465a      	mov	r2, fp
 8005520:	4601      	mov	r1, r0
 8005522:	4607      	mov	r7, r0
 8005524:	4620      	mov	r0, r4
 8005526:	f000 fbdd 	bl	8005ce4 <__multiply>
 800552a:	4659      	mov	r1, fp
 800552c:	900a      	str	r0, [sp, #40]	; 0x28
 800552e:	4620      	mov	r0, r4
 8005530:	f000 fb2f 	bl	8005b92 <_Bfree>
 8005534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005536:	469b      	mov	fp, r3
 8005538:	9b08      	ldr	r3, [sp, #32]
 800553a:	1b9a      	subs	r2, r3, r6
 800553c:	d004      	beq.n	8005548 <_dtoa_r+0x778>
 800553e:	4659      	mov	r1, fp
 8005540:	4620      	mov	r0, r4
 8005542:	f000 fc65 	bl	8005e10 <__pow5mult>
 8005546:	4683      	mov	fp, r0
 8005548:	2101      	movs	r1, #1
 800554a:	4620      	mov	r0, r4
 800554c:	f000 fbc1 	bl	8005cd2 <__i2b>
 8005550:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005552:	4606      	mov	r6, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 81c6 	beq.w	80058e6 <_dtoa_r+0xb16>
 800555a:	461a      	mov	r2, r3
 800555c:	4601      	mov	r1, r0
 800555e:	4620      	mov	r0, r4
 8005560:	f000 fc56 	bl	8005e10 <__pow5mult>
 8005564:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005566:	4606      	mov	r6, r0
 8005568:	2b01      	cmp	r3, #1
 800556a:	dc3e      	bgt.n	80055ea <_dtoa_r+0x81a>
 800556c:	9b02      	ldr	r3, [sp, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d137      	bne.n	80055e2 <_dtoa_r+0x812>
 8005572:	9b03      	ldr	r3, [sp, #12]
 8005574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005578:	2b00      	cmp	r3, #0
 800557a:	d134      	bne.n	80055e6 <_dtoa_r+0x816>
 800557c:	9b03      	ldr	r3, [sp, #12]
 800557e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005582:	0d1b      	lsrs	r3, r3, #20
 8005584:	051b      	lsls	r3, r3, #20
 8005586:	b12b      	cbz	r3, 8005594 <_dtoa_r+0x7c4>
 8005588:	9b07      	ldr	r3, [sp, #28]
 800558a:	f109 0901 	add.w	r9, r9, #1
 800558e:	3301      	adds	r3, #1
 8005590:	9307      	str	r3, [sp, #28]
 8005592:	2301      	movs	r3, #1
 8005594:	9308      	str	r3, [sp, #32]
 8005596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005598:	2b00      	cmp	r3, #0
 800559a:	d128      	bne.n	80055ee <_dtoa_r+0x81e>
 800559c:	2001      	movs	r0, #1
 800559e:	e02e      	b.n	80055fe <_dtoa_r+0x82e>
 80055a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055a6:	e796      	b.n	80054d6 <_dtoa_r+0x706>
 80055a8:	9b08      	ldr	r3, [sp, #32]
 80055aa:	f108 36ff 	add.w	r6, r8, #4294967295
 80055ae:	42b3      	cmp	r3, r6
 80055b0:	bfb7      	itett	lt
 80055b2:	9b08      	ldrlt	r3, [sp, #32]
 80055b4:	1b9e      	subge	r6, r3, r6
 80055b6:	1af2      	sublt	r2, r6, r3
 80055b8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80055ba:	bfbf      	itttt	lt
 80055bc:	9608      	strlt	r6, [sp, #32]
 80055be:	189b      	addlt	r3, r3, r2
 80055c0:	930c      	strlt	r3, [sp, #48]	; 0x30
 80055c2:	2600      	movlt	r6, #0
 80055c4:	f1b8 0f00 	cmp.w	r8, #0
 80055c8:	bfb9      	ittee	lt
 80055ca:	eba9 0508 	sublt.w	r5, r9, r8
 80055ce:	2300      	movlt	r3, #0
 80055d0:	464d      	movge	r5, r9
 80055d2:	4643      	movge	r3, r8
 80055d4:	e781      	b.n	80054da <_dtoa_r+0x70a>
 80055d6:	9e08      	ldr	r6, [sp, #32]
 80055d8:	464d      	mov	r5, r9
 80055da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055dc:	e786      	b.n	80054ec <_dtoa_r+0x71c>
 80055de:	9a08      	ldr	r2, [sp, #32]
 80055e0:	e7ad      	b.n	800553e <_dtoa_r+0x76e>
 80055e2:	2300      	movs	r3, #0
 80055e4:	e7d6      	b.n	8005594 <_dtoa_r+0x7c4>
 80055e6:	9b02      	ldr	r3, [sp, #8]
 80055e8:	e7d4      	b.n	8005594 <_dtoa_r+0x7c4>
 80055ea:	2300      	movs	r3, #0
 80055ec:	9308      	str	r3, [sp, #32]
 80055ee:	6933      	ldr	r3, [r6, #16]
 80055f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80055f4:	6918      	ldr	r0, [r3, #16]
 80055f6:	f000 fb1e 	bl	8005c36 <__hi0bits>
 80055fa:	f1c0 0020 	rsb	r0, r0, #32
 80055fe:	9b07      	ldr	r3, [sp, #28]
 8005600:	4418      	add	r0, r3
 8005602:	f010 001f 	ands.w	r0, r0, #31
 8005606:	d047      	beq.n	8005698 <_dtoa_r+0x8c8>
 8005608:	f1c0 0320 	rsb	r3, r0, #32
 800560c:	2b04      	cmp	r3, #4
 800560e:	dd3b      	ble.n	8005688 <_dtoa_r+0x8b8>
 8005610:	9b07      	ldr	r3, [sp, #28]
 8005612:	f1c0 001c 	rsb	r0, r0, #28
 8005616:	4481      	add	r9, r0
 8005618:	4405      	add	r5, r0
 800561a:	4403      	add	r3, r0
 800561c:	9307      	str	r3, [sp, #28]
 800561e:	f1b9 0f00 	cmp.w	r9, #0
 8005622:	dd05      	ble.n	8005630 <_dtoa_r+0x860>
 8005624:	4659      	mov	r1, fp
 8005626:	464a      	mov	r2, r9
 8005628:	4620      	mov	r0, r4
 800562a:	f000 fc3f 	bl	8005eac <__lshift>
 800562e:	4683      	mov	fp, r0
 8005630:	9b07      	ldr	r3, [sp, #28]
 8005632:	2b00      	cmp	r3, #0
 8005634:	dd05      	ble.n	8005642 <_dtoa_r+0x872>
 8005636:	4631      	mov	r1, r6
 8005638:	461a      	mov	r2, r3
 800563a:	4620      	mov	r0, r4
 800563c:	f000 fc36 	bl	8005eac <__lshift>
 8005640:	4606      	mov	r6, r0
 8005642:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005644:	b353      	cbz	r3, 800569c <_dtoa_r+0x8cc>
 8005646:	4631      	mov	r1, r6
 8005648:	4658      	mov	r0, fp
 800564a:	f000 fc83 	bl	8005f54 <__mcmp>
 800564e:	2800      	cmp	r0, #0
 8005650:	da24      	bge.n	800569c <_dtoa_r+0x8cc>
 8005652:	2300      	movs	r3, #0
 8005654:	4659      	mov	r1, fp
 8005656:	220a      	movs	r2, #10
 8005658:	4620      	mov	r0, r4
 800565a:	f000 fab1 	bl	8005bc0 <__multadd>
 800565e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005660:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005664:	4683      	mov	fp, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 8144 	beq.w	80058f4 <_dtoa_r+0xb24>
 800566c:	2300      	movs	r3, #0
 800566e:	4639      	mov	r1, r7
 8005670:	220a      	movs	r2, #10
 8005672:	4620      	mov	r0, r4
 8005674:	f000 faa4 	bl	8005bc0 <__multadd>
 8005678:	9b04      	ldr	r3, [sp, #16]
 800567a:	4607      	mov	r7, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	dc4d      	bgt.n	800571c <_dtoa_r+0x94c>
 8005680:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005682:	2b02      	cmp	r3, #2
 8005684:	dd4a      	ble.n	800571c <_dtoa_r+0x94c>
 8005686:	e011      	b.n	80056ac <_dtoa_r+0x8dc>
 8005688:	d0c9      	beq.n	800561e <_dtoa_r+0x84e>
 800568a:	9a07      	ldr	r2, [sp, #28]
 800568c:	331c      	adds	r3, #28
 800568e:	441a      	add	r2, r3
 8005690:	4499      	add	r9, r3
 8005692:	441d      	add	r5, r3
 8005694:	4613      	mov	r3, r2
 8005696:	e7c1      	b.n	800561c <_dtoa_r+0x84c>
 8005698:	4603      	mov	r3, r0
 800569a:	e7f6      	b.n	800568a <_dtoa_r+0x8ba>
 800569c:	f1b8 0f00 	cmp.w	r8, #0
 80056a0:	dc36      	bgt.n	8005710 <_dtoa_r+0x940>
 80056a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	dd33      	ble.n	8005710 <_dtoa_r+0x940>
 80056a8:	f8cd 8010 	str.w	r8, [sp, #16]
 80056ac:	9b04      	ldr	r3, [sp, #16]
 80056ae:	b963      	cbnz	r3, 80056ca <_dtoa_r+0x8fa>
 80056b0:	4631      	mov	r1, r6
 80056b2:	2205      	movs	r2, #5
 80056b4:	4620      	mov	r0, r4
 80056b6:	f000 fa83 	bl	8005bc0 <__multadd>
 80056ba:	4601      	mov	r1, r0
 80056bc:	4606      	mov	r6, r0
 80056be:	4658      	mov	r0, fp
 80056c0:	f000 fc48 	bl	8005f54 <__mcmp>
 80056c4:	2800      	cmp	r0, #0
 80056c6:	f73f add3 	bgt.w	8005270 <_dtoa_r+0x4a0>
 80056ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80056cc:	9d06      	ldr	r5, [sp, #24]
 80056ce:	ea6f 0a03 	mvn.w	sl, r3
 80056d2:	f04f 0900 	mov.w	r9, #0
 80056d6:	4631      	mov	r1, r6
 80056d8:	4620      	mov	r0, r4
 80056da:	f000 fa5a 	bl	8005b92 <_Bfree>
 80056de:	2f00      	cmp	r7, #0
 80056e0:	f43f aebd 	beq.w	800545e <_dtoa_r+0x68e>
 80056e4:	f1b9 0f00 	cmp.w	r9, #0
 80056e8:	d005      	beq.n	80056f6 <_dtoa_r+0x926>
 80056ea:	45b9      	cmp	r9, r7
 80056ec:	d003      	beq.n	80056f6 <_dtoa_r+0x926>
 80056ee:	4649      	mov	r1, r9
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 fa4e 	bl	8005b92 <_Bfree>
 80056f6:	4639      	mov	r1, r7
 80056f8:	4620      	mov	r0, r4
 80056fa:	f000 fa4a 	bl	8005b92 <_Bfree>
 80056fe:	e6ae      	b.n	800545e <_dtoa_r+0x68e>
 8005700:	2600      	movs	r6, #0
 8005702:	4637      	mov	r7, r6
 8005704:	e7e1      	b.n	80056ca <_dtoa_r+0x8fa>
 8005706:	46ba      	mov	sl, r7
 8005708:	4637      	mov	r7, r6
 800570a:	e5b1      	b.n	8005270 <_dtoa_r+0x4a0>
 800570c:	40240000 	.word	0x40240000
 8005710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005712:	f8cd 8010 	str.w	r8, [sp, #16]
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 80f3 	beq.w	8005902 <_dtoa_r+0xb32>
 800571c:	2d00      	cmp	r5, #0
 800571e:	dd05      	ble.n	800572c <_dtoa_r+0x95c>
 8005720:	4639      	mov	r1, r7
 8005722:	462a      	mov	r2, r5
 8005724:	4620      	mov	r0, r4
 8005726:	f000 fbc1 	bl	8005eac <__lshift>
 800572a:	4607      	mov	r7, r0
 800572c:	9b08      	ldr	r3, [sp, #32]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d04c      	beq.n	80057cc <_dtoa_r+0x9fc>
 8005732:	6879      	ldr	r1, [r7, #4]
 8005734:	4620      	mov	r0, r4
 8005736:	f000 f9f8 	bl	8005b2a <_Balloc>
 800573a:	4605      	mov	r5, r0
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	f107 010c 	add.w	r1, r7, #12
 8005742:	3202      	adds	r2, #2
 8005744:	0092      	lsls	r2, r2, #2
 8005746:	300c      	adds	r0, #12
 8005748:	f000 f9e4 	bl	8005b14 <memcpy>
 800574c:	2201      	movs	r2, #1
 800574e:	4629      	mov	r1, r5
 8005750:	4620      	mov	r0, r4
 8005752:	f000 fbab 	bl	8005eac <__lshift>
 8005756:	46b9      	mov	r9, r7
 8005758:	4607      	mov	r7, r0
 800575a:	9b06      	ldr	r3, [sp, #24]
 800575c:	9307      	str	r3, [sp, #28]
 800575e:	9b02      	ldr	r3, [sp, #8]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	9308      	str	r3, [sp, #32]
 8005766:	4631      	mov	r1, r6
 8005768:	4658      	mov	r0, fp
 800576a:	f7ff faa3 	bl	8004cb4 <quorem>
 800576e:	4649      	mov	r1, r9
 8005770:	4605      	mov	r5, r0
 8005772:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005776:	4658      	mov	r0, fp
 8005778:	f000 fbec 	bl	8005f54 <__mcmp>
 800577c:	463a      	mov	r2, r7
 800577e:	9002      	str	r0, [sp, #8]
 8005780:	4631      	mov	r1, r6
 8005782:	4620      	mov	r0, r4
 8005784:	f000 fc00 	bl	8005f88 <__mdiff>
 8005788:	68c3      	ldr	r3, [r0, #12]
 800578a:	4602      	mov	r2, r0
 800578c:	bb03      	cbnz	r3, 80057d0 <_dtoa_r+0xa00>
 800578e:	4601      	mov	r1, r0
 8005790:	9009      	str	r0, [sp, #36]	; 0x24
 8005792:	4658      	mov	r0, fp
 8005794:	f000 fbde 	bl	8005f54 <__mcmp>
 8005798:	4603      	mov	r3, r0
 800579a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800579c:	4611      	mov	r1, r2
 800579e:	4620      	mov	r0, r4
 80057a0:	9309      	str	r3, [sp, #36]	; 0x24
 80057a2:	f000 f9f6 	bl	8005b92 <_Bfree>
 80057a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057a8:	b9a3      	cbnz	r3, 80057d4 <_dtoa_r+0xa04>
 80057aa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80057ac:	b992      	cbnz	r2, 80057d4 <_dtoa_r+0xa04>
 80057ae:	9a08      	ldr	r2, [sp, #32]
 80057b0:	b982      	cbnz	r2, 80057d4 <_dtoa_r+0xa04>
 80057b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80057b6:	d029      	beq.n	800580c <_dtoa_r+0xa3c>
 80057b8:	9b02      	ldr	r3, [sp, #8]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	dd01      	ble.n	80057c2 <_dtoa_r+0x9f2>
 80057be:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80057c2:	9b07      	ldr	r3, [sp, #28]
 80057c4:	1c5d      	adds	r5, r3, #1
 80057c6:	f883 8000 	strb.w	r8, [r3]
 80057ca:	e784      	b.n	80056d6 <_dtoa_r+0x906>
 80057cc:	4638      	mov	r0, r7
 80057ce:	e7c2      	b.n	8005756 <_dtoa_r+0x986>
 80057d0:	2301      	movs	r3, #1
 80057d2:	e7e3      	b.n	800579c <_dtoa_r+0x9cc>
 80057d4:	9a02      	ldr	r2, [sp, #8]
 80057d6:	2a00      	cmp	r2, #0
 80057d8:	db04      	blt.n	80057e4 <_dtoa_r+0xa14>
 80057da:	d123      	bne.n	8005824 <_dtoa_r+0xa54>
 80057dc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80057de:	bb0a      	cbnz	r2, 8005824 <_dtoa_r+0xa54>
 80057e0:	9a08      	ldr	r2, [sp, #32]
 80057e2:	b9fa      	cbnz	r2, 8005824 <_dtoa_r+0xa54>
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	ddec      	ble.n	80057c2 <_dtoa_r+0x9f2>
 80057e8:	4659      	mov	r1, fp
 80057ea:	2201      	movs	r2, #1
 80057ec:	4620      	mov	r0, r4
 80057ee:	f000 fb5d 	bl	8005eac <__lshift>
 80057f2:	4631      	mov	r1, r6
 80057f4:	4683      	mov	fp, r0
 80057f6:	f000 fbad 	bl	8005f54 <__mcmp>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	dc03      	bgt.n	8005806 <_dtoa_r+0xa36>
 80057fe:	d1e0      	bne.n	80057c2 <_dtoa_r+0x9f2>
 8005800:	f018 0f01 	tst.w	r8, #1
 8005804:	d0dd      	beq.n	80057c2 <_dtoa_r+0x9f2>
 8005806:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800580a:	d1d8      	bne.n	80057be <_dtoa_r+0x9ee>
 800580c:	9b07      	ldr	r3, [sp, #28]
 800580e:	9a07      	ldr	r2, [sp, #28]
 8005810:	1c5d      	adds	r5, r3, #1
 8005812:	2339      	movs	r3, #57	; 0x39
 8005814:	7013      	strb	r3, [r2, #0]
 8005816:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800581a:	1e6a      	subs	r2, r5, #1
 800581c:	2b39      	cmp	r3, #57	; 0x39
 800581e:	d04d      	beq.n	80058bc <_dtoa_r+0xaec>
 8005820:	3301      	adds	r3, #1
 8005822:	e052      	b.n	80058ca <_dtoa_r+0xafa>
 8005824:	9a07      	ldr	r2, [sp, #28]
 8005826:	2b00      	cmp	r3, #0
 8005828:	f102 0501 	add.w	r5, r2, #1
 800582c:	dd06      	ble.n	800583c <_dtoa_r+0xa6c>
 800582e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005832:	d0eb      	beq.n	800580c <_dtoa_r+0xa3c>
 8005834:	f108 0801 	add.w	r8, r8, #1
 8005838:	9b07      	ldr	r3, [sp, #28]
 800583a:	e7c4      	b.n	80057c6 <_dtoa_r+0x9f6>
 800583c:	9b06      	ldr	r3, [sp, #24]
 800583e:	9a04      	ldr	r2, [sp, #16]
 8005840:	1aeb      	subs	r3, r5, r3
 8005842:	4293      	cmp	r3, r2
 8005844:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005848:	d021      	beq.n	800588e <_dtoa_r+0xabe>
 800584a:	4659      	mov	r1, fp
 800584c:	2300      	movs	r3, #0
 800584e:	220a      	movs	r2, #10
 8005850:	4620      	mov	r0, r4
 8005852:	f000 f9b5 	bl	8005bc0 <__multadd>
 8005856:	45b9      	cmp	r9, r7
 8005858:	4683      	mov	fp, r0
 800585a:	f04f 0300 	mov.w	r3, #0
 800585e:	f04f 020a 	mov.w	r2, #10
 8005862:	4649      	mov	r1, r9
 8005864:	4620      	mov	r0, r4
 8005866:	d105      	bne.n	8005874 <_dtoa_r+0xaa4>
 8005868:	f000 f9aa 	bl	8005bc0 <__multadd>
 800586c:	4681      	mov	r9, r0
 800586e:	4607      	mov	r7, r0
 8005870:	9507      	str	r5, [sp, #28]
 8005872:	e778      	b.n	8005766 <_dtoa_r+0x996>
 8005874:	f000 f9a4 	bl	8005bc0 <__multadd>
 8005878:	4639      	mov	r1, r7
 800587a:	4681      	mov	r9, r0
 800587c:	2300      	movs	r3, #0
 800587e:	220a      	movs	r2, #10
 8005880:	4620      	mov	r0, r4
 8005882:	f000 f99d 	bl	8005bc0 <__multadd>
 8005886:	4607      	mov	r7, r0
 8005888:	e7f2      	b.n	8005870 <_dtoa_r+0xaa0>
 800588a:	f04f 0900 	mov.w	r9, #0
 800588e:	4659      	mov	r1, fp
 8005890:	2201      	movs	r2, #1
 8005892:	4620      	mov	r0, r4
 8005894:	f000 fb0a 	bl	8005eac <__lshift>
 8005898:	4631      	mov	r1, r6
 800589a:	4683      	mov	fp, r0
 800589c:	f000 fb5a 	bl	8005f54 <__mcmp>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	dcb8      	bgt.n	8005816 <_dtoa_r+0xa46>
 80058a4:	d102      	bne.n	80058ac <_dtoa_r+0xadc>
 80058a6:	f018 0f01 	tst.w	r8, #1
 80058aa:	d1b4      	bne.n	8005816 <_dtoa_r+0xa46>
 80058ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80058b0:	1e6a      	subs	r2, r5, #1
 80058b2:	2b30      	cmp	r3, #48	; 0x30
 80058b4:	f47f af0f 	bne.w	80056d6 <_dtoa_r+0x906>
 80058b8:	4615      	mov	r5, r2
 80058ba:	e7f7      	b.n	80058ac <_dtoa_r+0xadc>
 80058bc:	9b06      	ldr	r3, [sp, #24]
 80058be:	4293      	cmp	r3, r2
 80058c0:	d105      	bne.n	80058ce <_dtoa_r+0xafe>
 80058c2:	2331      	movs	r3, #49	; 0x31
 80058c4:	9a06      	ldr	r2, [sp, #24]
 80058c6:	f10a 0a01 	add.w	sl, sl, #1
 80058ca:	7013      	strb	r3, [r2, #0]
 80058cc:	e703      	b.n	80056d6 <_dtoa_r+0x906>
 80058ce:	4615      	mov	r5, r2
 80058d0:	e7a1      	b.n	8005816 <_dtoa_r+0xa46>
 80058d2:	4b17      	ldr	r3, [pc, #92]	; (8005930 <_dtoa_r+0xb60>)
 80058d4:	f7ff bae1 	b.w	8004e9a <_dtoa_r+0xca>
 80058d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f47f aabb 	bne.w	8004e56 <_dtoa_r+0x86>
 80058e0:	4b14      	ldr	r3, [pc, #80]	; (8005934 <_dtoa_r+0xb64>)
 80058e2:	f7ff bada 	b.w	8004e9a <_dtoa_r+0xca>
 80058e6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	f77f ae3f 	ble.w	800556c <_dtoa_r+0x79c>
 80058ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058f0:	9308      	str	r3, [sp, #32]
 80058f2:	e653      	b.n	800559c <_dtoa_r+0x7cc>
 80058f4:	9b04      	ldr	r3, [sp, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	dc03      	bgt.n	8005902 <_dtoa_r+0xb32>
 80058fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	f73f aed5 	bgt.w	80056ac <_dtoa_r+0x8dc>
 8005902:	9d06      	ldr	r5, [sp, #24]
 8005904:	4631      	mov	r1, r6
 8005906:	4658      	mov	r0, fp
 8005908:	f7ff f9d4 	bl	8004cb4 <quorem>
 800590c:	9b06      	ldr	r3, [sp, #24]
 800590e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005912:	f805 8b01 	strb.w	r8, [r5], #1
 8005916:	9a04      	ldr	r2, [sp, #16]
 8005918:	1aeb      	subs	r3, r5, r3
 800591a:	429a      	cmp	r2, r3
 800591c:	ddb5      	ble.n	800588a <_dtoa_r+0xaba>
 800591e:	4659      	mov	r1, fp
 8005920:	2300      	movs	r3, #0
 8005922:	220a      	movs	r2, #10
 8005924:	4620      	mov	r0, r4
 8005926:	f000 f94b 	bl	8005bc0 <__multadd>
 800592a:	4683      	mov	fp, r0
 800592c:	e7ea      	b.n	8005904 <_dtoa_r+0xb34>
 800592e:	bf00      	nop
 8005930:	08006af0 	.word	0x08006af0
 8005934:	08006b14 	.word	0x08006b14

08005938 <std>:
 8005938:	2300      	movs	r3, #0
 800593a:	b510      	push	{r4, lr}
 800593c:	4604      	mov	r4, r0
 800593e:	e9c0 3300 	strd	r3, r3, [r0]
 8005942:	6083      	str	r3, [r0, #8]
 8005944:	8181      	strh	r1, [r0, #12]
 8005946:	6643      	str	r3, [r0, #100]	; 0x64
 8005948:	81c2      	strh	r2, [r0, #14]
 800594a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800594e:	6183      	str	r3, [r0, #24]
 8005950:	4619      	mov	r1, r3
 8005952:	2208      	movs	r2, #8
 8005954:	305c      	adds	r0, #92	; 0x5c
 8005956:	f7fe fd3d 	bl	80043d4 <memset>
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <std+0x38>)
 800595c:	6224      	str	r4, [r4, #32]
 800595e:	6263      	str	r3, [r4, #36]	; 0x24
 8005960:	4b04      	ldr	r3, [pc, #16]	; (8005974 <std+0x3c>)
 8005962:	62a3      	str	r3, [r4, #40]	; 0x28
 8005964:	4b04      	ldr	r3, [pc, #16]	; (8005978 <std+0x40>)
 8005966:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005968:	4b04      	ldr	r3, [pc, #16]	; (800597c <std+0x44>)
 800596a:	6323      	str	r3, [r4, #48]	; 0x30
 800596c:	bd10      	pop	{r4, pc}
 800596e:	bf00      	nop
 8005970:	080064e9 	.word	0x080064e9
 8005974:	0800650b 	.word	0x0800650b
 8005978:	08006543 	.word	0x08006543
 800597c:	08006567 	.word	0x08006567

08005980 <_cleanup_r>:
 8005980:	4901      	ldr	r1, [pc, #4]	; (8005988 <_cleanup_r+0x8>)
 8005982:	f000 b885 	b.w	8005a90 <_fwalk_reent>
 8005986:	bf00      	nop
 8005988:	08006841 	.word	0x08006841

0800598c <__sfmoreglue>:
 800598c:	b570      	push	{r4, r5, r6, lr}
 800598e:	2568      	movs	r5, #104	; 0x68
 8005990:	1e4a      	subs	r2, r1, #1
 8005992:	4355      	muls	r5, r2
 8005994:	460e      	mov	r6, r1
 8005996:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800599a:	f000 fbfd 	bl	8006198 <_malloc_r>
 800599e:	4604      	mov	r4, r0
 80059a0:	b140      	cbz	r0, 80059b4 <__sfmoreglue+0x28>
 80059a2:	2100      	movs	r1, #0
 80059a4:	e9c0 1600 	strd	r1, r6, [r0]
 80059a8:	300c      	adds	r0, #12
 80059aa:	60a0      	str	r0, [r4, #8]
 80059ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059b0:	f7fe fd10 	bl	80043d4 <memset>
 80059b4:	4620      	mov	r0, r4
 80059b6:	bd70      	pop	{r4, r5, r6, pc}

080059b8 <__sinit>:
 80059b8:	6983      	ldr	r3, [r0, #24]
 80059ba:	b510      	push	{r4, lr}
 80059bc:	4604      	mov	r4, r0
 80059be:	bb33      	cbnz	r3, 8005a0e <__sinit+0x56>
 80059c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80059c4:	6503      	str	r3, [r0, #80]	; 0x50
 80059c6:	4b12      	ldr	r3, [pc, #72]	; (8005a10 <__sinit+0x58>)
 80059c8:	4a12      	ldr	r2, [pc, #72]	; (8005a14 <__sinit+0x5c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6282      	str	r2, [r0, #40]	; 0x28
 80059ce:	4298      	cmp	r0, r3
 80059d0:	bf04      	itt	eq
 80059d2:	2301      	moveq	r3, #1
 80059d4:	6183      	streq	r3, [r0, #24]
 80059d6:	f000 f81f 	bl	8005a18 <__sfp>
 80059da:	6060      	str	r0, [r4, #4]
 80059dc:	4620      	mov	r0, r4
 80059de:	f000 f81b 	bl	8005a18 <__sfp>
 80059e2:	60a0      	str	r0, [r4, #8]
 80059e4:	4620      	mov	r0, r4
 80059e6:	f000 f817 	bl	8005a18 <__sfp>
 80059ea:	2200      	movs	r2, #0
 80059ec:	60e0      	str	r0, [r4, #12]
 80059ee:	2104      	movs	r1, #4
 80059f0:	6860      	ldr	r0, [r4, #4]
 80059f2:	f7ff ffa1 	bl	8005938 <std>
 80059f6:	2201      	movs	r2, #1
 80059f8:	2109      	movs	r1, #9
 80059fa:	68a0      	ldr	r0, [r4, #8]
 80059fc:	f7ff ff9c 	bl	8005938 <std>
 8005a00:	2202      	movs	r2, #2
 8005a02:	2112      	movs	r1, #18
 8005a04:	68e0      	ldr	r0, [r4, #12]
 8005a06:	f7ff ff97 	bl	8005938 <std>
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	61a3      	str	r3, [r4, #24]
 8005a0e:	bd10      	pop	{r4, pc}
 8005a10:	08006adc 	.word	0x08006adc
 8005a14:	08005981 	.word	0x08005981

08005a18 <__sfp>:
 8005a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1a:	4b1b      	ldr	r3, [pc, #108]	; (8005a88 <__sfp+0x70>)
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	681e      	ldr	r6, [r3, #0]
 8005a20:	69b3      	ldr	r3, [r6, #24]
 8005a22:	b913      	cbnz	r3, 8005a2a <__sfp+0x12>
 8005a24:	4630      	mov	r0, r6
 8005a26:	f7ff ffc7 	bl	80059b8 <__sinit>
 8005a2a:	3648      	adds	r6, #72	; 0x48
 8005a2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	d503      	bpl.n	8005a3c <__sfp+0x24>
 8005a34:	6833      	ldr	r3, [r6, #0]
 8005a36:	b133      	cbz	r3, 8005a46 <__sfp+0x2e>
 8005a38:	6836      	ldr	r6, [r6, #0]
 8005a3a:	e7f7      	b.n	8005a2c <__sfp+0x14>
 8005a3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a40:	b16d      	cbz	r5, 8005a5e <__sfp+0x46>
 8005a42:	3468      	adds	r4, #104	; 0x68
 8005a44:	e7f4      	b.n	8005a30 <__sfp+0x18>
 8005a46:	2104      	movs	r1, #4
 8005a48:	4638      	mov	r0, r7
 8005a4a:	f7ff ff9f 	bl	800598c <__sfmoreglue>
 8005a4e:	6030      	str	r0, [r6, #0]
 8005a50:	2800      	cmp	r0, #0
 8005a52:	d1f1      	bne.n	8005a38 <__sfp+0x20>
 8005a54:	230c      	movs	r3, #12
 8005a56:	4604      	mov	r4, r0
 8005a58:	603b      	str	r3, [r7, #0]
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a5e:	4b0b      	ldr	r3, [pc, #44]	; (8005a8c <__sfp+0x74>)
 8005a60:	6665      	str	r5, [r4, #100]	; 0x64
 8005a62:	e9c4 5500 	strd	r5, r5, [r4]
 8005a66:	60a5      	str	r5, [r4, #8]
 8005a68:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005a6c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005a70:	2208      	movs	r2, #8
 8005a72:	4629      	mov	r1, r5
 8005a74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a78:	f7fe fcac 	bl	80043d4 <memset>
 8005a7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a84:	e7e9      	b.n	8005a5a <__sfp+0x42>
 8005a86:	bf00      	nop
 8005a88:	08006adc 	.word	0x08006adc
 8005a8c:	ffff0001 	.word	0xffff0001

08005a90 <_fwalk_reent>:
 8005a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a94:	4680      	mov	r8, r0
 8005a96:	4689      	mov	r9, r1
 8005a98:	2600      	movs	r6, #0
 8005a9a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a9e:	b914      	cbnz	r4, 8005aa6 <_fwalk_reent+0x16>
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005aa6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005aaa:	3f01      	subs	r7, #1
 8005aac:	d501      	bpl.n	8005ab2 <_fwalk_reent+0x22>
 8005aae:	6824      	ldr	r4, [r4, #0]
 8005ab0:	e7f5      	b.n	8005a9e <_fwalk_reent+0xe>
 8005ab2:	89ab      	ldrh	r3, [r5, #12]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d907      	bls.n	8005ac8 <_fwalk_reent+0x38>
 8005ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005abc:	3301      	adds	r3, #1
 8005abe:	d003      	beq.n	8005ac8 <_fwalk_reent+0x38>
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	47c8      	blx	r9
 8005ac6:	4306      	orrs	r6, r0
 8005ac8:	3568      	adds	r5, #104	; 0x68
 8005aca:	e7ee      	b.n	8005aaa <_fwalk_reent+0x1a>

08005acc <_localeconv_r>:
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <_localeconv_r+0x14>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6a18      	ldr	r0, [r3, #32]
 8005ad2:	4b04      	ldr	r3, [pc, #16]	; (8005ae4 <_localeconv_r+0x18>)
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	bf08      	it	eq
 8005ad8:	4618      	moveq	r0, r3
 8005ada:	30f0      	adds	r0, #240	; 0xf0
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	2000000c 	.word	0x2000000c
 8005ae4:	20000070 	.word	0x20000070

08005ae8 <malloc>:
 8005ae8:	4b02      	ldr	r3, [pc, #8]	; (8005af4 <malloc+0xc>)
 8005aea:	4601      	mov	r1, r0
 8005aec:	6818      	ldr	r0, [r3, #0]
 8005aee:	f000 bb53 	b.w	8006198 <_malloc_r>
 8005af2:	bf00      	nop
 8005af4:	2000000c 	.word	0x2000000c

08005af8 <memchr>:
 8005af8:	b510      	push	{r4, lr}
 8005afa:	b2c9      	uxtb	r1, r1
 8005afc:	4402      	add	r2, r0
 8005afe:	4290      	cmp	r0, r2
 8005b00:	4603      	mov	r3, r0
 8005b02:	d101      	bne.n	8005b08 <memchr+0x10>
 8005b04:	2300      	movs	r3, #0
 8005b06:	e003      	b.n	8005b10 <memchr+0x18>
 8005b08:	781c      	ldrb	r4, [r3, #0]
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	428c      	cmp	r4, r1
 8005b0e:	d1f6      	bne.n	8005afe <memchr+0x6>
 8005b10:	4618      	mov	r0, r3
 8005b12:	bd10      	pop	{r4, pc}

08005b14 <memcpy>:
 8005b14:	b510      	push	{r4, lr}
 8005b16:	1e43      	subs	r3, r0, #1
 8005b18:	440a      	add	r2, r1
 8005b1a:	4291      	cmp	r1, r2
 8005b1c:	d100      	bne.n	8005b20 <memcpy+0xc>
 8005b1e:	bd10      	pop	{r4, pc}
 8005b20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b28:	e7f7      	b.n	8005b1a <memcpy+0x6>

08005b2a <_Balloc>:
 8005b2a:	b570      	push	{r4, r5, r6, lr}
 8005b2c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005b2e:	4604      	mov	r4, r0
 8005b30:	460e      	mov	r6, r1
 8005b32:	b93d      	cbnz	r5, 8005b44 <_Balloc+0x1a>
 8005b34:	2010      	movs	r0, #16
 8005b36:	f7ff ffd7 	bl	8005ae8 <malloc>
 8005b3a:	6260      	str	r0, [r4, #36]	; 0x24
 8005b3c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b40:	6005      	str	r5, [r0, #0]
 8005b42:	60c5      	str	r5, [r0, #12]
 8005b44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005b46:	68eb      	ldr	r3, [r5, #12]
 8005b48:	b183      	cbz	r3, 8005b6c <_Balloc+0x42>
 8005b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005b52:	b9b8      	cbnz	r0, 8005b84 <_Balloc+0x5a>
 8005b54:	2101      	movs	r1, #1
 8005b56:	fa01 f506 	lsl.w	r5, r1, r6
 8005b5a:	1d6a      	adds	r2, r5, #5
 8005b5c:	0092      	lsls	r2, r2, #2
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f000 fabf 	bl	80060e2 <_calloc_r>
 8005b64:	b160      	cbz	r0, 8005b80 <_Balloc+0x56>
 8005b66:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005b6a:	e00e      	b.n	8005b8a <_Balloc+0x60>
 8005b6c:	2221      	movs	r2, #33	; 0x21
 8005b6e:	2104      	movs	r1, #4
 8005b70:	4620      	mov	r0, r4
 8005b72:	f000 fab6 	bl	80060e2 <_calloc_r>
 8005b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b78:	60e8      	str	r0, [r5, #12]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e4      	bne.n	8005b4a <_Balloc+0x20>
 8005b80:	2000      	movs	r0, #0
 8005b82:	bd70      	pop	{r4, r5, r6, pc}
 8005b84:	6802      	ldr	r2, [r0, #0]
 8005b86:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b90:	e7f7      	b.n	8005b82 <_Balloc+0x58>

08005b92 <_Bfree>:
 8005b92:	b570      	push	{r4, r5, r6, lr}
 8005b94:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005b96:	4606      	mov	r6, r0
 8005b98:	460d      	mov	r5, r1
 8005b9a:	b93c      	cbnz	r4, 8005bac <_Bfree+0x1a>
 8005b9c:	2010      	movs	r0, #16
 8005b9e:	f7ff ffa3 	bl	8005ae8 <malloc>
 8005ba2:	6270      	str	r0, [r6, #36]	; 0x24
 8005ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ba8:	6004      	str	r4, [r0, #0]
 8005baa:	60c4      	str	r4, [r0, #12]
 8005bac:	b13d      	cbz	r5, 8005bbe <_Bfree+0x2c>
 8005bae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005bb0:	686a      	ldr	r2, [r5, #4]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bb8:	6029      	str	r1, [r5, #0]
 8005bba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005bbe:	bd70      	pop	{r4, r5, r6, pc}

08005bc0 <__multadd>:
 8005bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bc4:	461f      	mov	r7, r3
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	460c      	mov	r4, r1
 8005bca:	2300      	movs	r3, #0
 8005bcc:	690d      	ldr	r5, [r1, #16]
 8005bce:	f101 0c14 	add.w	ip, r1, #20
 8005bd2:	f8dc 0000 	ldr.w	r0, [ip]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	b281      	uxth	r1, r0
 8005bda:	fb02 7101 	mla	r1, r2, r1, r7
 8005bde:	0c00      	lsrs	r0, r0, #16
 8005be0:	0c0f      	lsrs	r7, r1, #16
 8005be2:	fb02 7000 	mla	r0, r2, r0, r7
 8005be6:	b289      	uxth	r1, r1
 8005be8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005bec:	429d      	cmp	r5, r3
 8005bee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8005bf6:	dcec      	bgt.n	8005bd2 <__multadd+0x12>
 8005bf8:	b1d7      	cbz	r7, 8005c30 <__multadd+0x70>
 8005bfa:	68a3      	ldr	r3, [r4, #8]
 8005bfc:	42ab      	cmp	r3, r5
 8005bfe:	dc12      	bgt.n	8005c26 <__multadd+0x66>
 8005c00:	6861      	ldr	r1, [r4, #4]
 8005c02:	4630      	mov	r0, r6
 8005c04:	3101      	adds	r1, #1
 8005c06:	f7ff ff90 	bl	8005b2a <_Balloc>
 8005c0a:	4680      	mov	r8, r0
 8005c0c:	6922      	ldr	r2, [r4, #16]
 8005c0e:	f104 010c 	add.w	r1, r4, #12
 8005c12:	3202      	adds	r2, #2
 8005c14:	0092      	lsls	r2, r2, #2
 8005c16:	300c      	adds	r0, #12
 8005c18:	f7ff ff7c 	bl	8005b14 <memcpy>
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4630      	mov	r0, r6
 8005c20:	f7ff ffb7 	bl	8005b92 <_Bfree>
 8005c24:	4644      	mov	r4, r8
 8005c26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c2a:	3501      	adds	r5, #1
 8005c2c:	615f      	str	r7, [r3, #20]
 8005c2e:	6125      	str	r5, [r4, #16]
 8005c30:	4620      	mov	r0, r4
 8005c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005c36 <__hi0bits>:
 8005c36:	0c02      	lsrs	r2, r0, #16
 8005c38:	0412      	lsls	r2, r2, #16
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	b9b2      	cbnz	r2, 8005c6c <__hi0bits+0x36>
 8005c3e:	0403      	lsls	r3, r0, #16
 8005c40:	2010      	movs	r0, #16
 8005c42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005c46:	bf04      	itt	eq
 8005c48:	021b      	lsleq	r3, r3, #8
 8005c4a:	3008      	addeq	r0, #8
 8005c4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005c50:	bf04      	itt	eq
 8005c52:	011b      	lsleq	r3, r3, #4
 8005c54:	3004      	addeq	r0, #4
 8005c56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005c5a:	bf04      	itt	eq
 8005c5c:	009b      	lsleq	r3, r3, #2
 8005c5e:	3002      	addeq	r0, #2
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	db06      	blt.n	8005c72 <__hi0bits+0x3c>
 8005c64:	005b      	lsls	r3, r3, #1
 8005c66:	d503      	bpl.n	8005c70 <__hi0bits+0x3a>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	4770      	bx	lr
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	e7e8      	b.n	8005c42 <__hi0bits+0xc>
 8005c70:	2020      	movs	r0, #32
 8005c72:	4770      	bx	lr

08005c74 <__lo0bits>:
 8005c74:	6803      	ldr	r3, [r0, #0]
 8005c76:	4601      	mov	r1, r0
 8005c78:	f013 0207 	ands.w	r2, r3, #7
 8005c7c:	d00b      	beq.n	8005c96 <__lo0bits+0x22>
 8005c7e:	07da      	lsls	r2, r3, #31
 8005c80:	d423      	bmi.n	8005cca <__lo0bits+0x56>
 8005c82:	0798      	lsls	r0, r3, #30
 8005c84:	bf49      	itett	mi
 8005c86:	085b      	lsrmi	r3, r3, #1
 8005c88:	089b      	lsrpl	r3, r3, #2
 8005c8a:	2001      	movmi	r0, #1
 8005c8c:	600b      	strmi	r3, [r1, #0]
 8005c8e:	bf5c      	itt	pl
 8005c90:	600b      	strpl	r3, [r1, #0]
 8005c92:	2002      	movpl	r0, #2
 8005c94:	4770      	bx	lr
 8005c96:	b298      	uxth	r0, r3
 8005c98:	b9a8      	cbnz	r0, 8005cc6 <__lo0bits+0x52>
 8005c9a:	2010      	movs	r0, #16
 8005c9c:	0c1b      	lsrs	r3, r3, #16
 8005c9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ca2:	bf04      	itt	eq
 8005ca4:	0a1b      	lsreq	r3, r3, #8
 8005ca6:	3008      	addeq	r0, #8
 8005ca8:	071a      	lsls	r2, r3, #28
 8005caa:	bf04      	itt	eq
 8005cac:	091b      	lsreq	r3, r3, #4
 8005cae:	3004      	addeq	r0, #4
 8005cb0:	079a      	lsls	r2, r3, #30
 8005cb2:	bf04      	itt	eq
 8005cb4:	089b      	lsreq	r3, r3, #2
 8005cb6:	3002      	addeq	r0, #2
 8005cb8:	07da      	lsls	r2, r3, #31
 8005cba:	d402      	bmi.n	8005cc2 <__lo0bits+0x4e>
 8005cbc:	085b      	lsrs	r3, r3, #1
 8005cbe:	d006      	beq.n	8005cce <__lo0bits+0x5a>
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	600b      	str	r3, [r1, #0]
 8005cc4:	4770      	bx	lr
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	e7e9      	b.n	8005c9e <__lo0bits+0x2a>
 8005cca:	2000      	movs	r0, #0
 8005ccc:	4770      	bx	lr
 8005cce:	2020      	movs	r0, #32
 8005cd0:	4770      	bx	lr

08005cd2 <__i2b>:
 8005cd2:	b510      	push	{r4, lr}
 8005cd4:	460c      	mov	r4, r1
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	f7ff ff27 	bl	8005b2a <_Balloc>
 8005cdc:	2201      	movs	r2, #1
 8005cde:	6144      	str	r4, [r0, #20]
 8005ce0:	6102      	str	r2, [r0, #16]
 8005ce2:	bd10      	pop	{r4, pc}

08005ce4 <__multiply>:
 8005ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce8:	4614      	mov	r4, r2
 8005cea:	690a      	ldr	r2, [r1, #16]
 8005cec:	6923      	ldr	r3, [r4, #16]
 8005cee:	4688      	mov	r8, r1
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	bfbe      	ittt	lt
 8005cf4:	460b      	movlt	r3, r1
 8005cf6:	46a0      	movlt	r8, r4
 8005cf8:	461c      	movlt	r4, r3
 8005cfa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005cfe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005d02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d06:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005d0a:	eb07 0609 	add.w	r6, r7, r9
 8005d0e:	42b3      	cmp	r3, r6
 8005d10:	bfb8      	it	lt
 8005d12:	3101      	addlt	r1, #1
 8005d14:	f7ff ff09 	bl	8005b2a <_Balloc>
 8005d18:	f100 0514 	add.w	r5, r0, #20
 8005d1c:	462b      	mov	r3, r5
 8005d1e:	2200      	movs	r2, #0
 8005d20:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005d24:	4573      	cmp	r3, lr
 8005d26:	d316      	bcc.n	8005d56 <__multiply+0x72>
 8005d28:	f104 0214 	add.w	r2, r4, #20
 8005d2c:	f108 0114 	add.w	r1, r8, #20
 8005d30:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005d34:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	9b00      	ldr	r3, [sp, #0]
 8005d3c:	9201      	str	r2, [sp, #4]
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d80c      	bhi.n	8005d5c <__multiply+0x78>
 8005d42:	2e00      	cmp	r6, #0
 8005d44:	dd03      	ble.n	8005d4e <__multiply+0x6a>
 8005d46:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d05d      	beq.n	8005e0a <__multiply+0x126>
 8005d4e:	6106      	str	r6, [r0, #16]
 8005d50:	b003      	add	sp, #12
 8005d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d56:	f843 2b04 	str.w	r2, [r3], #4
 8005d5a:	e7e3      	b.n	8005d24 <__multiply+0x40>
 8005d5c:	f8b2 b000 	ldrh.w	fp, [r2]
 8005d60:	f1bb 0f00 	cmp.w	fp, #0
 8005d64:	d023      	beq.n	8005dae <__multiply+0xca>
 8005d66:	4689      	mov	r9, r1
 8005d68:	46ac      	mov	ip, r5
 8005d6a:	f04f 0800 	mov.w	r8, #0
 8005d6e:	f859 4b04 	ldr.w	r4, [r9], #4
 8005d72:	f8dc a000 	ldr.w	sl, [ip]
 8005d76:	b2a3      	uxth	r3, r4
 8005d78:	fa1f fa8a 	uxth.w	sl, sl
 8005d7c:	fb0b a303 	mla	r3, fp, r3, sl
 8005d80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005d84:	f8dc 4000 	ldr.w	r4, [ip]
 8005d88:	4443      	add	r3, r8
 8005d8a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005d8e:	fb0b 840a 	mla	r4, fp, sl, r8
 8005d92:	46e2      	mov	sl, ip
 8005d94:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005d9e:	454f      	cmp	r7, r9
 8005da0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005da4:	f84a 3b04 	str.w	r3, [sl], #4
 8005da8:	d82b      	bhi.n	8005e02 <__multiply+0x11e>
 8005daa:	f8cc 8004 	str.w	r8, [ip, #4]
 8005dae:	9b01      	ldr	r3, [sp, #4]
 8005db0:	3204      	adds	r2, #4
 8005db2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005db6:	f1ba 0f00 	cmp.w	sl, #0
 8005dba:	d020      	beq.n	8005dfe <__multiply+0x11a>
 8005dbc:	4689      	mov	r9, r1
 8005dbe:	46a8      	mov	r8, r5
 8005dc0:	f04f 0b00 	mov.w	fp, #0
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	f8b9 c000 	ldrh.w	ip, [r9]
 8005dca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	fb0a 440c 	mla	r4, sl, ip, r4
 8005dd4:	46c4      	mov	ip, r8
 8005dd6:	445c      	add	r4, fp
 8005dd8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005ddc:	f84c 3b04 	str.w	r3, [ip], #4
 8005de0:	f859 3b04 	ldr.w	r3, [r9], #4
 8005de4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005de8:	0c1b      	lsrs	r3, r3, #16
 8005dea:	fb0a b303 	mla	r3, sl, r3, fp
 8005dee:	454f      	cmp	r7, r9
 8005df0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005df4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005df8:	d805      	bhi.n	8005e06 <__multiply+0x122>
 8005dfa:	f8c8 3004 	str.w	r3, [r8, #4]
 8005dfe:	3504      	adds	r5, #4
 8005e00:	e79b      	b.n	8005d3a <__multiply+0x56>
 8005e02:	46d4      	mov	ip, sl
 8005e04:	e7b3      	b.n	8005d6e <__multiply+0x8a>
 8005e06:	46e0      	mov	r8, ip
 8005e08:	e7dd      	b.n	8005dc6 <__multiply+0xe2>
 8005e0a:	3e01      	subs	r6, #1
 8005e0c:	e799      	b.n	8005d42 <__multiply+0x5e>
	...

08005e10 <__pow5mult>:
 8005e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e14:	4615      	mov	r5, r2
 8005e16:	f012 0203 	ands.w	r2, r2, #3
 8005e1a:	4606      	mov	r6, r0
 8005e1c:	460f      	mov	r7, r1
 8005e1e:	d007      	beq.n	8005e30 <__pow5mult+0x20>
 8005e20:	4c21      	ldr	r4, [pc, #132]	; (8005ea8 <__pow5mult+0x98>)
 8005e22:	3a01      	subs	r2, #1
 8005e24:	2300      	movs	r3, #0
 8005e26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e2a:	f7ff fec9 	bl	8005bc0 <__multadd>
 8005e2e:	4607      	mov	r7, r0
 8005e30:	10ad      	asrs	r5, r5, #2
 8005e32:	d035      	beq.n	8005ea0 <__pow5mult+0x90>
 8005e34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005e36:	b93c      	cbnz	r4, 8005e48 <__pow5mult+0x38>
 8005e38:	2010      	movs	r0, #16
 8005e3a:	f7ff fe55 	bl	8005ae8 <malloc>
 8005e3e:	6270      	str	r0, [r6, #36]	; 0x24
 8005e40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e44:	6004      	str	r4, [r0, #0]
 8005e46:	60c4      	str	r4, [r0, #12]
 8005e48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005e4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e50:	b94c      	cbnz	r4, 8005e66 <__pow5mult+0x56>
 8005e52:	f240 2171 	movw	r1, #625	; 0x271
 8005e56:	4630      	mov	r0, r6
 8005e58:	f7ff ff3b 	bl	8005cd2 <__i2b>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	4604      	mov	r4, r0
 8005e60:	f8c8 0008 	str.w	r0, [r8, #8]
 8005e64:	6003      	str	r3, [r0, #0]
 8005e66:	f04f 0800 	mov.w	r8, #0
 8005e6a:	07eb      	lsls	r3, r5, #31
 8005e6c:	d50a      	bpl.n	8005e84 <__pow5mult+0x74>
 8005e6e:	4639      	mov	r1, r7
 8005e70:	4622      	mov	r2, r4
 8005e72:	4630      	mov	r0, r6
 8005e74:	f7ff ff36 	bl	8005ce4 <__multiply>
 8005e78:	4681      	mov	r9, r0
 8005e7a:	4639      	mov	r1, r7
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	f7ff fe88 	bl	8005b92 <_Bfree>
 8005e82:	464f      	mov	r7, r9
 8005e84:	106d      	asrs	r5, r5, #1
 8005e86:	d00b      	beq.n	8005ea0 <__pow5mult+0x90>
 8005e88:	6820      	ldr	r0, [r4, #0]
 8005e8a:	b938      	cbnz	r0, 8005e9c <__pow5mult+0x8c>
 8005e8c:	4622      	mov	r2, r4
 8005e8e:	4621      	mov	r1, r4
 8005e90:	4630      	mov	r0, r6
 8005e92:	f7ff ff27 	bl	8005ce4 <__multiply>
 8005e96:	6020      	str	r0, [r4, #0]
 8005e98:	f8c0 8000 	str.w	r8, [r0]
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	e7e4      	b.n	8005e6a <__pow5mult+0x5a>
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ea6:	bf00      	nop
 8005ea8:	08006c78 	.word	0x08006c78

08005eac <__lshift>:
 8005eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	4607      	mov	r7, r0
 8005eb4:	4616      	mov	r6, r2
 8005eb6:	6923      	ldr	r3, [r4, #16]
 8005eb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ebc:	eb0a 0903 	add.w	r9, sl, r3
 8005ec0:	6849      	ldr	r1, [r1, #4]
 8005ec2:	68a3      	ldr	r3, [r4, #8]
 8005ec4:	f109 0501 	add.w	r5, r9, #1
 8005ec8:	42ab      	cmp	r3, r5
 8005eca:	db32      	blt.n	8005f32 <__lshift+0x86>
 8005ecc:	4638      	mov	r0, r7
 8005ece:	f7ff fe2c 	bl	8005b2a <_Balloc>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	4680      	mov	r8, r0
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f100 0114 	add.w	r1, r0, #20
 8005edc:	4553      	cmp	r3, sl
 8005ede:	db2b      	blt.n	8005f38 <__lshift+0x8c>
 8005ee0:	6920      	ldr	r0, [r4, #16]
 8005ee2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ee6:	f104 0314 	add.w	r3, r4, #20
 8005eea:	f016 021f 	ands.w	r2, r6, #31
 8005eee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ef2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ef6:	d025      	beq.n	8005f44 <__lshift+0x98>
 8005ef8:	2000      	movs	r0, #0
 8005efa:	f1c2 0e20 	rsb	lr, r2, #32
 8005efe:	468a      	mov	sl, r1
 8005f00:	681e      	ldr	r6, [r3, #0]
 8005f02:	4096      	lsls	r6, r2
 8005f04:	4330      	orrs	r0, r6
 8005f06:	f84a 0b04 	str.w	r0, [sl], #4
 8005f0a:	f853 0b04 	ldr.w	r0, [r3], #4
 8005f0e:	459c      	cmp	ip, r3
 8005f10:	fa20 f00e 	lsr.w	r0, r0, lr
 8005f14:	d814      	bhi.n	8005f40 <__lshift+0x94>
 8005f16:	6048      	str	r0, [r1, #4]
 8005f18:	b108      	cbz	r0, 8005f1e <__lshift+0x72>
 8005f1a:	f109 0502 	add.w	r5, r9, #2
 8005f1e:	3d01      	subs	r5, #1
 8005f20:	4638      	mov	r0, r7
 8005f22:	f8c8 5010 	str.w	r5, [r8, #16]
 8005f26:	4621      	mov	r1, r4
 8005f28:	f7ff fe33 	bl	8005b92 <_Bfree>
 8005f2c:	4640      	mov	r0, r8
 8005f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f32:	3101      	adds	r1, #1
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	e7c7      	b.n	8005ec8 <__lshift+0x1c>
 8005f38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	e7cd      	b.n	8005edc <__lshift+0x30>
 8005f40:	4651      	mov	r1, sl
 8005f42:	e7dc      	b.n	8005efe <__lshift+0x52>
 8005f44:	3904      	subs	r1, #4
 8005f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f4a:	459c      	cmp	ip, r3
 8005f4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f50:	d8f9      	bhi.n	8005f46 <__lshift+0x9a>
 8005f52:	e7e4      	b.n	8005f1e <__lshift+0x72>

08005f54 <__mcmp>:
 8005f54:	6903      	ldr	r3, [r0, #16]
 8005f56:	690a      	ldr	r2, [r1, #16]
 8005f58:	b530      	push	{r4, r5, lr}
 8005f5a:	1a9b      	subs	r3, r3, r2
 8005f5c:	d10c      	bne.n	8005f78 <__mcmp+0x24>
 8005f5e:	0092      	lsls	r2, r2, #2
 8005f60:	3014      	adds	r0, #20
 8005f62:	3114      	adds	r1, #20
 8005f64:	1884      	adds	r4, r0, r2
 8005f66:	4411      	add	r1, r2
 8005f68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f70:	4295      	cmp	r5, r2
 8005f72:	d003      	beq.n	8005f7c <__mcmp+0x28>
 8005f74:	d305      	bcc.n	8005f82 <__mcmp+0x2e>
 8005f76:	2301      	movs	r3, #1
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd30      	pop	{r4, r5, pc}
 8005f7c:	42a0      	cmp	r0, r4
 8005f7e:	d3f3      	bcc.n	8005f68 <__mcmp+0x14>
 8005f80:	e7fa      	b.n	8005f78 <__mcmp+0x24>
 8005f82:	f04f 33ff 	mov.w	r3, #4294967295
 8005f86:	e7f7      	b.n	8005f78 <__mcmp+0x24>

08005f88 <__mdiff>:
 8005f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f8c:	460d      	mov	r5, r1
 8005f8e:	4607      	mov	r7, r0
 8005f90:	4611      	mov	r1, r2
 8005f92:	4628      	mov	r0, r5
 8005f94:	4614      	mov	r4, r2
 8005f96:	f7ff ffdd 	bl	8005f54 <__mcmp>
 8005f9a:	1e06      	subs	r6, r0, #0
 8005f9c:	d108      	bne.n	8005fb0 <__mdiff+0x28>
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	f7ff fdc2 	bl	8005b2a <_Balloc>
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb0:	bfa4      	itt	ge
 8005fb2:	4623      	movge	r3, r4
 8005fb4:	462c      	movge	r4, r5
 8005fb6:	4638      	mov	r0, r7
 8005fb8:	6861      	ldr	r1, [r4, #4]
 8005fba:	bfa6      	itte	ge
 8005fbc:	461d      	movge	r5, r3
 8005fbe:	2600      	movge	r6, #0
 8005fc0:	2601      	movlt	r6, #1
 8005fc2:	f7ff fdb2 	bl	8005b2a <_Balloc>
 8005fc6:	f04f 0e00 	mov.w	lr, #0
 8005fca:	60c6      	str	r6, [r0, #12]
 8005fcc:	692b      	ldr	r3, [r5, #16]
 8005fce:	6926      	ldr	r6, [r4, #16]
 8005fd0:	f104 0214 	add.w	r2, r4, #20
 8005fd4:	f105 0914 	add.w	r9, r5, #20
 8005fd8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005fdc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005fe0:	f100 0114 	add.w	r1, r0, #20
 8005fe4:	f852 ab04 	ldr.w	sl, [r2], #4
 8005fe8:	f859 5b04 	ldr.w	r5, [r9], #4
 8005fec:	fa1f f38a 	uxth.w	r3, sl
 8005ff0:	4473      	add	r3, lr
 8005ff2:	b2ac      	uxth	r4, r5
 8005ff4:	1b1b      	subs	r3, r3, r4
 8005ff6:	0c2c      	lsrs	r4, r5, #16
 8005ff8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005ffc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006000:	b29b      	uxth	r3, r3
 8006002:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006006:	45c8      	cmp	r8, r9
 8006008:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800600c:	4694      	mov	ip, r2
 800600e:	f841 4b04 	str.w	r4, [r1], #4
 8006012:	d8e7      	bhi.n	8005fe4 <__mdiff+0x5c>
 8006014:	45bc      	cmp	ip, r7
 8006016:	d304      	bcc.n	8006022 <__mdiff+0x9a>
 8006018:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800601c:	b183      	cbz	r3, 8006040 <__mdiff+0xb8>
 800601e:	6106      	str	r6, [r0, #16]
 8006020:	e7c4      	b.n	8005fac <__mdiff+0x24>
 8006022:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006026:	b2a2      	uxth	r2, r4
 8006028:	4472      	add	r2, lr
 800602a:	1413      	asrs	r3, r2, #16
 800602c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006030:	b292      	uxth	r2, r2
 8006032:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006036:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800603a:	f841 2b04 	str.w	r2, [r1], #4
 800603e:	e7e9      	b.n	8006014 <__mdiff+0x8c>
 8006040:	3e01      	subs	r6, #1
 8006042:	e7e9      	b.n	8006018 <__mdiff+0x90>

08006044 <__d2b>:
 8006044:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006048:	461c      	mov	r4, r3
 800604a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800604e:	2101      	movs	r1, #1
 8006050:	4690      	mov	r8, r2
 8006052:	f7ff fd6a 	bl	8005b2a <_Balloc>
 8006056:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800605a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800605e:	4607      	mov	r7, r0
 8006060:	bb34      	cbnz	r4, 80060b0 <__d2b+0x6c>
 8006062:	9201      	str	r2, [sp, #4]
 8006064:	f1b8 0200 	subs.w	r2, r8, #0
 8006068:	d027      	beq.n	80060ba <__d2b+0x76>
 800606a:	a802      	add	r0, sp, #8
 800606c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006070:	f7ff fe00 	bl	8005c74 <__lo0bits>
 8006074:	9900      	ldr	r1, [sp, #0]
 8006076:	b1f0      	cbz	r0, 80060b6 <__d2b+0x72>
 8006078:	9a01      	ldr	r2, [sp, #4]
 800607a:	f1c0 0320 	rsb	r3, r0, #32
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	430b      	orrs	r3, r1
 8006084:	40c2      	lsrs	r2, r0
 8006086:	617b      	str	r3, [r7, #20]
 8006088:	9201      	str	r2, [sp, #4]
 800608a:	9b01      	ldr	r3, [sp, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	bf14      	ite	ne
 8006090:	2102      	movne	r1, #2
 8006092:	2101      	moveq	r1, #1
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	6139      	str	r1, [r7, #16]
 8006098:	b1c4      	cbz	r4, 80060cc <__d2b+0x88>
 800609a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800609e:	4404      	add	r4, r0
 80060a0:	6034      	str	r4, [r6, #0]
 80060a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80060a6:	6028      	str	r0, [r5, #0]
 80060a8:	4638      	mov	r0, r7
 80060aa:	b002      	add	sp, #8
 80060ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80060b4:	e7d5      	b.n	8006062 <__d2b+0x1e>
 80060b6:	6179      	str	r1, [r7, #20]
 80060b8:	e7e7      	b.n	800608a <__d2b+0x46>
 80060ba:	a801      	add	r0, sp, #4
 80060bc:	f7ff fdda 	bl	8005c74 <__lo0bits>
 80060c0:	2101      	movs	r1, #1
 80060c2:	9b01      	ldr	r3, [sp, #4]
 80060c4:	6139      	str	r1, [r7, #16]
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	3020      	adds	r0, #32
 80060ca:	e7e5      	b.n	8006098 <__d2b+0x54>
 80060cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80060d0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80060d4:	6030      	str	r0, [r6, #0]
 80060d6:	6918      	ldr	r0, [r3, #16]
 80060d8:	f7ff fdad 	bl	8005c36 <__hi0bits>
 80060dc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80060e0:	e7e1      	b.n	80060a6 <__d2b+0x62>

080060e2 <_calloc_r>:
 80060e2:	b538      	push	{r3, r4, r5, lr}
 80060e4:	fb02 f401 	mul.w	r4, r2, r1
 80060e8:	4621      	mov	r1, r4
 80060ea:	f000 f855 	bl	8006198 <_malloc_r>
 80060ee:	4605      	mov	r5, r0
 80060f0:	b118      	cbz	r0, 80060fa <_calloc_r+0x18>
 80060f2:	4622      	mov	r2, r4
 80060f4:	2100      	movs	r1, #0
 80060f6:	f7fe f96d 	bl	80043d4 <memset>
 80060fa:	4628      	mov	r0, r5
 80060fc:	bd38      	pop	{r3, r4, r5, pc}
	...

08006100 <_free_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4605      	mov	r5, r0
 8006104:	2900      	cmp	r1, #0
 8006106:	d043      	beq.n	8006190 <_free_r+0x90>
 8006108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800610c:	1f0c      	subs	r4, r1, #4
 800610e:	2b00      	cmp	r3, #0
 8006110:	bfb8      	it	lt
 8006112:	18e4      	addlt	r4, r4, r3
 8006114:	f000 fc46 	bl	80069a4 <__malloc_lock>
 8006118:	4a1e      	ldr	r2, [pc, #120]	; (8006194 <_free_r+0x94>)
 800611a:	6813      	ldr	r3, [r2, #0]
 800611c:	4610      	mov	r0, r2
 800611e:	b933      	cbnz	r3, 800612e <_free_r+0x2e>
 8006120:	6063      	str	r3, [r4, #4]
 8006122:	6014      	str	r4, [r2, #0]
 8006124:	4628      	mov	r0, r5
 8006126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800612a:	f000 bc3c 	b.w	80069a6 <__malloc_unlock>
 800612e:	42a3      	cmp	r3, r4
 8006130:	d90b      	bls.n	800614a <_free_r+0x4a>
 8006132:	6821      	ldr	r1, [r4, #0]
 8006134:	1862      	adds	r2, r4, r1
 8006136:	4293      	cmp	r3, r2
 8006138:	bf01      	itttt	eq
 800613a:	681a      	ldreq	r2, [r3, #0]
 800613c:	685b      	ldreq	r3, [r3, #4]
 800613e:	1852      	addeq	r2, r2, r1
 8006140:	6022      	streq	r2, [r4, #0]
 8006142:	6063      	str	r3, [r4, #4]
 8006144:	6004      	str	r4, [r0, #0]
 8006146:	e7ed      	b.n	8006124 <_free_r+0x24>
 8006148:	4613      	mov	r3, r2
 800614a:	685a      	ldr	r2, [r3, #4]
 800614c:	b10a      	cbz	r2, 8006152 <_free_r+0x52>
 800614e:	42a2      	cmp	r2, r4
 8006150:	d9fa      	bls.n	8006148 <_free_r+0x48>
 8006152:	6819      	ldr	r1, [r3, #0]
 8006154:	1858      	adds	r0, r3, r1
 8006156:	42a0      	cmp	r0, r4
 8006158:	d10b      	bne.n	8006172 <_free_r+0x72>
 800615a:	6820      	ldr	r0, [r4, #0]
 800615c:	4401      	add	r1, r0
 800615e:	1858      	adds	r0, r3, r1
 8006160:	4282      	cmp	r2, r0
 8006162:	6019      	str	r1, [r3, #0]
 8006164:	d1de      	bne.n	8006124 <_free_r+0x24>
 8006166:	6810      	ldr	r0, [r2, #0]
 8006168:	6852      	ldr	r2, [r2, #4]
 800616a:	4401      	add	r1, r0
 800616c:	6019      	str	r1, [r3, #0]
 800616e:	605a      	str	r2, [r3, #4]
 8006170:	e7d8      	b.n	8006124 <_free_r+0x24>
 8006172:	d902      	bls.n	800617a <_free_r+0x7a>
 8006174:	230c      	movs	r3, #12
 8006176:	602b      	str	r3, [r5, #0]
 8006178:	e7d4      	b.n	8006124 <_free_r+0x24>
 800617a:	6820      	ldr	r0, [r4, #0]
 800617c:	1821      	adds	r1, r4, r0
 800617e:	428a      	cmp	r2, r1
 8006180:	bf01      	itttt	eq
 8006182:	6811      	ldreq	r1, [r2, #0]
 8006184:	6852      	ldreq	r2, [r2, #4]
 8006186:	1809      	addeq	r1, r1, r0
 8006188:	6021      	streq	r1, [r4, #0]
 800618a:	6062      	str	r2, [r4, #4]
 800618c:	605c      	str	r4, [r3, #4]
 800618e:	e7c9      	b.n	8006124 <_free_r+0x24>
 8006190:	bd38      	pop	{r3, r4, r5, pc}
 8006192:	bf00      	nop
 8006194:	20000210 	.word	0x20000210

08006198 <_malloc_r>:
 8006198:	b570      	push	{r4, r5, r6, lr}
 800619a:	1ccd      	adds	r5, r1, #3
 800619c:	f025 0503 	bic.w	r5, r5, #3
 80061a0:	3508      	adds	r5, #8
 80061a2:	2d0c      	cmp	r5, #12
 80061a4:	bf38      	it	cc
 80061a6:	250c      	movcc	r5, #12
 80061a8:	2d00      	cmp	r5, #0
 80061aa:	4606      	mov	r6, r0
 80061ac:	db01      	blt.n	80061b2 <_malloc_r+0x1a>
 80061ae:	42a9      	cmp	r1, r5
 80061b0:	d903      	bls.n	80061ba <_malloc_r+0x22>
 80061b2:	230c      	movs	r3, #12
 80061b4:	6033      	str	r3, [r6, #0]
 80061b6:	2000      	movs	r0, #0
 80061b8:	bd70      	pop	{r4, r5, r6, pc}
 80061ba:	f000 fbf3 	bl	80069a4 <__malloc_lock>
 80061be:	4a21      	ldr	r2, [pc, #132]	; (8006244 <_malloc_r+0xac>)
 80061c0:	6814      	ldr	r4, [r2, #0]
 80061c2:	4621      	mov	r1, r4
 80061c4:	b991      	cbnz	r1, 80061ec <_malloc_r+0x54>
 80061c6:	4c20      	ldr	r4, [pc, #128]	; (8006248 <_malloc_r+0xb0>)
 80061c8:	6823      	ldr	r3, [r4, #0]
 80061ca:	b91b      	cbnz	r3, 80061d4 <_malloc_r+0x3c>
 80061cc:	4630      	mov	r0, r6
 80061ce:	f000 f97b 	bl	80064c8 <_sbrk_r>
 80061d2:	6020      	str	r0, [r4, #0]
 80061d4:	4629      	mov	r1, r5
 80061d6:	4630      	mov	r0, r6
 80061d8:	f000 f976 	bl	80064c8 <_sbrk_r>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	d124      	bne.n	800622a <_malloc_r+0x92>
 80061e0:	230c      	movs	r3, #12
 80061e2:	4630      	mov	r0, r6
 80061e4:	6033      	str	r3, [r6, #0]
 80061e6:	f000 fbde 	bl	80069a6 <__malloc_unlock>
 80061ea:	e7e4      	b.n	80061b6 <_malloc_r+0x1e>
 80061ec:	680b      	ldr	r3, [r1, #0]
 80061ee:	1b5b      	subs	r3, r3, r5
 80061f0:	d418      	bmi.n	8006224 <_malloc_r+0x8c>
 80061f2:	2b0b      	cmp	r3, #11
 80061f4:	d90f      	bls.n	8006216 <_malloc_r+0x7e>
 80061f6:	600b      	str	r3, [r1, #0]
 80061f8:	18cc      	adds	r4, r1, r3
 80061fa:	50cd      	str	r5, [r1, r3]
 80061fc:	4630      	mov	r0, r6
 80061fe:	f000 fbd2 	bl	80069a6 <__malloc_unlock>
 8006202:	f104 000b 	add.w	r0, r4, #11
 8006206:	1d23      	adds	r3, r4, #4
 8006208:	f020 0007 	bic.w	r0, r0, #7
 800620c:	1ac3      	subs	r3, r0, r3
 800620e:	d0d3      	beq.n	80061b8 <_malloc_r+0x20>
 8006210:	425a      	negs	r2, r3
 8006212:	50e2      	str	r2, [r4, r3]
 8006214:	e7d0      	b.n	80061b8 <_malloc_r+0x20>
 8006216:	684b      	ldr	r3, [r1, #4]
 8006218:	428c      	cmp	r4, r1
 800621a:	bf16      	itet	ne
 800621c:	6063      	strne	r3, [r4, #4]
 800621e:	6013      	streq	r3, [r2, #0]
 8006220:	460c      	movne	r4, r1
 8006222:	e7eb      	b.n	80061fc <_malloc_r+0x64>
 8006224:	460c      	mov	r4, r1
 8006226:	6849      	ldr	r1, [r1, #4]
 8006228:	e7cc      	b.n	80061c4 <_malloc_r+0x2c>
 800622a:	1cc4      	adds	r4, r0, #3
 800622c:	f024 0403 	bic.w	r4, r4, #3
 8006230:	42a0      	cmp	r0, r4
 8006232:	d005      	beq.n	8006240 <_malloc_r+0xa8>
 8006234:	1a21      	subs	r1, r4, r0
 8006236:	4630      	mov	r0, r6
 8006238:	f000 f946 	bl	80064c8 <_sbrk_r>
 800623c:	3001      	adds	r0, #1
 800623e:	d0cf      	beq.n	80061e0 <_malloc_r+0x48>
 8006240:	6025      	str	r5, [r4, #0]
 8006242:	e7db      	b.n	80061fc <_malloc_r+0x64>
 8006244:	20000210 	.word	0x20000210
 8006248:	20000214 	.word	0x20000214

0800624c <__sfputc_r>:
 800624c:	6893      	ldr	r3, [r2, #8]
 800624e:	b410      	push	{r4}
 8006250:	3b01      	subs	r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	6093      	str	r3, [r2, #8]
 8006256:	da07      	bge.n	8006268 <__sfputc_r+0x1c>
 8006258:	6994      	ldr	r4, [r2, #24]
 800625a:	42a3      	cmp	r3, r4
 800625c:	db01      	blt.n	8006262 <__sfputc_r+0x16>
 800625e:	290a      	cmp	r1, #10
 8006260:	d102      	bne.n	8006268 <__sfputc_r+0x1c>
 8006262:	bc10      	pop	{r4}
 8006264:	f000 b984 	b.w	8006570 <__swbuf_r>
 8006268:	6813      	ldr	r3, [r2, #0]
 800626a:	1c58      	adds	r0, r3, #1
 800626c:	6010      	str	r0, [r2, #0]
 800626e:	7019      	strb	r1, [r3, #0]
 8006270:	4608      	mov	r0, r1
 8006272:	bc10      	pop	{r4}
 8006274:	4770      	bx	lr

08006276 <__sfputs_r>:
 8006276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006278:	4606      	mov	r6, r0
 800627a:	460f      	mov	r7, r1
 800627c:	4614      	mov	r4, r2
 800627e:	18d5      	adds	r5, r2, r3
 8006280:	42ac      	cmp	r4, r5
 8006282:	d101      	bne.n	8006288 <__sfputs_r+0x12>
 8006284:	2000      	movs	r0, #0
 8006286:	e007      	b.n	8006298 <__sfputs_r+0x22>
 8006288:	463a      	mov	r2, r7
 800628a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800628e:	4630      	mov	r0, r6
 8006290:	f7ff ffdc 	bl	800624c <__sfputc_r>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d1f3      	bne.n	8006280 <__sfputs_r+0xa>
 8006298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800629c <_vfiprintf_r>:
 800629c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a0:	460c      	mov	r4, r1
 80062a2:	b09d      	sub	sp, #116	; 0x74
 80062a4:	4617      	mov	r7, r2
 80062a6:	461d      	mov	r5, r3
 80062a8:	4606      	mov	r6, r0
 80062aa:	b118      	cbz	r0, 80062b4 <_vfiprintf_r+0x18>
 80062ac:	6983      	ldr	r3, [r0, #24]
 80062ae:	b90b      	cbnz	r3, 80062b4 <_vfiprintf_r+0x18>
 80062b0:	f7ff fb82 	bl	80059b8 <__sinit>
 80062b4:	4b7c      	ldr	r3, [pc, #496]	; (80064a8 <_vfiprintf_r+0x20c>)
 80062b6:	429c      	cmp	r4, r3
 80062b8:	d158      	bne.n	800636c <_vfiprintf_r+0xd0>
 80062ba:	6874      	ldr	r4, [r6, #4]
 80062bc:	89a3      	ldrh	r3, [r4, #12]
 80062be:	0718      	lsls	r0, r3, #28
 80062c0:	d55e      	bpl.n	8006380 <_vfiprintf_r+0xe4>
 80062c2:	6923      	ldr	r3, [r4, #16]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d05b      	beq.n	8006380 <_vfiprintf_r+0xe4>
 80062c8:	2300      	movs	r3, #0
 80062ca:	9309      	str	r3, [sp, #36]	; 0x24
 80062cc:	2320      	movs	r3, #32
 80062ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062d2:	2330      	movs	r3, #48	; 0x30
 80062d4:	f04f 0b01 	mov.w	fp, #1
 80062d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062dc:	9503      	str	r5, [sp, #12]
 80062de:	46b8      	mov	r8, r7
 80062e0:	4645      	mov	r5, r8
 80062e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80062e6:	b10b      	cbz	r3, 80062ec <_vfiprintf_r+0x50>
 80062e8:	2b25      	cmp	r3, #37	; 0x25
 80062ea:	d154      	bne.n	8006396 <_vfiprintf_r+0xfa>
 80062ec:	ebb8 0a07 	subs.w	sl, r8, r7
 80062f0:	d00b      	beq.n	800630a <_vfiprintf_r+0x6e>
 80062f2:	4653      	mov	r3, sl
 80062f4:	463a      	mov	r2, r7
 80062f6:	4621      	mov	r1, r4
 80062f8:	4630      	mov	r0, r6
 80062fa:	f7ff ffbc 	bl	8006276 <__sfputs_r>
 80062fe:	3001      	adds	r0, #1
 8006300:	f000 80c2 	beq.w	8006488 <_vfiprintf_r+0x1ec>
 8006304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006306:	4453      	add	r3, sl
 8006308:	9309      	str	r3, [sp, #36]	; 0x24
 800630a:	f898 3000 	ldrb.w	r3, [r8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	f000 80ba 	beq.w	8006488 <_vfiprintf_r+0x1ec>
 8006314:	2300      	movs	r3, #0
 8006316:	f04f 32ff 	mov.w	r2, #4294967295
 800631a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800631e:	9304      	str	r3, [sp, #16]
 8006320:	9307      	str	r3, [sp, #28]
 8006322:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006326:	931a      	str	r3, [sp, #104]	; 0x68
 8006328:	46a8      	mov	r8, r5
 800632a:	2205      	movs	r2, #5
 800632c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006330:	485e      	ldr	r0, [pc, #376]	; (80064ac <_vfiprintf_r+0x210>)
 8006332:	f7ff fbe1 	bl	8005af8 <memchr>
 8006336:	9b04      	ldr	r3, [sp, #16]
 8006338:	bb78      	cbnz	r0, 800639a <_vfiprintf_r+0xfe>
 800633a:	06d9      	lsls	r1, r3, #27
 800633c:	bf44      	itt	mi
 800633e:	2220      	movmi	r2, #32
 8006340:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006344:	071a      	lsls	r2, r3, #28
 8006346:	bf44      	itt	mi
 8006348:	222b      	movmi	r2, #43	; 0x2b
 800634a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800634e:	782a      	ldrb	r2, [r5, #0]
 8006350:	2a2a      	cmp	r2, #42	; 0x2a
 8006352:	d02a      	beq.n	80063aa <_vfiprintf_r+0x10e>
 8006354:	46a8      	mov	r8, r5
 8006356:	2000      	movs	r0, #0
 8006358:	250a      	movs	r5, #10
 800635a:	9a07      	ldr	r2, [sp, #28]
 800635c:	4641      	mov	r1, r8
 800635e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006362:	3b30      	subs	r3, #48	; 0x30
 8006364:	2b09      	cmp	r3, #9
 8006366:	d969      	bls.n	800643c <_vfiprintf_r+0x1a0>
 8006368:	b360      	cbz	r0, 80063c4 <_vfiprintf_r+0x128>
 800636a:	e024      	b.n	80063b6 <_vfiprintf_r+0x11a>
 800636c:	4b50      	ldr	r3, [pc, #320]	; (80064b0 <_vfiprintf_r+0x214>)
 800636e:	429c      	cmp	r4, r3
 8006370:	d101      	bne.n	8006376 <_vfiprintf_r+0xda>
 8006372:	68b4      	ldr	r4, [r6, #8]
 8006374:	e7a2      	b.n	80062bc <_vfiprintf_r+0x20>
 8006376:	4b4f      	ldr	r3, [pc, #316]	; (80064b4 <_vfiprintf_r+0x218>)
 8006378:	429c      	cmp	r4, r3
 800637a:	bf08      	it	eq
 800637c:	68f4      	ldreq	r4, [r6, #12]
 800637e:	e79d      	b.n	80062bc <_vfiprintf_r+0x20>
 8006380:	4621      	mov	r1, r4
 8006382:	4630      	mov	r0, r6
 8006384:	f000 f958 	bl	8006638 <__swsetup_r>
 8006388:	2800      	cmp	r0, #0
 800638a:	d09d      	beq.n	80062c8 <_vfiprintf_r+0x2c>
 800638c:	f04f 30ff 	mov.w	r0, #4294967295
 8006390:	b01d      	add	sp, #116	; 0x74
 8006392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006396:	46a8      	mov	r8, r5
 8006398:	e7a2      	b.n	80062e0 <_vfiprintf_r+0x44>
 800639a:	4a44      	ldr	r2, [pc, #272]	; (80064ac <_vfiprintf_r+0x210>)
 800639c:	4645      	mov	r5, r8
 800639e:	1a80      	subs	r0, r0, r2
 80063a0:	fa0b f000 	lsl.w	r0, fp, r0
 80063a4:	4318      	orrs	r0, r3
 80063a6:	9004      	str	r0, [sp, #16]
 80063a8:	e7be      	b.n	8006328 <_vfiprintf_r+0x8c>
 80063aa:	9a03      	ldr	r2, [sp, #12]
 80063ac:	1d11      	adds	r1, r2, #4
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	9103      	str	r1, [sp, #12]
 80063b2:	2a00      	cmp	r2, #0
 80063b4:	db01      	blt.n	80063ba <_vfiprintf_r+0x11e>
 80063b6:	9207      	str	r2, [sp, #28]
 80063b8:	e004      	b.n	80063c4 <_vfiprintf_r+0x128>
 80063ba:	4252      	negs	r2, r2
 80063bc:	f043 0302 	orr.w	r3, r3, #2
 80063c0:	9207      	str	r2, [sp, #28]
 80063c2:	9304      	str	r3, [sp, #16]
 80063c4:	f898 3000 	ldrb.w	r3, [r8]
 80063c8:	2b2e      	cmp	r3, #46	; 0x2e
 80063ca:	d10e      	bne.n	80063ea <_vfiprintf_r+0x14e>
 80063cc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80063d0:	2b2a      	cmp	r3, #42	; 0x2a
 80063d2:	d138      	bne.n	8006446 <_vfiprintf_r+0x1aa>
 80063d4:	9b03      	ldr	r3, [sp, #12]
 80063d6:	f108 0802 	add.w	r8, r8, #2
 80063da:	1d1a      	adds	r2, r3, #4
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	9203      	str	r2, [sp, #12]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	bfb8      	it	lt
 80063e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80063e8:	9305      	str	r3, [sp, #20]
 80063ea:	4d33      	ldr	r5, [pc, #204]	; (80064b8 <_vfiprintf_r+0x21c>)
 80063ec:	2203      	movs	r2, #3
 80063ee:	f898 1000 	ldrb.w	r1, [r8]
 80063f2:	4628      	mov	r0, r5
 80063f4:	f7ff fb80 	bl	8005af8 <memchr>
 80063f8:	b140      	cbz	r0, 800640c <_vfiprintf_r+0x170>
 80063fa:	2340      	movs	r3, #64	; 0x40
 80063fc:	1b40      	subs	r0, r0, r5
 80063fe:	fa03 f000 	lsl.w	r0, r3, r0
 8006402:	9b04      	ldr	r3, [sp, #16]
 8006404:	f108 0801 	add.w	r8, r8, #1
 8006408:	4303      	orrs	r3, r0
 800640a:	9304      	str	r3, [sp, #16]
 800640c:	f898 1000 	ldrb.w	r1, [r8]
 8006410:	2206      	movs	r2, #6
 8006412:	482a      	ldr	r0, [pc, #168]	; (80064bc <_vfiprintf_r+0x220>)
 8006414:	f108 0701 	add.w	r7, r8, #1
 8006418:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800641c:	f7ff fb6c 	bl	8005af8 <memchr>
 8006420:	2800      	cmp	r0, #0
 8006422:	d037      	beq.n	8006494 <_vfiprintf_r+0x1f8>
 8006424:	4b26      	ldr	r3, [pc, #152]	; (80064c0 <_vfiprintf_r+0x224>)
 8006426:	bb1b      	cbnz	r3, 8006470 <_vfiprintf_r+0x1d4>
 8006428:	9b03      	ldr	r3, [sp, #12]
 800642a:	3307      	adds	r3, #7
 800642c:	f023 0307 	bic.w	r3, r3, #7
 8006430:	3308      	adds	r3, #8
 8006432:	9303      	str	r3, [sp, #12]
 8006434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006436:	444b      	add	r3, r9
 8006438:	9309      	str	r3, [sp, #36]	; 0x24
 800643a:	e750      	b.n	80062de <_vfiprintf_r+0x42>
 800643c:	fb05 3202 	mla	r2, r5, r2, r3
 8006440:	2001      	movs	r0, #1
 8006442:	4688      	mov	r8, r1
 8006444:	e78a      	b.n	800635c <_vfiprintf_r+0xc0>
 8006446:	2300      	movs	r3, #0
 8006448:	250a      	movs	r5, #10
 800644a:	4619      	mov	r1, r3
 800644c:	f108 0801 	add.w	r8, r8, #1
 8006450:	9305      	str	r3, [sp, #20]
 8006452:	4640      	mov	r0, r8
 8006454:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006458:	3a30      	subs	r2, #48	; 0x30
 800645a:	2a09      	cmp	r2, #9
 800645c:	d903      	bls.n	8006466 <_vfiprintf_r+0x1ca>
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0c3      	beq.n	80063ea <_vfiprintf_r+0x14e>
 8006462:	9105      	str	r1, [sp, #20]
 8006464:	e7c1      	b.n	80063ea <_vfiprintf_r+0x14e>
 8006466:	fb05 2101 	mla	r1, r5, r1, r2
 800646a:	2301      	movs	r3, #1
 800646c:	4680      	mov	r8, r0
 800646e:	e7f0      	b.n	8006452 <_vfiprintf_r+0x1b6>
 8006470:	ab03      	add	r3, sp, #12
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	4622      	mov	r2, r4
 8006476:	4b13      	ldr	r3, [pc, #76]	; (80064c4 <_vfiprintf_r+0x228>)
 8006478:	a904      	add	r1, sp, #16
 800647a:	4630      	mov	r0, r6
 800647c:	f7fe f844 	bl	8004508 <_printf_float>
 8006480:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006484:	4681      	mov	r9, r0
 8006486:	d1d5      	bne.n	8006434 <_vfiprintf_r+0x198>
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	065b      	lsls	r3, r3, #25
 800648c:	f53f af7e 	bmi.w	800638c <_vfiprintf_r+0xf0>
 8006490:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006492:	e77d      	b.n	8006390 <_vfiprintf_r+0xf4>
 8006494:	ab03      	add	r3, sp, #12
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	4622      	mov	r2, r4
 800649a:	4b0a      	ldr	r3, [pc, #40]	; (80064c4 <_vfiprintf_r+0x228>)
 800649c:	a904      	add	r1, sp, #16
 800649e:	4630      	mov	r0, r6
 80064a0:	f7fe fade 	bl	8004a60 <_printf_i>
 80064a4:	e7ec      	b.n	8006480 <_vfiprintf_r+0x1e4>
 80064a6:	bf00      	nop
 80064a8:	08006b44 	.word	0x08006b44
 80064ac:	08006c84 	.word	0x08006c84
 80064b0:	08006b64 	.word	0x08006b64
 80064b4:	08006b24 	.word	0x08006b24
 80064b8:	08006c8a 	.word	0x08006c8a
 80064bc:	08006c8e 	.word	0x08006c8e
 80064c0:	08004509 	.word	0x08004509
 80064c4:	08006277 	.word	0x08006277

080064c8 <_sbrk_r>:
 80064c8:	b538      	push	{r3, r4, r5, lr}
 80064ca:	2300      	movs	r3, #0
 80064cc:	4c05      	ldr	r4, [pc, #20]	; (80064e4 <_sbrk_r+0x1c>)
 80064ce:	4605      	mov	r5, r0
 80064d0:	4608      	mov	r0, r1
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	f7fd feec 	bl	80042b0 <_sbrk>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d102      	bne.n	80064e2 <_sbrk_r+0x1a>
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	b103      	cbz	r3, 80064e2 <_sbrk_r+0x1a>
 80064e0:	602b      	str	r3, [r5, #0]
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	200007d0 	.word	0x200007d0

080064e8 <__sread>:
 80064e8:	b510      	push	{r4, lr}
 80064ea:	460c      	mov	r4, r1
 80064ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f0:	f000 fa5a 	bl	80069a8 <_read_r>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	bfab      	itete	ge
 80064f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80064fa:	89a3      	ldrhlt	r3, [r4, #12]
 80064fc:	181b      	addge	r3, r3, r0
 80064fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006502:	bfac      	ite	ge
 8006504:	6563      	strge	r3, [r4, #84]	; 0x54
 8006506:	81a3      	strhlt	r3, [r4, #12]
 8006508:	bd10      	pop	{r4, pc}

0800650a <__swrite>:
 800650a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800650e:	461f      	mov	r7, r3
 8006510:	898b      	ldrh	r3, [r1, #12]
 8006512:	4605      	mov	r5, r0
 8006514:	05db      	lsls	r3, r3, #23
 8006516:	460c      	mov	r4, r1
 8006518:	4616      	mov	r6, r2
 800651a:	d505      	bpl.n	8006528 <__swrite+0x1e>
 800651c:	2302      	movs	r3, #2
 800651e:	2200      	movs	r2, #0
 8006520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006524:	f000 f9b6 	bl	8006894 <_lseek_r>
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	4632      	mov	r2, r6
 800652c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006530:	81a3      	strh	r3, [r4, #12]
 8006532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006536:	463b      	mov	r3, r7
 8006538:	4628      	mov	r0, r5
 800653a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800653e:	f000 b869 	b.w	8006614 <_write_r>

08006542 <__sseek>:
 8006542:	b510      	push	{r4, lr}
 8006544:	460c      	mov	r4, r1
 8006546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800654a:	f000 f9a3 	bl	8006894 <_lseek_r>
 800654e:	1c43      	adds	r3, r0, #1
 8006550:	89a3      	ldrh	r3, [r4, #12]
 8006552:	bf15      	itete	ne
 8006554:	6560      	strne	r0, [r4, #84]	; 0x54
 8006556:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800655a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800655e:	81a3      	strheq	r3, [r4, #12]
 8006560:	bf18      	it	ne
 8006562:	81a3      	strhne	r3, [r4, #12]
 8006564:	bd10      	pop	{r4, pc}

08006566 <__sclose>:
 8006566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800656a:	f000 b8d3 	b.w	8006714 <_close_r>
	...

08006570 <__swbuf_r>:
 8006570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006572:	460e      	mov	r6, r1
 8006574:	4614      	mov	r4, r2
 8006576:	4605      	mov	r5, r0
 8006578:	b118      	cbz	r0, 8006582 <__swbuf_r+0x12>
 800657a:	6983      	ldr	r3, [r0, #24]
 800657c:	b90b      	cbnz	r3, 8006582 <__swbuf_r+0x12>
 800657e:	f7ff fa1b 	bl	80059b8 <__sinit>
 8006582:	4b21      	ldr	r3, [pc, #132]	; (8006608 <__swbuf_r+0x98>)
 8006584:	429c      	cmp	r4, r3
 8006586:	d12a      	bne.n	80065de <__swbuf_r+0x6e>
 8006588:	686c      	ldr	r4, [r5, #4]
 800658a:	69a3      	ldr	r3, [r4, #24]
 800658c:	60a3      	str	r3, [r4, #8]
 800658e:	89a3      	ldrh	r3, [r4, #12]
 8006590:	071a      	lsls	r2, r3, #28
 8006592:	d52e      	bpl.n	80065f2 <__swbuf_r+0x82>
 8006594:	6923      	ldr	r3, [r4, #16]
 8006596:	b363      	cbz	r3, 80065f2 <__swbuf_r+0x82>
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	6820      	ldr	r0, [r4, #0]
 800659c:	b2f6      	uxtb	r6, r6
 800659e:	1ac0      	subs	r0, r0, r3
 80065a0:	6963      	ldr	r3, [r4, #20]
 80065a2:	4637      	mov	r7, r6
 80065a4:	4283      	cmp	r3, r0
 80065a6:	dc04      	bgt.n	80065b2 <__swbuf_r+0x42>
 80065a8:	4621      	mov	r1, r4
 80065aa:	4628      	mov	r0, r5
 80065ac:	f000 f948 	bl	8006840 <_fflush_r>
 80065b0:	bb28      	cbnz	r0, 80065fe <__swbuf_r+0x8e>
 80065b2:	68a3      	ldr	r3, [r4, #8]
 80065b4:	3001      	adds	r0, #1
 80065b6:	3b01      	subs	r3, #1
 80065b8:	60a3      	str	r3, [r4, #8]
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	6022      	str	r2, [r4, #0]
 80065c0:	701e      	strb	r6, [r3, #0]
 80065c2:	6963      	ldr	r3, [r4, #20]
 80065c4:	4283      	cmp	r3, r0
 80065c6:	d004      	beq.n	80065d2 <__swbuf_r+0x62>
 80065c8:	89a3      	ldrh	r3, [r4, #12]
 80065ca:	07db      	lsls	r3, r3, #31
 80065cc:	d519      	bpl.n	8006602 <__swbuf_r+0x92>
 80065ce:	2e0a      	cmp	r6, #10
 80065d0:	d117      	bne.n	8006602 <__swbuf_r+0x92>
 80065d2:	4621      	mov	r1, r4
 80065d4:	4628      	mov	r0, r5
 80065d6:	f000 f933 	bl	8006840 <_fflush_r>
 80065da:	b190      	cbz	r0, 8006602 <__swbuf_r+0x92>
 80065dc:	e00f      	b.n	80065fe <__swbuf_r+0x8e>
 80065de:	4b0b      	ldr	r3, [pc, #44]	; (800660c <__swbuf_r+0x9c>)
 80065e0:	429c      	cmp	r4, r3
 80065e2:	d101      	bne.n	80065e8 <__swbuf_r+0x78>
 80065e4:	68ac      	ldr	r4, [r5, #8]
 80065e6:	e7d0      	b.n	800658a <__swbuf_r+0x1a>
 80065e8:	4b09      	ldr	r3, [pc, #36]	; (8006610 <__swbuf_r+0xa0>)
 80065ea:	429c      	cmp	r4, r3
 80065ec:	bf08      	it	eq
 80065ee:	68ec      	ldreq	r4, [r5, #12]
 80065f0:	e7cb      	b.n	800658a <__swbuf_r+0x1a>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 f81f 	bl	8006638 <__swsetup_r>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d0cc      	beq.n	8006598 <__swbuf_r+0x28>
 80065fe:	f04f 37ff 	mov.w	r7, #4294967295
 8006602:	4638      	mov	r0, r7
 8006604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006606:	bf00      	nop
 8006608:	08006b44 	.word	0x08006b44
 800660c:	08006b64 	.word	0x08006b64
 8006610:	08006b24 	.word	0x08006b24

08006614 <_write_r>:
 8006614:	b538      	push	{r3, r4, r5, lr}
 8006616:	4605      	mov	r5, r0
 8006618:	4608      	mov	r0, r1
 800661a:	4611      	mov	r1, r2
 800661c:	2200      	movs	r2, #0
 800661e:	4c05      	ldr	r4, [pc, #20]	; (8006634 <_write_r+0x20>)
 8006620:	6022      	str	r2, [r4, #0]
 8006622:	461a      	mov	r2, r3
 8006624:	f7fd fdf7 	bl	8004216 <_write>
 8006628:	1c43      	adds	r3, r0, #1
 800662a:	d102      	bne.n	8006632 <_write_r+0x1e>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	b103      	cbz	r3, 8006632 <_write_r+0x1e>
 8006630:	602b      	str	r3, [r5, #0]
 8006632:	bd38      	pop	{r3, r4, r5, pc}
 8006634:	200007d0 	.word	0x200007d0

08006638 <__swsetup_r>:
 8006638:	4b32      	ldr	r3, [pc, #200]	; (8006704 <__swsetup_r+0xcc>)
 800663a:	b570      	push	{r4, r5, r6, lr}
 800663c:	681d      	ldr	r5, [r3, #0]
 800663e:	4606      	mov	r6, r0
 8006640:	460c      	mov	r4, r1
 8006642:	b125      	cbz	r5, 800664e <__swsetup_r+0x16>
 8006644:	69ab      	ldr	r3, [r5, #24]
 8006646:	b913      	cbnz	r3, 800664e <__swsetup_r+0x16>
 8006648:	4628      	mov	r0, r5
 800664a:	f7ff f9b5 	bl	80059b8 <__sinit>
 800664e:	4b2e      	ldr	r3, [pc, #184]	; (8006708 <__swsetup_r+0xd0>)
 8006650:	429c      	cmp	r4, r3
 8006652:	d10f      	bne.n	8006674 <__swsetup_r+0x3c>
 8006654:	686c      	ldr	r4, [r5, #4]
 8006656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800665a:	b29a      	uxth	r2, r3
 800665c:	0715      	lsls	r5, r2, #28
 800665e:	d42c      	bmi.n	80066ba <__swsetup_r+0x82>
 8006660:	06d0      	lsls	r0, r2, #27
 8006662:	d411      	bmi.n	8006688 <__swsetup_r+0x50>
 8006664:	2209      	movs	r2, #9
 8006666:	6032      	str	r2, [r6, #0]
 8006668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800666c:	81a3      	strh	r3, [r4, #12]
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	e03e      	b.n	80066f2 <__swsetup_r+0xba>
 8006674:	4b25      	ldr	r3, [pc, #148]	; (800670c <__swsetup_r+0xd4>)
 8006676:	429c      	cmp	r4, r3
 8006678:	d101      	bne.n	800667e <__swsetup_r+0x46>
 800667a:	68ac      	ldr	r4, [r5, #8]
 800667c:	e7eb      	b.n	8006656 <__swsetup_r+0x1e>
 800667e:	4b24      	ldr	r3, [pc, #144]	; (8006710 <__swsetup_r+0xd8>)
 8006680:	429c      	cmp	r4, r3
 8006682:	bf08      	it	eq
 8006684:	68ec      	ldreq	r4, [r5, #12]
 8006686:	e7e6      	b.n	8006656 <__swsetup_r+0x1e>
 8006688:	0751      	lsls	r1, r2, #29
 800668a:	d512      	bpl.n	80066b2 <__swsetup_r+0x7a>
 800668c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800668e:	b141      	cbz	r1, 80066a2 <__swsetup_r+0x6a>
 8006690:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006694:	4299      	cmp	r1, r3
 8006696:	d002      	beq.n	800669e <__swsetup_r+0x66>
 8006698:	4630      	mov	r0, r6
 800669a:	f7ff fd31 	bl	8006100 <_free_r>
 800669e:	2300      	movs	r3, #0
 80066a0:	6363      	str	r3, [r4, #52]	; 0x34
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	2300      	movs	r3, #0
 80066ac:	6063      	str	r3, [r4, #4]
 80066ae:	6923      	ldr	r3, [r4, #16]
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	89a3      	ldrh	r3, [r4, #12]
 80066b4:	f043 0308 	orr.w	r3, r3, #8
 80066b8:	81a3      	strh	r3, [r4, #12]
 80066ba:	6923      	ldr	r3, [r4, #16]
 80066bc:	b94b      	cbnz	r3, 80066d2 <__swsetup_r+0x9a>
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80066c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066c8:	d003      	beq.n	80066d2 <__swsetup_r+0x9a>
 80066ca:	4621      	mov	r1, r4
 80066cc:	4630      	mov	r0, r6
 80066ce:	f000 f917 	bl	8006900 <__smakebuf_r>
 80066d2:	89a2      	ldrh	r2, [r4, #12]
 80066d4:	f012 0301 	ands.w	r3, r2, #1
 80066d8:	d00c      	beq.n	80066f4 <__swsetup_r+0xbc>
 80066da:	2300      	movs	r3, #0
 80066dc:	60a3      	str	r3, [r4, #8]
 80066de:	6963      	ldr	r3, [r4, #20]
 80066e0:	425b      	negs	r3, r3
 80066e2:	61a3      	str	r3, [r4, #24]
 80066e4:	6923      	ldr	r3, [r4, #16]
 80066e6:	b953      	cbnz	r3, 80066fe <__swsetup_r+0xc6>
 80066e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80066f0:	d1ba      	bne.n	8006668 <__swsetup_r+0x30>
 80066f2:	bd70      	pop	{r4, r5, r6, pc}
 80066f4:	0792      	lsls	r2, r2, #30
 80066f6:	bf58      	it	pl
 80066f8:	6963      	ldrpl	r3, [r4, #20]
 80066fa:	60a3      	str	r3, [r4, #8]
 80066fc:	e7f2      	b.n	80066e4 <__swsetup_r+0xac>
 80066fe:	2000      	movs	r0, #0
 8006700:	e7f7      	b.n	80066f2 <__swsetup_r+0xba>
 8006702:	bf00      	nop
 8006704:	2000000c 	.word	0x2000000c
 8006708:	08006b44 	.word	0x08006b44
 800670c:	08006b64 	.word	0x08006b64
 8006710:	08006b24 	.word	0x08006b24

08006714 <_close_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	2300      	movs	r3, #0
 8006718:	4c05      	ldr	r4, [pc, #20]	; (8006730 <_close_r+0x1c>)
 800671a:	4605      	mov	r5, r0
 800671c:	4608      	mov	r0, r1
 800671e:	6023      	str	r3, [r4, #0]
 8006720:	f7fd fd95 	bl	800424e <_close>
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	d102      	bne.n	800672e <_close_r+0x1a>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	b103      	cbz	r3, 800672e <_close_r+0x1a>
 800672c:	602b      	str	r3, [r5, #0]
 800672e:	bd38      	pop	{r3, r4, r5, pc}
 8006730:	200007d0 	.word	0x200007d0

08006734 <__sflush_r>:
 8006734:	898a      	ldrh	r2, [r1, #12]
 8006736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800673a:	4605      	mov	r5, r0
 800673c:	0710      	lsls	r0, r2, #28
 800673e:	460c      	mov	r4, r1
 8006740:	d458      	bmi.n	80067f4 <__sflush_r+0xc0>
 8006742:	684b      	ldr	r3, [r1, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dc05      	bgt.n	8006754 <__sflush_r+0x20>
 8006748:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800674a:	2b00      	cmp	r3, #0
 800674c:	dc02      	bgt.n	8006754 <__sflush_r+0x20>
 800674e:	2000      	movs	r0, #0
 8006750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006754:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006756:	2e00      	cmp	r6, #0
 8006758:	d0f9      	beq.n	800674e <__sflush_r+0x1a>
 800675a:	2300      	movs	r3, #0
 800675c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006760:	682f      	ldr	r7, [r5, #0]
 8006762:	6a21      	ldr	r1, [r4, #32]
 8006764:	602b      	str	r3, [r5, #0]
 8006766:	d032      	beq.n	80067ce <__sflush_r+0x9a>
 8006768:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800676a:	89a3      	ldrh	r3, [r4, #12]
 800676c:	075a      	lsls	r2, r3, #29
 800676e:	d505      	bpl.n	800677c <__sflush_r+0x48>
 8006770:	6863      	ldr	r3, [r4, #4]
 8006772:	1ac0      	subs	r0, r0, r3
 8006774:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006776:	b10b      	cbz	r3, 800677c <__sflush_r+0x48>
 8006778:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800677a:	1ac0      	subs	r0, r0, r3
 800677c:	2300      	movs	r3, #0
 800677e:	4602      	mov	r2, r0
 8006780:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006782:	6a21      	ldr	r1, [r4, #32]
 8006784:	4628      	mov	r0, r5
 8006786:	47b0      	blx	r6
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	89a3      	ldrh	r3, [r4, #12]
 800678c:	d106      	bne.n	800679c <__sflush_r+0x68>
 800678e:	6829      	ldr	r1, [r5, #0]
 8006790:	291d      	cmp	r1, #29
 8006792:	d848      	bhi.n	8006826 <__sflush_r+0xf2>
 8006794:	4a29      	ldr	r2, [pc, #164]	; (800683c <__sflush_r+0x108>)
 8006796:	40ca      	lsrs	r2, r1
 8006798:	07d6      	lsls	r6, r2, #31
 800679a:	d544      	bpl.n	8006826 <__sflush_r+0xf2>
 800679c:	2200      	movs	r2, #0
 800679e:	6062      	str	r2, [r4, #4]
 80067a0:	6922      	ldr	r2, [r4, #16]
 80067a2:	04d9      	lsls	r1, r3, #19
 80067a4:	6022      	str	r2, [r4, #0]
 80067a6:	d504      	bpl.n	80067b2 <__sflush_r+0x7e>
 80067a8:	1c42      	adds	r2, r0, #1
 80067aa:	d101      	bne.n	80067b0 <__sflush_r+0x7c>
 80067ac:	682b      	ldr	r3, [r5, #0]
 80067ae:	b903      	cbnz	r3, 80067b2 <__sflush_r+0x7e>
 80067b0:	6560      	str	r0, [r4, #84]	; 0x54
 80067b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067b4:	602f      	str	r7, [r5, #0]
 80067b6:	2900      	cmp	r1, #0
 80067b8:	d0c9      	beq.n	800674e <__sflush_r+0x1a>
 80067ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067be:	4299      	cmp	r1, r3
 80067c0:	d002      	beq.n	80067c8 <__sflush_r+0x94>
 80067c2:	4628      	mov	r0, r5
 80067c4:	f7ff fc9c 	bl	8006100 <_free_r>
 80067c8:	2000      	movs	r0, #0
 80067ca:	6360      	str	r0, [r4, #52]	; 0x34
 80067cc:	e7c0      	b.n	8006750 <__sflush_r+0x1c>
 80067ce:	2301      	movs	r3, #1
 80067d0:	4628      	mov	r0, r5
 80067d2:	47b0      	blx	r6
 80067d4:	1c41      	adds	r1, r0, #1
 80067d6:	d1c8      	bne.n	800676a <__sflush_r+0x36>
 80067d8:	682b      	ldr	r3, [r5, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d0c5      	beq.n	800676a <__sflush_r+0x36>
 80067de:	2b1d      	cmp	r3, #29
 80067e0:	d001      	beq.n	80067e6 <__sflush_r+0xb2>
 80067e2:	2b16      	cmp	r3, #22
 80067e4:	d101      	bne.n	80067ea <__sflush_r+0xb6>
 80067e6:	602f      	str	r7, [r5, #0]
 80067e8:	e7b1      	b.n	800674e <__sflush_r+0x1a>
 80067ea:	89a3      	ldrh	r3, [r4, #12]
 80067ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067f0:	81a3      	strh	r3, [r4, #12]
 80067f2:	e7ad      	b.n	8006750 <__sflush_r+0x1c>
 80067f4:	690f      	ldr	r7, [r1, #16]
 80067f6:	2f00      	cmp	r7, #0
 80067f8:	d0a9      	beq.n	800674e <__sflush_r+0x1a>
 80067fa:	0793      	lsls	r3, r2, #30
 80067fc:	bf18      	it	ne
 80067fe:	2300      	movne	r3, #0
 8006800:	680e      	ldr	r6, [r1, #0]
 8006802:	bf08      	it	eq
 8006804:	694b      	ldreq	r3, [r1, #20]
 8006806:	eba6 0807 	sub.w	r8, r6, r7
 800680a:	600f      	str	r7, [r1, #0]
 800680c:	608b      	str	r3, [r1, #8]
 800680e:	f1b8 0f00 	cmp.w	r8, #0
 8006812:	dd9c      	ble.n	800674e <__sflush_r+0x1a>
 8006814:	4643      	mov	r3, r8
 8006816:	463a      	mov	r2, r7
 8006818:	6a21      	ldr	r1, [r4, #32]
 800681a:	4628      	mov	r0, r5
 800681c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800681e:	47b0      	blx	r6
 8006820:	2800      	cmp	r0, #0
 8006822:	dc06      	bgt.n	8006832 <__sflush_r+0xfe>
 8006824:	89a3      	ldrh	r3, [r4, #12]
 8006826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800682a:	81a3      	strh	r3, [r4, #12]
 800682c:	f04f 30ff 	mov.w	r0, #4294967295
 8006830:	e78e      	b.n	8006750 <__sflush_r+0x1c>
 8006832:	4407      	add	r7, r0
 8006834:	eba8 0800 	sub.w	r8, r8, r0
 8006838:	e7e9      	b.n	800680e <__sflush_r+0xda>
 800683a:	bf00      	nop
 800683c:	20400001 	.word	0x20400001

08006840 <_fflush_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	690b      	ldr	r3, [r1, #16]
 8006844:	4605      	mov	r5, r0
 8006846:	460c      	mov	r4, r1
 8006848:	b1db      	cbz	r3, 8006882 <_fflush_r+0x42>
 800684a:	b118      	cbz	r0, 8006854 <_fflush_r+0x14>
 800684c:	6983      	ldr	r3, [r0, #24]
 800684e:	b90b      	cbnz	r3, 8006854 <_fflush_r+0x14>
 8006850:	f7ff f8b2 	bl	80059b8 <__sinit>
 8006854:	4b0c      	ldr	r3, [pc, #48]	; (8006888 <_fflush_r+0x48>)
 8006856:	429c      	cmp	r4, r3
 8006858:	d109      	bne.n	800686e <_fflush_r+0x2e>
 800685a:	686c      	ldr	r4, [r5, #4]
 800685c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006860:	b17b      	cbz	r3, 8006882 <_fflush_r+0x42>
 8006862:	4621      	mov	r1, r4
 8006864:	4628      	mov	r0, r5
 8006866:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800686a:	f7ff bf63 	b.w	8006734 <__sflush_r>
 800686e:	4b07      	ldr	r3, [pc, #28]	; (800688c <_fflush_r+0x4c>)
 8006870:	429c      	cmp	r4, r3
 8006872:	d101      	bne.n	8006878 <_fflush_r+0x38>
 8006874:	68ac      	ldr	r4, [r5, #8]
 8006876:	e7f1      	b.n	800685c <_fflush_r+0x1c>
 8006878:	4b05      	ldr	r3, [pc, #20]	; (8006890 <_fflush_r+0x50>)
 800687a:	429c      	cmp	r4, r3
 800687c:	bf08      	it	eq
 800687e:	68ec      	ldreq	r4, [r5, #12]
 8006880:	e7ec      	b.n	800685c <_fflush_r+0x1c>
 8006882:	2000      	movs	r0, #0
 8006884:	bd38      	pop	{r3, r4, r5, pc}
 8006886:	bf00      	nop
 8006888:	08006b44 	.word	0x08006b44
 800688c:	08006b64 	.word	0x08006b64
 8006890:	08006b24 	.word	0x08006b24

08006894 <_lseek_r>:
 8006894:	b538      	push	{r3, r4, r5, lr}
 8006896:	4605      	mov	r5, r0
 8006898:	4608      	mov	r0, r1
 800689a:	4611      	mov	r1, r2
 800689c:	2200      	movs	r2, #0
 800689e:	4c05      	ldr	r4, [pc, #20]	; (80068b4 <_lseek_r+0x20>)
 80068a0:	6022      	str	r2, [r4, #0]
 80068a2:	461a      	mov	r2, r3
 80068a4:	f7fd fcf7 	bl	8004296 <_lseek>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	d102      	bne.n	80068b2 <_lseek_r+0x1e>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	b103      	cbz	r3, 80068b2 <_lseek_r+0x1e>
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	bd38      	pop	{r3, r4, r5, pc}
 80068b4:	200007d0 	.word	0x200007d0

080068b8 <__swhatbuf_r>:
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	460e      	mov	r6, r1
 80068bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c0:	b096      	sub	sp, #88	; 0x58
 80068c2:	2900      	cmp	r1, #0
 80068c4:	4614      	mov	r4, r2
 80068c6:	461d      	mov	r5, r3
 80068c8:	da07      	bge.n	80068da <__swhatbuf_r+0x22>
 80068ca:	2300      	movs	r3, #0
 80068cc:	602b      	str	r3, [r5, #0]
 80068ce:	89b3      	ldrh	r3, [r6, #12]
 80068d0:	061a      	lsls	r2, r3, #24
 80068d2:	d410      	bmi.n	80068f6 <__swhatbuf_r+0x3e>
 80068d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068d8:	e00e      	b.n	80068f8 <__swhatbuf_r+0x40>
 80068da:	466a      	mov	r2, sp
 80068dc:	f000 f884 	bl	80069e8 <_fstat_r>
 80068e0:	2800      	cmp	r0, #0
 80068e2:	dbf2      	blt.n	80068ca <__swhatbuf_r+0x12>
 80068e4:	9a01      	ldr	r2, [sp, #4]
 80068e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80068ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80068ee:	425a      	negs	r2, r3
 80068f0:	415a      	adcs	r2, r3
 80068f2:	602a      	str	r2, [r5, #0]
 80068f4:	e7ee      	b.n	80068d4 <__swhatbuf_r+0x1c>
 80068f6:	2340      	movs	r3, #64	; 0x40
 80068f8:	2000      	movs	r0, #0
 80068fa:	6023      	str	r3, [r4, #0]
 80068fc:	b016      	add	sp, #88	; 0x58
 80068fe:	bd70      	pop	{r4, r5, r6, pc}

08006900 <__smakebuf_r>:
 8006900:	898b      	ldrh	r3, [r1, #12]
 8006902:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006904:	079d      	lsls	r5, r3, #30
 8006906:	4606      	mov	r6, r0
 8006908:	460c      	mov	r4, r1
 800690a:	d507      	bpl.n	800691c <__smakebuf_r+0x1c>
 800690c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	6123      	str	r3, [r4, #16]
 8006914:	2301      	movs	r3, #1
 8006916:	6163      	str	r3, [r4, #20]
 8006918:	b002      	add	sp, #8
 800691a:	bd70      	pop	{r4, r5, r6, pc}
 800691c:	ab01      	add	r3, sp, #4
 800691e:	466a      	mov	r2, sp
 8006920:	f7ff ffca 	bl	80068b8 <__swhatbuf_r>
 8006924:	9900      	ldr	r1, [sp, #0]
 8006926:	4605      	mov	r5, r0
 8006928:	4630      	mov	r0, r6
 800692a:	f7ff fc35 	bl	8006198 <_malloc_r>
 800692e:	b948      	cbnz	r0, 8006944 <__smakebuf_r+0x44>
 8006930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006934:	059a      	lsls	r2, r3, #22
 8006936:	d4ef      	bmi.n	8006918 <__smakebuf_r+0x18>
 8006938:	f023 0303 	bic.w	r3, r3, #3
 800693c:	f043 0302 	orr.w	r3, r3, #2
 8006940:	81a3      	strh	r3, [r4, #12]
 8006942:	e7e3      	b.n	800690c <__smakebuf_r+0xc>
 8006944:	4b0d      	ldr	r3, [pc, #52]	; (800697c <__smakebuf_r+0x7c>)
 8006946:	62b3      	str	r3, [r6, #40]	; 0x28
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	6020      	str	r0, [r4, #0]
 800694c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006950:	81a3      	strh	r3, [r4, #12]
 8006952:	9b00      	ldr	r3, [sp, #0]
 8006954:	6120      	str	r0, [r4, #16]
 8006956:	6163      	str	r3, [r4, #20]
 8006958:	9b01      	ldr	r3, [sp, #4]
 800695a:	b15b      	cbz	r3, 8006974 <__smakebuf_r+0x74>
 800695c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006960:	4630      	mov	r0, r6
 8006962:	f000 f853 	bl	8006a0c <_isatty_r>
 8006966:	b128      	cbz	r0, 8006974 <__smakebuf_r+0x74>
 8006968:	89a3      	ldrh	r3, [r4, #12]
 800696a:	f023 0303 	bic.w	r3, r3, #3
 800696e:	f043 0301 	orr.w	r3, r3, #1
 8006972:	81a3      	strh	r3, [r4, #12]
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	431d      	orrs	r5, r3
 8006978:	81a5      	strh	r5, [r4, #12]
 800697a:	e7cd      	b.n	8006918 <__smakebuf_r+0x18>
 800697c:	08005981 	.word	0x08005981

08006980 <__ascii_mbtowc>:
 8006980:	b082      	sub	sp, #8
 8006982:	b901      	cbnz	r1, 8006986 <__ascii_mbtowc+0x6>
 8006984:	a901      	add	r1, sp, #4
 8006986:	b142      	cbz	r2, 800699a <__ascii_mbtowc+0x1a>
 8006988:	b14b      	cbz	r3, 800699e <__ascii_mbtowc+0x1e>
 800698a:	7813      	ldrb	r3, [r2, #0]
 800698c:	600b      	str	r3, [r1, #0]
 800698e:	7812      	ldrb	r2, [r2, #0]
 8006990:	1c10      	adds	r0, r2, #0
 8006992:	bf18      	it	ne
 8006994:	2001      	movne	r0, #1
 8006996:	b002      	add	sp, #8
 8006998:	4770      	bx	lr
 800699a:	4610      	mov	r0, r2
 800699c:	e7fb      	b.n	8006996 <__ascii_mbtowc+0x16>
 800699e:	f06f 0001 	mvn.w	r0, #1
 80069a2:	e7f8      	b.n	8006996 <__ascii_mbtowc+0x16>

080069a4 <__malloc_lock>:
 80069a4:	4770      	bx	lr

080069a6 <__malloc_unlock>:
 80069a6:	4770      	bx	lr

080069a8 <_read_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4605      	mov	r5, r0
 80069ac:	4608      	mov	r0, r1
 80069ae:	4611      	mov	r1, r2
 80069b0:	2200      	movs	r2, #0
 80069b2:	4c05      	ldr	r4, [pc, #20]	; (80069c8 <_read_r+0x20>)
 80069b4:	6022      	str	r2, [r4, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	f7fd fc10 	bl	80041dc <_read>
 80069bc:	1c43      	adds	r3, r0, #1
 80069be:	d102      	bne.n	80069c6 <_read_r+0x1e>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	b103      	cbz	r3, 80069c6 <_read_r+0x1e>
 80069c4:	602b      	str	r3, [r5, #0]
 80069c6:	bd38      	pop	{r3, r4, r5, pc}
 80069c8:	200007d0 	.word	0x200007d0

080069cc <__ascii_wctomb>:
 80069cc:	b149      	cbz	r1, 80069e2 <__ascii_wctomb+0x16>
 80069ce:	2aff      	cmp	r2, #255	; 0xff
 80069d0:	bf8b      	itete	hi
 80069d2:	238a      	movhi	r3, #138	; 0x8a
 80069d4:	700a      	strbls	r2, [r1, #0]
 80069d6:	6003      	strhi	r3, [r0, #0]
 80069d8:	2001      	movls	r0, #1
 80069da:	bf88      	it	hi
 80069dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80069e0:	4770      	bx	lr
 80069e2:	4608      	mov	r0, r1
 80069e4:	4770      	bx	lr
	...

080069e8 <_fstat_r>:
 80069e8:	b538      	push	{r3, r4, r5, lr}
 80069ea:	2300      	movs	r3, #0
 80069ec:	4c06      	ldr	r4, [pc, #24]	; (8006a08 <_fstat_r+0x20>)
 80069ee:	4605      	mov	r5, r0
 80069f0:	4608      	mov	r0, r1
 80069f2:	4611      	mov	r1, r2
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	f7fd fc35 	bl	8004264 <_fstat>
 80069fa:	1c43      	adds	r3, r0, #1
 80069fc:	d102      	bne.n	8006a04 <_fstat_r+0x1c>
 80069fe:	6823      	ldr	r3, [r4, #0]
 8006a00:	b103      	cbz	r3, 8006a04 <_fstat_r+0x1c>
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	bd38      	pop	{r3, r4, r5, pc}
 8006a06:	bf00      	nop
 8006a08:	200007d0 	.word	0x200007d0

08006a0c <_isatty_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	2300      	movs	r3, #0
 8006a10:	4c05      	ldr	r4, [pc, #20]	; (8006a28 <_isatty_r+0x1c>)
 8006a12:	4605      	mov	r5, r0
 8006a14:	4608      	mov	r0, r1
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	f7fd fc33 	bl	8004282 <_isatty>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d102      	bne.n	8006a26 <_isatty_r+0x1a>
 8006a20:	6823      	ldr	r3, [r4, #0]
 8006a22:	b103      	cbz	r3, 8006a26 <_isatty_r+0x1a>
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	bd38      	pop	{r3, r4, r5, pc}
 8006a28:	200007d0 	.word	0x200007d0

08006a2c <_init>:
 8006a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a2e:	bf00      	nop
 8006a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a32:	bc08      	pop	{r3}
 8006a34:	469e      	mov	lr, r3
 8006a36:	4770      	bx	lr

08006a38 <_fini>:
 8006a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3a:	bf00      	nop
 8006a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a3e:	bc08      	pop	{r3}
 8006a40:	469e      	mov	lr, r3
 8006a42:	4770      	bx	lr
