{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625763551451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625763551452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 13:59:11 2021 " "Processing started: Thu Jul 08 13:59:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625763551452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625763551452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto3 -c projeto3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto3 -c projeto3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625763551452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625763552240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625763552240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-options " "Found design unit 1: PC-options" {  } { { "PC.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566744 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-options " "Found design unit 1: ALU-options" {  } { { "ALU.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alupc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUPC-options " "Found design unit 1: ALUPC-options" {  } { { "ALUPC.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/ALUPC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566779 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUPC " "Found entity 1: ALUPC" {  } { { "ALUPC.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/ALUPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-options " "Found design unit 1: Control-options" {  } { { "Control.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXWB-options " "Found design unit 1: EXWB-options" {  } { { "EXWB.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/EXWB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566813 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXWB " "Found entity 1: EXWB" {  } { { "EXWB.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/EXWB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fowarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fowarding-options " "Found design unit 1: Fowarding-options" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fowarding " "Found entity 1: Fowarding" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX-options " "Found design unit 1: IDEX-options" {  } { { "IDEX.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/IDEX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566845 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/IDEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-options " "Found design unit 1: IFID-options" {  } { { "IFID.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/IFID.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566863 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/IFID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory64x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory64x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory64x4-MEMORY " "Found design unit 1: Memory64x4-MEMORY" {  } { { "Memory64x4.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Memory64x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory64x4 " "Found entity 1: Memory64x4" {  } { { "Memory64x4.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Memory64x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-options " "Found design unit 1: Registers-options" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-options " "Found design unit 1: SignExtend-options" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566915 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-options " "Found design unit 1: CPU-options" {  } { { "CPU.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566924 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXR-options " "Found design unit 1: MUXR-options" {  } { { "MUXR.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/MUXR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566940 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXR " "Found entity 1: MUXR" {  } { { "MUXR.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/MUXR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXD-options " "Found design unit 1: MUXD-options" {  } { { "MUXD.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/MUXD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566956 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXD " "Found entity 1: MUXD" {  } { { "MUXD.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/MUXD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625763566956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625763566956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625763567048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:REGPC " "Elaborating entity \"PC\" for hierarchy \"PC:REGPC\"" {  } { { "CPU.vhd" "REGPC" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUPC ALUPC:ATTPC " "Elaborating entity \"ALUPC\" for hierarchy \"ALUPC:ATTPC\"" {  } { { "CPU.vhd" "ATTPC" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory64x4 Memory64x4:MEMORY " "Elaborating entity \"Memory64x4\" for hierarchy \"Memory64x4:MEMORY\"" {  } { { "CPU.vhd" "MEMORY" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:PIPEIFID " "Elaborating entity \"IFID\" for hierarchy \"IFID:PIPEIFID\"" {  } { { "CPU.vhd" "PIPEIFID" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CPUCONTROL " "Elaborating entity \"Control\" for hierarchy \"Control:CPUCONTROL\"" {  } { { "CPU.vhd" "CPUCONTROL" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:BANKREG " "Elaborating entity \"Registers\" for hierarchy \"Registers:BANKREG\"" {  } { { "CPU.vhd" "BANKREG" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567181 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA1 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"RA1\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB1 Registers.vhd(15) " "VHDL Process Statement warning at Registers.vhd(15): inferring latch(es) for signal or variable \"RB1\", which holds its previous value in one or more paths through the process" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[0\] Registers.vhd(15) " "Inferred latch for \"RB1\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[1\] Registers.vhd(15) " "Inferred latch for \"RB1\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[2\] Registers.vhd(15) " "Inferred latch for \"RB1\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[3\] Registers.vhd(15) " "Inferred latch for \"RB1\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[4\] Registers.vhd(15) " "Inferred latch for \"RB1\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[5\] Registers.vhd(15) " "Inferred latch for \"RB1\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[6\] Registers.vhd(15) " "Inferred latch for \"RB1\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567195 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB1\[7\] Registers.vhd(15) " "Inferred latch for \"RB1\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[0\] Registers.vhd(15) " "Inferred latch for \"RA1\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[1\] Registers.vhd(15) " "Inferred latch for \"RA1\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[2\] Registers.vhd(15) " "Inferred latch for \"RA1\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[3\] Registers.vhd(15) " "Inferred latch for \"RA1\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[4\] Registers.vhd(15) " "Inferred latch for \"RA1\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[5\] Registers.vhd(15) " "Inferred latch for \"RA1\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[6\] Registers.vhd(15) " "Inferred latch for \"RA1\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA1\[7\] Registers.vhd(15) " "Inferred latch for \"RA1\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[0\] Registers.vhd(15) " "Inferred latch for \"R7\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[1\] Registers.vhd(15) " "Inferred latch for \"R7\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[2\] Registers.vhd(15) " "Inferred latch for \"R7\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[3\] Registers.vhd(15) " "Inferred latch for \"R7\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[4\] Registers.vhd(15) " "Inferred latch for \"R7\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[5\] Registers.vhd(15) " "Inferred latch for \"R7\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[6\] Registers.vhd(15) " "Inferred latch for \"R7\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[7\] Registers.vhd(15) " "Inferred latch for \"R7\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[0\] Registers.vhd(15) " "Inferred latch for \"R6\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[1\] Registers.vhd(15) " "Inferred latch for \"R6\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567196 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[2\] Registers.vhd(15) " "Inferred latch for \"R6\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[3\] Registers.vhd(15) " "Inferred latch for \"R6\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[4\] Registers.vhd(15) " "Inferred latch for \"R6\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[5\] Registers.vhd(15) " "Inferred latch for \"R6\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[6\] Registers.vhd(15) " "Inferred latch for \"R6\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[7\] Registers.vhd(15) " "Inferred latch for \"R6\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[0\] Registers.vhd(15) " "Inferred latch for \"R5\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[1\] Registers.vhd(15) " "Inferred latch for \"R5\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[2\] Registers.vhd(15) " "Inferred latch for \"R5\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[3\] Registers.vhd(15) " "Inferred latch for \"R5\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[4\] Registers.vhd(15) " "Inferred latch for \"R5\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[5\] Registers.vhd(15) " "Inferred latch for \"R5\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[6\] Registers.vhd(15) " "Inferred latch for \"R5\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[7\] Registers.vhd(15) " "Inferred latch for \"R5\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[0\] Registers.vhd(15) " "Inferred latch for \"R4\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[1\] Registers.vhd(15) " "Inferred latch for \"R4\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[2\] Registers.vhd(15) " "Inferred latch for \"R4\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[3\] Registers.vhd(15) " "Inferred latch for \"R4\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[4\] Registers.vhd(15) " "Inferred latch for \"R4\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[5\] Registers.vhd(15) " "Inferred latch for \"R4\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[6\] Registers.vhd(15) " "Inferred latch for \"R4\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[7\] Registers.vhd(15) " "Inferred latch for \"R4\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567197 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] Registers.vhd(15) " "Inferred latch for \"R3\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] Registers.vhd(15) " "Inferred latch for \"R3\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] Registers.vhd(15) " "Inferred latch for \"R3\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] Registers.vhd(15) " "Inferred latch for \"R3\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] Registers.vhd(15) " "Inferred latch for \"R3\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] Registers.vhd(15) " "Inferred latch for \"R3\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] Registers.vhd(15) " "Inferred latch for \"R3\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] Registers.vhd(15) " "Inferred latch for \"R3\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] Registers.vhd(15) " "Inferred latch for \"R2\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] Registers.vhd(15) " "Inferred latch for \"R2\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] Registers.vhd(15) " "Inferred latch for \"R2\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] Registers.vhd(15) " "Inferred latch for \"R2\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] Registers.vhd(15) " "Inferred latch for \"R2\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] Registers.vhd(15) " "Inferred latch for \"R2\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567198 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] Registers.vhd(15) " "Inferred latch for \"R2\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] Registers.vhd(15) " "Inferred latch for \"R2\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] Registers.vhd(15) " "Inferred latch for \"R1\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] Registers.vhd(15) " "Inferred latch for \"R1\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] Registers.vhd(15) " "Inferred latch for \"R1\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] Registers.vhd(15) " "Inferred latch for \"R1\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] Registers.vhd(15) " "Inferred latch for \"R1\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] Registers.vhd(15) " "Inferred latch for \"R1\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] Registers.vhd(15) " "Inferred latch for \"R1\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] Registers.vhd(15) " "Inferred latch for \"R1\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] Registers.vhd(15) " "Inferred latch for \"R0\[0\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] Registers.vhd(15) " "Inferred latch for \"R0\[1\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] Registers.vhd(15) " "Inferred latch for \"R0\[2\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] Registers.vhd(15) " "Inferred latch for \"R0\[3\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] Registers.vhd(15) " "Inferred latch for \"R0\[4\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] Registers.vhd(15) " "Inferred latch for \"R0\[5\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] Registers.vhd(15) " "Inferred latch for \"R0\[6\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] Registers.vhd(15) " "Inferred latch for \"R0\[7\]\" at Registers.vhd(15)" {  } { { "Registers.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Registers.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567199 "|CPU|Registers:BANKREG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:EXTEND\"" {  } { { "CPU.vhd" "EXTEND" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:PIPEIDEX " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:PIPEIDEX\"" {  } { { "CPU.vhd" "PIPEIDEX" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fowarding Fowarding:FOWARDALUSRCB " "Elaborating entity \"Fowarding\" for hierarchy \"Fowarding:FOWARDALUSRCB\"" {  } { { "CPU.vhd" "FOWARDALUSRCB" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567281 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FWDA Fowarding.vhd(12) " "VHDL Process Statement warning at Fowarding.vhd(12): inferring latch(es) for signal or variable \"FWDA\", which holds its previous value in one or more paths through the process" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567297 "|CPU|Fowarding:FOWARDALUSRCB"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FWDB Fowarding.vhd(12) " "VHDL Process Statement warning at Fowarding.vhd(12): inferring latch(es) for signal or variable \"FWDB\", which holds its previous value in one or more paths through the process" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1625763567297 "|CPU|Fowarding:FOWARDALUSRCB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FWDB Fowarding.vhd(12) " "Inferred latch for \"FWDB\" at Fowarding.vhd(12)" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567298 "|CPU|Fowarding:FOWARDALUSRCB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FWDA Fowarding.vhd(12) " "Inferred latch for \"FWDA\" at Fowarding.vhd(12)" {  } { { "Fowarding.vhd" "" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/Fowarding.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625763567298 "|CPU|Fowarding:FOWARDALUSRCB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXR MUXR:DESTINATION " "Elaborating entity \"MUXR\" for hierarchy \"MUXR:DESTINATION\"" {  } { { "CPU.vhd" "DESTINATION" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXD MUXD:FWA " "Elaborating entity \"MUXD\" for hierarchy \"MUXD:FWA\"" {  } { { "CPU.vhd" "FWA" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ULA " "Elaborating entity \"ALU\" for hierarchy \"ALU:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXWB EXWB:PIPEEXWB " "Elaborating entity \"EXWB\" for hierarchy \"EXWB:PIPEEXWB\"" {  } { { "CPU.vhd" "PIPEEXWB" { Text "C:/Users/Helayne.DESKTOP-UMFI8VM/Documents/GitHub/CPU-Pipeline/quartus files/CPU.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625763567367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625763567624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 13:59:27 2021 " "Processing ended: Thu Jul 08 13:59:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625763567624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625763567624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625763567624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625763567624 ""}
