Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,147
design__instance__area,2295.22
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00016935354506131262
power__switching__total,0.00004376649303594604
power__leakage__total,0.0000016759547634137562
power__total,0.0002147960040019825
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25385155807038345
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.251828731662307
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.16027593594856737
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.976813102497236
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.160276
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.833467
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25919586655074456
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25413530332792694
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7316171764385354
timing__setup__ws__corner:nom_slow_1p08V_125C,13.906717948609773
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.731617
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.549459
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2559271755847739
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2527172431740433
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3768686858145357
timing__setup__ws__corner:nom_typ_1p20V_25C,14.592181209719026
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.376869
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.361534
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25385155807038345
clock__skew__worst_setup,0.251828731662307
timing__hold__ws,0.16027593594856737
timing__setup__ws,13.906717948609773
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.160276
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.549459
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,147
design__instance__area__stdcell,2295.22
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0793054
design__instance__utilization__stdcell,0.0793054
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:sequential_cell,18
design__instance__area__class:sequential_cell,849.139
design__instance__count__class:multi_input_combinational_cell,71
design__instance__area__class:multi_input_combinational_cell,636.854
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,49
design__instance__area__class:timing_repair_buffer,740.275
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3030.41
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,182
route__net__special,2
route__drc_errors__iter:0,30
route__wirelength__iter:0,3176
route__drc_errors__iter:1,10
route__wirelength__iter:1,3185
route__drc_errors__iter:2,17
route__wirelength__iter:2,3196
route__drc_errors__iter:3,13
route__wirelength__iter:3,3186
route__drc_errors__iter:4,0
route__wirelength__iter:4,3166
route__drc_errors,0
route__wirelength,3166
route__vias,822
route__vias__singlecut,822
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,173.125
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,34
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,34
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,34
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000181073
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000180704
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000232293
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000180704
design_powergrid__voltage__worst,0.0000180704
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000181073
design_powergrid__drop__worst__net:VPWR,0.0000181073
design_powergrid__voltage__worst__net:VGND,0.0000180704
design_powergrid__drop__worst__net:VGND,0.0000180704
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000025699999999999999578180302772789644905060413293540477752685546875
ir__drop__worst,0.0000180999999999999994985781792689039093602332286536693572998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
