 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:43:35 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__5_/Q (DFFX1_HVT)         0.20       0.20 r
  U14869/Y (NAND2X0_HVT)                   0.08       0.28 f
  U14870/Y (NAND2X0_HVT)                   0.06       0.34 r
  U14871/Y (NAND2X0_HVT)                   0.05       0.40 f
  U10319/Y (AND3X1_HVT)                    0.09       0.49 f
  U14877/Y (INVX0_HVT)                     0.03       0.52 r
  U14878/Y (AO21X1_HVT)                    0.07       0.59 r
  U14881/Y (AND2X1_HVT)                    0.07       0.66 r
  U10211/Y (NAND2X1_HVT)                   0.16       0.82 f
  U14906/Y (MUX21X1_HVT)                   0.17       0.99 f
  U14907/Y (NAND2X0_HVT)                   0.07       1.06 r
  U14908/CO (FADDX1_HVT)                   0.13       1.19 r
  U14910/Y (AOI22X1_HVT)                   0.13       1.32 f
  U10404/Y (OA21X1_HVT)                    0.15       1.47 f
  U14933/Y (MUX21X1_HVT)                   0.17       1.64 f
  U14935/Y (OA22X1_HVT)                    0.11       1.75 f
  U14944/Y (NAND2X0_HVT)                   0.06       1.81 r
  U10422/Y (OA21X1_HVT)                    0.11       1.92 r
  U10420/Y (NAND2X0_HVT)                   0.05       1.97 f
  U10209/Y (AO21X1_HVT)                    0.11       2.09 f
  U10233/Y (MUX21X1_HVT)                   0.16       2.25 f
  U15138/Y (NAND2X0_HVT)                   0.08       2.33 r
  U15139/CO (FADDX1_HVT)                   0.13       2.45 r
  U10436/Y (AO21X1_HVT)                    0.13       2.59 r
  U10435/Y (AO22X1_HVT)                    0.10       2.68 r
  U10417/Y (OR2X1_HVT)                     0.07       2.76 r
  U10415/Y (AND3X1_HVT)                    0.09       2.84 r
  U10215/Y (AO21X1_HVT)                    0.12       2.96 r
  U10289/Y (AND2X1_HVT)                    0.08       3.04 r
  U10285/Y (AND2X1_HVT)                    0.07       3.12 r
  res4_comp_reg_0_/D (DFFX1_HVT)           0.00       3.12 r
  data arrival time                                   3.12

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_0_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.08       3.12
  data required time                                  3.12
  -----------------------------------------------------------
  data required time                                  3.12
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__5_/Q (DFFX1_HVT)         0.20       0.20 r
  U14869/Y (NAND2X0_HVT)                   0.08       0.28 f
  U14870/Y (NAND2X0_HVT)                   0.06       0.34 r
  U14871/Y (NAND2X0_HVT)                   0.05       0.40 f
  U10319/Y (AND3X1_HVT)                    0.09       0.49 f
  U14877/Y (INVX0_HVT)                     0.03       0.52 r
  U14878/Y (AO21X1_HVT)                    0.07       0.59 r
  U14881/Y (AND2X1_HVT)                    0.07       0.66 r
  U10211/Y (NAND2X1_HVT)                   0.16       0.82 f
  U14906/Y (MUX21X1_HVT)                   0.17       0.99 f
  U14907/Y (NAND2X0_HVT)                   0.07       1.06 r
  U14908/CO (FADDX1_HVT)                   0.13       1.19 r
  U14910/Y (AOI22X1_HVT)                   0.13       1.32 f
  U10404/Y (OA21X1_HVT)                    0.15       1.47 f
  U14933/Y (MUX21X1_HVT)                   0.17       1.64 f
  U14935/Y (OA22X1_HVT)                    0.11       1.75 f
  U14944/Y (NAND2X0_HVT)                   0.06       1.81 r
  U10422/Y (OA21X1_HVT)                    0.11       1.92 r
  U10420/Y (NAND2X0_HVT)                   0.05       1.97 f
  U10209/Y (AO21X1_HVT)                    0.11       2.09 f
  U10233/Y (MUX21X1_HVT)                   0.16       2.25 f
  U15138/Y (NAND2X0_HVT)                   0.08       2.33 r
  U15139/CO (FADDX1_HVT)                   0.13       2.45 r
  U10436/Y (AO21X1_HVT)                    0.13       2.59 r
  U10435/Y (AO22X1_HVT)                    0.10       2.68 r
  U10417/Y (OR2X1_HVT)                     0.07       2.76 r
  U10415/Y (AND3X1_HVT)                    0.09       2.84 r
  U10215/Y (AO21X1_HVT)                    0.12       2.96 r
  U10289/Y (AND2X1_HVT)                    0.08       3.04 r
  U10287/Y (AND2X1_HVT)                    0.07       3.12 r
  res4_comp_reg_2_/D (DFFX1_HVT)           0.00       3.12 r
  data arrival time                                   3.12

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_2_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.08       3.12
  data required time                                  3.12
  -----------------------------------------------------------
  data required time                                  3.12
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__5_/Q (DFFX1_HVT)         0.20       0.20 r
  U14869/Y (NAND2X0_HVT)                   0.08       0.28 f
  U14870/Y (NAND2X0_HVT)                   0.06       0.34 r
  U14871/Y (NAND2X0_HVT)                   0.05       0.40 f
  U10319/Y (AND3X1_HVT)                    0.09       0.49 f
  U14877/Y (INVX0_HVT)                     0.03       0.52 r
  U14878/Y (AO21X1_HVT)                    0.07       0.59 r
  U14881/Y (AND2X1_HVT)                    0.07       0.66 r
  U10211/Y (NAND2X1_HVT)                   0.16       0.82 f
  U14906/Y (MUX21X1_HVT)                   0.17       0.99 f
  U14907/Y (NAND2X0_HVT)                   0.07       1.06 r
  U14908/CO (FADDX1_HVT)                   0.13       1.19 r
  U14910/Y (AOI22X1_HVT)                   0.13       1.32 f
  U10404/Y (OA21X1_HVT)                    0.15       1.47 f
  U14933/Y (MUX21X1_HVT)                   0.17       1.64 f
  U14935/Y (OA22X1_HVT)                    0.11       1.75 f
  U14944/Y (NAND2X0_HVT)                   0.06       1.81 r
  U10422/Y (OA21X1_HVT)                    0.11       1.92 r
  U10420/Y (NAND2X0_HVT)                   0.05       1.97 f
  U10209/Y (AO21X1_HVT)                    0.11       2.09 f
  U10233/Y (MUX21X1_HVT)                   0.16       2.25 f
  U15138/Y (NAND2X0_HVT)                   0.08       2.33 r
  U15139/CO (FADDX1_HVT)                   0.13       2.45 r
  U10436/Y (AO21X1_HVT)                    0.13       2.59 r
  U10295/Y (AO22X1_HVT)                    0.12       2.70 r
  U10412/Y (OA21X1_HVT)                    0.11       2.81 r
  U10410/Y (NAND3X0_HVT)                   0.08       2.89 f
  U10215/Y (AO21X1_HVT)                    0.09       2.98 f
  U15184/Y (INVX0_HVT)                     0.03       3.01 r
  U15185/Y (OA21X1_HVT)                    0.09       3.10 r
  res4_comp_reg_3_/D (DFFX1_HVT)           0.00       3.10 r
  data arrival time                                   3.10

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_3_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.09       3.11
  data required time                                  3.11
  -----------------------------------------------------------
  data required time                                  3.11
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__5_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__5_/Q (DFFX1_HVT)         0.20       0.20 r
  U14869/Y (NAND2X0_HVT)                   0.08       0.28 f
  U14870/Y (NAND2X0_HVT)                   0.06       0.34 r
  U14871/Y (NAND2X0_HVT)                   0.05       0.40 f
  U10319/Y (AND3X1_HVT)                    0.09       0.49 f
  U14877/Y (INVX0_HVT)                     0.03       0.52 r
  U14878/Y (AO21X1_HVT)                    0.07       0.59 r
  U14881/Y (AND2X1_HVT)                    0.07       0.66 r
  U10211/Y (NAND2X1_HVT)                   0.16       0.82 f
  U14906/Y (MUX21X1_HVT)                   0.17       0.99 f
  U14907/Y (NAND2X0_HVT)                   0.07       1.06 r
  U14908/CO (FADDX1_HVT)                   0.13       1.19 r
  U14910/Y (AOI22X1_HVT)                   0.13       1.32 f
  U10404/Y (OA21X1_HVT)                    0.15       1.47 f
  U14933/Y (MUX21X1_HVT)                   0.17       1.64 f
  U14935/Y (OA22X1_HVT)                    0.11       1.75 f
  U14944/Y (NAND2X0_HVT)                   0.06       1.81 r
  U10422/Y (OA21X1_HVT)                    0.11       1.92 r
  U10420/Y (NAND2X0_HVT)                   0.05       1.97 f
  U10209/Y (AO21X1_HVT)                    0.11       2.09 f
  U10233/Y (MUX21X1_HVT)                   0.16       2.25 f
  U15138/Y (NAND2X0_HVT)                   0.08       2.33 r
  U15139/CO (FADDX1_HVT)                   0.13       2.45 r
  U10436/Y (AO21X1_HVT)                    0.13       2.59 r
  U10295/Y (AO22X1_HVT)                    0.12       2.70 r
  U10353/Y (INVX0_HVT)                     0.07       2.78 f
  U15164/Y (NAND2X0_HVT)                   0.08       2.86 r
  U15187/Y (OA22X1_HVT)                    0.10       2.96 r
  U10214/Y (NAND3X0_HVT)                   0.08       3.04 f
  U15190/Y (AND2X1_HVT)                    0.09       3.13 f
  res4_comp_reg_1_/D (DFFX1_HVT)           0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    3.20       3.20
  clock network delay (ideal)              0.00       3.20
  res4_comp_reg_1_/CLK (DFFX1_HVT)         0.00       3.20 r
  library setup time                      -0.07       3.13
  data required time                                  3.13
  -----------------------------------------------------------
  data required time                                  3.13
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
