#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  7 10:11:14 2022
# Process ID: 2403
# Current directory: /home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.runs/synth_1
# Command line: vivado -log MP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.runs/synth_1/MP.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MP.tcl -notrace
Command: synth_design -top MP -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2802 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1452.539 ; gain = 91.000 ; free physical = 10052 ; free virtual = 380710
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MP' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:25]
INFO: [Synth 8-3491] module 'AC' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ac_behave.vhd:11' bound to instance 'Accumulator' of component 'AC' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:179]
INFO: [Synth 8-638] synthesizing module 'AC' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ac_behave.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'AC' (1#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ac_behave.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:11' bound to instance 'AddSub' of component 'ALU' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:19]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:24]
WARNING: [Synth 8-614] signal 'sub' is read in the process but is not in the sensitivity list [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:19]
INFO: [Synth 8-3491] module 'B_Reg' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/b_reg_behave.vhd:10' bound to instance 'BReg' of component 'B_Reg' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:197]
INFO: [Synth 8-638] synthesizing module 'B_Reg' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/b_reg_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'B_Reg' (3#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/b_reg_behave.vhd:18]
INFO: [Synth 8-3491] module 'CU' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/control_unit_fsm.vhd:14' bound to instance 'CPU' of component 'CU' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:205]
INFO: [Synth 8-638] synthesizing module 'CU' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/control_unit_fsm.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CU' (4#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/control_unit_fsm.vhd:29]
INFO: [Synth 8-3491] module 'IR' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ir_behave.vhd:20' bound to instance 'IRReg' of component 'IR' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:215]
INFO: [Synth 8-638] synthesizing module 'IR' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ir_behave.vhd:30]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ir_behave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ir_behave.vhd:30]
INFO: [Synth 8-3491] module 'IRDec' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/irdec_behave.vhd:8' bound to instance 'IRDecoder' of component 'IRDec' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:225]
INFO: [Synth 8-638] synthesizing module 'IRDec' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/irdec_behave.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IRDec' (6#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/irdec_behave.vhd:18]
INFO: [Synth 8-3491] module 'MAR' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/mar_behave.vhd:11' bound to instance 'MemoryAddressReg' of component 'MAR' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MAR' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/mar_behave.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MAR' (7#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/mar_behave.vhd:19]
INFO: [Synth 8-3491] module 'PC' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/pc_behave.vhd:14' bound to instance 'ProgramCounter' of component 'PC' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:242]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/pc_behave.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/pc_behave.vhd:22]
INFO: [Synth 8-3491] module 'ROM_16_8' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/rom_16_8_behave.vhd:10' bound to instance 'ROM' of component 'ROM_16_8' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:250]
INFO: [Synth 8-638] synthesizing module 'ROM_16_8' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/rom_16_8_behave.vhd:16]
WARNING: [Synth 8-614] signal 'rom' is read in the process but is not in the sensitivity list [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/rom_16_8_behave.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ROM_16_8' (9#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/rom_16_8_behave.vhd:16]
INFO: [Synth 8-3491] module 'O' declared at '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/o_behave.vhd:9' bound to instance 'OReg' of component 'O' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:256]
INFO: [Synth 8-638] synthesizing module 'O' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'O' (10#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/o_behave.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MP' (11#1) [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/MP_struct.vhd:25]
WARNING: [Synth 8-3331] design AC has unconnected port ea
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.172 ; gain = 134.633 ; free physical = 10072 ; free virtual = 380733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.172 ; gain = 134.633 ; free physical = 10070 ; free virtual = 380735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.172 ; gain = 142.633 ; free physical = 10068 ; free virtual = 380733
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'q_data_reg[7:0]' into 'q_alu_reg[7:0]' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ac_behave.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element q_data_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/ac_behave.vhd:27]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/alu_behave.vhd:29]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "CON" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                     000000000001 |                             0000
                      s1 |                     000000000010 |                             0001
                      s2 |                     000000000100 |                             0010
                      s4 |                     000000001000 |                             0100
                      s8 |                     000000010000 |                             0111
                      s3 |                     000000100000 |                             0011
                      s5 |                     000001000000 |                             0101
                     s12 |                     000010000000 |                             1011
                      s6 |                     000100000000 |                             0110
                     s11 |                     001000000000 |                             1010
                     s10 |                     010000000000 |                             1001
                      s9 |                     100000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.srcs/sources_1/imports/src/irdec_behave.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.188 ; gain = 158.648 ; free physical = 10074 ; free virtual = 380740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AC 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module B_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 14    
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module IRDec 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MAR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ROM_16_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module O 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (IRDecoder/instruction_reg[4]) is unused and will be removed from module MP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:03:14 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9243 ; free virtual = 380307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9235 ; free virtual = 380307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9234 ; free virtual = 380306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |    23|
|5     |LUT3   |     8|
|6     |LUT4   |    25|
|7     |LUT5   |     8|
|8     |LUT6   |    18|
|9     |FDCE   |    36|
|10    |FDC_1  |    11|
|11    |FDP_1  |     1|
|12    |LD     |     5|
|13    |IBUF   |     2|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------+------+
|      |Instance           |Module   |Cells |
+------+-------------------+---------+------+
|1     |top                |         |   151|
|2     |  Accumulator      |AC       |    14|
|3     |  BReg             |B_Reg    |    15|
|4     |  CPU              |CU       |    53|
|5     |  IRDecoder        |IRDec    |    25|
|6     |  IRReg            |IR       |     5|
|7     |  MemoryAddressReg |MAR      |     5|
|8     |  OReg             |O        |     8|
|9     |  ProgramCounter   |PC       |     8|
|10    |  ROM              |ROM_16_8 |     6|
+------+-------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9226 ; free virtual = 380305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9224 ; free virtual = 380308
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1776.457 ; gain = 414.918 ; free physical = 9224 ; free virtual = 380308
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 11 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:03:21 . Memory (MB): peak = 1917.234 ; gain = 597.109 ; free physical = 9049 ; free virtual = 380245
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/sap/project_1/project_1.runs/synth_1/MP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MP_utilization_synth.rpt -pb MP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1941.254 ; gain = 0.000 ; free physical = 9048 ; free virtual = 380256
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 10:14:46 2022...
