.ALIASES
X_U1            U1(UP=HIGH DOWN=CLK CLR=0 LOADbar=N15349 A=HIGH B=HIGH C=HIGH D=0 QA=M_UN0001 QB=M_UN0002 QC=N15357 QD=M_UN0003
+BObar=N15349 CObar=M_UN0004 VCC=$G_DPWR GND=$G_DGND ) CN @1_4.SCHEMATIC1(sch_1):INS15285@7400.74193.Normal(chips)
V_V1            V1(+=HIGH -=0 ) CN @1_4.SCHEMATIC1(sch_1):INS15711@SOURCE.VDC.Normal(chips)
U_DSTM2          DSTM2(VCC=$G_DPWR GND=$G_DGND 1=CLK ) CN @1_4.SCHEMATIC1(sch_1):INS15915@SOURCE.DigClock.Normal(chips)
_    _(low=0)
_    _(clk=CLK)
_    _(high=HIGH)
.ENDALIASES
