\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Simulation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Related Work}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Sampling Based Approach}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.2}{Host Compiled Simulation}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Focus}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.4}{Thesis Outline}{chapter.1}% 8
\BOOKMARK [0][-]{chapter.2}{Background}{}% 9
\BOOKMARK [1][-]{section.2.1}{Basics of Computer Architecture}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.1.1}{Pipeline Execution}{section.2.1}% 11
\BOOKMARK [2][-]{subsection.2.1.2}{Cache Hierarchy}{section.2.1}% 12
\BOOKMARK [2][-]{subsection.2.1.3}{Branch Prediction}{section.2.1}% 13
\BOOKMARK [1][-]{section.2.2}{ARM Cortex A5 Processor}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.2.1}{Processor Pipeline}{section.2.2}% 15
\BOOKMARK [2][-]{subsection.2.2.2}{Cache Hierarchy}{section.2.2}% 16
\BOOKMARK [2][-]{subsection.2.2.3}{Branch Prediction Unit}{section.2.2}% 17
\BOOKMARK [1][-]{section.2.3}{Bare Metal Applications on ARM}{chapter.2}% 18
\BOOKMARK [1][-]{section.2.4}{Cross-Compiling using GCC}{chapter.2}% 19
\BOOKMARK [1][-]{section.2.5}{Compiler Optimizations}{chapter.2}% 20
\BOOKMARK [2][-]{subsection.2.5.1}{Partial or Full Loop Unrolling}{section.2.5}% 21
\BOOKMARK [2][-]{subsection.2.5.2}{Conditional Execution}{section.2.5}% 22
\BOOKMARK [2][-]{subsection.2.5.3}{Code Rearrangement}{section.2.5}% 23
\BOOKMARK [1][-]{section.2.6}{Extracting Debug Information from GDB}{chapter.2}% 24
\BOOKMARK [0][-]{chapter.3}{Host Compiled Simulation}{}% 25
\BOOKMARK [1][-]{section.3.1}{The Technique}{chapter.3}% 26
\BOOKMARK [2][-]{subsection.3.1.1}{Simple Example}{section.3.1}% 27
\BOOKMARK [1][-]{section.3.2}{The Flow}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.3}{Source Code to Intermediate Source Code}{chapter.3}% 29
\BOOKMARK [1][-]{section.3.4}{Mapping Algorithm}{chapter.3}% 30
\BOOKMARK [1][-]{section.3.5}{Annotation for Execution Cycles and Branch Prediction}{chapter.3}% 31
\BOOKMARK [2][-]{subsection.3.5.1}{Branch Prediction}{section.3.5}% 32
\BOOKMARK [1][-]{section.3.6}{Annotation for Memory Access}{chapter.3}% 33
\BOOKMARK [2][-]{subsection.3.6.1}{Cache Simulator}{section.3.6}% 34
\BOOKMARK [1][-]{section.3.7}{Instruction Cache Simulation}{chapter.3}% 35
\BOOKMARK [1][-]{section.3.8}{Data Cache Simulation}{chapter.3}% 36
\BOOKMARK [2][-]{subsection.3.8.1}{Memory Access Reconstruction}{section.3.8}% 37
\BOOKMARK [1][-]{section.3.9}{Extracting Debug Information from GDB}{chapter.3}% 38
\BOOKMARK [1][-]{section.3.10}{Data Cache Simulation}{chapter.3}% 39
\BOOKMARK [2][-]{subsection.3.10.1}{Memory Access Reconstruction}{section.3.10}% 40
\BOOKMARK [2][-]{subsection.3.10.2}{Annotation for Data Cache Simulation}{section.3.10}% 41
\BOOKMARK [2][-]{subsection.3.10.3}{Implementation of Cache Simulator}{section.3.10}% 42
\BOOKMARK [1][-]{section.3.11}{Instruction Cache Simulation}{chapter.3}% 43
\BOOKMARK [1][-]{section.3.12}{Annotation for Execution Time in Pipeline}{chapter.3}% 44
\BOOKMARK [1][-]{section.3.13}{Annotation for Branch Prediction}{chapter.3}% 45
\BOOKMARK [0][-]{chapter.4}{Implementation}{}% 46
\BOOKMARK [0][-]{chapter.5}{Results}{}% 47
\BOOKMARK [0][-]{chapter.6}{Conclusion}{}% 48
\BOOKMARK [0][-]{appendix*.14}{List of Figures}{}% 49
\BOOKMARK [0][-]{appendix*.15}{List of Tables}{}% 50
