###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-18)
#  Generated on:      Fri Apr  2 12:19:58 2021
#  Design:            aes128key
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin w_reg[3][20]/CK 
Endpoint:   w_reg[3][20]/D (^) checked with  leading edge of 'CLK'
Beginpoint: w_reg[3][20]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.020
  Arrival Time                  0.411
  Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   |  Slew |   Net    |    Arc     |  Load   | Delay | Arrival | 
     |              |             |         |       |          | Annotation |         |       |  Time   | 
     |--------------+-------------+---------+-------+----------+------------+---------+-------+---------| 
     | w_reg[3][20] | CK ^        |         | 0.000 | clock    |            | 414.875 |       |   0.000 | 
     | w_reg[3][20] | CK ^ -> Q ^ | DFF_X1  | 0.035 | w[3][20] |            |   2.674 | 0.307 |   0.307 | 
     | U1845        |             | MUX2_X1 | 0.035 | w[3][20] |       SPEF |   2.674 | 0.000 |   0.307 | 
     | U1845        | A ^ -> Z ^  | MUX2_X1 | 0.025 | n1271    |            |   1.285 | 0.104 |   0.411 | 
     | w_reg[3][20] |             | DFF_X1  | 0.025 | n1271    |       SPEF |   1.285 | 0.000 |   0.411 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sub_reg[62]/CK 
Endpoint:   sub_reg[62]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[62]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.438
  Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[62] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[62] | CK ^ -> Q v  | DFF_X1   | 0.037 | sub[62] |            |  11.042 | 0.272 |   0.272 | 
     | U410        |              | AOI22_X1 | 0.037 | sub[62] |       SPEF |  11.042 | 0.000 |   0.272 | 
     | U410        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n347    |            |   1.798 | 0.123 |   0.395 | 
     | U408        |              | NAND2_X1 | 0.052 | n347    |       SPEF |   1.798 | 0.000 |   0.395 | 
     | U408        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n618    |            |   1.342 | 0.043 |   0.438 | 
     | sub_reg[62] |              | DFF_X1   | 0.020 | n618    |       SPEF |   1.342 | 0.000 |   0.438 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sub_reg[78]/CK 
Endpoint:   sub_reg[78]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[78]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.438
  Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[78] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[78] | CK ^ -> Q v  | DFF_X1   | 0.038 | sub[78] |            |  11.541 | 0.274 |   0.274 | 
     | U386        |              | AOI22_X1 | 0.038 | sub[78] |       SPEF |  11.541 | 0.000 |   0.274 | 
     | U386        | B1 v -> ZN ^ | AOI22_X1 | 0.051 | n331    |            |   1.750 | 0.123 |   0.397 | 
     | U384        |              | NAND2_X1 | 0.051 | n331    |       SPEF |   1.750 | 0.000 |   0.397 | 
     | U384        | A1 ^ -> ZN v | NAND2_X1 | 0.019 | n610    |            |   1.212 | 0.042 |   0.438 | 
     | sub_reg[78] |              | DFF_X1   | 0.019 | n610    |       SPEF |   1.212 | 0.000 |   0.438 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sub_reg[64]/CK 
Endpoint:   sub_reg[64]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[64]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.439
  Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[64] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[64] | CK ^ -> Q v  | DFF_X1   | 0.037 | sub[64] |            |  11.417 | 0.273 |   0.273 | 
     | U757        |              | AOI22_X1 | 0.037 | sub[64] |       SPEF |  11.417 | 0.000 |   0.273 | 
     | U757        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n554    |            |   1.776 | 0.123 |   0.397 | 
     | U751        |              | NAND2_X1 | 0.052 | n554    |       SPEF |   1.776 | 0.000 |   0.397 | 
     | U751        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n702    |            |   1.220 | 0.042 |   0.439 | 
     | sub_reg[64] |              | DFF_X1   | 0.020 | n702    |       SPEF |   1.220 | 0.000 |   0.439 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sub_reg[33]/CK 
Endpoint:   sub_reg[33]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[33]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.439
  Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[33] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[33] | CK ^ -> Q v  | DFF_X1   | 0.038 | sub[33] |            |  11.580 | 0.274 |   0.274 | 
     | U558        |              | AOI22_X1 | 0.038 | sub[33] |       SPEF |  11.580 | 0.000 |   0.274 | 
     | U558        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n444    |            |   1.765 | 0.123 |   0.397 | 
     | U556        |              | NAND2_X1 | 0.052 | n444    |       SPEF |   1.765 | 0.000 |   0.397 | 
     | U556        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n665    |            |   1.217 | 0.042 |   0.439 | 
     | sub_reg[33] |              | DFF_X1   | 0.020 | n665    |       SPEF |   1.217 | 0.000 |   0.439 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sub_reg[65]/CK 
Endpoint:   sub_reg[65]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[65]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.443
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[65] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[65] | CK ^ -> Q v  | DFF_X1   | 0.039 | sub[65] |            |  12.146 | 0.275 |   0.275 | 
     | U607        |              | AOI22_X1 | 0.039 | sub[65] |       SPEF |  12.146 | 0.000 |   0.275 | 
     | U607        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n475    |            |   1.790 | 0.124 |   0.400 | 
     | U605        |              | NAND2_X1 | 0.052 | n475    |       SPEF |   1.790 | 0.000 |   0.400 | 
     | U605        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n679    |            |   1.363 | 0.043 |   0.443 | 
     | sub_reg[65] |              | DFF_X1   | 0.020 | n679    |       SPEF |   1.363 | 0.000 |   0.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sub_reg[49]/CK 
Endpoint:   sub_reg[49]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[49]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.443
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[49] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[49] | CK ^ -> Q v  | DFF_X1   | 0.038 | sub[49] |            |  11.899 | 0.275 |   0.275 | 
     | U595        |              | AOI22_X1 | 0.038 | sub[49] |       SPEF |  11.899 | 0.000 |   0.275 | 
     | U595        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n467    |            |   1.827 | 0.125 |   0.400 | 
     | U593        |              | NAND2_X1 | 0.052 | n467    |       SPEF |   1.827 | 0.000 |   0.400 | 
     | U593        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n675    |            |   1.375 | 0.043 |   0.443 | 
     | sub_reg[49] |              | DFF_X1   | 0.020 | n675    |       SPEF |   1.375 | 0.000 |   0.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sub_reg[52]/CK 
Endpoint:   sub_reg[52]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[52]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.443
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[52] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[52] | CK ^ -> Q v  | DFF_X1   | 0.039 | sub[52] |            |  12.408 | 0.276 |   0.276 | 
     | U299        |              | AOI22_X1 | 0.039 | sub[52] |       SPEF |  12.408 | 0.000 |   0.277 | 
     | U299        | B1 v -> ZN ^ | AOI22_X1 | 0.052 | n221    |            |   1.763 | 0.124 |   0.401 | 
     | U297        |              | NAND2_X1 | 0.052 | n221    |       SPEF |   1.763 | 0.000 |   0.401 | 
     | U297        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n581    |            |   1.263 | 0.042 |   0.443 | 
     | sub_reg[52] |              | DFF_X1   | 0.020 | n581    |       SPEF |   1.263 | 0.000 |   0.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sub_reg[77]/CK 
Endpoint:   sub_reg[77]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[77]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.444
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[77] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[77] | CK ^ -> Q v  | DFF_X1   | 0.038 | sub[77] |            |  11.637 | 0.274 |   0.274 | 
     | U428        |              | AOI22_X1 | 0.038 | sub[77] |       SPEF |  11.637 | 0.000 |   0.274 | 
     | U428        | B1 v -> ZN ^ | AOI22_X1 | 0.054 | n359    |            |   1.946 | 0.126 |   0.400 | 
     | U426        |              | NAND2_X1 | 0.054 | n359    |       SPEF |   1.946 | 0.000 |   0.400 | 
     | U426        | A1 ^ -> ZN v | NAND2_X1 | 0.021 | n624    |            |   1.426 | 0.044 |   0.444 | 
     | sub_reg[77] |              | DFF_X1   | 0.021 | n624    |       SPEF |   1.426 | 0.000 |   0.444 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sub_reg[56]/CK 
Endpoint:   sub_reg[56]/D (v) checked with  leading edge of 'CLK'
Beginpoint: sub_reg[56]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: aes_av
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.445
  Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew |   Net   |    Arc     |  Load   | Delay | Arrival | 
     |             |              |          |       |         | Annotation |         |       |  Time   | 
     |-------------+--------------+----------+-------+---------+------------+---------+-------+---------| 
     | sub_reg[56] | CK ^         |          | 0.000 | clock   |            | 414.875 |       |   0.000 | 
     | sub_reg[56] | CK ^ -> Q v  | DFF_X1   | 0.039 | sub[56] |            |  12.336 | 0.276 |   0.276 | 
     | U704        |              | AOI22_X1 | 0.039 | sub[56] |       SPEF |  12.336 | 0.000 |   0.276 | 
     | U704        | B1 v -> ZN ^ | AOI22_X1 | 0.053 | n527    |            |   1.897 | 0.126 |   0.402 | 
     | U698        |              | NAND2_X1 | 0.053 | n527    |       SPEF |   1.897 | 0.000 |   0.402 | 
     | U698        | A1 ^ -> ZN v | NAND2_X1 | 0.020 | n696    |            |   1.243 | 0.042 |   0.445 | 
     | sub_reg[56] |              | DFF_X1   | 0.020 | n696    |       SPEF |   1.243 | 0.000 |   0.445 | 
     +--------------------------------------------------------------------------------------------------+ 

