
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/client_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 4262816 heartbeat IPC: 2.34587 cumulative IPC: 2.34587 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8768350 heartbeat IPC: 2.21949 cumulative IPC: 2.28093 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 10759785 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 16883249 heartbeat IPC: 1.2323 cumulative IPC: 0.816531 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 28787997 heartbeat IPC: 0.840001 cumulative IPC: 0.832029 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 39001288 heartbeat IPC: 0.979116 cumulative IPC: 0.885222 (Simulation time: 0 hr 1 min 5 sec) 
Finished CPU 0 instructions: 25000001 cycles: 28241503 cumulative IPC: 0.885222 (Simulation time: 0 hr 1 min 5 sec) 

CPU 0 Branch Prediction Accuracy: 93.4235% MPKI: 11.3852

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.885222 instructions: 25000001 cycles: 28241503
L1D TOTAL     ACCESS:    6821461  HIT:    6405028  MISS:     416433
L1D LOAD      ACCESS:    4784885  HIT:    4408602  MISS:     376283
L1D RFO       ACCESS:    2036576  HIT:    1996426  MISS:      40150
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5489614  HIT:    5436738  MISS:      52876
L1I LOAD      ACCESS:    5489614  HIT:    5436738  MISS:      52876
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     828361  HIT:     744089  MISS:      84272
LLC LOAD      ACCESS:     429158  HIT:     396117  MISS:      33041
LLC RFO       ACCESS:      40150  HIT:      15850  MISS:      24300
LLC PREFETCH  ACCESS:     274535  HIT:     247605  MISS:      26930
LLC WRITEBACK ACCESS:      84518  HIT:      84517  MISS:          1
LLC PREFETCH  REQUESTED:     618485  ISSUED:     417112  USEFUL:      32985  USELESS:       6778
Major fault: 0 Minor fault: 2679

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 429158
* CPU 0 Total Misses: 33041
* CPU 0 Total Prefetches: 26930
* CPU 0 Total Prefetch Hits: 18324
* CPU 0 Total Non-useful Prefetches: 4944
* CPU 0 Total Undecided Prefetches: 3662

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 429158
* CPU 0 ROI Misses: 33041
* CPU 0 ROI Prefetches: 26930
* CPU 0 ROI Prefetch Hits: 18324
* CPU 0 ROI Non-useful Prefetches: 4944
* CPU 0 ROI Undecided Prefetches: 3662

