

================================================================
== Vitis HLS Report for 'read_data_arbiter_512_s'
================================================================
* Date:           Sat Mar 18 14:39:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.844 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       29|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|     1163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1163|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_27_i_nbreadreq_fu_62_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_323_nbreadreq_fu_48_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_76_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1416_fu_133_p3           |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  29|          14|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |tps_state_V                     |   9|          2|    2|          4|
    |txApp2txEng_data_stream_blk_n   |   9|          2|    1|          2|
    |txBufferReadDataStitched_blk_n  |   9|          2|    1|          2|
    |txEng_isDDRbypass_blk_n         |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer0_blk_n       |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer0_din         |  14|          3|  577|       1731|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|  584|       1745|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |tmp_27_i_reg_163                       |    1|   0|    1|          0|
    |tmp_i_323_reg_151                      |    1|   0|    1|          0|
    |tps_state_V                            |    2|   0|    2|          0|
    |tps_state_V_load_reg_147               |    2|   0|    2|          0|
    |trunc_ln173_reg_170                    |  577|   0|  577|          0|
    |txBufferReadDataStitched_read_reg_155  |  577|   0|  577|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1163|   0| 1163|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|    read_data_arbiter<512>|  return value|
|txBufferReadDataStitched_dout     |   in|   577|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_empty_n  |   in|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txBufferReadDataStitched_read     |  out|     1|     ap_fifo|  txBufferReadDataStitched|       pointer|
|txApp2txEng_data_stream_dout      |   in|  1024|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_empty_n   |   in|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txApp2txEng_data_stream_read      |  out|     1|     ap_fifo|   txApp2txEng_data_stream|       pointer|
|txEng_isDDRbypass_dout            |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_empty_n         |   in|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_read            |  out|     1|     ap_fifo|         txEng_isDDRbypass|       pointer|
|txEng_tcpPkgBuffer0_din           |  out|   577|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_full_n        |   in|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
|txEng_tcpPkgBuffer0_write         |  out|     1|     ap_fifo|       txEng_tcpPkgBuffer0|       pointer|
+----------------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txBufferReadDataStitched, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txBufferReadDataStitched, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txBufferReadDataStitched, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txBufferReadDataStitched, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1399 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1399]   --->   Operation 19 'specpipeline' 'specpipeline_ln1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tps_state_V_load = load i2 %tps_state_V"   --->   Operation 20 'load' 'tps_state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns)   --->   "%switch_ln1409 = switch i2 %tps_state_V_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1409]   --->   Operation 21 'switch' 'switch_ln1409' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_323 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txBufferReadDataStitched, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 22 'nbreadreq' 'tmp_i_323' <Predicate = (tps_state_V_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1431 = br i1 %tmp_i_323, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1431]   --->   Operation 23 'br' 'br_ln1431' <Predicate = (tps_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%txBufferReadDataStitched_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txBufferReadDataStitched" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'txBufferReadDataStitched_read' <Predicate = (tps_state_V_load == 1 & tmp_i_323)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txBufferReadDataStitched_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'bitselect' 'tmp_last_V' <Predicate = (tps_state_V_load == 1 & tmp_i_323)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1435 = br i1 %tmp_last_V, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1435]   --->   Operation 26 'br' 'br_ln1435' <Predicate = (tps_state_V_load == 1 & tmp_i_323)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln1437 = store i2 0, i2 %tps_state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1437]   --->   Operation 27 'store' 'store_ln1437' <Predicate = (tps_state_V_load == 1 & tmp_i_323 & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1438 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1438]   --->   Operation 28 'br' 'br_ln1438' <Predicate = (tps_state_V_load == 1 & tmp_i_323 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1439 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1439]   --->   Operation 29 'br' 'br_ln1439' <Predicate = (tps_state_V_load == 1 & tmp_i_323)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1440 = br void %read_data_arbiter<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1440]   --->   Operation 30 'br' 'br_ln1440' <Predicate = (tps_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_27_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txApp2txEng_data_stream, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 31 'nbreadreq' 'tmp_27_i' <Predicate = (tps_state_V_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1443 = br i1 %tmp_27_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1443]   --->   Operation 32 'br' 'br_ln1443' <Predicate = (tps_state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.16ns)   --->   "%txApp2txEng_data_stream_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txApp2txEng_data_stream" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'read' 'txApp2txEng_data_stream_read' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txApp2txEng_data_stream_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'bitselect' 'tmp_last_V_6' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i1024 %txApp2txEng_data_stream_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 35 'trunc' 'trunc_ln173' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1450 = br i1 %tmp_last_V_6, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1450]   --->   Operation 36 'br' 'br_ln1450' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln1452 = store i2 0, i2 %tps_state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1452]   --->   Operation 37 'store' 'store_ln1452' <Predicate = (tps_state_V_load == 2 & tmp_27_i & tmp_last_V_6)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1453]   --->   Operation 38 'br' 'br_ln1453' <Predicate = (tps_state_V_load == 2 & tmp_27_i & tmp_last_V_6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1454 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1454]   --->   Operation 39 'br' 'br_ln1454' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1455 = br void %read_data_arbiter<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1455]   --->   Operation 40 'br' 'br_ln1455' <Predicate = (tps_state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %txEng_isDDRbypass, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 41 'nbreadreq' 'tmp_i' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1413 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1413]   --->   Operation 42 'br' 'br_ln1413' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %txEng_isDDRbypass" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'tmp' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln1416 = select i1 %tmp, i2 2, i2 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1416]   --->   Operation 44 'select' 'select_ln1416' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1 & tmp_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln1418 = store i2 %select_ln1416, i2 %tps_state_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1418]   --->   Operation 45 'store' 'store_ln1418' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1425 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1425]   --->   Operation 46 'br' 'br_ln1425' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1429 = br void %read_data_arbiter<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1429]   --->   Operation 47 'br' 'br_ln1429' <Predicate = (tps_state_V_load != 2 & tps_state_V_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer0, i577 %txBufferReadDataStitched_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'write' 'write_ln173' <Predicate = (tps_state_V_load == 1 & tmp_i_323)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer0, i577 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (tps_state_V_load == 2 & tmp_27_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tps_state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_isDDRbypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txBufferReadDataStitched]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txEng_data_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specpipeline_ln1399           (specpipeline ) [ 000]
tps_state_V_load              (load         ) [ 011]
switch_ln1409                 (switch       ) [ 000]
tmp_i_323                     (nbreadreq    ) [ 011]
br_ln1431                     (br           ) [ 000]
txBufferReadDataStitched_read (read         ) [ 011]
tmp_last_V                    (bitselect    ) [ 010]
br_ln1435                     (br           ) [ 000]
store_ln1437                  (store        ) [ 000]
br_ln1438                     (br           ) [ 000]
br_ln1439                     (br           ) [ 000]
br_ln1440                     (br           ) [ 000]
tmp_27_i                      (nbreadreq    ) [ 011]
br_ln1443                     (br           ) [ 000]
txApp2txEng_data_stream_read  (read         ) [ 000]
tmp_last_V_6                  (bitselect    ) [ 010]
trunc_ln173                   (trunc        ) [ 011]
br_ln1450                     (br           ) [ 000]
store_ln1452                  (store        ) [ 000]
br_ln1453                     (br           ) [ 000]
br_ln1454                     (br           ) [ 000]
br_ln1455                     (br           ) [ 000]
tmp_i                         (nbreadreq    ) [ 010]
br_ln1413                     (br           ) [ 000]
tmp                           (read         ) [ 000]
select_ln1416                 (select       ) [ 000]
store_ln1418                  (store        ) [ 000]
br_ln1425                     (br           ) [ 000]
br_ln1429                     (br           ) [ 000]
write_ln173                   (write        ) [ 000]
write_ln173                   (write        ) [ 000]
ret_ln0                       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tps_state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tps_state_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEng_isDDRbypass">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_isDDRbypass"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txBufferReadDataStitched">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txBufferReadDataStitched"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_tcpPkgBuffer0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txApp2txEng_data_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txEng_data_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_i_323_nbreadreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="577" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_323/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="txBufferReadDataStitched_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="577" slack="0"/>
<pin id="58" dir="0" index="1" bw="577" slack="0"/>
<pin id="59" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txBufferReadDataStitched_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_27_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1024" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_27_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="txApp2txEng_data_stream_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1024" slack="0"/>
<pin id="72" dir="0" index="1" bw="1024" slack="0"/>
<pin id="73" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2txEng_data_stream_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="577" slack="0"/>
<pin id="93" dir="0" index="2" bw="577" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tps_state_V_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tps_state_V_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_last_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="577" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln1437_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1437/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_last_V_6_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1024" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_6/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln173_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1024" slack="0"/>
<pin id="125" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln1452_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1452/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln1416_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1416/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln1418_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1418/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tps_state_V_load_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tps_state_V_load "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_i_323_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_323 "/>
</bind>
</comp>

<comp id="155" class="1005" name="txBufferReadDataStitched_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="577" slack="1"/>
<pin id="157" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="txBufferReadDataStitched_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_27_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="170" class="1005" name="trunc_ln173_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="577" slack="1"/>
<pin id="172" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="56" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="70" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="70" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="84" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="97" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="48" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="56" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="166"><net_src comp="62" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="123" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tps_state_V | {1 }
	Port: txEng_isDDRbypass | {}
	Port: txBufferReadDataStitched | {}
	Port: txEng_tcpPkgBuffer0 | {2 }
	Port: txApp2txEng_data_stream | {}
 - Input state : 
	Port: read_data_arbiter<512> : tps_state_V | {1 }
	Port: read_data_arbiter<512> : txEng_isDDRbypass | {1 }
	Port: read_data_arbiter<512> : txBufferReadDataStitched | {1 }
	Port: read_data_arbiter<512> : txEng_tcpPkgBuffer0 | {}
	Port: read_data_arbiter<512> : txApp2txEng_data_stream | {1 }
  - Chain level:
	State 1
		switch_ln1409 : 1
		br_ln1435 : 1
		br_ln1450 : 1
		store_ln1418 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|  select  |           select_ln1416_fu_133           |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |         tmp_i_323_nbreadreq_fu_48        |    0    |    0    |
| nbreadreq|         tmp_27_i_nbreadreq_fu_62         |    0    |    0    |
|          |           tmp_i_nbreadreq_fu_76          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          | txBufferReadDataStitched_read_read_fu_56 |    0    |    0    |
|   read   |  txApp2txEng_data_stream_read_read_fu_70 |    0    |    0    |
|          |              tmp_read_fu_84              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |              grp_write_fu_90             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| bitselect|             tmp_last_V_fu_101            |    0    |    0    |
|          |            tmp_last_V_6_fu_115           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |            trunc_ln173_fu_123            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    2    |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           tmp_27_i_reg_163          |    1   |
|          tmp_i_323_reg_151          |    1   |
|       tps_state_V_load_reg_147      |    2   |
|         trunc_ln173_reg_170         |   577  |
|txBufferReadDataStitched_read_reg_155|   577  |
+-------------------------------------+--------+
|                Total                |  1158  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    2   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1158  |   11   |
+-----------+--------+--------+--------+
