# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:36:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:08 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:36:08 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:36:08 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftz0ateq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz0ateq
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:57 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:48:57 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:58 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:48:58 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:58 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:48:58 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:58 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:48:58 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:58 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:48:58 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:48:58 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:48:58 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:48:59 on May 04,2022, Elapsed time: 0:12:51
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:48:59 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft028yzm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft028yzm
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:42 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:49:42 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:42 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:49:42 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:42 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:49:43 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:49:43 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:45 on May 04,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:49:45 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftn7d6qy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn7d6qy
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:50:34 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:34 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:50:35 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:35 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:50:35 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:50:35 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:50:35 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:50:35 on May 04,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:50:35 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftwszt04".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwszt04
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:23 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:51:23 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:23 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:51:23 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:51:24 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:24 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:51:25 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:51:25 on May 04,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:51:26 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft985i8m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft985i8m
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:51:49 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:49 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:50 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:50 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:50 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:50 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:51:50 on May 04,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:51:50 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftffdwnd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftffdwnd
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:52:59 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:52:59 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:52:59 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:52:59 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:52:59 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:52:59 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:00 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:53:00 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:53:01 on May 04,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:53:01 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftrj506i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrj506i
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:13 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:53:13 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:13 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:53:13 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:13 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:53:13 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:13 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:53:13 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:13 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:53:13 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:14 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:53:14 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:53:15 on May 04,2022, Elapsed time: 0:00:14
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:53:15 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftj0gbzn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj0gbzn
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:53 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:56:53 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:54 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:56:54 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:54 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:56:54 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:54 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:56:54 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:54 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:56:54 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:55 on May 04,2022, Elapsed time: 0:03:40
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:56:55 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftf45h7x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf45h7x
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:06 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 12:57:06 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:06 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 12:57:06 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:06 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 12:57:06 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:57:07 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 12:57:07 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:08 on May 04,2022, Elapsed time: 0:00:13
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:57:08 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftwtsz25".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwtsz25
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:09 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:01:09 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:09 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:01:09 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:09 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:01:09 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:09 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:10 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 13:01:10 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:01:11 on May 04,2022, Elapsed time: 0:04:03
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:01:11 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft2yvj2s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2yvj2s
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:27 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:11:28 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:28 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:11:29 on May 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:29 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:11:29 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:29 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 13:11:29 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:30 on May 04,2022, Elapsed time: 0:10:19
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:11:30 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlftg4s0g8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg4s0g8
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 13:34:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 13:34:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 13:34:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 13:34:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:34:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:34:18 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/act_func_testbench.sv 
# -- Compiling package act_func_testbench_sv_unit
# -- Importing package definitions
# -- Compiling module act_func_testbench
# 
# Top level modules:
# 	act_func_testbench
# End time: 13:34:18 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:34:19 on May 04,2022, Elapsed time: 0:22:49
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:34:19 on May 04,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 146
# ** Warning: (vsim-3722) ../neural_network.sv(146): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (12) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 156
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 10412
#           Attempting to use alternate WLF file "./wlft150ib7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft150ib7
# 0 ns
# 200 ns
# End time: 13:34:53 on May 04,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 5
