# UART_verilog_project
A simple UART transmitter and receiver implemented in Verilog
