Most papers handling WCET analysis on multi-cores only consider instruction
caches, bypassing the need to address cache coherence by indicating that
instructions cannot be modified. While this makes them slightly outside the
scope of this thesis, the sheer prevalence of this restriction in WCET papers
would make their complete omission feel amiss.
