#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 23 14:48:30 2021
# Process ID: 19204
# Current directory: F:/MIPS_CPU/vga_controller/vga_controller/vga_controller.runs/synth_1
# Command line: vivado.exe -log vga_ToplevelShell.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_ToplevelShell.tcl
# Log file: F:/MIPS_CPU/vga_controller/vga_controller/vga_controller.runs/synth_1/vga_ToplevelShell.vds
# Journal file: F:/MIPS_CPU/vga_controller/vga_controller/vga_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_ToplevelShell.tcl -notrace
Command: synth_design -top vga_ToplevelShell -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 408.609 ; gain = 96.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_ToplevelShell' [F:/MIPS_CPU/vga_controller/verilog/vga_TopLevelShell.v:9]
INFO: [Synth 8-6157] synthesizing module 'LogisimTickGenerator' [F:/MIPS_CPU/vga_controller/verilog/LogisimTickGenerator.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
	Parameter ReloadValue bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LogisimTickGenerator' (1#1) [F:/MIPS_CPU/vga_controller/verilog/LogisimTickGenerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'LogisimClockComponent' [F:/MIPS_CPU/vga_controller/verilog/LogisimClockComponent.v:9]
	Parameter NrOfBits bound to: 1 - type: integer 
	Parameter LowTicks bound to: 1 - type: integer 
	Parameter HighTicks bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LogisimClockComponent' (2#1) [F:/MIPS_CPU/vga_controller/verilog/LogisimClockComponent.v:9]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [F:/MIPS_CPU/vga_controller/verilog/vga_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_counter' [F:/MIPS_CPU/vga_controller/verilog/vga_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_counter' (3#1) [F:/MIPS_CPU/vga_controller/verilog/vga_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [F:/MIPS_CPU/vga_controller/verilog/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (4#1) [F:/MIPS_CPU/vga_controller/verilog/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [F:/MIPS_CPU/vga_controller/verilog/vga_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_ToplevelShell' (6#1) [F:/MIPS_CPU/vga_controller/verilog/vga_TopLevelShell.v:9]
WARNING: [Synth 8-3331] design vga_controller has unconnected port bitin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.820 ; gain = 151.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.820 ; gain = 151.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.820 ; gain = 151.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/MIPS_CPU/vga_controller/xdc/vga_controller.xdc]
Finished Parsing XDC File [F:/MIPS_CPU/vga_controller/xdc/vga_controller.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/MIPS_CPU/vga_controller/xdc/vga_controller.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_ToplevelShell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_ToplevelShell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_count_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_tick_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LogisimTickGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LogisimClockComponent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'CLOCKGEN_0/s_output_regs_reg' and it is trimmed from '4' to '1' bits. [F:/MIPS_CPU/vga_controller/verilog/LogisimClockComponent.v:45]
INFO: [Synth 8-5545] ROM "LogisimTickGenerator_0/s_count_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LogisimTickGenerator_0/s_tick_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design vga_ToplevelShell has port rgb[11] driven by constant 0
WARNING: [Synth 8-3917] design vga_ToplevelShell has port rgb[10] driven by constant 0
WARNING: [Synth 8-3917] design vga_ToplevelShell has port rgb[9] driven by constant 0
WARNING: [Synth 8-3917] design vga_ToplevelShell has port rgb[8] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CLOCKGEN_0/s_counter_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (CLOCKGEN_0/s_counter_reg_reg[0]) is unused and will be removed from module vga_ToplevelShell.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.141 ; gain = 496.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 816.465 ; gain = 503.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    34|
|4     |LUT2   |     9|
|5     |LUT3   |     5|
|6     |LUT4   |    13|
|7     |LUT5   |    17|
|8     |LUT6   |    16|
|9     |FDRE   |    67|
|10    |IBUF   |     1|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+----------------------+------+
|      |Instance                 |Module                |Cells |
+------+-------------------------+----------------------+------+
|1     |top                      |                      |   188|
|2     |  CLOCKGEN_0             |LogisimClockComponent |     2|
|3     |  LogisimTickGenerator_0 |LogisimTickGenerator  |    83|
|4     |  vga_ctrl_top           |vga_controller        |    86|
|5     |    videocount           |vga_counter           |    66|
|6     |    videosync            |vga_sync              |    19|
+------+-------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 826.609 ; gain = 168.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 826.609 ; gain = 514.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 830.398 ; gain = 530.711
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/MIPS_CPU/vga_controller/vga_controller/vga_controller.runs/synth_1/vga_ToplevelShell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_ToplevelShell_utilization_synth.rpt -pb vga_ToplevelShell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 830.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 23 14:49:01 2021...
