[12/05 21:15:03      0s] 
[12/05 21:15:03      0s] Cadence Innovus(TM) Implementation System.
[12/05 21:15:03      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/05 21:15:03      0s] 
[12/05 21:15:03      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/05 21:15:03      0s] Options:	
[12/05 21:15:03      0s] Date:		Thu Dec  5 21:15:03 2024
[12/05 21:15:03      0s] Host:		ccslvcbasselic (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) Platinum 8268 CPU @ 2.90GHz 36608KB)
[12/05 21:15:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/05 21:15:03      0s] 
[12/05 21:15:03      0s] License:
[12/05 21:15:03      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/05 21:15:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/05 21:15:23     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 21:15:23     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/05 21:15:23     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 21:15:23     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/05 21:15:23     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/05 21:15:23     12s] @(#)CDS: CPE v20.15-s071
[12/05 21:15:23     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 21:15:23     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/05 21:15:23     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/05 21:15:23     12s] @(#)CDS: RCDB 11.15.0
[12/05 21:15:23     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/05 21:15:23     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_5005_ccslvcbasselic_al-labse15_M37wQK.

[12/05 21:15:23     12s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[12/05 21:15:27     14s] 
[12/05 21:15:27     14s] **INFO:  MMMC transition support version v31-84 
[12/05 21:15:27     14s] 
[12/05 21:15:27     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/05 21:15:27     14s] <CMD> suppressMessage ENCEXT-2799
[12/05 21:15:27     14s] <CMD> getVersion
[12/05 21:15:27     14s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/05 21:15:27     14s] [INFO] Loading Pegasus 23.20 fill procedures
[12/05 21:15:27     14s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/05 21:15:27     14s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/05 21:15:27     14s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/05 21:15:27     14s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/05 21:15:27     14s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/05 21:15:27     14s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/05 21:15:27     14s] <CMD> win
[12/05 21:17:17     31s] <CMD> set init_gnd_net gnd
[12/05 21:17:17     31s] <CMD> set init_lef_file Sumador_BK/functional/lib/libreria.lef
[12/05 21:17:17     31s] <CMD> set init_design_settop 0
[12/05 21:17:17     31s] <CMD> set init_verilog Sumador_BK/functional/synth/Sumador_BBKK.v
[12/05 21:17:17     31s] <CMD> set init_pwr_net vdd
[12/05 21:17:17     31s] <CMD> init_design
[12/05 21:17:17     31s] 
[12/05 21:17:17     31s] Loading LEF file Sumador_BK/functional/lib/libreria.lef ...
[12/05 21:17:17     31s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[12/05 21:17:17     31s] Set DBUPerIGU to M2 pitch 380.
[12/05 21:17:17     31s] 
[12/05 21:17:17     31s] viaInitial starts at Thu Dec  5 21:17:17 2024
viaInitial ends at Thu Dec  5 21:17:17 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/05 21:17:17     31s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.53min, fe_real=2.23min, fe_mem=825.7M) ***
[12/05 21:17:17     31s] #% Begin Load netlist data ... (date=12/05 21:17:17, mem=628.9M)
[12/05 21:17:17     31s] *** Begin netlist parsing (mem=825.7M) ***
[12/05 21:17:17     31s] Created 0 new cells from 0 timing libraries.
[12/05 21:17:17     31s] Reading netlist ...
[12/05 21:17:17     31s] Backslashed names will retain backslash and a trailing blank character.
[12/05 21:17:17     31s] Reading verilog netlist 'Sumador_BK/functional/synth/Sumador_BBKK.v'
[12/05 21:17:17     31s] 
[12/05 21:17:17     31s] *** Memory Usage v#1 (Current mem = 827.652M, initial mem = 284.363M) ***
[12/05 21:17:17     31s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=827.7M) ***
[12/05 21:17:17     31s] #% End Load netlist data ... (date=12/05 21:17:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=631.9M, current mem=631.9M)
[12/05 21:17:17     31s] Top level cell is Sumador_BK.
[12/05 21:17:17     31s] Hooked 0 DB cells to tlib cells.
[12/05 21:17:17     31s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=635.6M, current mem=635.6M)
[12/05 21:17:17     31s] Starting recursive module instantiation check.
[12/05 21:17:17     31s] No recursion found.
[12/05 21:17:17     31s] Building hierarchical netlist for Cell Sumador_BK ...
[12/05 21:17:17     31s] *** Netlist is unique.
[12/05 21:17:17     31s] Set DBUPerIGU to techSite CoreSite width 760.
[12/05 21:17:17     31s] Setting Std. cell height to 4940 DBU (smallest netlist inst).
[12/05 21:17:17     31s] ** info: there are 34 modules.
[12/05 21:17:17     31s] ** info: there are 11 stdCell insts.
[12/05 21:17:17     31s] 
[12/05 21:17:17     31s] *** Memory Usage v#1 (Current mem = 873.078M, initial mem = 284.363M) ***
[12/05 21:17:17     31s] Horizontal Layer M1 offset = 190 (guessed)
[12/05 21:17:17     31s] Vertical Layer M2 offset = 190 (guessed)
[12/05 21:17:17     31s] Suggestion: specify LAYER OFFSET in LEF file
[12/05 21:17:17     31s] Reason: hard to extract LAYER OFFSET from standard cells
[12/05 21:17:17     31s] Start create_tracks
[12/05 21:17:17     31s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[12/05 21:17:17     31s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[12/05 21:17:17     31s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[12/05 21:17:17     31s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[12/05 21:17:17     31s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[12/05 21:17:17     31s] Set Default Net Delay as 1000 ps.
[12/05 21:17:17     31s] Set Default Net Load as 0.5 pF. 
[12/05 21:17:17     31s] Set Default Input Pin Transition as 0.1 ps.
[12/05 21:17:18     32s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[12/05 21:17:18     32s] Extraction setup Started 
[12/05 21:17:18     32s] 
[12/05 21:17:18     32s] Trim Metal Layers:
[12/05 21:17:18     32s] 
[12/05 21:17:18     32s] *** Summary of all messages that are not suppressed in this session:
[12/05 21:17:18     32s] Severity  ID               Count  Summary                                  
[12/05 21:17:18     32s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/05 21:17:18     32s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/05 21:17:18     32s] *** Message Summary: 2 warning(s), 0 error(s)
[12/05 21:17:18     32s] 
[12/05 21:17:37     33s] <CMD> getIoFlowFlag
[12/05 21:18:17     37s] <CMD> setIoFlowFlag 0
[12/05 21:18:17     37s] <CMD> floorPlan -site CoreSite -r 0.802816901408 0.699892 100 100 100 100
[12/05 21:18:17     37s] Horizontal Layer M1 offset = 190 (guessed)
[12/05 21:18:17     37s] Vertical Layer M2 offset = 190 (guessed)
[12/05 21:18:17     37s] Suggestion: specify LAYER OFFSET in LEF file
[12/05 21:18:17     37s] Reason: hard to extract LAYER OFFSET from standard cells
[12/05 21:18:17     37s] Start create_tracks
[12/05 21:18:17     37s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[12/05 21:18:17     37s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[12/05 21:18:17     37s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[12/05 21:18:17     37s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[12/05 21:18:17     37s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[12/05 21:18:17     37s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/05 21:18:17     37s] <CMD> uiSetTool select
[12/05 21:18:17     37s] <CMD> getIoFlowFlag
[12/05 21:18:17     37s] <CMD> fit
[12/05 21:19:56     47s] <CMD> clearGlobalNets
[12/05 21:19:56     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:56     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:58     47s] <CMD> clearGlobalNets
[12/05 21:19:58     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:58     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:58     47s] <CMD> clearGlobalNets
[12/05 21:19:58     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:58     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:58     47s] <CMD> clearGlobalNets
[12/05 21:19:58     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:58     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:59     47s] <CMD> clearGlobalNets
[12/05 21:19:59     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:59     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:59     47s] <CMD> clearGlobalNets
[12/05 21:19:59     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:59     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:19:59     47s] <CMD> clearGlobalNets
[12/05 21:19:59     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:19:59     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:20:13     49s] <CMD> clearGlobalNets
[12/05 21:20:13     49s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -instanceBasename *
[12/05 21:20:13     49s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -instanceBasename *
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:20:43     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:21:50     57s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/05 21:21:50     57s] The ring targets are set to core/block ring wires.
[12/05 21:21:50     57s] addRing command will consider rows while creating rings.
[12/05 21:21:50     57s] addRing command will disallow rings to go over rows.
[12/05 21:21:50     57s] addRing command will ignore shorts while creating rings.
[12/05 21:21:50     57s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/05 21:21:50     57s] 
[12/05 21:21:50     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1136.7M)
[12/05 21:21:50     57s] Ring generation is complete.
[12/05 21:21:50     57s] vias are now being generated.
[12/05 21:21:50     57s] addRing created 8 wires.
[12/05 21:21:50     57s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/05 21:21:50     57s] +--------+----------------+----------------+
[12/05 21:21:50     57s] |  Layer |     Created    |     Deleted    |
[12/05 21:21:50     57s] +--------+----------------+----------------+
[12/05 21:21:50     57s] | metal1 |        4       |       NA       |
[12/05 21:21:50     57s] |  via1  |        8       |        0       |
[12/05 21:21:50     57s] | metal2 |        4       |       NA       |
[12/05 21:21:50     57s] +--------+----------------+----------------+
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeRingLayers {}
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/05 21:22:15     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/05 21:24:42     75s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 21:24:42     75s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 21:24:42     75s] 
[12/05 21:24:42     75s] Stripes will stop at the boundary of the specified area.
[12/05 21:24:42     75s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 21:24:42     75s] Stripes will not extend to closest target.
[12/05 21:24:42     75s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 21:24:42     75s] Stripes will not be created over regions without power planning wires.
[12/05 21:24:42     75s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 21:24:42     75s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 21:24:42     75s] Offset for stripe breaking is set to 0.
[12/05 21:24:42     75s] <CMD> addStripe -nets {gnd vdd} -layer metal2 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal3 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal3 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid Grid
[12/05 21:24:42     75s] 
[12/05 21:24:42     75s] Initialize fgc environment(mem: 1145.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:24:42     75s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:24:42     75s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:24:42     75s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:24:42     75s] Starting stripe generation ...
[12/05 21:24:42     75s] Non-Default Mode Option Settings :
[12/05 21:24:42     75s]   NONE
[12/05 21:24:50     75s] **ERROR: (IMPSYT-6000):	No Object Selected.
[12/05 21:25:26     78s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/05 21:25:26     78s] addStripe will allow jog to connect padcore ring and block ring.
[12/05 21:25:26     78s] 
[12/05 21:25:26     78s] Stripes will stop at the boundary of the specified area.
[12/05 21:25:26     78s] When breaking rings, the power planner will consider the existence of blocks.
[12/05 21:25:26     78s] Stripes will not extend to closest target.
[12/05 21:25:26     78s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/05 21:25:26     78s] Stripes will not be created over regions without power planning wires.
[12/05 21:25:26     78s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/05 21:25:26     78s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/05 21:25:26     78s] Offset for stripe breaking is set to 0.
[12/05 21:25:26     78s] <CMD> addStripe -nets {gnd vdd} -layer metal2 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal3 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal3 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid Grid
[12/05 21:25:26     78s] 
[12/05 21:25:26     78s] Initialize fgc environment(mem: 1145.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:25:26     78s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:25:26     78s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:25:26     78s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1145.9M)
[12/05 21:25:26     78s] Starting stripe generation ...
[12/05 21:25:26     78s] Non-Default Mode Option Settings :
[12/05 21:25:26     78s]   NONE
[12/05 21:26:50     86s] <CMD> setPlaceMode -fp false
[12/05 21:26:51     86s] <CMD> place_design
[12/05 21:26:51     86s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[12/05 21:26:51     86s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[12/05 21:26:51     86s] ### Time Record (colorize_geometry) is installed.
[12/05 21:26:51     86s] #Start colorize_geometry on Thu Dec  5 21:26:51 2024
[12/05 21:26:51     86s] #
[12/05 21:26:51     86s] ### Time Record (Pre Callback) is installed.
[12/05 21:26:51     86s] ### Time Record (Pre Callback) is uninstalled.
[12/05 21:26:51     86s] ### Time Record (DB Import) is installed.
[12/05 21:26:51     86s] #create default rule from bind_ndr_rule rule=0x7f68c31a57c0 0x7f68b169c018
[12/05 21:26:51     86s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[12/05 21:26:51     86s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/05 21:26:51     86s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[12/05 21:26:51     86s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[12/05 21:26:51     86s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[12/05 21:26:51     86s] ### Time Record (DB Import) is uninstalled.
[12/05 21:26:51     86s] ### Time Record (DB Export) is installed.
[12/05 21:26:51     86s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[12/05 21:26:51     86s] ### Time Record (DB Export) is uninstalled.
[12/05 21:26:51     86s] ### Time Record (Post Callback) is installed.
[12/05 21:26:51     86s] ### Time Record (Post Callback) is uninstalled.
[12/05 21:26:51     86s] #
[12/05 21:26:51     86s] #colorize_geometry statistics:
[12/05 21:26:51     86s] #Cpu time = 00:00:00
[12/05 21:26:51     86s] #Elapsed time = 00:00:00
[12/05 21:26:51     86s] #Increased memory = -1.78 (MB)
[12/05 21:26:51     86s] #Total memory = 933.04 (MB)
[12/05 21:26:51     86s] #Peak memory = 935.09 (MB)
[12/05 21:26:51     86s] #Number of warnings = 4
[12/05 21:26:51     86s] #Total number of warnings = 4
[12/05 21:26:51     86s] #Number of fails = 0
[12/05 21:26:51     86s] #Total number of fails = 0
[12/05 21:26:51     86s] #Complete colorize_geometry on Thu Dec  5 21:26:51 2024
[12/05 21:26:51     86s] #
[12/05 21:26:51     86s] ### Time Record (colorize_geometry) is uninstalled.
[12/05 21:26:51     86s] ### 
[12/05 21:26:51     86s] ###   Scalability Statistics
[12/05 21:26:51     86s] ### 
[12/05 21:26:51     86s] ### ------------------------+----------------+----------------+----------------+
[12/05 21:26:51     86s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/05 21:26:51     86s] ### ------------------------+----------------+----------------+----------------+
[12/05 21:26:51     86s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/05 21:26:51     86s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/05 21:26:51     86s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/05 21:26:51     86s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/05 21:26:51     86s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[12/05 21:26:51     86s] ### ------------------------+----------------+----------------+----------------+
[12/05 21:26:51     86s] ### 
[12/05 21:26:51     86s] *** Starting placeDesign default flow ***
[12/05 21:26:51     86s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1162.4M
[12/05 21:26:51     86s] Deleted 0 physical inst  (cell - / prefix -).
[12/05 21:26:51     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] INFO: #ExclusiveGroups=0
[12/05 21:26:51     86s] INFO: There are no Exclusive Groups.
[12/05 21:26:51     86s] Extracting standard cell pins and blockage ...... 
[12/05 21:26:51     86s] Pin and blockage extraction finished
[12/05 21:26:51     86s] Extracting macro/IO cell pins and blockage ...... 
[12/05 21:26:51     86s] Pin and blockage extraction finished
[12/05 21:26:51     86s] *** Starting "NanoPlace(TM) placement v#7 (mem=1162.4M)" ...
[12/05 21:26:51     86s] No user-set net weight.
[12/05 21:26:51     86s] Net fanout histogram:
[12/05 21:26:51     86s] 2		: 25 (96.2%) nets
[12/05 21:26:51     86s] 3		: 1 (3.8%) nets
[12/05 21:26:51     86s] 4     -	14	: 0 (0.0%) nets
[12/05 21:26:51     86s] 15    -	39	: 0 (0.0%) nets
[12/05 21:26:51     86s] 40    -	79	: 0 (0.0%) nets
[12/05 21:26:51     86s] 80    -	159	: 0 (0.0%) nets
[12/05 21:26:51     86s] 160   -	319	: 0 (0.0%) nets
[12/05 21:26:51     86s] 320   -	639	: 0 (0.0%) nets
[12/05 21:26:51     86s] 640   -	1279	: 0 (0.0%) nets
[12/05 21:26:51     86s] 1280  -	2559	: 0 (0.0%) nets
[12/05 21:26:51     86s] 2560  -	5119	: 0 (0.0%) nets
[12/05 21:26:51     86s] 5120+		: 0 (0.0%) nets
[12/05 21:26:51     86s] no activity file in design. spp won't run.
[12/05 21:26:51     86s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/05 21:26:51     86s] Scan chains were not defined.
[12/05 21:26:51     86s] z: 2, totalTracks: 1
[12/05 21:26:51     86s] z: 4, totalTracks: 1
[12/05 21:26:51     86s] z: 6, totalTracks: 1
[12/05 21:26:51     86s] z: 8, totalTracks: 1
[12/05 21:26:51     86s] #spOpts: hrOri=1 hrSnap=1 
[12/05 21:26:51     86s] # Building Sumador_BK llgBox search-tree.
[12/05 21:26:51     86s] #std cell=11 (0 fixed + 11 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[12/05 21:26:51     86s] #ioInst=0 #net=26 #term=53 #term/net=2.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=14
[12/05 21:26:51     86s] stdCell: 11 single + 0 double + 0 multi
[12/05 21:26:51     86s] Total standard cell length = 0.0194 (mm), area = 0.0000 (mm^2)
[12/05 21:26:51     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1162.4M
[12/05 21:26:51     86s] Core basic site is CoreSite
[12/05 21:26:51     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/05 21:26:51     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] Use non-trimmed site array because memory saving is not enough.
[12/05 21:26:51     86s] SiteArray: non-trimmed site array dimensions = 3 x 36
[12/05 21:26:51     86s] SiteArray: use 4,096 bytes
[12/05 21:26:51     86s] SiteArray: current memory after site array memory allocation 1162.4M
[12/05 21:26:51     86s] SiteArray: FP blocked sites are writable
[12/05 21:26:51     86s] Estimated cell power/ground rail width = 0.308 um
[12/05 21:26:51     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 21:26:51     86s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.002, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Starting pre-place ADS at level 1, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] ADSU 0.708 -> 0.708. site 72.000 -> 72.000. GS 19.760
[12/05 21:26:51     86s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1162.4M
[12/05 21:26:51     86s] Average module density = 0.708.
[12/05 21:26:51     86s] Density for the design = 0.708.
[12/05 21:26:51     86s]        = stdcell_area 51 sites (48 um^2) / alloc_area 72 sites (68 um^2).
[12/05 21:26:51     86s] Pin Density = 0.4907.
[12/05 21:26:51     86s]             = total # of pins 53 / total area 108.
[12/05 21:26:51     86s] OPERPROF: Starting spMPad at level 1, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Starting spContextMPad at level 2, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] Initial padding reaches pin density 0.600 for top
[12/05 21:26:51     86s] InitPadU 0.708 -> 0.931 for top
[12/05 21:26:51     86s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1162.4M
[12/05 21:26:51     86s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] === lastAutoLevel = 4 
[12/05 21:26:51     86s] OPERPROF: Starting spInitNetWt at level 1, MEM:1162.4M
[12/05 21:26:51     86s] no activity file in design. spp won't run.
[12/05 21:26:51     86s] [spp] 0
[12/05 21:26:51     86s] [adp] 0:1:1:3
[12/05 21:26:51     86s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1162.4M
[12/05 21:26:51     86s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/05 21:26:51     86s] OPERPROF: Starting npMain at level 1, MEM:1162.4M
[12/05 21:26:52     86s] OPERPROF:   Starting npPlace at level 2, MEM:1162.4M
[12/05 21:26:52     86s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/05 21:26:52     86s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1162.4M
[12/05 21:26:52     86s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/05 21:26:52     86s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1162.4M
[12/05 21:26:52     86s] exp_mt_sequential is set from setPlaceMode option to 1
[12/05 21:26:52     86s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/05 21:26:52     86s] place_exp_mt_interval set to default 32
[12/05 21:26:52     86s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/05 21:26:52     86s] Iteration  3: Total net bbox = 3.966e-02 (2.94e-02 1.02e-02)
[12/05 21:26:52     86s]               Est.  stn bbox = 3.966e-02 (2.94e-02 1.02e-02)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1163.8M
[12/05 21:26:52     86s] Iteration  4: Total net bbox = 1.135e+01 (1.12e+01 1.85e-01)
[12/05 21:26:52     86s]               Est.  stn bbox = 1.135e+01 (1.12e+01 1.85e-01)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1163.8M
[12/05 21:26:52     86s] Iteration  5: Total net bbox = 3.908e+01 (1.35e+01 2.56e+01)
[12/05 21:26:52     86s]               Est.  stn bbox = 3.908e+01 (1.35e+01 2.56e+01)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1163.8M
[12/05 21:26:52     86s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.017, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:1.020, MEM:1163.8M
[12/05 21:26:52     86s] [adp] clock
[12/05 21:26:52     86s] [adp] weight, nr nets, wire length
[12/05 21:26:52     86s] [adp]      0        0  0.000000
[12/05 21:26:52     86s] [adp] data
[12/05 21:26:52     86s] [adp] weight, nr nets, wire length
[12/05 21:26:52     86s] [adp]      0       26  2968.419500
[12/05 21:26:52     86s] [adp] 0.000000|0.000000|0.000000
[12/05 21:26:52     86s] Iteration  6: Total net bbox = 2.968e+03 (1.52e+03 1.45e+03)
[12/05 21:26:52     86s]               Est.  stn bbox = 2.968e+03 (1.52e+03 1.45e+03)
[12/05 21:26:52     86s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1163.8M
[12/05 21:26:52     86s] *** cost = 2.968e+03 (1.52e+03 1.45e+03) (cpu for global=0:00:00.0) real=0:00:01.0***
[12/05 21:26:52     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1163.8M
[12/05 21:26:52     86s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/05 21:26:52     86s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[12/05 21:26:52     86s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/05 21:26:52     86s] Type 'man IMPSP-9025' for more detail.
[12/05 21:26:52     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1163.8M
[12/05 21:26:52     86s] z: 2, totalTracks: 1
[12/05 21:26:52     86s] z: 4, totalTracks: 1
[12/05 21:26:52     86s] z: 6, totalTracks: 1
[12/05 21:26:52     86s] z: 8, totalTracks: 1
[12/05 21:26:52     86s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 21:26:52     86s] All LLGs are deleted
[12/05 21:26:52     86s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1163.8M
[12/05 21:26:52     86s] Core basic site is CoreSite
[12/05 21:26:52     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/05 21:26:52     86s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1163.8M
[12/05 21:26:52     86s] Fast DP-INIT is on for default
[12/05 21:26:52     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 21:26:52     86s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.001, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:       Starting CMU at level 4, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1163.8M
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] Bad Lib Cell Checking (CMU) is done! (0)
[12/05 21:26:52     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1163.8M
[12/05 21:26:52     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1163.8MB).
[12/05 21:26:52     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.003, MEM:1163.8M
[12/05 21:26:52     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.003, MEM:1163.8M
[12/05 21:26:52     86s] TDRefine: refinePlace mode is spiral
[12/05 21:26:52     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.5005.1
[12/05 21:26:52     86s] OPERPROF: Starting RefinePlace at level 1, MEM:1163.8M
[12/05 21:26:52     86s] *** Starting refinePlace (0:01:27 mem=1163.8M) ***
[12/05 21:26:52     86s] Total net bbox length = 2.968e+03 (1.518e+03 1.451e+03) (ext = 2.915e+03)
[12/05 21:26:52     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/05 21:26:52     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1163.8M
[12/05 21:26:52     86s] Starting refinePlace ...
[12/05 21:26:52     86s] ** Cut row section cpu time 0:00:00.0.
[12/05 21:26:52     86s]    Spread Effort: high, standalone mode, useDDP on.
[12/05 21:26:52     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1164.8MB) @(0:01:27 - 0:01:27).
[12/05 21:26:52     86s] Move report: preRPlace moves 11 insts, mean move: 1.01 um, max move: 1.86 um 
[12/05 21:26:52     86s] 	Max move on inst (g214__6783): (111.17, 101.52) --> (110.39, 102.60)
[12/05 21:26:52     86s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: HAX1
[12/05 21:26:52     86s] wireLenOptFixPriorityInst 0 inst fixed
[12/05 21:26:52     86s] Placement tweakage begins.
[12/05 21:26:52     86s] wire length = 4.662e+01
[12/05 21:26:52     86s] wire length = 4.294e+01
[12/05 21:26:52     86s] Placement tweakage ends.
[12/05 21:26:52     86s] Move report: tweak moves 5 insts, mean move: 2.28 um, max move: 3.61 um 
[12/05 21:26:52     86s] 	Max move on inst (g210__6260): (103.93, 102.60) --> (102.79, 100.13)
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/05 21:26:52     86s] Move report: legalization moves 2 insts, mean move: 0.19 um, max move: 0.19 um spiral
[12/05 21:26:52     86s] 	Max move on inst (g209__5107): (104.88, 100.13) --> (105.07, 100.13)
[12/05 21:26:52     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1172.8MB) @(0:01:27 - 0:01:27).
[12/05 21:26:52     86s] Move report: Detail placement moves 11 insts, mean move: 1.89 um, max move: 4.32 um 
[12/05 21:26:52     86s] 	Max move on inst (g217__2802): (103.57, 98.64) --> (103.93, 102.60)
[12/05 21:26:52     86s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1172.8MB
[12/05 21:26:52     86s] Statistics of distance of Instance movement in refine placement:
[12/05 21:26:52     86s]   maximum (X+Y) =         4.32 um
[12/05 21:26:52     86s]   inst (g217__2802) with max move: (103.566, 98.6425) -> (103.93, 102.6)
[12/05 21:26:52     86s]   mean    (X+Y) =         1.89 um
[12/05 21:26:52     86s] Summary Report:
[12/05 21:26:52     86s] Instances move: 11 (out of 11 movable)
[12/05 21:26:52     86s] Instances flipped: 0
[12/05 21:26:52     86s] Mean displacement: 1.89 um
[12/05 21:26:52     86s] Max displacement: 4.32 um (Instance: g217__2802) (103.566, 98.6425) -> (103.93, 102.6)
[12/05 21:26:52     86s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: HAX1
[12/05 21:26:52     86s] 	Violation at original loc: Placement Blockage Violation
[12/05 21:26:52     86s] Total instances moved : 11
[12/05 21:26:52     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.016, MEM:1172.8M
[12/05 21:26:52     86s] Total net bbox length = 2.962e+03 (1.511e+03 1.451e+03) (ext = 2.925e+03)
[12/05 21:26:52     86s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1172.8MB
[12/05 21:26:52     86s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1172.8MB) @(0:01:27 - 0:01:27).
[12/05 21:26:52     86s] *** Finished refinePlace (0:01:27 mem=1172.8M) ***
[12/05 21:26:52     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.5005.1
[12/05 21:26:52     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.018, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] All LLGs are deleted
[12/05 21:26:52     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1172.8M
[12/05 21:26:52     86s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1172.8M) ***
[12/05 21:26:52     86s] z: 2, totalTracks: 1
[12/05 21:26:52     86s] z: 4, totalTracks: 1
[12/05 21:26:52     86s] z: 6, totalTracks: 1
[12/05 21:26:52     86s] z: 8, totalTracks: 1
[12/05 21:26:52     86s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/05 21:26:52     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1172.8M
[12/05 21:26:52     86s] Core basic site is CoreSite
[12/05 21:26:52     86s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/05 21:26:52     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] Fast DP-INIT is on for default
[12/05 21:26:52     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 21:26:52     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.001, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[12/05 21:26:52     86s] Density distribution unevenness ratio = 7.273%
[12/05 21:26:52     86s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] All LLGs are deleted
[12/05 21:26:52     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] Info: Disable timing driven in postCTS congRepair.
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] Starting congRepair ...
[12/05 21:26:52     86s] User Input Parameters:
[12/05 21:26:52     86s] - Congestion Driven    : On
[12/05 21:26:52     86s] - Timing Driven        : Off
[12/05 21:26:52     86s] - Area-Violation Based : On
[12/05 21:26:52     86s] - Start Rollback Level : -5
[12/05 21:26:52     86s] - Legalized            : On
[12/05 21:26:52     86s] - Window Based         : Off
[12/05 21:26:52     86s] - eDen incr mode       : Off
[12/05 21:26:52     86s] - Small incr mode      : Off
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1172.8M
[12/05 21:26:52     86s] Starting Early Global Route congestion estimation: mem = 1172.8M
[12/05 21:26:52     86s] (I)       Started Import and model ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Create place DB ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Import place data ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read instances and placement ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read nets ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Create route DB ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       == Non-default Options ==
[12/05 21:26:52     86s] (I)       Maximum routing layer                              : 10
[12/05 21:26:52     86s] (I)       Number of threads                                  : 1
[12/05 21:26:52     86s] (I)       Use non-blocking free Dbs wires                    : false
[12/05 21:26:52     86s] (I)       Method to set GCell size                           : row
[12/05 21:26:52     86s] (I)       Counted 16 PG shapes. We will not process PG shapes layer by layer.
[12/05 21:26:52     86s] (I)       Started Import route data (1T) ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       ============== Pin Summary ==============
[12/05 21:26:52     86s] (I)       +-------+--------+---------+------------+
[12/05 21:26:52     86s] (I)       | Layer | # pins | % total |      Group |
[12/05 21:26:52     86s] (I)       +-------+--------+---------+------------+
[12/05 21:26:52     86s] (I)       |     1 |     53 |  100.00 |        Pin |
[12/05 21:26:52     86s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/05 21:26:52     86s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/05 21:26:52     86s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |     7 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |     8 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |     9 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       |    10 |      0 |    0.00 |      Upper |
[12/05 21:26:52     86s] (I)       +-------+--------+---------+------------+
[12/05 21:26:52     86s] (I)       Use row-based GCell size
[12/05 21:26:52     86s] (I)       Use row-based GCell align
[12/05 21:26:52     86s] (I)       GCell unit size   : 4940
[12/05 21:26:52     86s] (I)       GCell multiplier  : 1
[12/05 21:26:52     86s] (I)       GCell row height  : 4940
[12/05 21:26:52     86s] (I)       Actual row height : 4940
[12/05 21:26:52     86s] (I)       GCell align ref   : 200260 200260
[12/05 21:26:52     86s] [NR-eGR] Track table information for default rule: 
[12/05 21:26:52     86s] [NR-eGR] metal1 has no routable track
[12/05 21:26:52     86s] [NR-eGR] metal2 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal3 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal4 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal5 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal6 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal7 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal8 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal9 has single uniform track structure
[12/05 21:26:52     86s] [NR-eGR] metal10 has single uniform track structure
[12/05 21:26:52     86s] (I)       =============== Default via ===============
[12/05 21:26:52     86s] (I)       +---+------------------+------------------+
[12/05 21:26:52     86s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/05 21:26:52     86s] (I)       +---+------------------+------------------+
[12/05 21:26:52     86s] (I)       | 1 |   10  M2_M1_viaB |   10  M2_M1_viaB |
[12/05 21:26:52     86s] (I)       | 2 |   12  M3_M2_viaB |    2  M3_M2_via  |
[12/05 21:26:52     86s] (I)       | 3 |   14  M4_M3_viaB |   14  M4_M3_viaB |
[12/05 21:26:52     86s] (I)       | 4 |    4  M5_M4_via  |    4  M5_M4_via  |
[12/05 21:26:52     86s] (I)       | 5 |    5  M6_M5_via  |    5  M6_M5_via  |
[12/05 21:26:52     86s] (I)       | 6 |    6  M7_M6_via  |    6  M7_M6_via  |
[12/05 21:26:52     86s] (I)       | 7 |    7  M8_M7_via  |    7  M8_M7_via  |
[12/05 21:26:52     86s] (I)       | 8 |    8  M9_M8_via  |    8  M9_M8_via  |
[12/05 21:26:52     86s] (I)       | 9 |    9  M10_M9_via |    9  M10_M9_via |
[12/05 21:26:52     86s] (I)       +---+------------------+------------------+
[12/05 21:26:52     86s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read routing blockages ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read instance blockages ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read PG blockages ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Read 12 PG shapes
[12/05 21:26:52     86s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read boundary cut boxes ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] #Routing Blockages  : 0
[12/05 21:26:52     86s] [NR-eGR] #Instance Blockages : 0
[12/05 21:26:52     86s] [NR-eGR] #PG Blockages       : 12
[12/05 21:26:52     86s] [NR-eGR] #Halo Blockages     : 0
[12/05 21:26:52     86s] [NR-eGR] #Boundary Blockages : 0
[12/05 21:26:52     86s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read blackboxes ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/05 21:26:52     86s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read prerouted ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/05 21:26:52     86s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read unlegalized nets ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read nets ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Read numTotalNets=13  numIgnoredNets=0
[12/05 21:26:52     86s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Set up via pillars ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       early_global_route_priority property id does not exist.
[12/05 21:26:52     86s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Model blockages into capacity
[12/05 21:26:52     86s] (I)       Read Num Blocks=12  Num Prerouted Wires=0  Num CS=0
[12/05 21:26:52     86s] (I)       Started Initialize 3D capacity ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Layer 1 (V) : #blockages 12 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[12/05 21:26:52     86s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       -- layer congestion ratio --
[12/05 21:26:52     86s] (I)       Layer 1 : 0.100000
[12/05 21:26:52     86s] (I)       Layer 2 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 3 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 4 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 5 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 6 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 7 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 8 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 9 : 0.700000
[12/05 21:26:52     86s] (I)       Layer 10 : 0.700000
[12/05 21:26:52     86s] (I)       ----------------------------
[12/05 21:26:52     86s] (I)       Number of ignored nets                =      0
[12/05 21:26:52     86s] (I)       Number of connected nets              =      0
[12/05 21:26:52     86s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/05 21:26:52     86s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/05 21:26:52     86s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/05 21:26:52     86s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Read aux data ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Others data preparation ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Create route kernel ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Ndr track 0 does not exist
[12/05 21:26:52     86s] (I)       ---------------------Grid Graph Info--------------------
[12/05 21:26:52     86s] (I)       Routing area        : (0, 0) - (428260, 410400)
[12/05 21:26:52     86s] (I)       Core area           : (200260, 200260) - (228000, 210140)
[12/05 21:26:52     86s] (I)       Site width          :   760  (dbu)
[12/05 21:26:52     86s] (I)       Row height          :  4940  (dbu)
[12/05 21:26:52     86s] (I)       GCell row height    :  4940  (dbu)
[12/05 21:26:52     86s] (I)       GCell width         :  4940  (dbu)
[12/05 21:26:52     86s] (I)       GCell height        :  4940  (dbu)
[12/05 21:26:52     86s] (I)       Grid                :    87    83    10
[12/05 21:26:52     86s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/05 21:26:52     86s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[12/05 21:26:52     86s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[12/05 21:26:52     86s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[12/05 21:26:52     86s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[12/05 21:26:52     86s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[12/05 21:26:52     86s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[12/05 21:26:52     86s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[12/05 21:26:52     86s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[12/05 21:26:52     86s] (I)       Total num of tracks :     0  1127  1080   764   719   764   215   254   119   127
[12/05 21:26:52     86s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/05 21:26:52     86s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/05 21:26:52     86s] (I)       --------------------------------------------------------
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] [NR-eGR] ============ Routing rule table ============
[12/05 21:26:52     86s] [NR-eGR] Rule id: 0  Nets: 13 
[12/05 21:26:52     86s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/05 21:26:52     86s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[12/05 21:26:52     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/05 21:26:52     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/05 21:26:52     86s] [NR-eGR] ========================================
[12/05 21:26:52     86s] [NR-eGR] 
[12/05 21:26:52     86s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer2 : = 8084 / 93541 (8.64%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer3 : = 0 / 93960 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer4 : = 0 / 63412 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer5 : = 0 / 62553 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer6 : = 0 / 63412 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer7 : = 0 / 18705 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer8 : = 0 / 21082 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer9 : = 0 / 10353 (0.00%)
[12/05 21:26:52     86s] (I)       blocked tracks on layer10 : = 0 / 10541 (0.00%)
[12/05 21:26:52     86s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Reset routing kernel
[12/05 21:26:52     86s] (I)       Started Global Routing ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Initialization ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       totalPins=26  totalGlobalPin=24 (92.31%)
[12/05 21:26:52     86s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Net group 1 ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Generate topology ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       total 2D Cap : 429605 = (185571 H, 244034 V)
[12/05 21:26:52     86s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 10]
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1a Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1a ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Pattern routing (1T) ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Usage: 17 = (9 H, 8 V) = (0.00% H, 0.00% V) = (2.223e+01um H, 1.976e+01um V)
[12/05 21:26:52     86s] (I)       Started Add via demand to 2D ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1b Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1b ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Usage: 17 = (9 H, 8 V) = (0.00% H, 0.00% V) = (2.223e+01um H, 1.976e+01um V)
[12/05 21:26:52     86s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.199000e+01um
[12/05 21:26:52     86s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/05 21:26:52     86s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/05 21:26:52     86s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1c Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1c ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Usage: 17 = (9 H, 8 V) = (0.00% H, 0.00% V) = (2.223e+01um H, 1.976e+01um V)
[12/05 21:26:52     86s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1d Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1d ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Usage: 17 = (9 H, 8 V) = (0.00% H, 0.00% V) = (2.223e+01um H, 1.976e+01um V)
[12/05 21:26:52     86s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1e Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1e ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Route legalization ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Usage: 17 = (9 H, 8 V) = (0.00% H, 0.00% V) = (2.223e+01um H, 1.976e+01um V)
[12/05 21:26:52     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.199000e+01um
[12/05 21:26:52     86s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] (I)       ============  Phase 1l Route ============
[12/05 21:26:52     86s] (I)       Started Phase 1l ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Layer assignment (1T) ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Clean cong LA ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/05 21:26:52     86s] (I)       Layer  2:      84468        13         0        5980       86762    ( 6.45%) 
[12/05 21:26:52     86s] (I)       Layer  3:      92880         7         0           0       92794    ( 0.00%) 
[12/05 21:26:52     86s] (I)       Layer  4:      62648         1         0           0       62932    ( 0.00%) 
[12/05 21:26:52     86s] (I)       Layer  5:      61834         3         0           0       61862    ( 0.00%) 
[12/05 21:26:52     86s] (I)       Layer  6:      62648         0         0           0       62932    ( 0.00%) 
[12/05 21:26:52     86s] (I)       Layer  7:      18490         0         0           0       18558    ( 0.00%) 
[12/05 21:26:52     86s] (I)       Layer  8:      20828         0         0         241       20736    ( 1.15%) 
[12/05 21:26:52     86s] (I)       Layer  9:      10234         0         0         124       10186    ( 1.20%) 
[12/05 21:26:52     86s] (I)       Layer 10:      10414         0         0         120       10368    ( 1.14%) 
[12/05 21:26:52     86s] (I)       Total:        424444        24         0        6465      427130    ( 1.49%) 
[12/05 21:26:52     86s] (I)       
[12/05 21:26:52     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/05 21:26:52     86s] [NR-eGR]                        OverCon            
[12/05 21:26:52     86s] [NR-eGR]                         #Gcell     %Gcell
[12/05 21:26:52     86s] [NR-eGR]       Layer                (0)    OverCon 
[12/05 21:26:52     86s] [NR-eGR] ----------------------------------------------
[12/05 21:26:52     86s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR] ----------------------------------------------
[12/05 21:26:52     86s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/05 21:26:52     86s] [NR-eGR] 
[12/05 21:26:52     86s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Export 3D cong map ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       total 2D Cap : 429607 = (185571 H, 244036 V)
[12/05 21:26:52     86s] (I)       Started Export 2D cong map ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/05 21:26:52     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/05 21:26:52     86s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.027, MEM:1172.8M
[12/05 21:26:52     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:1172.8M
[12/05 21:26:52     86s] [hotspot] +------------+---------------+---------------+
[12/05 21:26:52     86s] [hotspot] |            |   max hotspot | total hotspot |
[12/05 21:26:52     86s] [hotspot] +------------+---------------+---------------+
[12/05 21:26:52     86s] [hotspot] | normalized |          0.00 |          0.00 |
[12/05 21:26:52     86s] [hotspot] +------------+---------------+---------------+
[12/05 21:26:52     86s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 21:26:52     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 21:26:52     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1172.8M
[12/05 21:26:52     86s] Skipped repairing congestion.
[12/05 21:26:52     86s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1172.8M
[12/05 21:26:52     86s] Starting Early Global Route wiring: mem = 1172.8M
[12/05 21:26:52     86s] (I)       ============= Track Assignment ============
[12/05 21:26:52     86s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Track Assignment (1T) ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[12/05 21:26:52     86s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Run Multi-thread track assignment
[12/05 21:26:52     86s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Export ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Started Export DB wires ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Started Export all nets ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Started Set wire vias ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 21:26:52     86s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 26
[12/05 21:26:52     86s] [NR-eGR] metal2  (2V) length: 1.636750e+01um, number of vias: 28
[12/05 21:26:52     86s] [NR-eGR] metal3  (3H) length: 1.404000e+01um, number of vias: 2
[12/05 21:26:52     86s] [NR-eGR] metal4  (4V) length: 1.710000e+00um, number of vias: 2
[12/05 21:26:52     86s] [NR-eGR] metal5  (5H) length: 6.440000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[12/05 21:26:52     86s] [NR-eGR] Total length: 3.855750e+01um, number of vias: 58
[12/05 21:26:52     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 21:26:52     86s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/05 21:26:52     86s] [NR-eGR] --------------------------------------------------------------------------
[12/05 21:26:52     86s] (I)       Started Update net boxes ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Update timing ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Started Postprocess design ( Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1172.82 MB )
[12/05 21:26:52     86s] Early Global Route wiring runtime: 0.00 seconds, mem = 1172.8M
[12/05 21:26:52     86s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1172.8M
[12/05 21:26:52     86s] Tdgp not successfully inited but do clear! skip clearing
[12/05 21:26:52     86s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/05 21:26:52     86s] *** Finishing placeDesign default flow ***
[12/05 21:26:52     86s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1172.8M **
[12/05 21:26:52     86s] Tdgp not successfully inited but do clear! skip clearing
[12/05 21:26:52     86s] 
[12/05 21:26:52     86s] *** Summary of all messages that are not suppressed in this session:
[12/05 21:26:52     86s] Severity  ID               Count  Summary                                  
[12/05 21:26:52     86s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/05 21:26:52     86s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/05 21:26:52     86s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/05 21:26:52     86s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 21:26:52     86s] *** Message Summary: 4 warning(s), 0 error(s)
[12/05 21:26:52     86s] 
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
[12/05 21:27:47     90s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/05 21:27:47     90s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/05 21:27:47     90s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/05 21:27:47     90s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/05 21:27:47     90s] Running Native NanoRoute ...
[12/05 21:27:47     90s] <CMD> routeDesign -globalDetail
[12/05 21:27:47     90s] ### Time Record (routeDesign) is installed.
[12/05 21:27:47     90s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 948.15 (MB), peak = 954.69 (MB)
[12/05 21:27:47     90s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/05 21:27:47     90s] **INFO: User settings:
[12/05 21:27:47     90s] setNanoRouteMode -drouteEndIteration                            1
[12/05 21:27:47     90s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/05 21:27:47     90s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/05 21:27:47     90s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/05 21:27:47     90s] setNanoRouteMode -routeTopRoutingLayer                          10
[12/05 21:27:47     90s] setNanoRouteMode -routeWithSiDriven                             false
[12/05 21:27:47     90s] setNanoRouteMode -routeWithTimingDriven                         false
[12/05 21:27:47     90s] setNanoRouteMode -timingEngine                                  {}
[12/05 21:27:47     90s] setExtractRCMode -engine                                        preRoute
[12/05 21:27:47     90s] setDelayCalMode -engine                                         aae
[12/05 21:27:47     90s] setDelayCalMode -ignoreNetLoad                                  false
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] #**INFO: setDesignMode -flowEffort standard
[12/05 21:27:47     90s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/05 21:27:47     90s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/05 21:27:47     90s] OPERPROF: Starting checkPlace at level 1, MEM:1177.5M
[12/05 21:27:47     90s] z: 2, totalTracks: 1
[12/05 21:27:47     90s] z: 4, totalTracks: 1
[12/05 21:27:47     90s] z: 6, totalTracks: 1
[12/05 21:27:47     90s] z: 8, totalTracks: 1
[12/05 21:27:47     90s] #spOpts: hrOri=1 hrSnap=1 
[12/05 21:27:47     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1177.5M
[12/05 21:27:47     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1177.5M
[12/05 21:27:47     90s] Core basic site is CoreSite
[12/05 21:27:47     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1177.5M
[12/05 21:27:47     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1177.5M
[12/05 21:27:47     90s] SiteArray: non-trimmed site array dimensions = 3 x 36
[12/05 21:27:47     90s] SiteArray: use 4,096 bytes
[12/05 21:27:47     90s] SiteArray: current memory after site array memory allocation 1177.5M
[12/05 21:27:47     90s] SiteArray: FP blocked sites are writable
[12/05 21:27:47     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1177.5M
[12/05 21:27:47     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1177.5M
[12/05 21:27:47     90s] Begin checking placement ... (start mem=1177.5M, init mem=1177.5M)
[12/05 21:27:47     90s] Begin checking exclusive groups violation ...
[12/05 21:27:47     90s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 21:27:47     90s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] Running CheckPlace using 1 thread in normal mode...
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] ...checkPlace normal is done!
[12/05 21:27:47     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1177.5M
[12/05 21:27:47     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1177.5M
[12/05 21:27:47     90s] *info: Placed = 11            
[12/05 21:27:47     90s] *info: Unplaced = 0           
[12/05 21:27:47     90s] Placement Density:70.83%(48/68)
[12/05 21:27:47     90s] Placement Density (including fixed std cells):70.83%(48/68)
[12/05 21:27:47     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1177.5M
[12/05 21:27:47     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1177.5M
[12/05 21:27:47     90s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1177.5M)
[12/05 21:27:47     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.003, MEM:1177.5M
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/05 21:27:47     90s] *** Changed status on (0) nets in Clock.
[12/05 21:27:47     90s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1177.5M) ***
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] globalDetailRoute
[12/05 21:27:47     90s] 
[12/05 21:27:47     90s] ### Time Record (globalDetailRoute) is installed.
[12/05 21:27:47     90s] #Start globalDetailRoute on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### Time Record (Pre Callback) is installed.
[12/05 21:27:47     90s] ### Time Record (Pre Callback) is uninstalled.
[12/05 21:27:47     90s] ### Time Record (DB Import) is installed.
[12/05 21:27:47     90s] ### Time Record (Timing Data Generation) is installed.
[12/05 21:27:47     90s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 21:27:47     90s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[7] of net a[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[6] of net a[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[5] of net a[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[4] of net a[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[7] of net b[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[6] of net b[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[5] of net b[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[4] of net b[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cin of net cin because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[7] of net sum[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[6] of net sum[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[5] of net sum[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:47     90s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 21:27:47     90s] #To increase the message display limit, refer to the product command reference manual.
[12/05 21:27:47     90s] ### Net info: total nets: 40
[12/05 21:27:47     90s] ### Net info: dirty nets: 0
[12/05 21:27:47     90s] ### Net info: marked as disconnected nets: 0
[12/05 21:27:47     90s] #num needed restored net=0
[12/05 21:27:47     90s] #need_extraction net=0 (total=40)
[12/05 21:27:47     90s] ### Net info: fully routed nets: 0
[12/05 21:27:47     90s] ### Net info: trivial (< 2 pins) nets: 27
[12/05 21:27:47     90s] ### Net info: unrouted nets: 13
[12/05 21:27:47     90s] ### Net info: re-extraction nets: 0
[12/05 21:27:47     90s] ### Net info: ignored nets: 0
[12/05 21:27:47     90s] ### Net info: skip routing nets: 0
[12/05 21:27:47     90s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[12/05 21:27:47     90s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/05 21:27:47     90s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[12/05 21:27:47     90s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[12/05 21:27:47     90s] ### import design signature (3): route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=510543261 dirty_area=140833997 del_dirty_area=0 cell=1140351946 placement=155778843 pin_access=1 inst_pattern=1 halo=0
[12/05 21:27:47     90s] ### Time Record (DB Import) is uninstalled.
[12/05 21:27:47     90s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 21:27:47     90s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a416ce177fc42b122ba00a582b97b869a4d491
[12/05 21:27:47     90s] #       6c67e0dfe381a5286d92f91e9d7defdd6afdf5b20346f8c8e53672947b0eaf3be2a8496d
[12/05 21:27:47     90s] #       7929f813e13e973e9fd9fd6afdf6fe41540187a2f5c9352e6c60882e407429b5be79f823
[12/05 21:27:47     90s] #       5ac1d176d14171e8fb6e03f58fb7e7f61b6a77b44397fe71410478bba329f1b2e388c97f
[12/05 21:27:47     90s] #       2f218561e6ab998b455ca9455cf3255c18353da0d43352509598da4f3606d8a96d4e0c8a
[12/05 21:27:47     90s] #       9842ae8c3b9d876031595fdb5067ebfc70be260998efbdbba94c7519f9d8ed6099ef6be2
[12/05 21:27:47     90s] #       1c0865359904a1e2339091c0aec670f70bd9ebf5fc
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:47     90s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a416ec8b9f2b122ba00a582b43dc3452ea48b6
[12/05 21:27:47     90s] #       33f0efb1104b515a27f37dbaf76afdf1b40382f49e896d6454ec193cef90518572cb6ace
[12/05 21:27:47     90s] #       1e90ee73e8fd91dcaed62faf6f881a18549d4fae756103637401a24ba9f3eddd1f51120e
[12/05 21:27:47     90s] #       b68f0eaacf61e837d07c7b7beabea071073bf6e91fe78840af6734353dcf386172ef35a4
[12/05 21:27:47     90s] #       30ceac9a395fc4a55cc4155bc2b991e501859ab105a979e93ed91820c7ae3d12a8620a39
[12/05 21:27:47     90s] #       32ed541e82c4647d634393adf3e3e99244207ef0eeaad22ce7fb9da050d8e8f3db4c3d19
[12/05 21:27:47     90s] #       adf32316fe06a9d0c59521956c063202c8c5b66f7e005d5402ba
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:47     90s] ### Time Record (Global Routing) is installed.
[12/05 21:27:47     90s] ### Time Record (Global Routing) is uninstalled.
[12/05 21:27:47     90s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[12/05 21:27:47     90s] #Total number of routable nets = 13.
[12/05 21:27:47     90s] #Total number of nets in the design = 40.
[12/05 21:27:47     90s] #13 routable nets do not have any wires.
[12/05 21:27:47     90s] #13 nets will be global routed.
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:47     90s] #Start routing data preparation on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Minimum voltage of a net in the design = 0.000.
[12/05 21:27:47     90s] #Maximum voltage of a net in the design = 3.300.
[12/05 21:27:47     90s] #Voltage range [0.000 - 3.300] has 35 nets.
[12/05 21:27:47     90s] #Voltage range [0.000 - 0.000] has 5 nets.
[12/05 21:27:47     90s] ### Time Record (Cell Pin Access) is installed.
[12/05 21:27:47     90s] #Rebuild pin access data for design.
[12/05 21:27:47     90s] #Initial pin access analysis.
[12/05 21:27:47     90s] #Detail pin access analysis.
[12/05 21:27:47     90s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 21:27:47     90s] # metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/05 21:27:47     90s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14500
[12/05 21:27:47     90s] # metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[12/05 21:27:47     90s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/05 21:27:47     90s] # metal5       H   Track-Pitch = 0.28500    Line-2-Via Pitch = 0.28000
[12/05 21:27:47     90s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/05 21:27:47     90s] # metal7       H   Track-Pitch = 0.95000    Line-2-Via Pitch = 0.80000
[12/05 21:27:47     90s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[12/05 21:27:47     90s] # metal9       H   Track-Pitch = 1.71000    Line-2-Via Pitch = 1.60000
[12/05 21:27:47     90s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[12/05 21:27:47     90s] #Monitoring time of adding inner blkg by smac
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.47 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #Regenerating Ggrids automatically.
[12/05 21:27:47     90s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.19000.
[12/05 21:27:47     90s] #Using automatically generated G-grids.
[12/05 21:27:47     90s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 21:27:47     90s] #Done routing data preparation.
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.18 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Finished routing data preparation on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Cpu time = 00:00:00
[12/05 21:27:47     90s] #Elapsed time = 00:00:00
[12/05 21:27:47     90s] #Increased memory = 10.86 (MB)
[12/05 21:27:47     90s] #Total memory = 961.28 (MB)
[12/05 21:27:47     90s] #Peak memory = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:47     90s] ### Time Record (Global Routing) is installed.
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Start global routing on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Start global routing initialization on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Number of eco nets is 0
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Start global routing data preparation on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  5 21:27:47 2024 with memory = 961.34 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:961.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] #Start routing resource analysis on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### init_is_bin_blocked starts on Thu Dec  5 21:27:47 2024 with memory = 961.38 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:961.4 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  5 21:27:47 2024 with memory = 962.55 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### adjust_flow_cap starts on Thu Dec  5 21:27:47 2024 with memory = 962.70 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### adjust_partial_route_blockage starts on Thu Dec  5 21:27:47 2024 with memory = 962.70 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### set_via_blocked starts on Thu Dec  5 21:27:47 2024 with memory = 962.70 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### copy_flow starts on Thu Dec  5 21:27:47 2024 with memory = 962.70 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] #Routing resource analysis is done on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### report_flow_cap starts on Thu Dec  5 21:27:47 2024 with memory = 962.70 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #  Resource Analysis:
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/05 21:27:47     90s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/05 21:27:47     90s] #  --------------------------------------------------------------
[12/05 21:27:47     90s] #  metal1         H         977         103        5400     6.52%
[12/05 21:27:47     90s] #  metal2         V        1029          98        5400     6.07%
[12/05 21:27:47     90s] #  metal3         H        1080           0        5400     0.00%
[12/05 21:27:47     90s] #  metal4         V         751           0        5400     0.00%
[12/05 21:27:47     90s] #  metal5         H         719           0        5400     0.00%
[12/05 21:27:47     90s] #  metal6         V         751           0        5400     0.00%
[12/05 21:27:47     90s] #  metal7         H         215           0        5400     0.00%
[12/05 21:27:47     90s] #  metal8         V         254           0        5400     0.00%
[12/05 21:27:47     90s] #  metal9         H         119           0        5400     0.00%
[12/05 21:27:47     90s] #  metal10        V         127           0        5400     0.00%
[12/05 21:27:47     90s] #  --------------------------------------------------------------
[12/05 21:27:47     90s] #  Total                   6022       1.82%       54000     1.26%
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### analyze_m2_tracks starts on Thu Dec  5 21:27:47 2024 with memory = 962.71 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### report_initial_resource starts on Thu Dec  5 21:27:47 2024 with memory = 962.71 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### mark_pg_pins_accessibility starts on Thu Dec  5 21:27:47 2024 with memory = 962.71 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### set_net_region starts on Thu Dec  5 21:27:47 2024 with memory = 962.71 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Global routing data preparation is done on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.72 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### prepare_level starts on Thu Dec  5 21:27:47 2024 with memory = 962.73 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init level 1 starts on Thu Dec  5 21:27:47 2024 with memory = 962.74 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:962.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### Level 1 hgrid = 75 X 72
[12/05 21:27:47     90s] ### prepare_level_flow starts on Thu Dec  5 21:27:47 2024 with memory = 962.78 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:962.8 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:962.8 MB, peak:990.0 MB
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Global routing initialization is done on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.79 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #start global routing iteration 1...
[12/05 21:27:47     90s] ### init_flow_edge starts on Thu Dec  5 21:27:47 2024 with memory = 962.82 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:966.0 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### routing at level 1 (topmost level) iter 0
[12/05 21:27:47     90s] ### measure_qor starts on Thu Dec  5 21:27:47 2024 with memory = 967.12 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### measure_congestion starts on Thu Dec  5 21:27:47 2024 with memory = 967.12 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:967.1 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:967.1 MB, peak:990.0 MB
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.12 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #start global routing iteration 2...
[12/05 21:27:47     90s] ### routing at level 1 (topmost level) iter 1
[12/05 21:27:47     90s] ### measure_qor starts on Thu Dec  5 21:27:47 2024 with memory = 967.20 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### measure_congestion starts on Thu Dec  5 21:27:47 2024 with memory = 967.20 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:967.2 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:967.2 MB, peak:990.0 MB
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.20 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### route_end starts on Thu Dec  5 21:27:47 2024 with memory = 967.21 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[12/05 21:27:47     90s] #Total number of routable nets = 13.
[12/05 21:27:47     90s] #Total number of nets in the design = 40.
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #13 routable nets have routed wires.
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Routed nets constraints summary:
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #        Rules   Unconstrained  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #      Default              13  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #        Total              13  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Routing constraints summary of the whole design:
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #        Rules   Unconstrained  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #      Default              13  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #        Total              13  
[12/05 21:27:47     90s] #-----------------------------
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### cal_base_flow starts on Thu Dec  5 21:27:47 2024 with memory = 967.22 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_flow_edge starts on Thu Dec  5 21:27:47 2024 with memory = 967.22 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### cal_flow starts on Thu Dec  5 21:27:47 2024 with memory = 967.27 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### report_overcon starts on Thu Dec  5 21:27:47 2024 with memory = 967.28 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #                 OverCon          
[12/05 21:27:47     90s] #                  #Gcell    %Gcell
[12/05 21:27:47     90s] #     Layer           (1)   OverCon  Flow/Cap
[12/05 21:27:47     90s] #  ----------------------------------------------
[12/05 21:27:47     90s] #  metal1        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal2        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal3        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal4        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal5        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal6        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal7        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal8        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal9        0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  metal10       0(0.00%)   (0.00%)     0.00  
[12/05 21:27:47     90s] #  ----------------------------------------------
[12/05 21:27:47     90s] #     Total      0(0.00%)   (0.00%)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/05 21:27:47     90s] #  Overflow after GR: 0.00% H + 0.00% V
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### cal_base_flow starts on Thu Dec  5 21:27:47 2024 with memory = 967.30 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_flow_edge starts on Thu Dec  5 21:27:47 2024 with memory = 967.30 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### cal_flow starts on Thu Dec  5 21:27:47 2024 with memory = 967.30 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:967.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### export_cong_map starts on Thu Dec  5 21:27:47 2024 with memory = 967.30 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### PDZT_Export::export_cong_map starts on Thu Dec  5 21:27:47 2024 with memory = 967.42 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:967.4 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:967.4 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### import_cong_map starts on Thu Dec  5 21:27:47 2024 with memory = 967.43 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #Hotspot report including placement blocked areas
[12/05 21:27:47     90s] OPERPROF: Starting HotSpotCal at level 1, MEM:1196.4M
[12/05 21:27:47     90s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 21:27:47     90s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/05 21:27:47     90s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 21:27:47     90s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[12/05 21:27:47     90s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 21:27:47     90s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/05 21:27:47     90s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 21:27:47     90s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/05 21:27:47     90s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/05 21:27:47     90s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/05 21:27:47     90s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/05 21:27:47     90s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/05 21:27:47     90s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1196.4M
[12/05 21:27:47     90s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:967.4 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### update starts on Thu Dec  5 21:27:47 2024 with memory = 967.43 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #Complete Global Routing.
[12/05 21:27:47     90s] #Total wire length = 43 um.
[12/05 21:27:47     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal1 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal2 = 23 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal3 = 20 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:47     90s] #Total number of vias = 32
[12/05 21:27:47     90s] #Up-Via Summary (total 32):
[12/05 21:27:47     90s] #           
[12/05 21:27:47     90s] #-----------------------
[12/05 21:27:47     90s] # metal1             24
[12/05 21:27:47     90s] # metal2              8
[12/05 21:27:47     90s] #-----------------------
[12/05 21:27:47     90s] #                    32 
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### update cpu:00:00:00, real:00:00:00, mem:967.7 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### report_overcon starts on Thu Dec  5 21:27:47 2024 with memory = 967.88 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:967.9 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### report_overcon starts on Thu Dec  5 21:27:47 2024 with memory = 967.88 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #Max overcon = 0 track.
[12/05 21:27:47     90s] #Total overcon = 0.00%.
[12/05 21:27:47     90s] #Worst layer Gcell overcon rate = 0.00%.
[12/05 21:27:47     90s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:967.9 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### route_end cpu:00:00:00, real:00:00:00, mem:967.9 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### global_route design signature (6): route=1485147581 net_attr=165569342
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Global routing statistics:
[12/05 21:27:47     90s] #Cpu time = 00:00:00
[12/05 21:27:47     90s] #Elapsed time = 00:00:00
[12/05 21:27:47     90s] #Increased memory = 6.17 (MB)
[12/05 21:27:47     90s] #Total memory = 967.45 (MB)
[12/05 21:27:47     90s] #Peak memory = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Finished global routing on Thu Dec  5 21:27:47 2024
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### Time Record (Global Routing) is uninstalled.
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:47     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:47     90s] ### track-assign external-init starts on Thu Dec  5 21:27:47 2024 with memory = 966.31 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### Time Record (Track Assignment) is installed.
[12/05 21:27:47     90s] ### Time Record (Track Assignment) is uninstalled.
[12/05 21:27:47     90s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:966.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.32 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### track-assign engine-init starts on Thu Dec  5 21:27:47 2024 with memory = 966.33 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] ### Time Record (Track Assignment) is installed.
[12/05 21:27:47     90s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:966.3 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### track-assign core-engine starts on Thu Dec  5 21:27:47 2024 with memory = 966.39 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #Start Track Assignment.
[12/05 21:27:47     90s] #Done with 4 horizontal wires in 3 hboxes and 9 vertical wires in 3 hboxes.
[12/05 21:27:47     90s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[12/05 21:27:47     90s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Track assignment summary:
[12/05 21:27:47     90s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/05 21:27:47     90s] #------------------------------------------------------------------------
[12/05 21:27:47     90s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal2        23.17 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal3        20.42 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/05 21:27:47     90s] #------------------------------------------------------------------------
[12/05 21:27:47     90s] # All          43.59  	  0.00% 	  0.00% 	  0.00%
[12/05 21:27:47     90s] #Complete Track Assignment.
[12/05 21:27:47     90s] #Total wire length = 43 um.
[12/05 21:27:47     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal1 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal2 = 23 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal3 = 20 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:47     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:47     90s] #Total number of vias = 32
[12/05 21:27:47     90s] #Up-Via Summary (total 32):
[12/05 21:27:47     90s] #           
[12/05 21:27:47     90s] #-----------------------
[12/05 21:27:47     90s] # metal1             24
[12/05 21:27:47     90s] # metal2              8
[12/05 21:27:47     90s] #-----------------------
[12/05 21:27:47     90s] #                    32 
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] ### track_assign design signature (9): route=146281143
[12/05 21:27:47     90s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:966.9 MB, peak:990.0 MB
[12/05 21:27:47     90s] ### Time Record (Track Assignment) is uninstalled.
[12/05 21:27:47     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.59 (MB), peak = 990.04 (MB)
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/05 21:27:47     90s] #Cpu time = 00:00:00
[12/05 21:27:47     90s] #Elapsed time = 00:00:00
[12/05 21:27:47     90s] #Increased memory = 16.29 (MB)
[12/05 21:27:47     90s] #Total memory = 966.60 (MB)
[12/05 21:27:47     90s] #Peak memory = 990.04 (MB)
[12/05 21:27:47     90s] ### Time Record (Detail Routing) is installed.
[12/05 21:27:47     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:47     90s] #
[12/05 21:27:47     90s] #Start Detail Routing..
[12/05 21:27:47     90s] #start initial detail routing ...
[12/05 21:27:47     90s] ### Design has 0 dirty nets, has valid drcs
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.00 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] #Complete Detail Routing.
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] ### Time Record (Detail Routing) is uninstalled.
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 3.23 (MB)
[12/05 21:27:48     90s] #Total memory = 969.83 (MB)
[12/05 21:27:48     90s] #Peak memory = 990.60 (MB)
[12/05 21:27:48     90s] ### Time Record (Post Route Wire Spreading) is installed.
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start Post Route wire spreading..
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start DRC checking..
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.00 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start data preparation for wire spreading...
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Data preparation is done on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### track-assign engine-init starts on Thu Dec  5 21:27:48 2024 with memory = 974.00 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:975.8 MB, peak:990.6 MB
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start Post Route Wire Spread.
[12/05 21:27:48     90s] #Done with 1 horizontal wires in 5 hboxes and 1 vertical wires in 5 hboxes.
[12/05 21:27:48     90s] #Complete Post Route Wire Spread.
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start DRC checking..
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.67 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.67 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #Post Route wire spread is done.
[12/05 21:27:48     90s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #detailRoute Statistics:
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 3.89 (MB)
[12/05 21:27:48     90s] #Total memory = 970.49 (MB)
[12/05 21:27:48     90s] #Peak memory = 990.60 (MB)
[12/05 21:27:48     90s] ### global_detail_route design signature (27): route=790072291 flt_obj=0 vio=1905142130 shield_wire=1
[12/05 21:27:48     90s] ### Time Record (DB Export) is installed.
[12/05 21:27:48     90s] ### export design design signature (28): route=790072291 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1823374899 dirty_area=0 del_dirty_area=0 cell=1140351946 placement=155778843 pin_access=1326753703 inst_pattern=1 halo=1517690114
[12/05 21:27:48     90s] ### Time Record (DB Export) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (Post Callback) is installed.
[12/05 21:27:48     90s] ### Time Record (Post Callback) is uninstalled.
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #globalDetailRoute statistics:
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 26.48 (MB)
[12/05 21:27:48     90s] #Total memory = 975.04 (MB)
[12/05 21:27:48     90s] #Peak memory = 990.60 (MB)
[12/05 21:27:48     90s] #Number of warnings = 26
[12/05 21:27:48     90s] #Total number of warnings = 33
[12/05 21:27:48     90s] #Number of fails = 0
[12/05 21:27:48     90s] #Total number of fails = 0
[12/05 21:27:48     90s] #Complete globalDetailRoute on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 21:27:48     90s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.43 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] ### Time Record (routeDesign) is uninstalled.
[12/05 21:27:48     90s] ### 
[12/05 21:27:48     90s] ###   Scalability Statistics
[12/05 21:27:48     90s] ### 
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ### 
[12/05 21:27:48     90s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 21:27:48     90s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/05 21:27:48     90s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/05 21:27:48     90s] Running Native NanoRoute ...
[12/05 21:27:48     90s] <CMD> routeDesign -globalDetail
[12/05 21:27:48     90s] ### Time Record (routeDesign) is installed.
[12/05 21:27:48     90s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.49 (MB), peak = 990.60 (MB)
[12/05 21:27:48     90s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/05 21:27:48     90s] **INFO: User settings:
[12/05 21:27:48     90s] setNanoRouteMode -drouteEndIteration                            1
[12/05 21:27:48     90s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/05 21:27:48     90s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/05 21:27:48     90s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/05 21:27:48     90s] setNanoRouteMode -routeTopRoutingLayer                          10
[12/05 21:27:48     90s] setNanoRouteMode -routeWithSiDriven                             false
[12/05 21:27:48     90s] setNanoRouteMode -routeWithTimingDriven                         false
[12/05 21:27:48     90s] setNanoRouteMode -timingEngine                                  {}
[12/05 21:27:48     90s] setExtractRCMode -engine                                        preRoute
[12/05 21:27:48     90s] setDelayCalMode -engine                                         aae
[12/05 21:27:48     90s] setDelayCalMode -ignoreNetLoad                                  false
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] #**INFO: setDesignMode -flowEffort standard
[12/05 21:27:48     90s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/05 21:27:48     90s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/05 21:27:48     90s] OPERPROF: Starting checkPlace at level 1, MEM:1208.9M
[12/05 21:27:48     90s] z: 2, totalTracks: 1
[12/05 21:27:48     90s] z: 4, totalTracks: 1
[12/05 21:27:48     90s] z: 6, totalTracks: 1
[12/05 21:27:48     90s] z: 8, totalTracks: 1
[12/05 21:27:48     90s] #spOpts: hrOri=1 hrSnap=1 
[12/05 21:27:48     90s] All LLGs are deleted
[12/05 21:27:48     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1208.9M
[12/05 21:27:48     90s] Core basic site is CoreSite
[12/05 21:27:48     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1208.9M
[12/05 21:27:48     90s] SiteArray: non-trimmed site array dimensions = 3 x 36
[12/05 21:27:48     90s] SiteArray: use 4,096 bytes
[12/05 21:27:48     90s] SiteArray: current memory after site array memory allocation 1208.9M
[12/05 21:27:48     90s] SiteArray: FP blocked sites are writable
[12/05 21:27:48     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1208.9M
[12/05 21:27:48     90s] Begin checking placement ... (start mem=1208.9M, init mem=1208.9M)
[12/05 21:27:48     90s] Begin checking exclusive groups violation ...
[12/05 21:27:48     90s] There are 0 groups to check, max #box is 0, total #box is 0
[12/05 21:27:48     90s] Finished checking exclusive groups violations. Found 0 Vio.
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] Running CheckPlace using 1 thread in normal mode...
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] ...checkPlace normal is done!
[12/05 21:27:48     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1208.9M
[12/05 21:27:48     90s] *info: Placed = 11            
[12/05 21:27:48     90s] *info: Unplaced = 0           
[12/05 21:27:48     90s] Placement Density:70.83%(48/68)
[12/05 21:27:48     90s] Placement Density (including fixed std cells):70.83%(48/68)
[12/05 21:27:48     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1208.9M
[12/05 21:27:48     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1208.9M
[12/05 21:27:48     90s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1208.9M)
[12/05 21:27:48     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.005, MEM:1208.9M
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/05 21:27:48     90s] *** Changed status on (0) nets in Clock.
[12/05 21:27:48     90s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1208.9M) ***
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] globalDetailRoute
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] ### Time Record (globalDetailRoute) is installed.
[12/05 21:27:48     90s] #Start globalDetailRoute on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (Pre Callback) is installed.
[12/05 21:27:48     90s] ### Time Record (Pre Callback) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (DB Import) is installed.
[12/05 21:27:48     90s] ### Time Record (Timing Data Generation) is installed.
[12/05 21:27:48     90s] ### Time Record (Timing Data Generation) is uninstalled.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[7] of net a[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[6] of net a[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[5] of net a[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[4] of net a[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[7] of net b[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[6] of net b[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[5] of net b[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[4] of net b[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/cin of net cin because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[7] of net sum[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[6] of net sum[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sum[5] of net sum[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/05 21:27:48     90s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/05 21:27:48     90s] #To increase the message display limit, refer to the product command reference manual.
[12/05 21:27:48     90s] ### Net info: total nets: 40
[12/05 21:27:48     90s] ### Net info: dirty nets: 0
[12/05 21:27:48     90s] ### Net info: marked as disconnected nets: 0
[12/05 21:27:48     90s] #num needed restored net=0
[12/05 21:27:48     90s] #need_extraction net=0 (total=40)
[12/05 21:27:48     90s] ### Net info: fully routed nets: 13
[12/05 21:27:48     90s] ### Net info: trivial (< 2 pins) nets: 27
[12/05 21:27:48     90s] ### Net info: unrouted nets: 0
[12/05 21:27:48     90s] ### Net info: re-extraction nets: 0
[12/05 21:27:48     90s] ### Net info: ignored nets: 0
[12/05 21:27:48     90s] ### Net info: skip routing nets: 0
[12/05 21:27:48     90s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[12/05 21:27:48     90s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/05 21:27:48     90s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[12/05 21:27:48     90s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[12/05 21:27:48     90s] ### import design signature (29): route=1582750830 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=441467745 dirty_area=0 del_dirty_area=0 cell=1140351946 placement=155778843 pin_access=1326753703 inst_pattern=1 halo=0
[12/05 21:27:48     90s] ### Time Record (DB Import) is uninstalled.
[12/05 21:27:48     90s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/05 21:27:48     90s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a416ce177fc42b122ba00a582b97b869a4d491
[12/05 21:27:48     90s] #       6c67e0dfe381a5286d92f91e9d7defdd6afdf5b20346f8c8e53672947b0eaf3be2a8496d
[12/05 21:27:48     90s] #       7929f813e13e973e9fd9fd6afdf6fe41540187a2f5c9352e6c60882e407429b5be79f823
[12/05 21:27:48     90s] #       5ac1d176d14171e8fb6e03f58fb7e7f61b6a77b44397fe71410478bba329f1b2e388c97f
[12/05 21:27:48     90s] #       2f218561e6ab998b455ca9455cf3255c18353da0d43352509598da4f3606d8a96d4e0c8a
[12/05 21:27:48     90s] #       9842ae8c3b9d876031595fdb5067ebfc70be260998efbdbba94c7519f9d8ed6099ef6be2
[12/05 21:27:48     90s] #       1c0865359904a1e2339091c0aec670f70bd9ebf5fc
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:48     90s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a416ec8b9f2b122ba00a582b43dc3452ea48b6
[12/05 21:27:48     90s] #       33f0efb1104b515a27f37dbaf76afdf1b40382f49e896d6454ec193cef90518572cb6ace
[12/05 21:27:48     90s] #       1e90ee73e8fd91dcaed62faf6f881a18549d4fae756103637401a24ba9f3eddd1f51120e
[12/05 21:27:48     90s] #       b68f0eaacf61e837d07c7b7beabea071073bf6e91fe78840af6734353dcf386172ef35a4
[12/05 21:27:48     90s] #       30ceac9a395fc4a55cc4155bc2b991e501859ab105a979e93ed91820c7ae3d12a8620a39
[12/05 21:27:48     90s] #       32ed541e82c4647d634393adf3e3e99244207ef0eeaad22ce7fb9da050d8e8f3db4c3d19
[12/05 21:27:48     90s] #       adf32316fe06a9d0c59521956c063202c8c5b66f7e005d5402ba
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (Global Routing) is installed.
[12/05 21:27:48     90s] ### Time Record (Global Routing) is uninstalled.
[12/05 21:27:48     90s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[12/05 21:27:48     90s] #Total number of routable nets = 13.
[12/05 21:27:48     90s] #Total number of nets in the design = 40.
[12/05 21:27:48     90s] #13 routable nets have routed wires.
[12/05 21:27:48     90s] #No nets have been global routed.
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:48     90s] #Start routing data preparation on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Minimum voltage of a net in the design = 0.000.
[12/05 21:27:48     90s] #Maximum voltage of a net in the design = 3.300.
[12/05 21:27:48     90s] #Voltage range [0.000 - 3.300] has 35 nets.
[12/05 21:27:48     90s] #Voltage range [0.000 - 0.000] has 5 nets.
[12/05 21:27:48     90s] ### Time Record (Cell Pin Access) is installed.
[12/05 21:27:48     90s] #Rebuild pin access data for design.
[12/05 21:27:48     90s] #Initial pin access analysis.
[12/05 21:27:48     90s] #Detail pin access analysis.
[12/05 21:27:48     90s] ### Time Record (Cell Pin Access) is uninstalled.
[12/05 21:27:48     90s] # metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/05 21:27:48     90s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14500
[12/05 21:27:48     90s] # metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[12/05 21:27:48     90s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/05 21:27:48     90s] # metal5       H   Track-Pitch = 0.28500    Line-2-Via Pitch = 0.28000
[12/05 21:27:48     90s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[12/05 21:27:48     90s] # metal7       H   Track-Pitch = 0.95000    Line-2-Via Pitch = 0.80000
[12/05 21:27:48     90s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[12/05 21:27:48     90s] # metal9       H   Track-Pitch = 1.71000    Line-2-Via Pitch = 1.60000
[12/05 21:27:48     90s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[12/05 21:27:48     90s] #Monitoring time of adding inner blkg by smac
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.34 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #Regenerating Ggrids automatically.
[12/05 21:27:48     90s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.19000.
[12/05 21:27:48     90s] #Using automatically generated G-grids.
[12/05 21:27:48     90s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/05 21:27:48     90s] #Done routing data preparation.
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.54 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Finished routing data preparation on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 7.98 (MB)
[12/05 21:27:48     90s] #Total memory = 983.54 (MB)
[12/05 21:27:48     90s] #Peak memory = 1012.91 (MB)
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (Global Routing) is installed.
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start global routing on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start global routing initialization on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #WARNING (NRGR-22) Design is already detail routed.
[12/05 21:27:48     90s] ### Time Record (Global Routing) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is installed.
[12/05 21:27:48     90s] ### Time Record (Data Preparation) is uninstalled.
[12/05 21:27:48     90s] ### track-assign external-init starts on Thu Dec  5 21:27:48 2024 with memory = 983.54 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] ### Time Record (Track Assignment) is installed.
[12/05 21:27:48     90s] ### Time Record (Track Assignment) is uninstalled.
[12/05 21:27:48     90s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:983.5 MB, peak:1012.9 MB
[12/05 21:27:48     90s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 8.05 (MB)
[12/05 21:27:48     90s] #Total memory = 983.54 (MB)
[12/05 21:27:48     90s] #Peak memory = 1012.91 (MB)
[12/05 21:27:48     90s] ### Time Record (Detail Routing) is installed.
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start Detail Routing..
[12/05 21:27:48     90s] #start 1st optimization iteration ...
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.78 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #Complete Detail Routing.
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] ### Time Record (Detail Routing) is uninstalled.
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 0.05 (MB)
[12/05 21:27:48     90s] #Total memory = 983.60 (MB)
[12/05 21:27:48     90s] #Peak memory = 1012.91 (MB)
[12/05 21:27:48     90s] ### Time Record (Post Route Wire Spreading) is installed.
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start Post Route wire spreading..
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start DRC checking..
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.36 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start data preparation for wire spreading...
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Data preparation is done on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### track-assign engine-init starts on Thu Dec  5 21:27:48 2024 with memory = 987.36 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:989.2 MB, peak:1012.9 MB
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start Post Route Wire Spread.
[12/05 21:27:48     90s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
[12/05 21:27:48     90s] #Complete Post Route Wire Spread.
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### drc_pitch = 3360 ( 1.68000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #Start DRC checking..
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 988.00 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #   number of violations = 0
[12/05 21:27:48     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 988.00 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] #CELL_VIEW Sumador_BK,init has no DRC violation.
[12/05 21:27:48     90s] #Total number of DRC violations = 0
[12/05 21:27:48     90s] #Post Route wire spread is done.
[12/05 21:27:48     90s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/05 21:27:48     90s] #Total wire length = 36 um.
[12/05 21:27:48     90s] #Total half perimeter of net bounding box = 53 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal1 = 3 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal2 = 17 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal3 = 16 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal4 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal5 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal6 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal7 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal8 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal9 = 0 um.
[12/05 21:27:48     90s] #Total wire length on LAYER metal10 = 0 um.
[12/05 21:27:48     90s] #Total number of vias = 32
[12/05 21:27:48     90s] #Up-Via Summary (total 32):
[12/05 21:27:48     90s] #           
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] # metal1             26
[12/05 21:27:48     90s] # metal2              6
[12/05 21:27:48     90s] #-----------------------
[12/05 21:27:48     90s] #                    32 
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #detailRoute Statistics:
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 0.28 (MB)
[12/05 21:27:48     90s] #Total memory = 983.82 (MB)
[12/05 21:27:48     90s] #Peak memory = 1012.91 (MB)
[12/05 21:27:48     90s] ### global_detail_route design signature (48): route=1514187659 flt_obj=0 vio=1905142130 shield_wire=1
[12/05 21:27:48     90s] ### Time Record (DB Export) is installed.
[12/05 21:27:48     90s] ### export design design signature (49): route=1514187659 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1608186873 dirty_area=0 del_dirty_area=0 cell=1140351946 placement=155778843 pin_access=1326753703 inst_pattern=1 halo=1517690114
[12/05 21:27:48     90s] ### Time Record (DB Export) is uninstalled.
[12/05 21:27:48     90s] ### Time Record (Post Callback) is installed.
[12/05 21:27:48     90s] ### Time Record (Post Callback) is uninstalled.
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] #globalDetailRoute statistics:
[12/05 21:27:48     90s] #Cpu time = 00:00:00
[12/05 21:27:48     90s] #Elapsed time = 00:00:00
[12/05 21:27:48     90s] #Increased memory = 4.41 (MB)
[12/05 21:27:48     90s] #Total memory = 979.14 (MB)
[12/05 21:27:48     90s] #Peak memory = 1012.91 (MB)
[12/05 21:27:48     90s] #Number of warnings = 26
[12/05 21:27:48     90s] #Total number of warnings = 60
[12/05 21:27:48     90s] #Number of fails = 0
[12/05 21:27:48     90s] #Total number of fails = 0
[12/05 21:27:48     90s] #Complete globalDetailRoute on Thu Dec  5 21:27:48 2024
[12/05 21:27:48     90s] #
[12/05 21:27:48     90s] ### Time Record (globalDetailRoute) is uninstalled.
[12/05 21:27:48     90s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.27 (MB), peak = 1012.91 (MB)
[12/05 21:27:48     90s] *** Message Summary: 0 warning(s), 0 error(s)
[12/05 21:27:48     90s] 
[12/05 21:27:48     90s] ### Time Record (routeDesign) is uninstalled.
[12/05 21:27:48     90s] ### 
[12/05 21:27:48     90s] ###   Scalability Statistics
[12/05 21:27:48     90s] ### 
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/05 21:27:48     90s] ### --------------------------------+----------------+----------------+----------------+
[12/05 21:27:48     90s] ### 
[12/05 21:28:24     93s] <CMD> getFillerMode -quiet
[12/05 21:28:37     94s] **ERROR: (IMPSYT-16284):	Enter a filler cell name.
[12/05 21:29:09    100s] <CMD> addFiller -cell FILL -prefix FILLER -markFixed
[12/05 21:29:09    100s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[12/05 21:29:09    100s] operations, such as antenna fixing, may fail due to fillers being marked 
[12/05 21:29:09    100s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[12/05 21:29:09    100s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/05 21:29:09    100s] Type 'man IMPSP-5217' for more detail.
[12/05 21:29:09    100s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1222.1M
[12/05 21:29:09    100s] z: 2, totalTracks: 1
[12/05 21:29:09    100s] z: 4, totalTracks: 1
[12/05 21:29:09    100s] z: 6, totalTracks: 1
[12/05 21:29:09    100s] z: 8, totalTracks: 1
[12/05 21:29:09    100s] #spOpts: hrOri=1 hrSnap=1 
[12/05 21:29:09    100s] All LLGs are deleted
[12/05 21:29:09    100s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1222.1M
[12/05 21:29:09    100s] Core basic site is CoreSite
[12/05 21:29:09    100s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[12/05 21:29:09    100s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1222.1M
[12/05 21:29:09    100s] SiteArray: non-trimmed site array dimensions = 3 x 36
[12/05 21:29:09    100s] SiteArray: use 4,096 bytes
[12/05 21:29:09    100s] SiteArray: current memory after site array memory allocation 1222.1M
[12/05 21:29:09    100s] SiteArray: FP blocked sites are writable
[12/05 21:29:09    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/05 21:29:09    100s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1222.1M
[12/05 21:29:09    100s] Process 76 wires and vias for routing blockage and capacity analysis
[12/05 21:29:09    100s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.001, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1222.1M
[12/05 21:29:09    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1222.1MB).
[12/05 21:29:09    100s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.003, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1222.1M
[12/05 21:29:09    100s]   Signal wire search tree: 76 elements. (cpu=0:00:00.0, mem=0.0M)
[12/05 21:29:09    100s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1222.1M
[12/05 21:29:09    100s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1222.1M
[12/05 21:29:09    100s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/05 21:29:09    100s] AddFiller main function time CPU:0.007, REAL:0.027
[12/05 21:29:09    100s] Filler instance commit time CPU:0.000, REAL:0.000
[12/05 21:29:09    100s] *INFO: Adding fillers to top-module.
[12/05 21:29:09    100s] *INFO:   Added 17 filler insts (cell FILL / prefix FILLER).
[12/05 21:29:09    100s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.027, MEM:1238.1M
[12/05 21:29:09    100s] *INFO: Total 17 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/05 21:29:09    100s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.027, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1238.1M
[12/05 21:29:09    100s] For 17 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/05 21:29:09    100s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.028, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.028, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1238.1M
[12/05 21:29:09    100s] All LLGs are deleted
[12/05 21:29:09    100s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1238.1M
[12/05 21:29:09    100s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:1229.1M
[12/05 21:29:09    100s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.020, REAL:0.035, MEM:1229.1M
[12/05 21:29:16    100s] <CMD> selectWire 50.5650 146.6350 163.4700 154.6350 1 gnd
[12/05 21:33:44    127s] <CMD> streamOut fsm1.gds -mapFile streamOut.map -libName DesignLib -merge { Sumador_BK/functional/INVX1.gds Sumador_BK/functional/NAND2X1.gds } -units 2000 -mode ALL
[12/05 21:33:44    127s] Merge file: Sumador_BK/functional/INVX1.gds has version number: 5
[12/05 21:33:44    127s] Merge file: Sumador_BK/functional/NAND2X1.gds has version number: 5
[12/05 21:33:44    127s] Parse flat map file...
[12/05 21:33:44    127s] Writing GDSII file ...
[12/05 21:33:44    127s] 	****** db unit per micron = 2000 ******
[12/05 21:33:44    127s] 	****** output gds2 file unit per micron = 2000 ******
[12/05 21:33:44    127s] 	****** unit scaling factor = 1 ******
[12/05 21:33:44    127s] Output for instance
[12/05 21:33:44    127s] Output for bump
[12/05 21:33:44    127s] Output for physical terminals
[12/05 21:33:44    127s] Output for logical terminals
[12/05 21:33:44    127s] Output for regular nets
[12/05 21:33:44    127s] Output for special nets and metal fills
[12/05 21:33:44    127s] Output for via structure generation total number 6
[12/05 21:33:44    127s] Statistics for GDS generated (version 5)
[12/05 21:33:44    127s] ----------------------------------------
[12/05 21:33:44    127s] Stream Out Layer Mapping Information:
[12/05 21:33:44    127s] GDS Layer Number          GDS Layer Name
[12/05 21:33:44    127s] ----------------------------------------
[12/05 21:33:44    127s]     212                             COMP
[12/05 21:33:44    127s]     213                          DIEAREA
[12/05 21:33:44    127s]     202                          metal10
[12/05 21:33:44    127s]     200                          metal10
[12/05 21:33:44    127s]     199                          metal10
[12/05 21:33:44    127s]     198                          metal10
[12/05 21:33:44    127s]     197                          metal10
[12/05 21:33:44    127s]     196                             via9
[12/05 21:33:44    127s]     195                             via9
[12/05 21:33:44    127s]     191                             via9
[12/05 21:33:44    127s]     181                           metal9
[12/05 21:33:44    127s]     179                           metal9
[12/05 21:33:44    127s]     178                           metal9
[12/05 21:33:44    127s]     177                           metal9
[12/05 21:33:44    127s]     176                           metal9
[12/05 21:33:44    127s]     175                             via8
[12/05 21:33:44    127s]     174                             via8
[12/05 21:33:44    127s]     170                             via8
[12/05 21:33:44    127s]     160                           metal8
[12/05 21:33:44    127s]     158                           metal8
[12/05 21:33:44    127s]     157                           metal8
[12/05 21:33:44    127s]     156                           metal8
[12/05 21:33:44    127s]     155                           metal8
[12/05 21:33:44    127s]     154                             via7
[12/05 21:33:44    127s]     153                             via7
[12/05 21:33:44    127s]     149                             via7
[12/05 21:33:44    127s]     139                           metal7
[12/05 21:33:44    127s]     137                           metal7
[12/05 21:33:44    127s]     136                           metal7
[12/05 21:33:44    127s]     135                           metal7
[12/05 21:33:44    127s]     134                           metal7
[12/05 21:33:44    127s]     133                             via6
[12/05 21:33:44    127s]     132                             via6
[12/05 21:33:44    127s]     131                             via6
[12/05 21:33:44    127s]     130                             via6
[12/05 21:33:44    127s]     129                             via6
[12/05 21:33:44    127s]     128                             via6
[12/05 21:33:44    127s]     127                             via6
[12/05 21:33:44    127s]     122                           metal6
[12/05 21:33:44    127s]     121                           metal6
[12/05 21:33:44    127s]     120                           metal6
[12/05 21:33:44    127s]     119                           metal6
[12/05 21:33:44    127s]     118                           metal6
[12/05 21:33:44    127s]     117                           metal6
[12/05 21:33:44    127s]     53                            metal3
[12/05 21:33:44    127s]     52                            metal3
[12/05 21:33:44    127s]     185                           metal9
[12/05 21:33:44    127s]     48                              via2
[12/05 21:33:44    127s]     29                            metal2
[12/05 21:33:44    127s]     180                           metal9
[12/05 21:33:44    127s]     47                              via2
[12/05 21:33:44    127s]     182                           metal9
[12/05 21:33:44    127s]     44                              via2
[12/05 21:33:44    127s]     43                              via2
[12/05 21:33:44    127s]     172                             via8
[12/05 21:33:44    127s]     38                            metal2
[12/05 21:33:44    127s]     95                            metal5
[12/05 21:33:44    127s]     36                            metal2
[12/05 21:33:44    127s]     93                            metal5
[12/05 21:33:44    127s]     112                             via5
[12/05 21:33:44    127s]     32                            metal2
[12/05 21:33:44    127s]     54                            metal3
[12/05 21:33:44    127s]     31                            metal2
[12/05 21:33:44    127s]     107                             via5
[12/05 21:33:44    127s]     30                            metal2
[12/05 21:33:44    127s]     49                              via2
[12/05 21:33:44    127s]     106                             via5
[12/05 21:33:44    127s]     164                           metal8
[12/05 21:33:44    127s]     27                              via1
[12/05 21:33:44    127s]     8                             metal1
[12/05 21:33:44    127s]     33                            metal2
[12/05 21:33:44    127s]     109                             via5
[12/05 21:33:44    127s]     10                            metal1
[12/05 21:33:44    127s]     86                              via4
[12/05 21:33:44    127s]     50                            metal3
[12/05 21:33:44    127s]     206                          metal10
[12/05 21:33:44    127s]     69                              via3
[12/05 21:33:44    127s]     143                           metal7
[12/05 21:33:44    127s]     6                            contact
[12/05 21:33:44    127s]     169                             via8
[12/05 21:33:44    127s]     35                            metal2
[12/05 21:33:44    127s]     141                           metal7
[12/05 21:33:44    127s]     3                            contact
[12/05 21:33:44    127s]     51                            metal3
[12/05 21:33:44    127s]     70                              via3
[12/05 21:33:44    127s]     7                            contact
[12/05 21:33:44    127s]     64                              via3
[12/05 21:33:44    127s]     173                             via8
[12/05 21:33:44    127s]     34                            metal2
[12/05 21:33:44    127s]     92                            metal5
[12/05 21:33:44    127s]     111                             via5
[12/05 21:33:44    127s]     11                            metal1
[12/05 21:33:44    127s]     9                             metal1
[12/05 21:33:44    127s]     28                              via1
[12/05 21:33:44    127s]     85                              via4
[12/05 21:33:44    127s]     142                           metal7
[12/05 21:33:44    127s]     4                            contact
[12/05 21:33:44    127s]     138                           metal7
[12/05 21:33:44    127s]     5                            contact
[12/05 21:33:44    127s]     12                            metal1
[12/05 21:33:44    127s]     88                              via4
[12/05 21:33:44    127s]     183                           metal9
[12/05 21:33:44    127s]     45                              via2
[12/05 21:33:44    127s]     22                              via1
[12/05 21:33:44    127s]     152                             via7
[12/05 21:33:44    127s]     13                            metal1
[12/05 21:33:44    127s]     71                            metal4
[12/05 21:33:44    127s]     90                              via4
[12/05 21:33:44    127s]     184                           metal9
[12/05 21:33:44    127s]     46                              via2
[12/05 21:33:44    127s]     161                           metal8
[12/05 21:33:44    127s]     23                              via1
[12/05 21:33:44    127s]     171                             via8
[12/05 21:33:44    127s]     37                            metal2
[12/05 21:33:44    127s]     94                            metal5
[12/05 21:33:44    127s]     148                             via7
[12/05 21:33:44    127s]     14                            metal1
[12/05 21:33:44    127s]     15                            metal1
[12/05 21:33:44    127s]     72                            metal4
[12/05 21:33:44    127s]     91                              via4
[12/05 21:33:44    127s]     150                             via7
[12/05 21:33:44    127s]     16                            metal1
[12/05 21:33:44    127s]     73                            metal4
[12/05 21:33:44    127s]     159                           metal8
[12/05 21:33:44    127s]     26                              via1
[12/05 21:33:44    127s]     151                             via7
[12/05 21:33:44    127s]     17                            metal1
[12/05 21:33:44    127s]     74                            metal4
[12/05 21:33:44    127s]     1                            contact
[12/05 21:33:44    127s]     162                           metal8
[12/05 21:33:44    127s]     24                              via1
[12/05 21:33:44    127s]     140                           metal7
[12/05 21:33:44    127s]     2                            contact
[12/05 21:33:44    127s]     163                           metal8
[12/05 21:33:44    127s]     25                              via1
[12/05 21:33:44    127s]     194                             via9
[12/05 21:33:44    127s]     55                            metal3
[12/05 21:33:44    127s]     113                           metal6
[12/05 21:33:44    127s]     190                             via9
[12/05 21:33:44    127s]     56                            metal3
[12/05 21:33:44    127s]     57                            metal3
[12/05 21:33:44    127s]     114                           metal6
[12/05 21:33:44    127s]     192                             via9
[12/05 21:33:44    127s]     58                            metal3
[12/05 21:33:44    127s]     115                           metal6
[12/05 21:33:44    127s]     193                             via9
[12/05 21:33:44    127s]     59                            metal3
[12/05 21:33:44    127s]     116                           metal6
[12/05 21:33:44    127s]     203                          metal10
[12/05 21:33:44    127s]     65                              via3
[12/05 21:33:44    127s]     204                          metal10
[12/05 21:33:44    127s]     66                              via3
[12/05 21:33:44    127s]     205                          metal10
[12/05 21:33:44    127s]     67                              via3
[12/05 21:33:44    127s]     201                          metal10
[12/05 21:33:44    127s]     68                              via3
[12/05 21:33:44    127s]     75                            metal4
[12/05 21:33:44    127s]     76                            metal4
[12/05 21:33:44    127s]     77                            metal4
[12/05 21:33:44    127s]     78                            metal4
[12/05 21:33:44    127s]     79                            metal4
[12/05 21:33:44    127s]     80                            metal4
[12/05 21:33:44    127s]     87                              via4
[12/05 21:33:44    127s]     89                              via4
[12/05 21:33:44    127s]     96                            metal5
[12/05 21:33:44    127s]     97                            metal5
[12/05 21:33:44    127s]     98                            metal5
[12/05 21:33:44    127s]     99                            metal5
[12/05 21:33:44    127s]     100                           metal5
[12/05 21:33:44    127s]     101                           metal5
[12/05 21:33:44    127s]     108                             via5
[12/05 21:33:44    127s]     110                             via5
[12/05 21:33:44    127s]     210                          metal10
[12/05 21:33:44    127s]     209                          metal10
[12/05 21:33:44    127s]     208                          metal10
[12/05 21:33:44    127s]     207                          metal10
[12/05 21:33:44    127s]     189                           metal9
[12/05 21:33:44    127s]     188                           metal9
[12/05 21:33:44    127s]     187                           metal9
[12/05 21:33:44    127s]     186                           metal9
[12/05 21:33:44    127s]     168                           metal8
[12/05 21:33:44    127s]     167                           metal8
[12/05 21:33:44    127s]     166                           metal8
[12/05 21:33:44    127s]     165                           metal8
[12/05 21:33:44    127s]     147                           metal7
[12/05 21:33:44    127s]     146                           metal7
[12/05 21:33:44    127s]     145                           metal7
[12/05 21:33:44    127s]     144                           metal7
[12/05 21:33:44    127s]     63                            metal3
[12/05 21:33:44    127s]     62                            metal3
[12/05 21:33:44    127s]     39                            metal2
[12/05 21:33:44    127s]     105                           metal5
[12/05 21:33:44    127s]     103                           metal5
[12/05 21:33:44    127s]     42                            metal2
[12/05 21:33:44    127s]     41                            metal2
[12/05 21:33:44    127s]     40                            metal2
[12/05 21:33:44    127s]     18                            metal1
[12/05 21:33:44    127s]     20                            metal1
[12/05 21:33:44    127s]     60                            metal3
[12/05 21:33:44    127s]     61                            metal3
[12/05 21:33:44    127s]     102                           metal5
[12/05 21:33:44    127s]     21                            metal1
[12/05 21:33:44    127s]     19                            metal1
[12/05 21:33:44    127s]     81                            metal4
[12/05 21:33:44    127s]     104                           metal5
[12/05 21:33:44    127s]     82                            metal4
[12/05 21:33:44    127s]     83                            metal4
[12/05 21:33:44    127s]     84                            metal4
[12/05 21:33:44    127s]     123                           metal6
[12/05 21:33:44    127s]     124                           metal6
[12/05 21:33:44    127s]     125                           metal6
[12/05 21:33:44    127s]     126                           metal6
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Stream Out Information Processed for GDS version 5:
[12/05 21:33:44    127s] Units: 2000 DBU
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Object                             Count
[12/05 21:33:44    127s] ----------------------------------------
[12/05 21:33:44    127s] Instances                             28
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Ports/Pins                             0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Nets                                  44
[12/05 21:33:44    127s]     metal layer metal1                 7
[12/05 21:33:44    127s]     metal layer metal2                30
[12/05 21:33:44    127s]     metal layer metal3                 7
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s]     Via Instances                     32
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Special Nets                           8
[12/05 21:33:44    127s]     metal layer metal1                 4
[12/05 21:33:44    127s]     metal layer metal2                 4
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s]     Via Instances                      8
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Metal Fills                            0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s]     Via Instances                      0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Metal FillOPCs                         0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s]     Via Instances                      0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Metal FillDRCs                         0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s]     Via Instances                      0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Text                                  29
[12/05 21:33:44    127s]     metal layer metal1                15
[12/05 21:33:44    127s]     metal layer metal2                13
[12/05 21:33:44    127s]     metal layer metal3                 1
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Blockages                              0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Custom Text                            0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Custom Box                             0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Trim Metal                             0
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] Scanning GDS file Sumador_BK/functional/INVX1.gds to register cell name ......
[12/05 21:33:44    127s] Scanning GDS file Sumador_BK/functional/NAND2X1.gds to register cell name ......
[12/05 21:33:44    127s] Merging GDS file Sumador_BK/functional/INVX1.gds ......
[12/05 21:33:44    127s] 	****** Merge file: Sumador_BK/functional/INVX1.gds has version number: 5.
[12/05 21:33:44    127s] 	****** Merge file: Sumador_BK/functional/INVX1.gds has units: 1000 per micron.
[12/05 21:33:44    127s] 	****** unit scaling factor = 2 ******
[12/05 21:33:44    127s] Merging GDS file Sumador_BK/functional/NAND2X1.gds ......
[12/05 21:33:44    127s] 	****** Merge file: Sumador_BK/functional/NAND2X1.gds has version number: 5.
[12/05 21:33:44    127s] 	****** Merge file: Sumador_BK/functional/NAND2X1.gds has units: 1000 per micron.
[12/05 21:33:44    127s] 	****** unit scaling factor = 2 ******
[12/05 21:33:44    127s] **WARN: (IMPOGDS-217):	Master cell: HAX1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[12/05 21:33:44    127s] **WARN: (IMPOGDS-217):	Master cell: XNOR2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[12/05 21:33:44    127s] **WARN: (IMPOGDS-217):	Master cell: OR2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[12/05 21:33:44    127s] **WARN: (IMPOGDS-217):	Master cell: FILL not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[12/05 21:33:44    127s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 4
[12/05 21:33:44    127s] 
[12/05 21:33:44    127s] ######Streamout is finished!
[12/05 21:33:56    128s] <CMD> deselectAll
[12/05 21:34:03    129s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec  5 21:34:03 2024
  Total CPU time:     0:02:10
  Total real time:    0:19:01
  Peak memory (main): 1008.44MB

[12/05 21:34:03    129s] 
[12/05 21:34:03    129s] *** Memory Usage v#1 (Current mem = 1249.625M, initial mem = 284.363M) ***
[12/05 21:34:03    129s] 
[12/05 21:34:03    129s] *** Summary of all messages that are not suppressed in this session:
[12/05 21:34:03    129s] Severity  ID               Count  Summary                                  
[12/05 21:34:03    129s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[12/05 21:34:03    129s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/05 21:34:03    129s] WARNING   IMPOGDS-217          4  Master cell: %s not found in merged file...
[12/05 21:34:03    129s] WARNING   IMPOGDS-218          1  Number of master cells not found after m...
[12/05 21:34:03    129s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/05 21:34:03    129s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[12/05 21:34:03    129s] ERROR     IMPSYT-16284         2  Enter a filler cell name.                
[12/05 21:34:03    129s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/05 21:34:03    129s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/05 21:34:03    129s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/05 21:34:03    129s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/05 21:34:03    129s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/05 21:34:03    129s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[12/05 21:34:03    129s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/05 21:34:03    129s] *** Message Summary: 16 warning(s), 4 error(s)
[12/05 21:34:03    129s] 
[12/05 21:34:03    129s] --- Ending "Innovus" (totcpu=0:02:10, real=0:19:00, mem=1249.6M) ---
