# Asynchronous-FIFO-Design
Design of Asynchronous FIFO in Verilog
