$date
	Sat Oct 22 23:36:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#423399
b110 !
1"
#423402
b110 &
b110 %
1$
#423403
0"
#423406
b11 &
b11 %
#423410
b1010 &
b1010 %
#423414
b101 &
b101 %
#423418
b10000 &
b10000 %
#423422
b1000 &
b1000 %
#423426
b100 &
b100 %
#423430
b10 &
b10 %
#423434
b1 &
b1 %
1#
#423438
b0 &
0#
b0 %
0$
#1452711
b11 !
1"
#1452714
b11 &
b11 %
1$
#1452715
0"
#1452718
b1010 &
b1010 %
#1452722
b101 &
b101 %
#1452726
b10000 &
b10000 %
#1452730
b1000 &
b1000 %
#1452734
b100 &
b100 %
#1452738
b10 &
b10 %
#1452742
b1 &
1#
b1 %
#1452746
b0 &
b0 %
0#
0$
#2451602
b11010 &
b11010 %
1$
b11010 !
1"
#2451603
0"
#2451606
b1101 &
b1101 %
#2451610
b101000 &
b101000 %
#2451614
b10100 &
b10100 %
#2451618
b1010 &
b1010 %
#2451622
b101 &
b101 %
#2451626
b10000 &
b10000 %
#2451630
b1000 &
b1000 %
#2451634
b100 &
b100 %
#2451638
b10 &
b10 %
#2451642
b1 &
b1 %
1#
#2451646
b0 &
0#
b0 %
0$
#4500012
