
AVRASM ver. 2.1.30  D:\Bahareh\Semester 8\Files\Microprocessor Lab\Microprocessor\Session 5\Software\List\HW5.asm Sun Apr 14 13:47:45 2024

D:\Bahareh\Semester 8\Files\Microprocessor Lab\Microprocessor\Session 5\Software\List\HW5.asm(1072): warning: Register r4 already defined by the .DEF directive
D:\Bahareh\Semester 8\Files\Microprocessor Lab\Microprocessor\Session 5\Software\List\HW5.asm(1073): warning: Register r6 already defined by the .DEF directive
D:\Bahareh\Semester 8\Files\Microprocessor Lab\Microprocessor\Session 5\Software\List\HW5.asm(1074): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2143
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _s=R4
                 	.DEF _col=R6
                 	.DEF _timer=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0055 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x3:
00002a 0000
00002b 0000
00002c 0000
00002d 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00002e 0000
00002f 0000
000030 0000
000031 127c      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x7C,0x12
000032 1211
000033 007c
000034 0000
000035 7f00      	.DB  0x11,0x12,0x7C,0x0,0x0,0x0,0x0,0x7F
000036 4949
000037 3649
000038 0000
000039 3e00      	.DB  0x49,0x49,0x49,0x36,0x0,0x0,0x0,0x3E
00003a 4141
00003b 2241
00003c 0000
00003d 7f00      	.DB  0x41,0x41,0x41,0x22,0x0,0x0,0x0,0x7F
00003e 4141
00003f 3e41
000040 0000
000041 0000      	.DB  0x41,0x41,0x41,0x3E,0x0,0x0,0x0,0x0
000042 7f00
000043 4949
000044 4949
000045 0000      	.DB  0x0,0x7F,0x49,0x49,0x49,0x49,0x0,0x0
000046 0000
000047 7f00
000048 0909
D:\Bahareh\Semester 8\Files\Microprocessor Lab\Microprocessor\Session 5\Software\List\HW5.asm(1113): warning: .cseg .db misalignment - padding zero byte
000049 0009      	.DB  0x0,0x0,0x0,0x7F,0x9,0x9,0x9
                 _0x4:
00004a 0201
00004b 0804
00004c 2010
00004d 8040      	.DB  0x1,0x2,0x4,0x8,0x10,0x20,0x40,0x80
                 
                 __GLOBAL_INI_TBL:
00004e 003f      	.DW  0x3F
00004f 0260      	.DW  _CODE
000050 0054      	.DW  _0x3*2
                 
000051 0008      	.DW  0x08
000052 02ae      	.DW  _PORT
000053 0094      	.DW  _0x4*2
                 
                 _0xFFFFFFFF:
000054 0000      	.DW  0
                 
                 __RESET:
000055 94f8      	CLI
000056 27ee      	CLR  R30
000057 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000058 e0f1      	LDI  R31,1
000059 bffb      	OUT  GICR,R31
00005a bfeb      	OUT  GICR,R30
00005b bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00005c e1f8      	LDI  R31,0x18
00005d bdf1      	OUT  WDTCR,R31
00005e bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00005f e08d      	LDI  R24,(14-2)+1
000060 e0a2      	LDI  R26,2
000061 27bb      	CLR  R27
                 __CLEAR_REG:
000062 93ed      	ST   X+,R30
000063 958a      	DEC  R24
000064 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000065 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000066 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000067 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000068 93ed      	ST   X+,R30
000069 9701      	SBIW R24,1
00006a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00006b e9ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006d 9185      	LPM  R24,Z+
00006e 9195      	LPM  R25,Z+
00006f 9700      	SBIW R24,0
000070 f061      	BREQ __GLOBAL_INI_END
000071 91a5      	LPM  R26,Z+
000072 91b5      	LPM  R27,Z+
000073 9005      	LPM  R0,Z+
000074 9015      	LPM  R1,Z+
000075 01bf      	MOVW R22,R30
000076 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000077 9005      	LPM  R0,Z+
000078 920d      	ST   X+,R0
000079 9701      	SBIW R24,1
00007a f7e1      	BRNE __GLOBAL_INI_LOOP
00007b 01fb      	MOVW R30,R22
00007c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007e bfed      	OUT  SPL,R30
00007f e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000080 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000081 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000082 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000083 940c 0085 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 4/14/2024
                 ;Author  : kavousi.b99@gmail.com  - Bahareh Kavousi nejad - 99431217
                 ;Company : IUST
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;// Bahareh Kavousi nejad - 99431217
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;unsigned char CODE[]= {
                 ;    0x00,    //    0002        . . . . . . . .
                 ;    0x00,    //    0003        . . . . . . . .
                 ;    0x00,    //    0004        . . . . . . . .
                 ;    0x00,    //    0005        . . . . . . . .
                 ;    0x00,    //    0006        . . . . . . . .
                 ;    0x00,    //    0007        . . . . . . . .
                 ;    0x00,    //    0008        . . . . . . . .
                 ;    0x00,    //    0002        . . . . . . . .
                 ;    0x00,    //    0003        . . . . . . . .
                 ;    0x00,    //    0004        . . . . . . . .
                 ;    0x00,    //    0005        . . . . . . . .
                 ;    0x00,    //    0006        . . . . . . . .
                 ;    0x00,    //    0007        . . . . . . . .
                 ;    0x00,    //    0008        . . . . . . . .
                 ;    0x7C,    //    0009        . # # # # # . .
                 ;    0x12,    //    000A        . . . # . . # .
                 ;    0x11,    //    000B        . . . # . . . #
                 ;    0x12,    //    000C        . . . # . . # .
                 ;    0x7C,    //    000D        . # # # # # . .
                 ;    0x00,    //    000E        . . . . . . . .
                 ;    0x00,    //    000F        . . . . . . . .
                 ;    0x00,    //    0010        . . . . . . . .
                 ;    0x00,    //    0011        . . . . . . . .
                 ;    0x7F,    //    0012        . # # # # # # #
                 ;    0x49,    //    0013        . # . . # . . #
                 ;    0x49,    //    0014        . # . . # . . #
                 ;    0x49,    //    0015        . # . . # . . #
                 ;    0x36,    //    0016        . . # # . # # .
                 ;    0x00,    //    0017        . . . . . . . .
                 ;    0x00,    //    0018        . . . . . . . .
                 ;    0x00,    //    0019        . . . . . . . .
                 ;    0x3E,    //    001A        . . # # # # # .
                 ;    0x41,    //    001B        . # . . . . . #
                 ;    0x41,    //    001C        . # . . . . . #
                 ;    0x41,    //    001D        . # . . . . . #
                 ;    0x22,    //    001E        . . # . . . # .
                 ;    0x00,    //    001F        . . . . . . . .
                 ;    0x00,    //    0020        . . . . . . . .
                 ;    0x00,    //    0021        . . . . . . . .
                 ;    0x7F,    //    0022        . # # # # # # #
                 ;    0x41,    //    0023        . # . . . . . #
                 ;    0x41,    //    0024        . # . . . . . #
                 ;    0x41,    //    0025        . # . . . . . #
                 ;    0x3E,    //    0026        . . # # # # # .
                 ;    0x00,    //    0027        . . . . . . . .
                 ;    0x00,    //    0028        . . . . . . . .
                 ;    0x00,    //    0029        . . . . . . . .
                 ;    0x00,    //    002A        . . . . . . . .
                 ;    0x00,    //    002B        . . . . . . . .
                 ;    0x7F,    //    002C        . # # # # # # #
                 ;    0x49,    //    002D        . # . . # . . #
                 ;    0x49,    //    002E        . # . . # . . #
                 ;    0x49,    //    002F        . # . . # . . #
                 ;    0x49,    //    0030        . # . . # . . #
                 ;    0x00,    //    0031        . . . . . . . .
                 ;    0x00,    //    0032        . . . . . . . .
                 ;    0x00,    //    0033        . . . . . . . .
                 ;    0x00,    //    0034        . . . . . . . .
                 ;    0x00,    //    0035        . . . . . . . .
                 ;    0x7F,    //    0036        . # # # # # # #
                 ;    0x09,    //    0037        . . . . # . . #
                 ;    0x09,    //    0038        . . . . # . . #
                 ;    0x09,    //    0039        . . . . # . . #
                 ;    0x00,    //    003A        . . . . . . . .
                 ;    0x00,    //    003B        . . . . . . . .
                 ;    0x00,    //    003C        . . . . . . . .
                 ;    0x00,    //    003D        . . . . . . . .
                 ;    0x00,    //    003E        . . . . . . . .
                 ;    0x00,    //    003F        . . . . . . . .
                 ;    0x00,    //    0040        . . . . . . . .
                 ;    0x00,    //    0041        . . . . . . . .
                 ;    0x00,    //    0042        . . . . . . . .
                 ;    0x00,    //    0043        . . . . . . . .
                 ;    0x00,    //    0044        . . . . . . . .
                 ;    0x00,    //    0045        . . . . . . . .
                 ;    0x00,    //    0046        . . . . . . . .
                 ;    0x00,    //    0047        . . . . . . . .
                 ;    0x00     //    0048        . . . . . . .
                 ;    };
                 
                 	.DSEG
                 ;
                 ;unsigned char PORT[16] = {1, 2, 4, 8, 16, 32, 64, 128, 0, 0, 0, 0, 0, 0, 0, 0};
                 ;unsigned int s, col, timer;
                 ;
                 ;void main(void) {
                 ; 0000 006F void main(void) {
                 
                 	.CSEG
                 _main:
                 ; 0000 0070     // Declare your local variables here
                 ; 0000 0071 
                 ; 0000 0072     // Input/Output Ports initialization
                 ; 0000 0073     // Port A initialization
                 ; 0000 0074     // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0075     // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0076     PORTA=0x00;
000085 e0e0      	LDI  R30,LOW(0)
000086 bbeb      	OUT  0x1B,R30
                 ; 0000 0077     DDRA=0x00;
000087 bbea      	OUT  0x1A,R30
                 ; 0000 0078 
                 ; 0000 0079     // Port B initialization
                 ; 0000 007A     // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 007B     // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 007C     PORTB=0x00;
000088 bbe8      	OUT  0x18,R30
                 ; 0000 007D     DDRB=0xFF;
000089 efef      	LDI  R30,LOW(255)
00008a bbe7      	OUT  0x17,R30
                 ; 0000 007E 
                 ; 0000 007F     // Port C initialization
                 ; 0000 0080     // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0081     // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0082     PORTC=0x00;
00008b e0e0      	LDI  R30,LOW(0)
00008c bbe5      	OUT  0x15,R30
                 ; 0000 0083     DDRC=0xFF;
00008d efef      	LDI  R30,LOW(255)
00008e bbe4      	OUT  0x14,R30
                 ; 0000 0084 
                 ; 0000 0085     // Port D initialization
                 ; 0000 0086     // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0087     // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0088     PORTD=0x00;
00008f e0e0      	LDI  R30,LOW(0)
000090 bbe2      	OUT  0x12,R30
                 ; 0000 0089     DDRD=0xFF;
000091 efef      	LDI  R30,LOW(255)
000092 bbe1      	OUT  0x11,R30
                 ; 0000 008A 
                 ; 0000 008B     // Timer/Counter 0 initialization
                 ; 0000 008C     // Clock source: System Clock
                 ; 0000 008D     // Clock value: Timer 0 Stopped
                 ; 0000 008E     // Mode: Normal top=FFh
                 ; 0000 008F     // OC0 output: Disconnected
                 ; 0000 0090     TCCR0=0x00;
000093 e0e0      	LDI  R30,LOW(0)
000094 bfe3      	OUT  0x33,R30
                 ; 0000 0091     TCNT0=0x00;
000095 bfe2      	OUT  0x32,R30
                 ; 0000 0092     OCR0=0x00;
000096 bfec      	OUT  0x3C,R30
                 ; 0000 0093 
                 ; 0000 0094     // Timer/Counter 1 initialization
                 ; 0000 0095     // Clock source: System Clock
                 ; 0000 0096     // Clock value: Timer1 Stopped
                 ; 0000 0097     // Mode: Normal top=FFFFh
                 ; 0000 0098     // OC1A output: Discon.
                 ; 0000 0099     // OC1B output: Discon.
                 ; 0000 009A     // Noise Canceler: Off
                 ; 0000 009B     // Input Capture on Falling Edge
                 ; 0000 009C     // Timer1 Overflow Interrupt: Off
                 ; 0000 009D     // Input Capture Interrupt: Off
                 ; 0000 009E     // Compare A Match Interrupt: Off
                 ; 0000 009F     // Compare B Match Interrupt: Off
                 ; 0000 00A0     TCCR1A=0x00;
000097 bdef      	OUT  0x2F,R30
                 ; 0000 00A1     TCCR1B=0x00;
000098 bdee      	OUT  0x2E,R30
                 ; 0000 00A2     TCNT1H=0x00;
000099 bded      	OUT  0x2D,R30
                 ; 0000 00A3     TCNT1L=0x00;
00009a bdec      	OUT  0x2C,R30
                 ; 0000 00A4     ICR1H=0x00;
00009b bde7      	OUT  0x27,R30
                 ; 0000 00A5     ICR1L=0x00;
00009c bde6      	OUT  0x26,R30
                 ; 0000 00A6     OCR1AH=0x00;
00009d bdeb      	OUT  0x2B,R30
                 ; 0000 00A7     OCR1AL=0x00;
00009e bdea      	OUT  0x2A,R30
                 ; 0000 00A8     OCR1BH=0x00;
00009f bde9      	OUT  0x29,R30
                 ; 0000 00A9     OCR1BL=0x00;
0000a0 bde8      	OUT  0x28,R30
                 ; 0000 00AA 
                 ; 0000 00AB     // Timer/Counter 2 initialization
                 ; 0000 00AC     // Clock source: System Clock
                 ; 0000 00AD     // Clock value: Timer2 Stopped
                 ; 0000 00AE     // Mode: Normal top=FFh
                 ; 0000 00AF     // OC2 output: Disconnected
                 ; 0000 00B0     ASSR=0x00;
0000a1 bde2      	OUT  0x22,R30
                 ; 0000 00B1     TCCR2=0x00;
0000a2 bde5      	OUT  0x25,R30
                 ; 0000 00B2     TCNT2=0x00;
0000a3 bde4      	OUT  0x24,R30
                 ; 0000 00B3     OCR2=0x00;
0000a4 bde3      	OUT  0x23,R30
                 ; 0000 00B4 
                 ; 0000 00B5     // External Interrupt(s) initialization
                 ; 0000 00B6     // INT0: Off
                 ; 0000 00B7     // INT1: Off
                 ; 0000 00B8     // INT2: Off
                 ; 0000 00B9     MCUCR=0x00;
0000a5 bfe5      	OUT  0x35,R30
                 ; 0000 00BA     MCUCSR=0x00;
0000a6 bfe4      	OUT  0x34,R30
                 ; 0000 00BB 
                 ; 0000 00BC     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00BD     TIMSK=0x00;
0000a7 bfe9      	OUT  0x39,R30
                 ; 0000 00BE 
                 ; 0000 00BF     // Analog Comparator initialization
                 ; 0000 00C0     // Analog Comparator: Off
                 ; 0000 00C1     // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00C2     ACSR=0x80;
0000a8 e8e0      	LDI  R30,LOW(128)
0000a9 b9e8      	OUT  0x8,R30
                 ; 0000 00C3     SFIOR=0x00;
0000aa e0e0      	LDI  R30,LOW(0)
0000ab bfe0      	OUT  0x30,R30
                 ; 0000 00C4 
                 ; 0000 00C5 
                 ; 0000 00C6    while(1) {
                 _0x5:
                 ; 0000 00C7         for(s=72; s>=8; s--) {    // Iterate from right to left
0000ac e4e8      	LDI  R30,LOW(72)
0000ad e0f0      	LDI  R31,HIGH(72)
0000ae 012f      	MOVW R4,R30
                 _0x9:
0000af e0e8      	LDI  R30,LOW(8)
0000b0 e0f0      	LDI  R31,HIGH(8)
0000b1 164e      	CP   R4,R30
0000b2 065f      	CPC  R5,R31
0000b3 f410      	BRSH PC+3
0000b4 940c 00f4 	JMP _0xA
                 ; 0000 00C8             for(timer=0; timer<4; timer++) {
0000b6 2488      	CLR  R8
0000b7 2499      	CLR  R9
                 _0xC:
0000b8 e0e4      	LDI  R30,LOW(4)
0000b9 e0f0      	LDI  R31,HIGH(4)
0000ba 168e      	CP   R8,R30
0000bb 069f      	CPC  R9,R31
0000bc f598      	BRSH _0xD
                 ; 0000 00C9                 for (col=0;col<16;col++) {
0000bd 2466      	CLR  R6
0000be 2477      	CLR  R7
                 _0xF:
0000bf e1e0      	LDI  R30,LOW(16)
0000c0 e0f0      	LDI  R31,HIGH(16)
0000c1 166e      	CP   R6,R30
0000c2 067f      	CPC  R7,R31
0000c3 f470      	BRSH _0x10
                 ; 0000 00CA                     PORTB = PORT[col];
0000c4 eaae      	LDI  R26,LOW(_PORT)
0000c5 e0b2      	LDI  R27,HIGH(_PORT)
0000c6 0da6      	ADD  R26,R6
0000c7 1db7      	ADC  R27,R7
0000c8 91ec      	LD   R30,X
0000c9 bbe8      	OUT  0x18,R30
                 ; 0000 00CB                     PORTC = ~CODE[s+col];
0000ca 01f3      	MOVW R30,R6
0000cb 0de4      	ADD  R30,R4
0000cc 1df5      	ADC  R31,R5
0000cd d028      	RCALL SUBOPT_0x0
                 ; 0000 00CC                     delay_ms(1);
                 ; 0000 00CD                 }
0000ce 01f3      	MOVW R30,R6
0000cf 9631      	ADIW R30,1
0000d0 013f      	MOVW R6,R30
0000d1 cfed      	RJMP _0xF
                 _0x10:
                 ; 0000 00CE 
                 ; 0000 00CF                 delay_ms(2);
0000d2 e0a2      	LDI  R26,LOW(2)
0000d3 e0b0      	LDI  R27,0
0000d4 940e 00ff 	CALL _delay_ms
                 ; 0000 00D0 
                 ; 0000 00D1                 for (col=0; col<16; col++) {
0000d6 2466      	CLR  R6
0000d7 2477      	CLR  R7
                 _0x12:
0000d8 e1e0      	LDI  R30,LOW(16)
0000d9 e0f0      	LDI  R31,HIGH(16)
0000da 166e      	CP   R6,R30
0000db 067f      	CPC  R7,R31
0000dc f478      	BRSH _0x13
                 ; 0000 00D2                     PORTD = PORT[col];
0000dd eaae      	LDI  R26,LOW(_PORT)
0000de e0b2      	LDI  R27,HIGH(_PORT)
0000df 0da6      	ADD  R26,R6
0000e0 1db7      	ADC  R27,R7
0000e1 91ec      	LD   R30,X
0000e2 bbe2      	OUT  0x12,R30
                 ; 0000 00D3                     PORTC = ~CODE[s+col-8];
0000e3 01f3      	MOVW R30,R6
0000e4 0de4      	ADD  R30,R4
0000e5 1df5      	ADC  R31,R5
0000e6 9738      	SBIW R30,8
0000e7 d00e      	RCALL SUBOPT_0x0
                 ; 0000 00D4                     delay_ms(1);
                 ; 0000 00D5                 }
0000e8 01f3      	MOVW R30,R6
0000e9 9631      	ADIW R30,1
0000ea 013f      	MOVW R6,R30
0000eb cfec      	RJMP _0x12
                 _0x13:
                 ; 0000 00D6             }
0000ec 01f4      	MOVW R30,R8
0000ed 9631      	ADIW R30,1
0000ee 014f      	MOVW R8,R30
0000ef cfc8      	RJMP _0xC
                 _0xD:
                 ; 0000 00D7         }
0000f0 01f2      	MOVW R30,R4
0000f1 9731      	SBIW R30,1
0000f2 012f      	MOVW R4,R30
0000f3 cfbb      	RJMP _0x9
                 _0xA:
                 ; 0000 00D8     };
0000f4 cfb7      	RJMP _0x5
                 ; 0000 00D9 }
                 _0x14:
0000f5 cfff      	RJMP _0x14
                 
                 	.DSEG
                 _CODE:
000260           	.BYTE 0x4E
                 _PORT:
0002ae           	.BYTE 0x10
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x0:
0000f6 5ae0      	SUBI R30,LOW(-_CODE)
0000f7 4ffd      	SBCI R31,HIGH(-_CODE)
0000f8 81e0      	LD   R30,Z
0000f9 95e0      	COM  R30
0000fa bbe5      	OUT  0x15,R30
0000fb e0a1      	LDI  R26,LOW(1)
0000fc e0b0      	LDI  R27,0
0000fd 940c 00ff 	JMP  _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
0000ff 9610      	adiw r26,0
000100 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000101 ed80     +LDI R24 , LOW ( 0x7D0 )
000102 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000103 9701     +SBIW R24 , 1
000104 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000105 95a8      	wdr
000106 9711      	sbiw r26,1
000107 f7c9      	brne __delay_ms0
                 __delay_ms1:
000108 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   6 r5 :   3 r6 :  12 r7 :   6 
r8 :   4 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  11 r27:   8 r28:   1 r29:   1 r30:  89 r31:  17 
x  :   5 y  :   0 z  :   8 
Registers used: 19 out of 35 (54.3%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   4 add   :   4 
adiw  :   4 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 brsh  :   4 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   1 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   8 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   1 
cp    :   4 cpc   :   4 cpi   :   0 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  24 ld    :   3 ldd   :   0 ldi   :  42 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :  14 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  41 pop   :   0 push  :   0 rcall :   2 ret   :   1 
reti  :   0 rjmp  :   7 rol   :   0 ror   :   0 sbc   :   0 sbci  :   1 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   7 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :   0 sub   :   0 subi  :   1 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 27 out of 116 (23.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000212    444     86    530   32768   1.6%
[.dseg] 0x000060 0x0002be      0     94     94    2143   4.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
