/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 144)
	(text "sync_module" (rect 5 0 82 12)(font "Arial" ))
	(text "inst" (rect 8 112 36 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RSTn" (rect 0 0 28 12)(font "Arial" ))
		(text "RSTn" (rect 21 43 49 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 240 32)
		(output)
		(text "VSYNC_Sig" (rect 0 0 63 12)(font "Arial" ))
		(text "VSYNC_Sig" (rect 156 27 219 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 1))
	)
	(port
		(pt 240 48)
		(output)
		(text "HSYNC_Sig" (rect 0 0 63 12)(font "Arial" ))
		(text "HSYNC_Sig" (rect 156 43 219 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48)(line_width 1))
	)
	(port
		(pt 240 64)
		(output)
		(text "Ready_Sig" (rect 0 0 63 12)(font "Arial" ))
		(text "Ready_Sig" (rect 156 59 219 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64)(line_width 1))
	)
	(port
		(pt 240 80)
		(output)
		(text "Column_Addr_Sig[10..0]" (rect 0 0 155 12)(font "Arial" ))
		(text "Column_Addr_Sig[10..0]" (rect 64 75 219 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80)(line_width 3))
	)
	(port
		(pt 240 96)
		(output)
		(text "Row_Addr_Sig[10..0]" (rect 0 0 134 12)(font "Arial" ))
		(text "Row_Addr_Sig[10..0]" (rect 85 91 219 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 112)(line_width 1))
	)
)
