{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477271459700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "topModuleDevice EP4CE30F29C7 " "Selected device EP4CE30F29C7 for design \"topModuleDevice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477271459836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477271460116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477271460116 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 15625 0 0 " "Implementing clock multiplication of 3, clock division of 15625, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1477271460318 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477271460318 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1477271460319 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1477271460319 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|ram_block1a49 " "Atom \"data_memory:mem\|memory_ram:Memory\|altsyncram:altsyncram_component\|altsyncram_hem2:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1477271460323 "|topModuleDevice|data_memory:mem|memory_ram:Memory|altsyncram:altsyncram_component|altsyncram_hem2:auto_generated|ram_block1a49"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1477271460323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477271460804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477271460815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477271461146 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477271461146 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14154 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477271461176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14156 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477271461176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14158 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477271461176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14160 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477271461176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14162 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477271461176 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477271461176 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477271461183 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477271462076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1477271463776 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 and the PLL PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1477271463791 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""} { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } } { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1477271463791 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 0 Pin_J1 " "PLL \"data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_J1\"" {  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 41 0 0 } } { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1477271463875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "237 " "TimeQuest Timing Analyzer is analyzing 237 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1477271465797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topModuleDevice.sdc " "Synopsys Design Constraints File file not found: 'topModuleDevice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477271465818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477271465819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477271465866 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1477271466016 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1477271466016 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477271466178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1477271466187 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477271466195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50MHz~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_50MHz~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[1\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[1\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 602 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[2\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[2\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 603 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[3\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[3\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 604 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[4\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[4\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 605 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[5\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[5\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 606 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[6\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[6\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 607 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[7\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[7\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 608 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[8\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[8\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 609 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[9\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[9\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 610 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|ex_mem:EXMEN\|ALURegister\[10\] " "Destination node cpu:cpu\|ex_mem:EXMEN\|ALURegister\[10\]" {  } { { "../ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/interstageRegisters/ex_mem.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 611 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1477271467500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467500 ""}  } { { "../ProcessorAntares/src/topModuleDevice.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/topModuleDevice.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 14147 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node data_memory:mem\|PLL4:pll\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467501 ""}  } { { "db/pll_altpll1.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467501 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|alu:ALU\|Mux64~1  " "Automatically promoted node cpu:cpu\|alu:ALU\|Mux64~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467501 ""}  } { { "../ProcessorAntares/src/cpu/alu.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 5123 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_manager:monitor\|start  " "Automatically promoted node device_manager:monitor\|start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer\[0\] " "Destination node full_transmitter:Transmitter\|buffer\[0\]" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~0 " "Destination node full_transmitter:Transmitter\|buffer~0" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4848 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~1 " "Destination node full_transmitter:Transmitter\|buffer~1" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4849 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~2 " "Destination node full_transmitter:Transmitter\|buffer~2" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4850 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~3 " "Destination node full_transmitter:Transmitter\|buffer~3" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4851 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~4 " "Destination node full_transmitter:Transmitter\|buffer~4" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4852 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~5 " "Destination node full_transmitter:Transmitter\|buffer~5" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4853 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~6 " "Destination node full_transmitter:Transmitter\|buffer~6" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4854 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~7 " "Destination node full_transmitter:Transmitter\|buffer~7" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4855 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "full_transmitter:Transmitter\|buffer~8 " "Destination node full_transmitter:Transmitter\|buffer~8" {  } { { "../ProcessorAntares/src/device/full_transmitter.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/full_transmitter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 4856 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1477271467501 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467501 ""}  } { { "../ProcessorAntares/src/device/device_manager.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/device/device_manager.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 486 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[15\]~3  " "Automatically promoted node data_memory:mem\|readData2\[15\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467503 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11472 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[23\]~2  " "Automatically promoted node data_memory:mem\|readData2\[23\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467503 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11456 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[31\]~1  " "Automatically promoted node data_memory:mem\|readData2\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467503 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11445 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|readData2\[7\]~0  " "Automatically promoted node data_memory:mem\|readData2\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467503 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11428 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.00  " "Automatically promoted node data_memory:mem\|state1.00 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[7\]~0 " "Destination node data_memory:mem\|readData2\[7\]~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11428 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector15~0 " "Destination node data_memory:mem\|Selector15~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11641 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~0 " "Destination node data_memory:mem\|Selector14~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11642 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~1 " "Destination node data_memory:mem\|Selector30~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11671 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.01~0 " "Destination node data_memory:mem\|state1.01~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11955 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467503 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467503 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 372 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.01  " "Automatically promoted node data_memory:mem\|state1.01 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.10 " "Destination node data_memory:mem\|state1.10" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 370 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[31\]~1 " "Destination node data_memory:mem\|readData2\[31\]~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11445 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~0 " "Destination node data_memory:mem\|Selector31~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11668 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~0 " "Destination node data_memory:mem\|Selector30~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11670 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467505 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 371 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.10  " "Automatically promoted node data_memory:mem\|state1.10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.11 " "Destination node data_memory:mem\|state1.11" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[23\]~2 " "Destination node data_memory:mem\|readData2\[23\]~2" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11456 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~0 " "Destination node data_memory:mem\|Selector8~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11503 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector15~0 " "Destination node data_memory:mem\|Selector15~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11641 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~1 " "Destination node data_memory:mem\|Selector14~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11643 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector30~0 " "Destination node data_memory:mem\|Selector30~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11670 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467505 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467505 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 370 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_memory:mem\|state1.11  " "Automatically promoted node data_memory:mem\|state1.11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|readData2\[15\]~3 " "Destination node data_memory:mem\|readData2\[15\]~3" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11472 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~0 " "Destination node data_memory:mem\|Selector8~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11503 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector8~1 " "Destination node data_memory:mem\|Selector8~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11532 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector14~1 " "Destination node data_memory:mem\|Selector14~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11643 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~0 " "Destination node data_memory:mem\|Selector31~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11668 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|Selector31~1 " "Destination node data_memory:mem\|Selector31~1" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11669 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_memory:mem\|state1.00~0 " "Destination node data_memory:mem\|state1.00~0" {  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11956 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467507 ""}  } { { "../ProcessorAntares/src/memory/data_memory.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/memory/data_memory.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|alu_dec:DecodeALU\|Selector3~3  " "Automatically promoted node cpu:cpu\|alu_dec:DecodeALU\|Selector3~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467508 ""}  } { { "../ProcessorAntares/src/cpu/alu_dec.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/alu_dec.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11071 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu\|control_unit:ControlUnit\|WideOr10~1  " "Automatically promoted node cpu:cpu\|control_unit:ControlUnit\|WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477271467509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu\|control_unit:ControlUnit\|branch\[1\] " "Destination node cpu:cpu\|control_unit:ControlUnit\|branch\[1\]" {  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 2070 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477271467509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477271467509 ""}  } { { "../ProcessorAntares/src/cpu/control_unit.v" "" { Text "D:/Downloads/Tec499-T03-Antares-R2-master/ProcessorAntares/src/cpu/control_unit.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 0 { 0 ""} 0 11075 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477271467509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477271469288 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477271469298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477271469299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477271469318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477271469338 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477271469358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477271469363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477271469375 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477271469375 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 12 1 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 12 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1477271469401 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1477271469401 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477271469401 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477271469407 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1477271469407 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477271469407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271470477 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477271470501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477271475760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271485714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477271485921 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477271620824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:15 " "Fitter placement operations ending: elapsed time is 00:02:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271620824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477271623827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.6% " "2e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1477271660091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477271672009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477271672009 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1477271837517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477271989821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477271989821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:03 " "Fitter routing operations ending: elapsed time is 00:06:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477271989827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 51.73 " "Total time spent on timing analysis during the Fitter is 51.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477271990405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477271990539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477271994491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477271994505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477271999037 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477272001923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.fit.smsg " "Generated suppressed messages file D:/Downloads/Tec499-T03-Antares-R2-master/QuartusProjectAntares/output_files/topModuleDevice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477272005170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1256 " "Peak virtual memory: 1256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477272009393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 23:20:09 2016 " "Processing ended: Sun Oct 23 23:20:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477272009393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:11 " "Elapsed time: 00:09:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477272009393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:33 " "Total CPU time (on all processors): 00:07:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477272009393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477272009393 ""}
