
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.732052                       # Number of seconds simulated
sim_ticks                                1732051928500                       # Number of ticks simulated
final_tick                               1732051928500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204653                       # Simulator instruction rate (inst/s)
host_op_rate                                   358681                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              708940657                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598028                       # Number of bytes of host memory used
host_seconds                                  2443.16                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400480640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400525952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70386624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70386624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          231217456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231243617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40637710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40637710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40637710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         231217456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271881327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099791                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400150336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  375616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70385024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400525952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70386624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71057                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1732034651500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258218                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5486359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.764595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.962038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.655710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4927215     89.81%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       405355      7.39%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42727      0.78%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19573      0.36%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13694      0.25%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13893      0.25%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10351      0.19%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8398      0.15%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45153      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5486359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.788700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.768326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.666714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64757     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          507      0.78%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65272                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.848970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.820933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36833     56.43%     56.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1476      2.26%     58.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26952     41.29%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65272                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 196137113000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            313368656750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31261745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31370.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50120.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       231.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1333354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     235394.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19456671360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10341466080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22158832920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2863879920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         127649049840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96950022630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4263244320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    487920673170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     81402547680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62810588130                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           915833513430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.756383                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1508297537250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5254074000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54091248000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 226315814750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 211985352500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  164406222500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1069999216750                       # Time in different power states
system.mem_ctrls_1.actEnergy              19715931900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10479266325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22482938940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876898600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         127551322080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97628608200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4360435200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    486883986240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     81786439680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62568110190                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           916346546625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            529.052583                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1506568902500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5178006000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54048984000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 225857270000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 212984779750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  166254044250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1067728844500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3464103857                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3464103857                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          12807560                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.776212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280969142                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12808584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.936003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1166711500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.776212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         600364036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        600364036                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    209004168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209004168                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71964974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71964974                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280969142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280969142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280969142                       # number of overall hits
system.cpu.dcache.overall_hits::total       280969142                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12295001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12295001                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       513583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       513583                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12808584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12808584                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12808584                       # number of overall misses
system.cpu.dcache.overall_misses::total      12808584                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 708705727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 708705727500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25000178000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25000178000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 733705905500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 733705905500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 733705905500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 733705905500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.055558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055558                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007086                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043600                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57641.778760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57641.778760                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48677.970260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48677.970260                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57282.358885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57282.358885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57282.358885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57282.358885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3857696                       # number of writebacks
system.cpu.dcache.writebacks::total           3857696                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12295001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12295001                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       513583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       513583                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12808584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12808584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12808584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12808584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 696410726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 696410726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24486595000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24486595000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 720897321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 720897321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 720897321500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 720897321500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.055558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56641.778760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56641.778760                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47677.970260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47677.970260                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56282.358885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56282.358885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56282.358885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56282.358885                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3333912                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673983904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3334040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            202.152315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          67374500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357969928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357969928                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673983904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673983904                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673983904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673983904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673983904                       # number of overall hits
system.cpu.icache.overall_hits::total       673983904                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3334040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3334040                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3334040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3334040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3334040                       # number of overall misses
system.cpu.icache.overall_misses::total       3334040                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  43400043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43400043500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  43400043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43400043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  43400043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43400043500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004922                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13017.253392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13017.253392                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13017.253392                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13017.253392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13017.253392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13017.253392                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3333912                       # number of writebacks
system.cpu.icache.writebacks::total           3333912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3334040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3334040                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  40066003500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40066003500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  40066003500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40066003500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  40066003500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40066003500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12017.253392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12017.253392                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12017.253392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12017.253392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12017.253392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12017.253392                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6243354                       # number of replacements
system.l2.tags.tagsinuse                 16334.755541                       # Cycle average of tags in use
system.l2.tags.total_refs                    26024182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6259738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.157392                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11702689000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.442363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         16.601576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16309.711603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 135396118                       # Number of tag accesses
system.l2.tags.data_accesses                135396118                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3857696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3857696                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3333911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3333911                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             305389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                305389                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3333332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3333332                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6245685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6245685                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3333332                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6551074                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9884406                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3333332                       # number of overall hits
system.l2.overall_hits::cpu.data              6551074                       # number of overall hits
system.l2.overall_hits::total                 9884406                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208194                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              708                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049316                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257510                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258218                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                708                       # number of overall misses
system.l2.overall_misses::cpu.data            6257510                       # number of overall misses
system.l2.overall_misses::total               6258218                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20506640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20506640000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61881500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 612383440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 612383440000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  632890080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632951961500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61881500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 632890080000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632951961500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3857696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3857696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         513583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            513583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12295001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12295001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3334040                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12808584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16142624                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3334040                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12808584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16142624                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.405376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405376                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000212                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.492014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.492014                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.488540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.387683                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.488540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.387683                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98497.747293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98497.747293                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87403.248588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87403.248588                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101231.848361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101231.848361                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87403.248588                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101140.881916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101139.327761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87403.248588                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101140.881916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101139.327761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099791                       # number of writebacks
system.l2.writebacks::total                   1099791                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           175                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208194                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049316                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258218                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258218                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18424700000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18424700000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     54801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54801500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551890280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551890280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     54801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 570314980000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 570369781500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     54801500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 570314980000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 570369781500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.405376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.492014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.492014                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.488540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.387683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.488540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387683                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88497.747293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88497.747293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77403.248588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77403.248588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91231.848361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91231.848361                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77403.248588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91140.881916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91139.327761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77403.248588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91140.881916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91139.327761                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12499922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6241704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6050024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099791                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5141913                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208194                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6050024                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18758140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18758140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18758140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470912576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470912576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470912576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6258218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6258218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6258218                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16908591500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34883433250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     32284096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16141472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1825                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1825                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1732051928500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15629041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4957487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3333912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14093427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           513583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          513583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3334040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12295001                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10001992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38424728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48426720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    426748928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1066641920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1493390848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6243354                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70386624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22385978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009031                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22384152     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1826      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22385978                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23333656000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5001060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19212876000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
