// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2012.2
// Copyright (C) 2012 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module count_ne (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        b_4_read,
        b_5_read,
        b_6_read,
        b_7_read,
        b_8_read,
        b_9_read,
        b_10_read,
        b_11_read,
        b_12_read,
        b_13_read,
        b_14_read,
        b_15_read,
        b_16_read,
        b_17_read,
        b_18_read,
        b_19_read,
        b_20_read,
        b_21_read,
        b_22_read,
        b_23_read,
        b_24_read,
        b_25_read,
        b_26_read,
        b_27_read,
        b_28_read,
        b_29_read,
        b_30_read,
        b_31_read,
        b_32_read,
        b_33_read,
        b_34_read,
        b_35_read,
        b_36_read,
        b_37_read,
        b_38_read,
        b_39_read,
        b_40_read,
        b_41_read,
        b_42_read,
        b_43_read,
        b_44_read,
        b_45_read,
        b_46_read,
        b_47_read,
        b_48_read,
        b_49_read,
        b_50_read,
        b_51_read,
        b_52_read,
        b_53_read,
        b_54_read,
        b_55_read,
        b_56_read,
        b_57_read,
        b_58_read,
        b_59_read,
        b_60_read,
        b_61_read,
        b_62_read,
        b_63_read,
        b_64_read,
        b_65_read,
        b_66_read,
        b_67_read,
        b_68_read,
        b_69_read,
        b_70_read,
        b_71_read,
        b_72_read,
        b_73_read,
        b_74_read,
        b_75_read,
        b_76_read,
        b_77_read,
        b_78_read,
        b_79_read,
        b_80_read,
        b_81_read,
        b_82_read,
        b_83_read,
        b_84_read,
        b_85_read,
        b_86_read,
        b_87_read,
        b_88_read,
        b_89_read,
        b_90_read,
        b_91_read,
        b_92_read,
        b_93_read,
        b_94_read,
        b_95_read,
        b_96_read,
        b_97_read,
        b_98_read,
        b_99_read,
        b_100_read,
        b_101_read,
        b_102_read,
        b_103_read,
        b_104_read,
        b_105_read,
        b_106_read,
        b_107_read,
        b_108_read,
        b_109_read,
        b_110_read,
        b_111_read,
        b_112_read,
        b_113_read,
        b_114_read,
        b_115_read,
        b_116_read,
        b_117_read,
        b_118_read,
        b_119_read,
        b_120_read,
        b_121_read,
        b_122_read,
        b_123_read,
        b_124_read,
        b_125_read,
        b_126_read,
        b_127_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
input  [1:0] b_4_read;
input  [1:0] b_5_read;
input  [1:0] b_6_read;
input  [1:0] b_7_read;
input  [1:0] b_8_read;
input  [1:0] b_9_read;
input  [1:0] b_10_read;
input  [1:0] b_11_read;
input  [1:0] b_12_read;
input  [1:0] b_13_read;
input  [1:0] b_14_read;
input  [1:0] b_15_read;
input  [1:0] b_16_read;
input  [1:0] b_17_read;
input  [1:0] b_18_read;
input  [1:0] b_19_read;
input  [1:0] b_20_read;
input  [1:0] b_21_read;
input  [1:0] b_22_read;
input  [1:0] b_23_read;
input  [1:0] b_24_read;
input  [1:0] b_25_read;
input  [1:0] b_26_read;
input  [1:0] b_27_read;
input  [1:0] b_28_read;
input  [1:0] b_29_read;
input  [1:0] b_30_read;
input  [1:0] b_31_read;
input  [1:0] b_32_read;
input  [1:0] b_33_read;
input  [1:0] b_34_read;
input  [1:0] b_35_read;
input  [1:0] b_36_read;
input  [1:0] b_37_read;
input  [1:0] b_38_read;
input  [1:0] b_39_read;
input  [1:0] b_40_read;
input  [1:0] b_41_read;
input  [1:0] b_42_read;
input  [1:0] b_43_read;
input  [1:0] b_44_read;
input  [1:0] b_45_read;
input  [1:0] b_46_read;
input  [1:0] b_47_read;
input  [1:0] b_48_read;
input  [1:0] b_49_read;
input  [1:0] b_50_read;
input  [1:0] b_51_read;
input  [1:0] b_52_read;
input  [1:0] b_53_read;
input  [1:0] b_54_read;
input  [1:0] b_55_read;
input  [1:0] b_56_read;
input  [1:0] b_57_read;
input  [1:0] b_58_read;
input  [1:0] b_59_read;
input  [1:0] b_60_read;
input  [1:0] b_61_read;
input  [1:0] b_62_read;
input  [1:0] b_63_read;
input  [1:0] b_64_read;
input  [1:0] b_65_read;
input  [1:0] b_66_read;
input  [1:0] b_67_read;
input  [1:0] b_68_read;
input  [1:0] b_69_read;
input  [1:0] b_70_read;
input  [1:0] b_71_read;
input  [1:0] b_72_read;
input  [1:0] b_73_read;
input  [1:0] b_74_read;
input  [1:0] b_75_read;
input  [1:0] b_76_read;
input  [1:0] b_77_read;
input  [1:0] b_78_read;
input  [1:0] b_79_read;
input  [1:0] b_80_read;
input  [1:0] b_81_read;
input  [1:0] b_82_read;
input  [1:0] b_83_read;
input  [1:0] b_84_read;
input  [1:0] b_85_read;
input  [1:0] b_86_read;
input  [1:0] b_87_read;
input  [1:0] b_88_read;
input  [1:0] b_89_read;
input  [1:0] b_90_read;
input  [1:0] b_91_read;
input  [1:0] b_92_read;
input  [1:0] b_93_read;
input  [1:0] b_94_read;
input  [1:0] b_95_read;
input  [1:0] b_96_read;
input  [1:0] b_97_read;
input  [1:0] b_98_read;
input  [1:0] b_99_read;
input  [1:0] b_100_read;
input  [1:0] b_101_read;
input  [1:0] b_102_read;
input  [1:0] b_103_read;
input  [1:0] b_104_read;
input  [1:0] b_105_read;
input  [1:0] b_106_read;
input  [1:0] b_107_read;
input  [1:0] b_108_read;
input  [1:0] b_109_read;
input  [1:0] b_110_read;
input  [1:0] b_111_read;
input  [1:0] b_112_read;
input  [1:0] b_113_read;
input  [1:0] b_114_read;
input  [1:0] b_115_read;
input  [1:0] b_116_read;
input  [1:0] b_117_read;
input  [1:0] b_118_read;
input  [1:0] b_119_read;
input  [1:0] b_120_read;
input  [1:0] b_121_read;
input  [1:0] b_122_read;
input  [1:0] b_123_read;
input  [1:0] b_124_read;
input  [1:0] b_125_read;
input  [1:0] b_126_read;
input  [1:0] b_127_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [5:0] indvar_flatten_reg_1322;
reg   [2:0] indvar_reg_1333;
reg   [31:0] result_p2_1_reg_1344;
reg   [31:0] result_p3_1_reg_1356;
reg   [31:0] result_p4_1_reg_1368;
reg   [31:0] result_p5_1_reg_1380;
reg   [31:0] tmp_s_reg_1392;
reg   [31:0] tmp_40_reg_1404;
reg   [31:0] tmp_41_reg_1416;
reg   [31:0] tmp_42_reg_1428;
reg   [2:0] col_reg_1440;
wire   [0:0] exitcond_fu_2269_p2;
reg   [0:0] exitcond_reg_3864;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3864_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3864_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3864_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3864_pp0_it4;
wire   [5:0] indvar_flatten_next_fu_2275_p2;
wire   [2:0] col_mid2_fu_2287_p3;
reg   [2:0] col_mid2_reg_3873;
reg   [2:0] ap_reg_ppstg_col_mid2_reg_3873_pp0_it1;
reg   [2:0] ap_reg_ppstg_col_mid2_reg_3873_pp0_it2;
reg   [2:0] ap_reg_ppstg_col_mid2_reg_3873_pp0_it3;
wire   [2:0] indvar_mid2_fu_2301_p3;
reg   [2:0] indvar_mid2_reg_3879;
wire   [3:0] indvar_cast_fu_2309_p1;
reg   [3:0] indvar_cast_reg_3884;
wire   [3:0] row_fu_2313_p2;
reg   [3:0] row_reg_3890;
wire   [2:0] tmp_121_cast_fu_2319_p1;
reg   [2:0] tmp_121_cast_reg_3895;
wire   [2:0] tmp_134_4_fu_2323_p2;
reg   [2:0] tmp_134_4_reg_3900;
wire   [2:0] col_2_fu_2329_p2;
reg   [2:0] col_2_reg_3905;
reg   [2:0] ap_reg_ppstg_col_2_reg_3905_pp0_it1;
reg   [2:0] ap_reg_ppstg_col_2_reg_3905_pp0_it2;
reg   [2:0] ap_reg_ppstg_col_2_reg_3905_pp0_it3;
wire   [6:0] grp_fu_2338_p2;
reg   [6:0] tmp_44_reg_3936;
wire   [6:0] grp_fu_2353_p2;
reg   [6:0] tmp_46_reg_3941;
wire   [6:0] grp_fu_2368_p2;
reg   [6:0] tmp_48_reg_3946;
wire   [6:0] grp_fu_2383_p2;
reg   [6:0] tmp_50_reg_3951;
wire   [6:0] grp_fu_2392_p2;
reg   [6:0] tmp_52_reg_3956;
wire   [0:0] tmp_55_fu_2409_p2;
reg   [0:0] tmp_55_reg_3964;
wire   [0:0] tmp_56_fu_2415_p2;
reg   [0:0] tmp_56_reg_3969;
wire   [1:0] tmp5_fu_2544_p2;
reg   [1:0] tmp5_reg_3986;
wire   [1:0] tmp7_fu_2550_p2;
reg   [1:0] tmp7_reg_3991;
wire   [1:0] tmp8_fu_2566_p2;
reg   [1:0] tmp8_reg_3996;
wire   [1:0] tmp10_fu_2572_p2;
reg   [1:0] tmp10_reg_4001;
wire   [31:0] result_p2_1_5_fu_2812_p3;
wire   [31:0] result_p3_1_5_fu_2820_p3;
wire   [31:0] result_p4_1_5_fu_2828_p3;
wire   [31:0] result_p5_1_5_fu_2836_p3;
wire   [31:0] result_p5_1_6_fu_2844_p3;
wire   [31:0] result_p4_1_6_fu_2852_p3;
wire   [31:0] result_p3_1_6_fu_2860_p3;
wire   [31:0] result_p2_1_6_fu_2868_p3;
reg   [2:0] indvar_phi_fu_1337_p4;
reg   [2:0] col_phi_fu_1444_p4;
wire   [6:0] tmp_136_0_t_fu_2404_p2;
reg   [1:0] elem_phi_fu_1454_p168;
wire   [6:0] tmp_136_1_t_fu_2424_p2;
reg   [1:0] elem_5_phi_fu_1627_p146;
wire   [6:0] tmp_136_2_t_fu_2459_p2;
reg   [1:0] elem_6_phi_fu_1778_p146;
wire   [6:0] tmp_136_3_t_fu_2494_p2;
reg   [1:0] elem_7_phi_fu_1929_p146;
wire   [6:0] tmp_136_4_t_fu_2529_p2;
reg   [1:0] elem_8_phi_fu_2080_p146;
reg   [31:0] result_p2_0_4_fu_546;
wire   [31:0] result_p2_0_3_fu_2696_p2;
wire   [0:0] tmp_61_fu_2620_p2;
reg   [31:0] result_p3_0_4_fu_550;
wire   [31:0] result_p3_0_3_fu_2680_p2;
reg   [31:0] result_p4_0_4_fu_554;
wire   [31:0] result_p4_0_3_fu_2664_p2;
reg   [31:0] result_p5_0_4_fu_558;
wire   [31:0] result_p5_0_3_fu_2648_p2;
reg   [31:0] result_p5_0_fu_562;
reg   [31:0] result_p4_0_fu_566;
reg   [31:0] result_p3_0_fu_570;
reg   [31:0] result_p2_0_fu_574;
wire   [0:0] exitcond2_fu_2281_p2;
wire   [2:0] indvar_next_dup5_fu_2295_p2;
wire   [3:0] grp_fu_2338_p0;
wire   [3:0] grp_fu_2338_p1;
wire   [3:0] tmp_134_1_fu_2344_p2;
wire   [3:0] grp_fu_2353_p0;
wire   [3:0] grp_fu_2353_p1;
wire   [3:0] tmp_134_2_fu_2359_p2;
wire   [3:0] grp_fu_2368_p0;
wire   [3:0] grp_fu_2368_p1;
wire   [2:0] tmp_134_3_fu_2374_p2;
wire   [2:0] grp_fu_2383_p0;
wire   [3:0] grp_fu_2383_p1;
wire   [2:0] grp_fu_2392_p0;
wire   [3:0] grp_fu_2392_p1;
wire   [6:0] tmp_54_fu_2401_p1;
wire   [6:0] tmp_57_fu_2421_p1;
wire   [0:0] tmp_137_1_fu_2429_p2;
wire   [0:0] tmp_139_1_fu_2439_p2;
wire   [3:0] tmp_130_cast_fu_2398_p1;
wire   [3:0] tmp_133_2_fu_2449_p2;
wire   [6:0] tmp_58_fu_2455_p1;
wire   [0:0] tmp_137_2_fu_2464_p2;
wire   [0:0] tmp_139_2_fu_2474_p2;
wire   [3:0] tmp_133_3_fu_2484_p2;
wire   [6:0] tmp_59_fu_2490_p1;
wire   [0:0] tmp_137_3_fu_2499_p2;
wire   [0:0] tmp_139_3_fu_2509_p2;
wire   [3:0] tmp_133_4_fu_2519_p2;
wire   [6:0] tmp_60_fu_2525_p1;
wire   [0:0] tmp_137_4_fu_2534_p2;
wire   [1:0] tmp_138_2_cast_fu_2470_p1;
wire   [1:0] tmp_138_3_cast_fu_2505_p1;
wire   [1:0] tmp_138_1_cast_fu_2435_p1;
wire   [1:0] tmp_138_4_cast_fu_2540_p1;
wire   [0:0] tmp_139_4_fu_2556_p2;
wire   [1:0] tmp_140_2_cast_fu_2480_p1;
wire   [1:0] tmp_140_3_cast_fu_2515_p1;
wire   [1:0] tmp_140_1_cast_fu_2445_p1;
wire   [1:0] tmp_140_4_cast_fu_2562_p1;
wire   [1:0] p1_count_cast_fu_2578_p1;
wire   [1:0] tmp6_fu_2587_p2;
wire   [2:0] tmp6_cast_fu_2592_p1;
wire   [2:0] tmp5_cast_fu_2584_p1;
wire   [1:0] p2_count_cast_fu_2581_p1;
wire   [1:0] tmp9_fu_2605_p2;
wire   [2:0] tmp9_cast_fu_2610_p1;
wire   [2:0] tmp8_cast_fu_2602_p1;
wire   [2:0] p2_count_fu_2614_p2;
wire   [2:0] p1_count_fu_2596_p2;
wire   [0:0] tmp_62_fu_2638_p2;
wire   [31:0] tmp_63_fu_2644_p1;
wire   [0:0] tmp_64_fu_2654_p2;
wire   [31:0] tmp_65_fu_2660_p1;
wire   [0:0] tmp_66_fu_2670_p2;
wire   [31:0] tmp_67_fu_2676_p1;
wire   [0:0] tmp_68_fu_2686_p2;
wire   [31:0] tmp_69_fu_2692_p1;
wire   [0:0] tmp_71_fu_2748_p2;
wire   [31:0] tmp_72_fu_2754_p1;
wire   [0:0] tmp_73_fu_2764_p2;
wire   [31:0] tmp_74_fu_2770_p1;
wire   [0:0] tmp_75_fu_2780_p2;
wire   [31:0] tmp_76_fu_2786_p1;
wire   [0:0] tmp_77_fu_2796_p2;
wire   [31:0] tmp_78_fu_2802_p1;
wire   [0:0] tmp_70_fu_2742_p2;
wire   [31:0] result_p2_1_4_fu_2806_p2;
wire   [31:0] result_p3_1_4_fu_2790_p2;
wire   [31:0] result_p4_1_4_fu_2774_p2;
wire   [31:0] result_p5_1_4_fu_2758_p2;
wire    grp_fu_2338_ce;
wire    grp_fu_2353_ce;
wire    grp_fu_2368_ce;
wire    grp_fu_2383_ce;
wire    grp_fu_2392_ce;
reg   [1:0] ap_NS_fsm;
wire   [6:0] grp_fu_2338_p00;
wire   [6:0] grp_fu_2353_p00;
wire   [6:0] grp_fu_2368_p00;
wire   [6:0] grp_fu_2383_p00;
wire   [6:0] grp_fu_2392_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st0_fsm_0 = 2'b00;
parameter    ap_ST_st1_fsm_1 = 2'b01;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st8_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv7_2D = 7'b0101101;
parameter    ap_const_lv7_2E = 7'b0101110;
parameter    ap_const_lv7_2F = 7'b0101111;
parameter    ap_const_lv7_30 = 7'b0110000;
parameter    ap_const_lv7_31 = 7'b0110001;
parameter    ap_const_lv7_32 = 7'b0110010;
parameter    ap_const_lv7_33 = 7'b0110011;
parameter    ap_const_lv7_34 = 7'b0110100;
parameter    ap_const_lv7_35 = 7'b0110101;
parameter    ap_const_lv7_36 = 7'b0110110;
parameter    ap_const_lv7_37 = 7'b0110111;
parameter    ap_const_lv7_38 = 7'b0111000;
parameter    ap_const_lv7_39 = 7'b0111001;
parameter    ap_const_lv7_3A = 7'b0111010;
parameter    ap_const_lv7_3B = 7'b0111011;
parameter    ap_const_lv7_3C = 7'b0111100;
parameter    ap_const_lv7_3D = 7'b0111101;
parameter    ap_const_lv7_3E = 7'b0111110;
parameter    ap_const_lv7_3F = 7'b0111111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv7_42 = 7'b1000010;
parameter    ap_const_lv7_43 = 7'b1000011;
parameter    ap_const_lv7_44 = 7'b1000100;
parameter    ap_const_lv7_45 = 7'b1000101;
parameter    ap_const_lv7_46 = 7'b1000110;
parameter    ap_const_lv7_47 = 7'b1000111;
parameter    ap_const_lv7_48 = 7'b1001000;
parameter    ap_const_lv7_49 = 7'b1001001;
parameter    ap_const_lv7_4A = 7'b1001010;
parameter    ap_const_lv7_4B = 7'b1001011;
parameter    ap_const_lv7_4C = 7'b1001100;
parameter    ap_const_lv7_4D = 7'b1001101;
parameter    ap_const_lv7_4E = 7'b1001110;
parameter    ap_const_lv7_4F = 7'b1001111;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv7_51 = 7'b1010001;
parameter    ap_const_lv7_52 = 7'b1010010;
parameter    ap_const_lv7_53 = 7'b1010011;
parameter    ap_const_lv7_54 = 7'b1010100;
parameter    ap_const_lv7_55 = 7'b1010101;
parameter    ap_const_lv7_56 = 7'b1010110;
parameter    ap_const_lv7_57 = 7'b1010111;
parameter    ap_const_lv7_58 = 7'b1011000;
parameter    ap_const_lv7_59 = 7'b1011001;
parameter    ap_const_lv7_5A = 7'b1011010;
parameter    ap_const_lv7_5B = 7'b1011011;
parameter    ap_const_lv7_5C = 7'b1011100;
parameter    ap_const_lv7_5D = 7'b1011101;
parameter    ap_const_lv7_5E = 7'b1011110;
parameter    ap_const_lv7_5F = 7'b1011111;
parameter    ap_const_lv7_60 = 7'b1100000;
parameter    ap_const_lv7_61 = 7'b1100001;
parameter    ap_const_lv7_62 = 7'b1100010;
parameter    ap_const_lv7_63 = 7'b1100011;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_65 = 7'b1100101;
parameter    ap_const_lv7_66 = 7'b1100110;
parameter    ap_const_lv7_67 = 7'b1100111;
parameter    ap_const_lv7_68 = 7'b1101000;
parameter    ap_const_lv7_69 = 7'b1101001;
parameter    ap_const_lv7_6A = 7'b1101010;
parameter    ap_const_lv7_6B = 7'b1101011;
parameter    ap_const_lv7_6C = 7'b1101100;
parameter    ap_const_lv7_6D = 7'b1101101;
parameter    ap_const_lv7_6E = 7'b1101110;
parameter    ap_const_lv7_6F = 7'b1101111;
parameter    ap_const_lv7_70 = 7'b1110000;
parameter    ap_const_lv7_71 = 7'b1110001;
parameter    ap_const_lv7_72 = 7'b1110010;
parameter    ap_const_lv7_73 = 7'b1110011;
parameter    ap_const_lv7_74 = 7'b1110100;
parameter    ap_const_lv7_75 = 7'b1110101;
parameter    ap_const_lv7_76 = 7'b1110110;
parameter    ap_const_lv7_77 = 7'b1110111;
parameter    ap_const_lv7_78 = 7'b1111000;
parameter    ap_const_lv7_79 = 7'b1111001;
parameter    ap_const_lv7_7A = 7'b1111010;
parameter    ap_const_lv7_7B = 7'b1111011;
parameter    ap_const_lv7_7C = 7'b1111100;
parameter    ap_const_lv7_7D = 7'b1111101;
parameter    ap_const_lv7_7E = 7'b1111110;
parameter    ap_const_lv7_2C = 7'b0101100;
parameter    ap_const_lv7_23 = 7'b0100011;
parameter    ap_const_lv7_24 = 7'b0100100;
parameter    ap_const_lv7_25 = 7'b0100101;
parameter    ap_const_lv7_26 = 7'b0100110;
parameter    ap_const_lv7_27 = 7'b0100111;
parameter    ap_const_lv7_28 = 7'b0101000;
parameter    ap_const_lv7_29 = 7'b0101001;
parameter    ap_const_lv7_2A = 7'b0101010;
parameter    ap_const_lv7_2B = 7'b0101011;
parameter    ap_const_lv7_22 = 7'b0100010;
parameter    ap_const_lv7_19 = 7'b0011001;
parameter    ap_const_lv7_1A = 7'b0011010;
parameter    ap_const_lv7_1B = 7'b0011011;
parameter    ap_const_lv7_1C = 7'b0011100;
parameter    ap_const_lv7_1D = 7'b0011101;
parameter    ap_const_lv7_1E = 7'b0011110;
parameter    ap_const_lv7_1F = 7'b0011111;
parameter    ap_const_lv7_20 = 7'b0100000;
parameter    ap_const_lv7_21 = 7'b0100001;
parameter    ap_const_lv7_18 = 7'b0011000;
parameter    ap_const_lv7_F = 7'b0001111;
parameter    ap_const_lv7_10 = 7'b0010000;
parameter    ap_const_lv7_11 = 7'b0010001;
parameter    ap_const_lv7_12 = 7'b0010010;
parameter    ap_const_lv7_13 = 7'b0010011;
parameter    ap_const_lv7_14 = 7'b0010100;
parameter    ap_const_lv7_15 = 7'b0010101;
parameter    ap_const_lv7_16 = 7'b0010110;
parameter    ap_const_lv7_17 = 7'b0010111;
parameter    ap_const_lv7_E = 7'b0001110;
parameter    ap_const_lv7_5 = 7'b0000101;
parameter    ap_const_lv7_6 = 7'b0000110;
parameter    ap_const_lv7_7 = 7'b0000111;
parameter    ap_const_lv7_8 = 7'b0001000;
parameter    ap_const_lv7_9 = 7'b0001001;
parameter    ap_const_lv7_A = 7'b0001010;
parameter    ap_const_lv7_B = 7'b0001011;
parameter    ap_const_lv7_C = 7'b0001100;
parameter    ap_const_lv7_D = 7'b0001101;
parameter    ap_const_lv7_4 = 7'b0000100;
parameter    ap_const_lv6_31 = 6'b110001;
parameter    ap_const_lv6_1 = 6'b000001;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_1 = 3'b001;
parameter    ap_const_lv4_4 = 4'b0100;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv4_3 = 4'b0011;
parameter    ap_const_lv4_2 = 4'b0010;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv2_1 = 2'b01;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv3_3 = 3'b011;
parameter    ap_const_lv3_2 = 3'b010;
parameter    ap_true = 1'b1;


count_ne_grp_fu_2338_ACMP_mul_249 #(
    .ID( 249 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
count_ne_grp_fu_2338_ACMP_mul_249_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2338_p0 ),
    .din1( grp_fu_2338_p1 ),
    .ce( grp_fu_2338_ce ),
    .dout( grp_fu_2338_p2 )
);

count_ne_grp_fu_2353_ACMP_mul_250 #(
    .ID( 250 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
count_ne_grp_fu_2353_ACMP_mul_250_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2353_p0 ),
    .din1( grp_fu_2353_p1 ),
    .ce( grp_fu_2353_ce ),
    .dout( grp_fu_2353_p2 )
);

count_ne_grp_fu_2368_ACMP_mul_251 #(
    .ID( 251 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
count_ne_grp_fu_2368_ACMP_mul_251_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2368_p0 ),
    .din1( grp_fu_2368_p1 ),
    .ce( grp_fu_2368_ce ),
    .dout( grp_fu_2368_p2 )
);

count_ne_grp_fu_2383_ACMP_mul_252 #(
    .ID( 252 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
count_ne_grp_fu_2383_ACMP_mul_252_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2383_p0 ),
    .din1( grp_fu_2383_p1 ),
    .ce( grp_fu_2383_ce ),
    .dout( grp_fu_2383_p2 )
);

count_ne_grp_fu_2392_ACMP_mul_253 #(
    .ID( 253 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
count_ne_grp_fu_2392_ACMP_mul_253_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2392_p0 ),
    .din1( grp_fu_2392_p1 ),
    .ce( grp_fu_2392_ce ),
    .dout( grp_fu_2392_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st1_fsm_1 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(exitcond_fu_2269_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_2_reg_3905_pp0_it1 <= col_2_reg_3905;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_2_reg_3905_pp0_it2 <= ap_reg_ppstg_col_2_reg_3905_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_2_reg_3905_pp0_it3 <= ap_reg_ppstg_col_2_reg_3905_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_mid2_reg_3873_pp0_it1 <= col_mid2_reg_3873;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_mid2_reg_3873_pp0_it2 <= ap_reg_ppstg_col_mid2_reg_3873_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_col_mid2_reg_3873_pp0_it3 <= ap_reg_ppstg_col_mid2_reg_3873_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_3864_pp0_it1 <= exitcond_reg_3864;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_3864_pp0_it2 <= ap_reg_ppstg_exitcond_reg_3864_pp0_it1;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_3864_pp0_it3 <= ap_reg_ppstg_exitcond_reg_3864_pp0_it2;
    end
    if ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_3864_pp0_it4 <= ap_reg_ppstg_exitcond_reg_3864_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        col_2_reg_3905 <= col_2_fu_2329_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        col_mid2_reg_3873 <= col_mid2_fu_2287_p3;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_3864 == ap_const_lv1_0))) begin
        col_reg_1440 <= col_2_reg_3905;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        col_reg_1440 <= ap_const_lv3_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        exitcond_reg_3864 <= exitcond_fu_2269_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        indvar_cast_reg_3884[0] <= indvar_cast_fu_2309_p1[0];
        indvar_cast_reg_3884[1] <= indvar_cast_fu_2309_p1[1];
        indvar_cast_reg_3884[2] <= indvar_cast_fu_2309_p1[2];
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_1322 <= indvar_flatten_next_fu_2275_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        indvar_flatten_reg_1322 <= ap_const_lv6_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        indvar_mid2_reg_3879 <= indvar_mid2_fu_2301_p3;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_3864 == ap_const_lv1_0))) begin
        indvar_reg_1333 <= indvar_mid2_reg_3879;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        indvar_reg_1333 <= ap_const_lv3_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p2_0_4_fu_546 <= result_p2_0_3_fu_2696_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p2_0_4_fu_546 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p2_0_fu_574 <= result_p2_0_3_fu_2696_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p2_0_fu_574 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        result_p2_1_reg_1344 <= result_p2_1_5_fu_2812_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p2_1_reg_1344 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p3_0_4_fu_550 <= result_p3_0_3_fu_2680_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p3_0_4_fu_550 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p3_0_fu_570 <= result_p3_0_3_fu_2680_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p3_0_fu_570 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        result_p3_1_reg_1356 <= result_p3_1_5_fu_2820_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p3_1_reg_1356 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p4_0_4_fu_554 <= result_p4_0_3_fu_2664_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p4_0_4_fu_554 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p4_0_fu_566 <= result_p4_0_3_fu_2664_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p4_0_fu_566 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        result_p4_1_reg_1368 <= result_p4_1_5_fu_2828_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p4_1_reg_1368 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p5_0_4_fu_558 <= result_p5_0_3_fu_2648_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p5_0_4_fu_558 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_61_fu_2620_p2))) begin
        result_p5_0_fu_562 <= result_p5_0_3_fu_2648_p2;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p5_0_fu_562 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        result_p5_1_reg_1380 <= result_p5_1_5_fu_2836_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        result_p5_1_reg_1380 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        row_reg_3890 <= row_fu_2313_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp10_reg_4001 <= tmp10_fu_2572_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp5_reg_3986 <= tmp5_fu_2544_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp7_reg_3991 <= tmp7_fu_2550_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp8_reg_3996 <= tmp8_fu_2566_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        tmp_121_cast_reg_3895 <= tmp_121_cast_fu_2319_p1;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_2269_p2 == ap_const_lv1_0))) begin
        tmp_134_4_reg_3900 <= tmp_134_4_fu_2323_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        tmp_40_reg_1404 <= result_p4_1_6_fu_2852_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_40_reg_1404 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        tmp_41_reg_1416 <= result_p3_1_6_fu_2860_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_41_reg_1416 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        tmp_42_reg_1428 <= result_p2_1_6_fu_2868_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_42_reg_1428 <= ap_const_lv32_0;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it2 == ap_const_lv1_0))) begin
        tmp_44_reg_3936 <= grp_fu_2338_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it2 == ap_const_lv1_0))) begin
        tmp_46_reg_3941 <= grp_fu_2353_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it2 == ap_const_lv1_0))) begin
        tmp_48_reg_3946 <= grp_fu_2368_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it2 == ap_const_lv1_0))) begin
        tmp_50_reg_3951 <= grp_fu_2383_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it2 == ap_const_lv1_0))) begin
        tmp_52_reg_3956 <= grp_fu_2392_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp_55_reg_3964 <= tmp_55_fu_2409_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0))) begin
        tmp_56_reg_3969 <= tmp_56_fu_2415_p2;
    end
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it4 == ap_const_lv1_0))) begin
        tmp_s_reg_1392 <= result_p5_1_6_fu_2844_p3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_s_reg_1392 <= ap_const_lv32_0;
    end
end

/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_2269_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_fu_2269_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_NS_fsm = ap_ST_st8_fsm_3;
    end else if (((ap_ST_st8_fsm_3 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_start))) begin
        ap_NS_fsm = ap_ST_st0_fsm_0;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
    end else if ((((ap_ST_st0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_start)) | ((ap_ST_st8_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_start)))) begin
        ap_NS_fsm = ap_ST_st1_fsm_1;
    end else begin
        ap_NS_fsm = ap_CS_fsm;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st0_fsm_0 == ap_CS_fsm) | (ap_ST_st8_fsm_3 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st0_fsm_0 == ap_CS_fsm)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// col_phi_fu_1444_p4 assign process. ///
always @ (ap_CS_fsm or col_reg_1440 or exitcond_reg_3864 or ap_reg_ppiten_pp0_it1 or col_2_reg_3905)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_3864 == ap_const_lv1_0))) begin
        col_phi_fu_1444_p4 = col_2_reg_3905;
    end else begin
        col_phi_fu_1444_p4 = col_reg_1440;
    end
end

/// elem_5_phi_fu_1627_p146 assign process. ///
always @ (ap_CS_fsm or b_34_read or b_35_read or b_36_read or b_37_read or b_38_read or b_39_read or b_40_read or b_41_read or b_42_read or b_43_read or b_44_read or b_45_read or b_46_read or b_47_read or b_48_read or b_49_read or b_50_read or b_51_read or b_52_read or b_53_read or b_54_read or b_55_read or b_56_read or b_57_read or b_58_read or b_59_read or b_60_read or b_61_read or b_62_read or b_63_read or b_64_read or b_65_read or b_66_read or b_67_read or b_68_read or b_69_read or b_70_read or b_71_read or b_72_read or b_73_read or b_74_read or b_75_read or b_76_read or b_77_read or b_78_read or b_79_read or b_80_read or b_81_read or b_82_read or b_83_read or b_84_read or b_85_read or b_86_read or b_87_read or b_88_read or b_89_read or b_90_read or b_91_read or b_92_read or b_93_read or b_94_read or b_95_read or b_96_read or b_97_read or b_98_read or b_99_read or b_100_read or b_101_read or b_102_read or b_103_read or b_104_read or b_105_read or b_106_read or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_exitcond_reg_3864_pp0_it3 or tmp_136_1_t_fu_2424_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_22))) begin
        elem_5_phi_fu_1627_p146 = b_34_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & ~(ap_const_lv7_69 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_68 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_67 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_66 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_65 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_64 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_63 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_62 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_61 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_60 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5F == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5E == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5D == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5C == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5B == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_5A == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_59 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_58 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_57 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_56 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_55 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_54 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_53 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_52 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_51 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_50 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4F == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4E == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4D == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4C == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4B == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_4A == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_49 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_48 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_47 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_46 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_45 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_44 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_43 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_42 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_41 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_40 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3F == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3E == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3D == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3C == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3B == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_3A == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_39 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_38 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_37 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_36 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_35 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_34 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_33 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_32 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_31 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_30 == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_2F == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_2E == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_2D == tmp_136_1_t_fu_2424_p2) & ~(ap_const_lv7_2C == tmp_136_1_t_fu_2424_p2) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_2B) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_2A) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_29) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_28) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_27) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_26) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_25) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_24) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_23) & ~(tmp_136_1_t_fu_2424_p2 == ap_const_lv7_22))) begin
        elem_5_phi_fu_1627_p146 = b_106_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_69 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_105_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_68 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_104_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_67 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_103_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_66 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_102_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_65 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_101_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_64 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_100_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_63 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_99_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_62 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_98_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_61 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_97_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_60 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_96_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5F == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_95_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5E == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_94_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5D == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_93_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5C == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_92_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5B == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_91_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5A == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_90_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_59 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_89_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_58 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_88_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_57 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_87_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_56 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_86_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_55 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_85_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_54 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_84_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_53 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_83_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_52 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_82_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_51 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_81_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_50 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_80_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4F == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_79_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4E == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_78_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4D == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_77_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4C == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_76_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4B == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_75_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4A == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_74_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_49 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_73_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_48 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_72_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_47 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_71_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_46 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_70_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_45 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_69_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_44 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_68_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_43 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_67_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_42 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_66_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_41 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_65_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_40 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_64_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3F == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_63_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3E == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_62_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3D == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_61_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3C == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_60_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3B == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_59_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3A == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_58_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_39 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_57_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_38 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_56_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_37 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_55_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_36 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_54_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_35 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_53_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_34 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_52_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_33 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_51_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_32 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_50_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_31 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_49_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_30 == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_48_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2F == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_47_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2E == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_46_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2D == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_45_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2C == tmp_136_1_t_fu_2424_p2))) begin
        elem_5_phi_fu_1627_p146 = b_44_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_2B))) begin
        elem_5_phi_fu_1627_p146 = b_43_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_2A))) begin
        elem_5_phi_fu_1627_p146 = b_42_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_29))) begin
        elem_5_phi_fu_1627_p146 = b_41_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_28))) begin
        elem_5_phi_fu_1627_p146 = b_40_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_27))) begin
        elem_5_phi_fu_1627_p146 = b_39_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_26))) begin
        elem_5_phi_fu_1627_p146 = b_38_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_25))) begin
        elem_5_phi_fu_1627_p146 = b_37_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_24))) begin
        elem_5_phi_fu_1627_p146 = b_36_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_1_t_fu_2424_p2 == ap_const_lv7_23))) begin
        elem_5_phi_fu_1627_p146 = b_35_read;
    end else begin
        elem_5_phi_fu_1627_p146 = ap_const_lv2_1;
    end
end

/// elem_6_phi_fu_1778_p146 assign process. ///
always @ (ap_CS_fsm or b_24_read or b_25_read or b_26_read or b_27_read or b_28_read or b_29_read or b_30_read or b_31_read or b_32_read or b_33_read or b_34_read or b_35_read or b_36_read or b_37_read or b_38_read or b_39_read or b_40_read or b_41_read or b_42_read or b_43_read or b_44_read or b_45_read or b_46_read or b_47_read or b_48_read or b_49_read or b_50_read or b_51_read or b_52_read or b_53_read or b_54_read or b_55_read or b_56_read or b_57_read or b_58_read or b_59_read or b_60_read or b_61_read or b_62_read or b_63_read or b_64_read or b_65_read or b_66_read or b_67_read or b_68_read or b_69_read or b_70_read or b_71_read or b_72_read or b_73_read or b_74_read or b_75_read or b_76_read or b_77_read or b_78_read or b_79_read or b_80_read or b_81_read or b_82_read or b_83_read or b_84_read or b_85_read or b_86_read or b_87_read or b_88_read or b_89_read or b_90_read or b_91_read or b_92_read or b_93_read or b_94_read or b_95_read or b_96_read or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_exitcond_reg_3864_pp0_it3 or tmp_136_2_t_fu_2459_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_18))) begin
        elem_6_phi_fu_1778_p146 = b_24_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & ~(ap_const_lv7_5F == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_5E == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_5D == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_5C == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_5B == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_5A == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_59 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_58 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_57 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_56 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_55 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_54 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_53 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_52 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_51 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_50 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4F == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4E == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4D == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4C == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4B == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_4A == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_49 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_48 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_47 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_46 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_45 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_44 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_43 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_42 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_41 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_40 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3F == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3E == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3D == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3C == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3B == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_3A == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_39 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_38 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_37 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_36 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_35 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_34 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_33 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_32 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_31 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_30 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2F == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2E == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2D == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2C == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2B == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_2A == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_29 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_28 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_27 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_26 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_25 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_24 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_23 == tmp_136_2_t_fu_2459_p2) & ~(ap_const_lv7_22 == tmp_136_2_t_fu_2459_p2) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_21) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_20) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1F) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1E) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1D) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1C) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1B) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1A) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_19) & ~(tmp_136_2_t_fu_2459_p2 == ap_const_lv7_18))) begin
        elem_6_phi_fu_1778_p146 = b_96_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5F == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_95_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5E == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_94_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5D == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_93_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5C == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_92_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5B == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_91_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_5A == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_90_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_59 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_89_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_58 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_88_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_57 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_87_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_56 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_86_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_55 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_85_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_54 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_84_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_53 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_83_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_52 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_82_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_51 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_81_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_50 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_80_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4F == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_79_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4E == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_78_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4D == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_77_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4C == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_76_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4B == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_75_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4A == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_74_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_49 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_73_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_48 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_72_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_47 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_71_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_46 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_70_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_45 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_69_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_44 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_68_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_43 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_67_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_42 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_66_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_41 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_65_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_40 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_64_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3F == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_63_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3E == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_62_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3D == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_61_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3C == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_60_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3B == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_59_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3A == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_58_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_39 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_57_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_38 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_56_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_37 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_55_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_36 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_54_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_35 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_53_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_34 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_52_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_33 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_51_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_32 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_50_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_31 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_49_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_30 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_48_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2F == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_47_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2E == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_46_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2D == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_45_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2C == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_44_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2B == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_43_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2A == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_42_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_29 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_41_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_28 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_40_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_27 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_39_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_26 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_38_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_25 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_37_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_24 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_36_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_23 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_35_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_22 == tmp_136_2_t_fu_2459_p2))) begin
        elem_6_phi_fu_1778_p146 = b_34_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_21))) begin
        elem_6_phi_fu_1778_p146 = b_33_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_20))) begin
        elem_6_phi_fu_1778_p146 = b_32_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1F))) begin
        elem_6_phi_fu_1778_p146 = b_31_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1E))) begin
        elem_6_phi_fu_1778_p146 = b_30_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1D))) begin
        elem_6_phi_fu_1778_p146 = b_29_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1C))) begin
        elem_6_phi_fu_1778_p146 = b_28_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1B))) begin
        elem_6_phi_fu_1778_p146 = b_27_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_1A))) begin
        elem_6_phi_fu_1778_p146 = b_26_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_2_t_fu_2459_p2 == ap_const_lv7_19))) begin
        elem_6_phi_fu_1778_p146 = b_25_read;
    end else begin
        elem_6_phi_fu_1778_p146 = ap_const_lv2_1;
    end
end

/// elem_7_phi_fu_1929_p146 assign process. ///
always @ (ap_CS_fsm or b_14_read or b_15_read or b_16_read or b_17_read or b_18_read or b_19_read or b_20_read or b_21_read or b_22_read or b_23_read or b_24_read or b_25_read or b_26_read or b_27_read or b_28_read or b_29_read or b_30_read or b_31_read or b_32_read or b_33_read or b_34_read or b_35_read or b_36_read or b_37_read or b_38_read or b_39_read or b_40_read or b_41_read or b_42_read or b_43_read or b_44_read or b_45_read or b_46_read or b_47_read or b_48_read or b_49_read or b_50_read or b_51_read or b_52_read or b_53_read or b_54_read or b_55_read or b_56_read or b_57_read or b_58_read or b_59_read or b_60_read or b_61_read or b_62_read or b_63_read or b_64_read or b_65_read or b_66_read or b_67_read or b_68_read or b_69_read or b_70_read or b_71_read or b_72_read or b_73_read or b_74_read or b_75_read or b_76_read or b_77_read or b_78_read or b_79_read or b_80_read or b_81_read or b_82_read or b_83_read or b_84_read or b_85_read or b_86_read or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_exitcond_reg_3864_pp0_it3 or tmp_136_3_t_fu_2494_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_E))) begin
        elem_7_phi_fu_1929_p146 = b_14_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & ~(ap_const_lv7_55 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_54 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_53 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_52 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_51 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_50 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4F == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4E == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4D == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4C == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4B == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_4A == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_49 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_48 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_47 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_46 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_45 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_44 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_43 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_42 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_41 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_40 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3F == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3E == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3D == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3C == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3B == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_3A == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_39 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_38 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_37 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_36 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_35 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_34 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_33 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_32 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_31 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_30 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2F == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2E == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2D == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2C == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2B == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_2A == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_29 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_28 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_27 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_26 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_25 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_24 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_23 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_22 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_21 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_20 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1F == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1E == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1D == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1C == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1B == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_1A == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_19 == tmp_136_3_t_fu_2494_p2) & ~(ap_const_lv7_18 == tmp_136_3_t_fu_2494_p2) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_17) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_16) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_15) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_14) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_13) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_12) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_11) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_10) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_F) & ~(tmp_136_3_t_fu_2494_p2 == ap_const_lv7_E))) begin
        elem_7_phi_fu_1929_p146 = b_86_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_55 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_85_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_54 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_84_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_53 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_83_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_52 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_82_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_51 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_81_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_50 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_80_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4F == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_79_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4E == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_78_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4D == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_77_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4C == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_76_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4B == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_75_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4A == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_74_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_49 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_73_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_48 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_72_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_47 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_71_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_46 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_70_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_45 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_69_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_44 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_68_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_43 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_67_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_42 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_66_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_41 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_65_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_40 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_64_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3F == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_63_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3E == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_62_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3D == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_61_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3C == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_60_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3B == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_59_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3A == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_58_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_39 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_57_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_38 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_56_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_37 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_55_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_36 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_54_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_35 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_53_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_34 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_52_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_33 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_51_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_32 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_50_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_31 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_49_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_30 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_48_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2F == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_47_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2E == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_46_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2D == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_45_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2C == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_44_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2B == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_43_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2A == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_42_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_29 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_41_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_28 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_40_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_27 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_39_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_26 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_38_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_25 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_37_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_24 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_36_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_23 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_35_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_22 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_34_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_21 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_33_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_20 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_32_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1F == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_31_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1E == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_30_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1D == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_29_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1C == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_28_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1B == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_27_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1A == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_26_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_19 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_25_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_18 == tmp_136_3_t_fu_2494_p2))) begin
        elem_7_phi_fu_1929_p146 = b_24_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_17))) begin
        elem_7_phi_fu_1929_p146 = b_23_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_16))) begin
        elem_7_phi_fu_1929_p146 = b_22_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_15))) begin
        elem_7_phi_fu_1929_p146 = b_21_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_14))) begin
        elem_7_phi_fu_1929_p146 = b_20_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_13))) begin
        elem_7_phi_fu_1929_p146 = b_19_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_12))) begin
        elem_7_phi_fu_1929_p146 = b_18_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_11))) begin
        elem_7_phi_fu_1929_p146 = b_17_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_10))) begin
        elem_7_phi_fu_1929_p146 = b_16_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_3_t_fu_2494_p2 == ap_const_lv7_F))) begin
        elem_7_phi_fu_1929_p146 = b_15_read;
    end else begin
        elem_7_phi_fu_1929_p146 = ap_const_lv2_1;
    end
end

/// elem_8_phi_fu_2080_p146 assign process. ///
always @ (ap_CS_fsm or b_4_read or b_5_read or b_6_read or b_7_read or b_8_read or b_9_read or b_10_read or b_11_read or b_12_read or b_13_read or b_14_read or b_15_read or b_16_read or b_17_read or b_18_read or b_19_read or b_20_read or b_21_read or b_22_read or b_23_read or b_24_read or b_25_read or b_26_read or b_27_read or b_28_read or b_29_read or b_30_read or b_31_read or b_32_read or b_33_read or b_34_read or b_35_read or b_36_read or b_37_read or b_38_read or b_39_read or b_40_read or b_41_read or b_42_read or b_43_read or b_44_read or b_45_read or b_46_read or b_47_read or b_48_read or b_49_read or b_50_read or b_51_read or b_52_read or b_53_read or b_54_read or b_55_read or b_56_read or b_57_read or b_58_read or b_59_read or b_60_read or b_61_read or b_62_read or b_63_read or b_64_read or b_65_read or b_66_read or b_67_read or b_68_read or b_69_read or b_70_read or b_71_read or b_72_read or b_73_read or b_74_read or b_75_read or b_76_read or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_exitcond_reg_3864_pp0_it3 or tmp_136_4_t_fu_2529_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_4))) begin
        elem_8_phi_fu_2080_p146 = b_4_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & ~(ap_const_lv7_4B == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_4A == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_49 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_48 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_47 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_46 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_45 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_44 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_43 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_42 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_41 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_40 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3F == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3E == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3D == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3C == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3B == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_3A == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_39 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_38 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_37 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_36 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_35 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_34 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_33 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_32 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_31 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_30 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2F == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2E == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2D == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2C == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2B == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_2A == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_29 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_28 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_27 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_26 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_25 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_24 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_23 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_22 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_21 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_20 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1F == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1E == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1D == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1C == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1B == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_1A == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_19 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_18 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_17 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_16 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_15 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_14 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_13 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_12 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_11 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_10 == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_F == tmp_136_4_t_fu_2529_p2) & ~(ap_const_lv7_E == tmp_136_4_t_fu_2529_p2) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_D) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_C) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_B) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_A) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_9) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_8) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_7) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_6) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_5) & ~(tmp_136_4_t_fu_2529_p2 == ap_const_lv7_4))) begin
        elem_8_phi_fu_2080_p146 = b_76_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4B == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_75_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_4A == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_74_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_49 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_73_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_48 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_72_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_47 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_71_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_46 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_70_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_45 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_69_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_44 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_68_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_43 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_67_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_42 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_66_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_41 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_65_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_40 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_64_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3F == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_63_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3E == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_62_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3D == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_61_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3C == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_60_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3B == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_59_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_3A == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_58_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_39 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_57_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_38 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_56_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_37 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_55_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_36 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_54_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_35 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_53_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_34 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_52_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_33 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_51_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_32 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_50_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_31 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_49_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_30 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_48_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2F == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_47_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2E == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_46_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2D == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_45_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2C == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_44_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2B == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_43_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_2A == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_42_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_29 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_41_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_28 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_40_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_27 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_39_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_26 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_38_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_25 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_37_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_24 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_36_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_23 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_35_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_22 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_34_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_21 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_33_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_20 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_32_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1F == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_31_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1E == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_30_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1D == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_29_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1C == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_28_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1B == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_27_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_1A == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_26_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_19 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_25_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_18 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_24_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_17 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_23_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_16 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_22_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_15 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_21_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_14 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_20_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_13 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_19_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_12 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_18_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_11 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_17_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_10 == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_16_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_F == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_15_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (ap_const_lv7_E == tmp_136_4_t_fu_2529_p2))) begin
        elem_8_phi_fu_2080_p146 = b_14_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_D))) begin
        elem_8_phi_fu_2080_p146 = b_13_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_C))) begin
        elem_8_phi_fu_2080_p146 = b_12_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_B))) begin
        elem_8_phi_fu_2080_p146 = b_11_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_A))) begin
        elem_8_phi_fu_2080_p146 = b_10_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_9))) begin
        elem_8_phi_fu_2080_p146 = b_9_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_8))) begin
        elem_8_phi_fu_2080_p146 = b_8_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_7))) begin
        elem_8_phi_fu_2080_p146 = b_7_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_6))) begin
        elem_8_phi_fu_2080_p146 = b_6_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_4_t_fu_2529_p2 == ap_const_lv7_5))) begin
        elem_8_phi_fu_2080_p146 = b_5_read;
    end else begin
        elem_8_phi_fu_2080_p146 = ap_const_lv2_1;
    end
end

/// elem_phi_fu_1454_p168 assign process. ///
always @ (ap_CS_fsm or b_44_read or b_45_read or b_46_read or b_47_read or b_48_read or b_49_read or b_50_read or b_51_read or b_52_read or b_53_read or b_54_read or b_55_read or b_56_read or b_57_read or b_58_read or b_59_read or b_60_read or b_61_read or b_62_read or b_63_read or b_64_read or b_65_read or b_66_read or b_67_read or b_68_read or b_69_read or b_70_read or b_71_read or b_72_read or b_73_read or b_74_read or b_75_read or b_76_read or b_77_read or b_78_read or b_79_read or b_80_read or b_81_read or b_82_read or b_83_read or b_84_read or b_85_read or b_86_read or b_87_read or b_88_read or b_89_read or b_90_read or b_91_read or b_92_read or b_93_read or b_94_read or b_95_read or b_96_read or b_97_read or b_98_read or b_99_read or b_100_read or b_101_read or b_102_read or b_103_read or b_104_read or b_105_read or b_106_read or b_107_read or b_108_read or b_109_read or b_110_read or b_111_read or b_112_read or b_113_read or b_114_read or b_115_read or b_116_read or b_117_read or b_118_read or b_119_read or b_120_read or b_121_read or b_122_read or b_123_read or b_124_read or b_125_read or b_126_read or b_127_read or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_exitcond_reg_3864_pp0_it3 or tmp_136_0_t_fu_2404_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2C))) begin
        elem_phi_fu_1454_p168 = b_44_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7C) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7B) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7A) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_79) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_78) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_77) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_76) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_75) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_74) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_73) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_72) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_71) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_70) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6F) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6C) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6B) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6A) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_69) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_68) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_67) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_66) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_65) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_64) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_63) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_62) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_61) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_60) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5F) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5C) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5B) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5A) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_59) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_58) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_57) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_56) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_55) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_54) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_53) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_52) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_51) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_50) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4F) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4C) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4B) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4A) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_49) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_48) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_47) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_46) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_45) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_44) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_43) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_42) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_41) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_40) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3F) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3C) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3B) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3A) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_39) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_38) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_37) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_36) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_35) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_34) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_33) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_32) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_31) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_30) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2F) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2E) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2D) & ~(tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2C))) begin
        elem_phi_fu_1454_p168 = b_127_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7E))) begin
        elem_phi_fu_1454_p168 = b_126_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7D))) begin
        elem_phi_fu_1454_p168 = b_125_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7C))) begin
        elem_phi_fu_1454_p168 = b_124_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7B))) begin
        elem_phi_fu_1454_p168 = b_123_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_7A))) begin
        elem_phi_fu_1454_p168 = b_122_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_79))) begin
        elem_phi_fu_1454_p168 = b_121_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_78))) begin
        elem_phi_fu_1454_p168 = b_120_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_77))) begin
        elem_phi_fu_1454_p168 = b_119_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_76))) begin
        elem_phi_fu_1454_p168 = b_118_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_75))) begin
        elem_phi_fu_1454_p168 = b_117_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_74))) begin
        elem_phi_fu_1454_p168 = b_116_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_73))) begin
        elem_phi_fu_1454_p168 = b_115_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_72))) begin
        elem_phi_fu_1454_p168 = b_114_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_71))) begin
        elem_phi_fu_1454_p168 = b_113_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_70))) begin
        elem_phi_fu_1454_p168 = b_112_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6F))) begin
        elem_phi_fu_1454_p168 = b_111_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6E))) begin
        elem_phi_fu_1454_p168 = b_110_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6D))) begin
        elem_phi_fu_1454_p168 = b_109_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6C))) begin
        elem_phi_fu_1454_p168 = b_108_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6B))) begin
        elem_phi_fu_1454_p168 = b_107_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_6A))) begin
        elem_phi_fu_1454_p168 = b_106_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_69))) begin
        elem_phi_fu_1454_p168 = b_105_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_68))) begin
        elem_phi_fu_1454_p168 = b_104_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_67))) begin
        elem_phi_fu_1454_p168 = b_103_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_66))) begin
        elem_phi_fu_1454_p168 = b_102_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_65))) begin
        elem_phi_fu_1454_p168 = b_101_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_64))) begin
        elem_phi_fu_1454_p168 = b_100_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_63))) begin
        elem_phi_fu_1454_p168 = b_99_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_62))) begin
        elem_phi_fu_1454_p168 = b_98_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_61))) begin
        elem_phi_fu_1454_p168 = b_97_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_60))) begin
        elem_phi_fu_1454_p168 = b_96_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5F))) begin
        elem_phi_fu_1454_p168 = b_95_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5E))) begin
        elem_phi_fu_1454_p168 = b_94_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5D))) begin
        elem_phi_fu_1454_p168 = b_93_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5C))) begin
        elem_phi_fu_1454_p168 = b_92_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5B))) begin
        elem_phi_fu_1454_p168 = b_91_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_5A))) begin
        elem_phi_fu_1454_p168 = b_90_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_59))) begin
        elem_phi_fu_1454_p168 = b_89_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_58))) begin
        elem_phi_fu_1454_p168 = b_88_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_57))) begin
        elem_phi_fu_1454_p168 = b_87_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_56))) begin
        elem_phi_fu_1454_p168 = b_86_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_55))) begin
        elem_phi_fu_1454_p168 = b_85_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_54))) begin
        elem_phi_fu_1454_p168 = b_84_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_53))) begin
        elem_phi_fu_1454_p168 = b_83_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_52))) begin
        elem_phi_fu_1454_p168 = b_82_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_51))) begin
        elem_phi_fu_1454_p168 = b_81_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_50))) begin
        elem_phi_fu_1454_p168 = b_80_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4F))) begin
        elem_phi_fu_1454_p168 = b_79_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4E))) begin
        elem_phi_fu_1454_p168 = b_78_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4D))) begin
        elem_phi_fu_1454_p168 = b_77_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4C))) begin
        elem_phi_fu_1454_p168 = b_76_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4B))) begin
        elem_phi_fu_1454_p168 = b_75_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_4A))) begin
        elem_phi_fu_1454_p168 = b_74_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_49))) begin
        elem_phi_fu_1454_p168 = b_73_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_48))) begin
        elem_phi_fu_1454_p168 = b_72_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_47))) begin
        elem_phi_fu_1454_p168 = b_71_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_46))) begin
        elem_phi_fu_1454_p168 = b_70_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_45))) begin
        elem_phi_fu_1454_p168 = b_69_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_44))) begin
        elem_phi_fu_1454_p168 = b_68_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_43))) begin
        elem_phi_fu_1454_p168 = b_67_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_42))) begin
        elem_phi_fu_1454_p168 = b_66_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_41))) begin
        elem_phi_fu_1454_p168 = b_65_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_40))) begin
        elem_phi_fu_1454_p168 = b_64_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3F))) begin
        elem_phi_fu_1454_p168 = b_63_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3E))) begin
        elem_phi_fu_1454_p168 = b_62_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3D))) begin
        elem_phi_fu_1454_p168 = b_61_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3C))) begin
        elem_phi_fu_1454_p168 = b_60_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3B))) begin
        elem_phi_fu_1454_p168 = b_59_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_3A))) begin
        elem_phi_fu_1454_p168 = b_58_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_39))) begin
        elem_phi_fu_1454_p168 = b_57_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_38))) begin
        elem_phi_fu_1454_p168 = b_56_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_37))) begin
        elem_phi_fu_1454_p168 = b_55_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_36))) begin
        elem_phi_fu_1454_p168 = b_54_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_35))) begin
        elem_phi_fu_1454_p168 = b_53_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_34))) begin
        elem_phi_fu_1454_p168 = b_52_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_33))) begin
        elem_phi_fu_1454_p168 = b_51_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_32))) begin
        elem_phi_fu_1454_p168 = b_50_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_31))) begin
        elem_phi_fu_1454_p168 = b_49_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_30))) begin
        elem_phi_fu_1454_p168 = b_48_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2F))) begin
        elem_phi_fu_1454_p168 = b_47_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2E))) begin
        elem_phi_fu_1454_p168 = b_46_read;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond_reg_3864_pp0_it3 == ap_const_lv1_0) & (tmp_136_0_t_fu_2404_p2 == ap_const_lv7_2D))) begin
        elem_phi_fu_1454_p168 = b_45_read;
    end else begin
        elem_phi_fu_1454_p168 = ap_const_lv2_1;
    end
end

/// indvar_phi_fu_1337_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_1333 or exitcond_reg_3864 or ap_reg_ppiten_pp0_it1 or indvar_mid2_reg_3879)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_3864 == ap_const_lv1_0))) begin
        indvar_phi_fu_1337_p4 = indvar_mid2_reg_3879;
    end else begin
        indvar_phi_fu_1337_p4 = indvar_reg_1333;
    end
end
assign ap_return_0 = result_p2_0_4_fu_546;
assign ap_return_1 = tmp_42_reg_1428;
assign ap_return_2 = result_p3_0_4_fu_550;
assign ap_return_3 = tmp_41_reg_1416;
assign ap_return_4 = result_p4_0_4_fu_554;
assign ap_return_5 = tmp_40_reg_1404;
assign ap_return_6 = result_p5_0_4_fu_558;
assign ap_return_7 = tmp_s_reg_1392;
assign col_2_fu_2329_p2 = (col_mid2_fu_2287_p3 + ap_const_lv3_1);
assign col_mid2_fu_2287_p3 = ((exitcond2_fu_2281_p2)? ap_const_lv3_0: col_phi_fu_1444_p4);
assign exitcond2_fu_2281_p2 = (col_phi_fu_1444_p4 == ap_const_lv3_7? 1'b1: 1'b0);
assign exitcond_fu_2269_p2 = (indvar_flatten_reg_1322 == ap_const_lv6_31? 1'b1: 1'b0);
assign grp_fu_2338_ce = ap_const_logic_1;
assign grp_fu_2338_p0 = grp_fu_2338_p00;
assign grp_fu_2338_p00 = $unsigned(row_reg_3890);
assign grp_fu_2338_p1 = ap_const_lv7_B;
assign grp_fu_2353_ce = ap_const_logic_1;
assign grp_fu_2353_p0 = grp_fu_2353_p00;
assign grp_fu_2353_p00 = $unsigned(tmp_134_1_fu_2344_p2);
assign grp_fu_2353_p1 = ap_const_lv7_B;
assign grp_fu_2368_ce = ap_const_logic_1;
assign grp_fu_2368_p0 = grp_fu_2368_p00;
assign grp_fu_2368_p00 = $unsigned(tmp_134_2_fu_2359_p2);
assign grp_fu_2368_p1 = ap_const_lv7_B;
assign grp_fu_2383_ce = ap_const_logic_1;
assign grp_fu_2383_p0 = grp_fu_2383_p00;
assign grp_fu_2383_p00 = $unsigned(tmp_134_3_fu_2374_p2);
assign grp_fu_2383_p1 = ap_const_lv7_B;
assign grp_fu_2392_ce = ap_const_logic_1;
assign grp_fu_2392_p0 = grp_fu_2392_p00;
assign grp_fu_2392_p00 = $unsigned(tmp_134_4_reg_3900);
assign grp_fu_2392_p1 = ap_const_lv7_B;
assign indvar_cast_fu_2309_p1 = $unsigned(indvar_mid2_fu_2301_p3);
assign indvar_flatten_next_fu_2275_p2 = (indvar_flatten_reg_1322 + ap_const_lv6_1);
assign indvar_mid2_fu_2301_p3 = ((exitcond2_fu_2281_p2)? indvar_next_dup5_fu_2295_p2: indvar_phi_fu_1337_p4);
assign indvar_next_dup5_fu_2295_p2 = (indvar_phi_fu_1337_p4 + ap_const_lv3_1);
assign p1_count_cast_fu_2578_p1 = $unsigned(tmp_55_reg_3964);
assign p1_count_fu_2596_p2 = (tmp6_cast_fu_2592_p1 + tmp5_cast_fu_2584_p1);
assign p2_count_cast_fu_2581_p1 = $unsigned(tmp_56_reg_3969);
assign p2_count_fu_2614_p2 = (tmp9_cast_fu_2610_p1 + tmp8_cast_fu_2602_p1);
assign result_p2_0_3_fu_2696_p2 = (result_p2_0_fu_574 + tmp_69_fu_2692_p1);
assign result_p2_1_4_fu_2806_p2 = (result_p2_1_reg_1344 + tmp_78_fu_2802_p1);
assign result_p2_1_5_fu_2812_p3 = ((tmp_70_fu_2742_p2)? result_p2_1_4_fu_2806_p2: result_p2_1_reg_1344);
assign result_p2_1_6_fu_2868_p3 = ((tmp_70_fu_2742_p2)? result_p2_1_4_fu_2806_p2: tmp_42_reg_1428);
assign result_p3_0_3_fu_2680_p2 = (result_p3_0_fu_570 + tmp_67_fu_2676_p1);
assign result_p3_1_4_fu_2790_p2 = (result_p3_1_reg_1356 + tmp_76_fu_2786_p1);
assign result_p3_1_5_fu_2820_p3 = ((tmp_70_fu_2742_p2)? result_p3_1_4_fu_2790_p2: result_p3_1_reg_1356);
assign result_p3_1_6_fu_2860_p3 = ((tmp_70_fu_2742_p2)? result_p3_1_4_fu_2790_p2: tmp_41_reg_1416);
assign result_p4_0_3_fu_2664_p2 = (result_p4_0_fu_566 + tmp_65_fu_2660_p1);
assign result_p4_1_4_fu_2774_p2 = (result_p4_1_reg_1368 + tmp_74_fu_2770_p1);
assign result_p4_1_5_fu_2828_p3 = ((tmp_70_fu_2742_p2)? result_p4_1_4_fu_2774_p2: result_p4_1_reg_1368);
assign result_p4_1_6_fu_2852_p3 = ((tmp_70_fu_2742_p2)? result_p4_1_4_fu_2774_p2: tmp_40_reg_1404);
assign result_p5_0_3_fu_2648_p2 = (result_p5_0_fu_562 + tmp_63_fu_2644_p1);
assign result_p5_1_4_fu_2758_p2 = (result_p5_1_reg_1380 + tmp_72_fu_2754_p1);
assign result_p5_1_5_fu_2836_p3 = ((tmp_70_fu_2742_p2)? result_p5_1_4_fu_2758_p2: result_p5_1_reg_1380);
assign result_p5_1_6_fu_2844_p3 = ((tmp_70_fu_2742_p2)? result_p5_1_4_fu_2758_p2: tmp_s_reg_1392);
assign row_fu_2313_p2 = (indvar_cast_fu_2309_p1 + ap_const_lv4_4);
assign tmp10_fu_2572_p2 = (tmp_140_1_cast_fu_2445_p1 + tmp_140_4_cast_fu_2562_p1);
assign tmp5_cast_fu_2584_p1 = $unsigned(tmp5_reg_3986);
assign tmp5_fu_2544_p2 = (tmp_138_2_cast_fu_2470_p1 + tmp_138_3_cast_fu_2505_p1);
assign tmp6_cast_fu_2592_p1 = $unsigned(tmp6_fu_2587_p2);
assign tmp6_fu_2587_p2 = (tmp7_reg_3991 + p1_count_cast_fu_2578_p1);
assign tmp7_fu_2550_p2 = (tmp_138_1_cast_fu_2435_p1 + tmp_138_4_cast_fu_2540_p1);
assign tmp8_cast_fu_2602_p1 = $unsigned(tmp8_reg_3996);
assign tmp8_fu_2566_p2 = (tmp_140_2_cast_fu_2480_p1 + tmp_140_3_cast_fu_2515_p1);
assign tmp9_cast_fu_2610_p1 = $unsigned(tmp9_fu_2605_p2);
assign tmp9_fu_2605_p2 = (tmp10_reg_4001 + p2_count_cast_fu_2581_p1);
assign tmp_121_cast_fu_2319_p1 = row_fu_2313_p2[2:0];
assign tmp_130_cast_fu_2398_p1 = $unsigned(ap_reg_ppstg_col_mid2_reg_3873_pp0_it3);
assign tmp_133_2_fu_2449_p2 = (tmp_130_cast_fu_2398_p1 + ap_const_lv4_2);
assign tmp_133_3_fu_2484_p2 = (tmp_130_cast_fu_2398_p1 + ap_const_lv4_3);
assign tmp_133_4_fu_2519_p2 = (tmp_130_cast_fu_2398_p1 + ap_const_lv4_4);
assign tmp_134_1_fu_2344_p2 = (indvar_cast_reg_3884 + ap_const_lv4_3);
assign tmp_134_2_fu_2359_p2 = (indvar_cast_reg_3884 + ap_const_lv4_2);
assign tmp_134_3_fu_2374_p2 = (tmp_121_cast_reg_3895 + ap_const_lv3_5);
assign tmp_134_4_fu_2323_p2 = (tmp_121_cast_fu_2319_p1 ^ ap_const_lv3_4);
assign tmp_136_0_t_fu_2404_p2 = (tmp_44_reg_3936 + tmp_54_fu_2401_p1);
assign tmp_136_1_t_fu_2424_p2 = (tmp_46_reg_3941 + tmp_57_fu_2421_p1);
assign tmp_136_2_t_fu_2459_p2 = (tmp_48_reg_3946 + tmp_58_fu_2455_p1);
assign tmp_136_3_t_fu_2494_p2 = (tmp_50_reg_3951 + tmp_59_fu_2490_p1);
assign tmp_136_4_t_fu_2529_p2 = (tmp_52_reg_3956 + tmp_60_fu_2525_p1);
assign tmp_137_1_fu_2429_p2 = (elem_5_phi_fu_1627_p146 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_137_2_fu_2464_p2 = (elem_6_phi_fu_1778_p146 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_137_3_fu_2499_p2 = (elem_7_phi_fu_1929_p146 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_137_4_fu_2534_p2 = (elem_8_phi_fu_2080_p146 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_138_1_cast_fu_2435_p1 = $unsigned(tmp_137_1_fu_2429_p2);
assign tmp_138_2_cast_fu_2470_p1 = $unsigned(tmp_137_2_fu_2464_p2);
assign tmp_138_3_cast_fu_2505_p1 = $unsigned(tmp_137_3_fu_2499_p2);
assign tmp_138_4_cast_fu_2540_p1 = $unsigned(tmp_137_4_fu_2534_p2);
assign tmp_139_1_fu_2439_p2 = (elem_5_phi_fu_1627_p146 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_139_2_fu_2474_p2 = (elem_6_phi_fu_1778_p146 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_139_3_fu_2509_p2 = (elem_7_phi_fu_1929_p146 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_139_4_fu_2556_p2 = (elem_8_phi_fu_2080_p146 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_140_1_cast_fu_2445_p1 = $unsigned(tmp_139_1_fu_2439_p2);
assign tmp_140_2_cast_fu_2480_p1 = $unsigned(tmp_139_2_fu_2474_p2);
assign tmp_140_3_cast_fu_2515_p1 = $unsigned(tmp_139_3_fu_2509_p2);
assign tmp_140_4_cast_fu_2562_p1 = $unsigned(tmp_139_4_fu_2556_p2);
assign tmp_54_fu_2401_p1 = $unsigned(ap_reg_ppstg_col_mid2_reg_3873_pp0_it3);
assign tmp_55_fu_2409_p2 = (elem_phi_fu_1454_p168 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_56_fu_2415_p2 = (elem_phi_fu_1454_p168 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_57_fu_2421_p1 = $unsigned(ap_reg_ppstg_col_2_reg_3905_pp0_it3);
assign tmp_58_fu_2455_p1 = $unsigned(tmp_133_2_fu_2449_p2);
assign tmp_59_fu_2490_p1 = $unsigned(tmp_133_3_fu_2484_p2);
assign tmp_60_fu_2525_p1 = $unsigned(tmp_133_4_fu_2519_p2);
assign tmp_61_fu_2620_p2 = (p2_count_fu_2614_p2 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_62_fu_2638_p2 = (p1_count_fu_2596_p2 == ap_const_lv3_5? 1'b1: 1'b0);
assign tmp_63_fu_2644_p1 = $unsigned(tmp_62_fu_2638_p2);
assign tmp_64_fu_2654_p2 = (p1_count_fu_2596_p2 == ap_const_lv3_4? 1'b1: 1'b0);
assign tmp_65_fu_2660_p1 = $unsigned(tmp_64_fu_2654_p2);
assign tmp_66_fu_2670_p2 = (p1_count_fu_2596_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign tmp_67_fu_2676_p1 = $unsigned(tmp_66_fu_2670_p2);
assign tmp_68_fu_2686_p2 = (p1_count_fu_2596_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign tmp_69_fu_2692_p1 = $unsigned(tmp_68_fu_2686_p2);
assign tmp_70_fu_2742_p2 = (p1_count_fu_2596_p2 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_71_fu_2748_p2 = (p2_count_fu_2614_p2 == ap_const_lv3_5? 1'b1: 1'b0);
assign tmp_72_fu_2754_p1 = $unsigned(tmp_71_fu_2748_p2);
assign tmp_73_fu_2764_p2 = (p2_count_fu_2614_p2 == ap_const_lv3_4? 1'b1: 1'b0);
assign tmp_74_fu_2770_p1 = $unsigned(tmp_73_fu_2764_p2);
assign tmp_75_fu_2780_p2 = (p2_count_fu_2614_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign tmp_76_fu_2786_p1 = $unsigned(tmp_75_fu_2780_p2);
assign tmp_77_fu_2796_p2 = (p2_count_fu_2614_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign tmp_78_fu_2802_p1 = $unsigned(tmp_77_fu_2796_p2);
always @ (posedge ap_clk)
begin
    indvar_cast_reg_3884[3] <= 1'b0;
end



endmodule //count_ne

