<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from sysreg XML-->
  <register_group name="Virt">
    <gui_name language="en">Virt</gui_name>
    <description language="en">Virt</description>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ats1hr.html" name="ATS1HR" size="4">
      <gui_name language="en">Address Translate Stage 1 Hyp mode Read</gui_name>
      <description language="en">Performs stage 1 address translation as defined for PL2 and the Non-secure state, with permissions as if reading from the given virtual address.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ats1hw.html" name="ATS1HW" size="4">
      <gui_name language="en">Address Translate Stage 1 Hyp mode Write</gui_name>
      <description language="en">Performs stage 1 address translation as defined for PL2 and the Non-secure state, with permissions as if writing to the given virtual address.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-cnthctl.html" name="CNTHCTL" size="4">
      <gui_name language="en">Counter-timer Hyp Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 modes to the physical counter and the Non-secure EL1 physical timer.</description>
      <bitField conditional="false" name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the corresponding counter register (CNTPCT or CNTVCT) is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register (CNTPCT or CNTVCT) trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the corresponding counter:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_PL1PCEN" name="PL1PCEN">
        <gui_name language="en">PL1PCEN</gui_name>
        <description language="en">Traps Non-secure PL0 and PL1 accesses to the physical timer registers to Hyp mode.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CNTHCTL_PL1PCTEN" name="PL1PCTEN">
        <gui_name language="en">PL1PCTEN</gui_name>
        <description language="en">Traps Non-secure PL0 and PL1 accesses to the physical counter register to Hyp mode.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-cnthp_cval.html" name="CNTHP_CVAL" size="8">
      <gui_name language="en">Counter-timer Hyp Physical CompareValue register</gui_name>
      <description language="en">Holds the compare value for the Hyp mode physical timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-cnthp_tval.html" name="CNTHP_TVAL" size="4">
      <gui_name language="en">Counter-timer Hyp Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the Hyp mode physical timer.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-cntvoff.html" name="CNTVOFF" size="8">
      <gui_name language="en">Counter-timer Virtual Offset register</gui_name>
      <description language="en">Holds the 64-bit virtual offset.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hacr.html" name="HACR" size="4">
      <gui_name language="en">Hyp Auxiliary Configuration Register</gui_name>
      <description language="en">Controls trapping to Hyp mode of IMPLEMENTATION DEFINED or IMPLEMENTATION SPECIFIC aspects of Non-secure EL1 or EL0 operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hactlr.html" name="HACTLR" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register</gui_name>
      <description language="en">Controls IMPLEMENTATION DEFINED features of Hyp mode operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hactlr2-ns.html" name="HACTLR2" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hadfsr.html" name="HADFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Data Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Data Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-haifsr.html" name="HAIFSR" size="4">
      <gui_name language="en">Hyp Auxiliary Instruction Fault Status Register</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED syndrome information for Prefetch Abort exceptions taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hamair0.html" name="HAMAIR0" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR0. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hamair1.html" name="HAMAIR1" size="4">
      <gui_name language="en">Hyp Auxiliary Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory attribute encodings defined by HMAIR1. These IMPLEMENTATION DEFINED attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR1.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hcptr.html" name="HCPTR" size="4">
      <gui_name language="en">Hyp Architectural Feature Trap Register</gui_name>
      <description language="en">Controls trapping to Hyp mode of Non-secure access, at EL1 or lower, to Trace, Floating Point, and Advanced SIMD functionality. Also controls access from Hyp mode to this functionality.</description>
      <bitField conditional="false" enumerationId="HCPTR_TCPAC" name="TCPAC">
        <gui_name language="en">TCPAC</gui_name>
        <description language="en">Traps Non-secure PL1 accesses to the CPACR to Hyp mode.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCPTR_TTA" name="TTA">
        <gui_name language="en">TTA</gui_name>
        <description language="en">Traps Non-secure CP14 register accesses to all implemented trace registers to Hyp mode.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCPTR_TASE" name="TASE">
        <gui_name language="en">TASE</gui_name>
        <description language="en">Traps Non-secure execution of Advanced SIMD instructions when HCPTR.{TCP11, TCP10} are both 0, to Hyp mode.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCPTR_TCP_n" name="TCP11">
        <gui_name language="en">TCP11</gui_name>
        <description language="en">Trap accesses to coprocessor &lt;n&gt;, for coprocessors 10 and 11, which control the floating-point and Advanced SIMD features.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCPTR_TCP_n" name="TCP10">
        <gui_name language="en">TCP10</gui_name>
        <description language="en">Trap accesses to coprocessor &lt;n&gt;, for coprocessors 10 and 11, which control the floating-point and Advanced SIMD features.</description>
        <definition>[10]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hcr.html" name="HCR" size="4">
      <gui_name language="en">Hyp Configuration Register</gui_name>
      <description language="en">Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to Hyp mode.</description>
      <bitField conditional="false" enumerationId="HCR_TRVM" name="TRVM">
        <gui_name language="en">TRVM</gui_name>
        <description language="en">Trap Reads of Virtual Memory controls. When set to 1, traps Non-secure PL1 reads of the virtual memory control registers to Hyp mode.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_HCD" name="HCD">
        <gui_name language="en">HCD</gui_name>
        <description language="en">Hypervisor Call instruction disable. Disables Non-secure state execution of HVC instructions.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" name="TGE">
        <gui_name language="en">TGE</gui_name>
        <description language="en">Trap General Exceptions. If this bit is set to 1, and SCR.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TVM" name="TVM">
        <gui_name language="en">TVM</gui_name>
        <description language="en">Trap Virtual Memory controls. When set to 1, traps Non-secure PL1 writes to the virtual memory control registers to Hyp mode.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TTLB" name="TTLB">
        <gui_name language="en">TTLB</gui_name>
        <description language="en">Trap TLB maintenance instructions. When set to 1, any attempt at Non-secure PL1 to execute a TLBI instruction is trapped to Hyp mode.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TPU" name="TPU">
        <gui_name language="en">TPU</gui_name>
        <description language="en">Trap cache maintenance instructions to Point of Unification. When set to 1, Non-secure PL1 execution of cache maintenance instructions to the point of unification are trapped to Hyp mode.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TPC" name="TPC">
        <gui_name language="en">TPC</gui_name>
        <description language="en">Trap data or unified cache maintenance operations to Point of Coherency. When set to 1, Non-secure PL1 execution of data or unified cache maintenance instructions by address to the point of coherency are trapped to Hyp mode.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TSW" name="TSW">
        <gui_name language="en">TSW</gui_name>
        <description language="en">Trap data or unified cache maintenance operations by Set/Way. When set to 1, Non-secure PL1 execution of data or unified cache maintenance instructions by set/way are trapped to Hyp mode.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TAC" name="TAC">
        <gui_name language="en">TAC</gui_name>
        <description language="en">Trap Auxiliary Control Registers. Traps Non-secure PL1 accesses to the Auxiliary Control Registers to Hyp mode.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" name="TIDCP">
        <gui_name language="en">TIDCP</gui_name>
        <description language="en">Trap Implementation Dependent functionality. When set to 1, causes accesses to the following instruction set space executed from Non-secure PL1 to be trapped to Hyp mode.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TSC" name="TSC">
        <gui_name language="en">TSC</gui_name>
        <description language="en">Trap SMC instructions. Traps Non-secure PL1 execution of SMC instructions to Hyp mode.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TID3" name="TID3">
        <gui_name language="en">TID3</gui_name>
        <description language="en">Trap ID group 3.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TID2" name="TID2">
        <gui_name language="en">TID2</gui_name>
        <description language="en">Trap ID group 2.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TID1" name="TID1">
        <gui_name language="en">TID1</gui_name>
        <description language="en">Trap ID group 1.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TID0" name="TID0">
        <gui_name language="en">TID0</gui_name>
        <description language="en">Trap ID group 0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TWE" name="TWE">
        <gui_name language="en">TWE</gui_name>
        <description language="en">Traps Non-secure PL0 and PL1 execution of WFE instructions to Hyp mode:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_TWI" name="TWI">
        <gui_name language="en">TWI</gui_name>
        <description language="en">Traps Non-secure PL0 and PL1 execution of WFI instructions to Hyp mode.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" name="DC">
        <gui_name language="en">DC</gui_name>
        <description language="en">Default cacheable.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_BSU" name="BSU">
        <gui_name language="en">BSU</gui_name>
        <description language="en">Barrier Shareability upgrade.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" name="FB">
        <gui_name language="en">FB</gui_name>
        <description language="en">Force broadcast.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual Asynchronous Abort exception. When the AMO bit is set to 1, setting this bit to 1 generates a virtual Asynchronous Abort exception to the Guest OS, when the PE is executing in Non-secure state at EL0 or EL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" name="VI">
        <gui_name language="en">VI</gui_name>
        <description language="en">Virtual IRQ exception. When the IMO bit is set to 1, setting this bit to 1 generates a virtual IRQ exception to the Guest OS, when the PE is executing in Non-secure state at EL0 or EL1.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" name="VF">
        <gui_name language="en">VF</gui_name>
        <description language="en">Virtual FIQ exception. When the FMO bit is set to 1, setting this bit to 1 generates a virtual FIQ exception to the Guest OS, when the PE is executing in Non-secure state at EL0 or EL1.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" name="AMO">
        <gui_name language="en">AMO</gui_name>
        <description language="en">Asynchronous Abort Mask Override. When this bit is set to 1, it overrides the effect of CPSR.A, and enables virtual exception signalling by the VA bit.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" name="IMO">
        <gui_name language="en">IMO</gui_name>
        <description language="en">IRQ Mask Override. When this bit is set to 1, it overrides the effect of CPSR.I, and enables virtual exception signalling by the VI bit.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="FMO">
        <gui_name language="en">FMO</gui_name>
        <description language="en">FIQ Mask Override. When this bit is set to 1, it overrides the effect of CPSR.F, and enables virtual exception signalling by the VF bit.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_PTW" name="PTW">
        <gui_name language="en">PTW</gui_name>
        <description language="en">Protected Table Walk. In the Non-secure PL1&amp;0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access can be made to a type of Device memory.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_SWIO" name="SWIO">
        <gui_name language="en">SWIO</gui_name>
        <description language="en">Set/Way Invalidation Override. Causes Non-secure EL1 execution of the data cache invalidate by set/way instructions to be treated as data cache clean and invalidate by set/way.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR_VM" name="VM">
        <gui_name language="en">VM</gui_name>
        <description language="en">Virtualization MMU enable for Non-secure EL1&amp;0 stage 2 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hcr2.html" name="HCR2" size="4">
      <gui_name language="en">Hyp Configuration Register 2</gui_name>
      <description language="en">Provides additional configuration controls for virtualization.</description>
      <bitField conditional="false" enumerationId="HCR2_MIOCNCE" name="MIOCNCE">
        <gui_name language="en">MIOCNCE</gui_name>
        <description language="en">Mismatched Inner/Outer Cacheable Non-Coherency Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR2_ID" name="ID">
        <gui_name language="en">ID</gui_name>
        <description language="en">Stage 2 Instruction cache disable. When HCR.VM==1, this forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable for the Non-secure PL1&amp;0 translation regime.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HCR2_CD" name="CD">
        <gui_name language="en">CD</gui_name>
        <description language="en">Stage 2 Data cache disable. When HCR.VM==1, this forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable for the Non-secure PL1&amp;0 translation regime.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hdcr.html" name="HDCR" size="4">
      <gui_name language="en">Hyp Debug Control Register</gui_name>
      <description language="en">Controls the trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to functions provided by the debug and trace architectures and the Performance Monitors extension.</description>
      <bitField conditional="false" enumerationId="HDCR_TDRA" name="TDRA">
        <gui_name language="en">TDRA</gui_name>
        <description language="en">Trap Debug ROM Address register access. Traps Non-secure PL0 and PL1 CP14 accesses to the Debug ROM registers to Hyp mode.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_TDOSA" name="TDOSA">
        <gui_name language="en">TDOSA</gui_name>
        <description language="en">Trap debug OS-related register access. Traps Non-secure PL1 CP14 accesses to the powerdown debug registers to Hyp mode.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_TDA" name="TDA">
        <gui_name language="en">TDA</gui_name>
        <description language="en">Trap debug access.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_TDE" name="TDE">
        <gui_name language="en">TDE</gui_name>
        <description language="en">Trap Debug exceptions.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_HPME" name="HPME">
        <gui_name language="en">HPME</gui_name>
        <description language="en">Hypervisor Performance Monitors Enable.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_TPM" name="TPM">
        <gui_name language="en">TPM</gui_name>
        <description language="en">Trap Performance Monitors accesses. Traps Non-secure PL0 and PL1 accesses to all Performance Monitors registers to Hyp mode.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HDCR_TPMCR" name="TPMCR">
        <gui_name language="en">TPMCR</gui_name>
        <description language="en">Trap PMCR accesses. Traps Non-secure PL0 and PL1 accesses to the PMCR to Hyp mode.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" name="HPMN">
        <gui_name language="en">HPMN</gui_name>
        <description language="en">Defines the number of Performance Monitors counters that are accessible from Non-secure EL1 modes, and from Non-secure EL0 modes if unprivileged access is enabled.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hdfar.html" name="HDFAR" size="4">
      <gui_name language="en">Hyp Data Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Data Abort exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hifar.html" name="HIFAR" size="4">
      <gui_name language="en">Hyp Instruction Fault Address Register</gui_name>
      <description language="en">Holds the virtual address of the faulting address that caused a synchronous Prefetch Abort exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hmair0.html" name="HMAIR0" size="4">
      <gui_name language="en">Hyp Memory Attribute Indirection Register 0</gui_name>
      <description language="en">Along with HMAIR1, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.</description>
      <bitField conditional="false" name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hmair1.html" name="HMAIR1" size="4">
      <gui_name language="en">Hyp Memory Attribute Indirection Register 1</gui_name>
      <description language="en">Along with HMAIR0, provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations for memory accesses from Hyp mode.</description>
      <bitField conditional="false" name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where:</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hpfar.html" name="HPFAR" size="4">
      <gui_name language="en">Hyp IPA Fault Address Register</gui_name>
      <description language="en">Holds the faulting IPA for some aborts on a stage 2 translation taken to Hyp mode.</description>
      <bitField conditional="false" name="FIPA_39_12">
        <gui_name language="en">FIPA_39_12</gui_name>
        <description language="en">Bits [39:12] of the faulting intermediate physical address.</description>
        <definition>[31:4]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hrmr.html" name="HRMR" size="4">
      <gui_name language="en">Hyp Reset Management Register</gui_name>
      <description language="en">If EL2 is the highest implemented Exception level:</description>
      <bitField conditional="false" name="RR">
        <gui_name language="en">RR</gui_name>
        <description language="en">Setting this bit to 1 requests a Warm reset.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HRMR_AA64" name="AA64">
        <gui_name language="en">AA64</gui_name>
        <description language="en">When EL2 can use AArch32, determines which Execution state the PE boots into after a Warm reset:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hsctlr.html" name="HSCTLR" size="4">
      <gui_name language="en">Hyp System Control Register</gui_name>
      <description language="en">Provides top level control of the system operation in Hyp mode. This register provides Hyp mode control of features controlled by the Banked SCTLR bits, and shows the values of the non-Banked SCTLR bits.</description>
      <bitField conditional="false" enumerationId="HSCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on entry to Hyp mode, the endianness of stage 1 translation table walks in the PL2 translation regime, and the endianness of stage 2 translation table walks in the PL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute Never). This bit can be used to require all memory regions with write permission to be treated as XN for the EL2 translation regime.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction cache enable.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at PL2.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at PL2.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">CP15 barrier operation instruction enable. Enables accesses to the CP15 DMB, DSB, and ISB barrier operations from PL2.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cache enable, for data caching.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL2 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hsr.html" name="HSR" size="4">
      <gui_name language="en">Hyp Syndrome Register</gui_name>
      <description language="en">Holds syndrome information for an exception taken to Hyp mode.</description>
      <bitField conditional="false" enumerationId="HSR_EC" name="EC">
        <gui_name language="en">EC</gui_name>
        <description language="en">Exception Class. Indicates the reason for the exception that this register holds information about.</description>
        <definition>[31:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSR_IL" name="IL">
        <gui_name language="en">IL</gui_name>
        <description language="en">Instruction length bit. Indicates the size of the instruction that has been trapped to Hyp mode.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" name="ISS">
        <gui_name language="en">ISS</gui_name>
        <description language="en">Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.</description>
        <definition>[24:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hstr.html" name="HSTR" size="4">
      <gui_name language="en">Hyp System Trap Register</gui_name>
      <description language="en">Controls trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to the CP15 primary coprocessor registers, {c0-c3,c5-c13,c15} using MCR, MRC, MCRR, and MRRC instructions.</description>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T15">
        <gui_name language="en">T15</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T14">
        <gui_name language="en">T14</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T13">
        <gui_name language="en">T13</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T12">
        <gui_name language="en">T12</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T11">
        <gui_name language="en">T11</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T10">
        <gui_name language="en">T10</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T9">
        <gui_name language="en">T9</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T8">
        <gui_name language="en">T8</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T7">
        <gui_name language="en">T7</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T6">
        <gui_name language="en">T6</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T5">
        <gui_name language="en">T5</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T4">
        <gui_name language="en">T4</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T3">
        <gui_name language="en">T3</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T2">
        <gui_name language="en">T2</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T1">
        <gui_name language="en">T1</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSTR_T_n" name="T0">
        <gui_name language="en">T0</gui_name>
        <description language="en">HSTR.{T0-T3, T5-T13, T15} trap Non-secure PL0 and PL1 accesses, using MCR, MRC, MCRR, and MRRC instructions, to the CP15 System registers, by the accessed primary CP15 register number, {c0-c3, c5-c13, c15}.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-htcr.html" name="HTCR" size="4">
      <gui_name language="en">Hyp Translation Control Register</gui_name>
      <description language="en">Controls translation table walks required for the stage 1 translation of memory accesses from Hyp mode, and holds cacheability and shareability information for the accesses.</description>
      <bitField conditional="false" enumerationId="HTCR_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using HTTBR.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HTCR_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using HTTBR.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HTCR_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using HTTBR.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField conditional="false" name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by HTTBR. The region size is 2^(32-T0SZ) bytes.</description>
        <definition>[2:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-htpidr.html" name="HTPIDR" size="4">
      <gui_name language="en">Hyp Software Thread ID Register</gui_name>
      <description language="en">Provides a location where software running in Hyp mode can store thread identifying information that is not visible to Non-secure software executing at EL0 or EL1, for hypervisor management purposes.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-httbr.html" name="HTTBR" size="8">
      <gui_name language="en">Hyp Translation Table Base Register</gui_name>
      <description language="en">Holds the base address of the translation table for the stage 1 translation of memory accesses from Hyp mode.</description>
      <bitField conditional="false" name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned Translation Table Base Address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:</description>
        <definition>[47:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-hvbar.html" name="HVBAR" size="4">
      <gui_name language="en">Hyp Vector Base Address Register</gui_name>
      <description language="en">Holds the vector base address for any exception that is taken to Hyp mode.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-icc_hsre.html" name="ICC_HSRE" size="4">
      <gui_name language="en">Interrupt Controller Hyp System Register Enable register</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.</description>
      <bitField conditional="false" enumerationId="ICC_HSRE_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enable. Enables lower Exception level access to ICC_SRE.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICC_HSRE_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R0" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R1" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap0rn.html" name="ICH_AP0R3" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP0R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 0 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R0" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R1" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_ap1rn.html" name="ICH_AP1R3" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 active priorities for EL2.</description>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_AP1R_n_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_eisr.html" name="ICH_EISR" size="4">
      <gui_name language="en">Interrupt Controller End of Interrupt Status Register</gui_name>
      <description language="en">Indicates which List registers have outstanding EOI maintenance interrupts.</description>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_EISR_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_elrsr.html" name="ICH_ELRSR" size="4">
      <gui_name language="en">Interrupt Controller Empty List Register Status Register</gui_name>
      <description language="en">Indicates which List registers contain valid interrupts.</description>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_ELRSR_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_hcr.html" name="ICH_HCR" size="4">
      <gui_name language="en">Interrupt Controller Hyp Control Register</gui_name>
      <description language="en">Controls the environment for Guest operating systems.</description>
      <bitField conditional="false" name="EOIcount">
        <gui_name language="en">EOIcount</gui_name>
        <description language="en">Counts the number of EOIs received that do not have a corresponding entry in the List registers. The virtual CPU interface increments this field automatically when a matching EOI is received.</description>
        <definition>[31:27]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TSEI" name="TSEI">
        <gui_name language="en">TSEI</gui_name>
        <description language="en">Trap all locally generated SEIs. This bit allows the hypervisor to intercept locally generated SEIs that would otherwise be taken at Non-secure EL1.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TALL1" name="TALL1">
        <gui_name language="en">TALL1</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* System registers for Group 1 interrupts to EL2.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TALL0" name="TALL0">
        <gui_name language="en">TALL0</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* System registers for Group 0 interrupts to EL2.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_TC" name="TC">
        <gui_name language="en">TC</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp1DIE" name="VGrp1DIE">
        <gui_name language="en">VGrp1DIE</gui_name>
        <description language="en">VM Group 1 Disabled Interrupt Enable.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp1EIE" name="VGrp1EIE">
        <gui_name language="en">VGrp1EIE</gui_name>
        <description language="en">VM Group 1 Enabled Interrupt Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp0DIE" name="VGrp0DIE">
        <gui_name language="en">VGrp0DIE</gui_name>
        <description language="en">VM Group 0 Disabled Interrupt Enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_VGrp0EIE" name="VGrp0EIE">
        <gui_name language="en">VGrp0EIE</gui_name>
        <description language="en">VM Group 0 Enabled Interrupt Enable.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_NPIE" name="NPIE">
        <gui_name language="en">NPIE</gui_name>
        <description language="en">No Pending Interrupt Enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_LRENPIE" name="LRENPIE">
        <gui_name language="en">LRENPIE</gui_name>
        <description language="en">List Register Entry Not Present Interrupt Enable.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_UIE" name="UIE">
        <gui_name language="en">UIE</gui_name>
        <description language="en">Underflow Interrupt Enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_HCR_En" name="En">
        <gui_name language="en">En</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR0" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR1" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR2" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR3" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR4" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR5" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR6" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR7" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR8" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR9" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR10" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR11" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR12" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR13" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR14" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrn.html" name="ICH_LR15" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual ID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC0" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC1" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC2" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC3" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC4" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC5" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC6" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC7" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC8" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC9" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC10" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC11" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC12" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC13" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC14" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_lrcn.html" name="ICH_LRC15" size="4">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField conditional="false" enumerationId="ICH_LRC_n_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[31:30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_LRC_n_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical interrupt ID, for hardware interrupts.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_misr.html" name="ICH_MISR" size="4">
      <gui_name language="en">Interrupt Controller Maintenance Interrupt State Register</gui_name>
      <description language="en">Indicates which maintenance interrupts are asserted.</description>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp1D" name="VGrp1D">
        <gui_name language="en">VGrp1D</gui_name>
        <description language="en">VM Group 1 Disabled.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp1E" name="VGrp1E">
        <gui_name language="en">VGrp1E</gui_name>
        <description language="en">VM Group 1 Enabled.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp0D" name="VGrp0D">
        <gui_name language="en">VGrp0D</gui_name>
        <description language="en">VM Group 0 Disabled.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_VGrp0E" name="VGrp0E">
        <gui_name language="en">VGrp0E</gui_name>
        <description language="en">VM Group 0 Enabled.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_NP" name="NP">
        <gui_name language="en">NP</gui_name>
        <description language="en">No Pending.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_LRENP" name="LRENP">
        <gui_name language="en">LRENP</gui_name>
        <description language="en">List Register Entry Not Present.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Underflow.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_MISR_EOI" name="EOI">
        <gui_name language="en">EOI</gui_name>
        <description language="en">End Of Interrupt.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_vmcr.html" name="ICH_VMCR" size="4">
      <gui_name language="en">Interrupt Controller Virtual Machine Control Register</gui_name>
      <description language="en">Enables the hypervisor to save and restore the virtual machine view of the GIC state.</description>
      <bitField conditional="false" name="VPMR">
        <gui_name language="en">VPMR</gui_name>
        <description language="en">Virtual Priority Mask. The priority mask level for the virtual CPU interface. If the priority of a pending virtual interrupt is higher than the value indicated by this field, the interface signals the virtual interrupt to the PE.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="VBPR0">
        <gui_name language="en">VBPR0</gui_name>
        <description language="en">Virtual Binary Point Register, Group 0. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption, and also determines Group 1 interrupt preemption if ICH_VMCR.VCBPR == 1.</description>
        <definition>[23:21]</definition>
      </bitField>
      <bitField conditional="false" name="VBPR1">
        <gui_name language="en">VBPR1</gui_name>
        <description language="en">Virtual Binary Point Register, Group 1. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption if ICH_VMCR.VCBPR == 0.</description>
        <definition>[20:18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VEOIM" name="VEOIM">
        <gui_name language="en">VEOIM</gui_name>
        <description language="en">Virtual EOImode.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VCBPR" name="VCBPR">
        <gui_name language="en">VCBPR</gui_name>
        <description language="en">Virtual Common Binary Point Register.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VFIQEn" name="VFIQEn">
        <gui_name language="en">VFIQEn</gui_name>
        <description language="en">Virtual FIQ enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VAckCtl" name="VAckCtl">
        <gui_name language="en">VAckCtl</gui_name>
        <description language="en">Virtual AckCtl.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VENG1" name="VENG1">
        <gui_name language="en">VENG1</gui_name>
        <description language="en">Virtual Group 1 interrupt enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VMCR_VENG0" name="VENG0">
        <gui_name language="en">VENG0</gui_name>
        <description language="en">Virtual Group 0 interrupt enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-ich_vtr.html" name="ICH_VTR" size="4">
      <gui_name language="en">Interrupt Controller VGIC Type Register</gui_name>
      <description language="en">Describes the number of implemented virtual priority bits and List registers.</description>
      <bitField conditional="false" name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">The number of virtual priority bits implemented, minus one.</description>
        <definition>[31:29]</definition>
      </bitField>
      <bitField conditional="false" name="PREbits">
        <gui_name language="en">PREbits</gui_name>
        <description language="en">The number of virtual preemption bits implemented, minus one.</description>
        <definition>[28:26]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">The number of virtual interrupt identifier bits supported:</description>
        <definition>[25:23]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="ICH_VTR_nV4" name="nV4">
        <gui_name language="en">nV4</gui_name>
        <description language="en">GICv4 direct injection of virtual interrupts not supported.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" name="ListRegs">
        <gui_name language="en">ListRegs</gui_name>
        <description language="en">The number of implemented List registers, minus one. For example, a value of 0b01111 indicates that the maximum of 16 List registers are implemented.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiallh.html" name="TLBIALLH" size="4">
      <gui_name language="en">TLB Invalidate All, Hyp mode</gui_name>
      <description language="en">Invalidate all TLB entries for the PL2 translation regime.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiallhis.html" name="TLBIALLHIS" size="4">
      <gui_name language="en">TLB Invalidate All, Hyp mode, Inner Shareable</gui_name>
      <description language="en">Invalidate all TLB entries for the PL2 translation regime, on all PEs in the same Inner Shareable domain.</description>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiipas2.html" name="TLBIIPAS2" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2</gui_name>
      <description language="en">Invalidate TLB entries for stage 2 of the Non-secure PL1&amp;0 translation regime that match the given IPA and the current VMID.</description>
      <bitField conditional="false" name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiipas2is.html" name="TLBIIPAS2IS" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</gui_name>
      <description language="en">Invalidate TLB entries for stage 2 of the Non-secure PL1&amp;0 translation regime that match the given IPA and the current VMID, on all PEs in the same Inner Shareable domain.</description>
      <bitField conditional="false" name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiipas2l.html" name="TLBIIPAS2L" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</gui_name>
      <description language="en">Invalidate TLB entries for stage 2 of the Non-secure PL1&amp;0 translation regime, for the last level of translation, that match the given IPA and the current VMID.</description>
      <bitField conditional="false" name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbiipas2lis.html" name="TLBIIPAS2LIS" size="4">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</gui_name>
      <description language="en">Invalidate TLB entries for stage 2 of the Non-secure PL1&amp;0 translation regime, for the last level of translation, that match the given IPA and the current VMID, on all PEs in the same Inner Shareable domain.</description>
      <bitField conditional="false" name="IPA_39_12">
        <gui_name language="en">IPA_39_12</gui_name>
        <description language="en">Bits[39:12] of the intermediate physical address to match.</description>
        <definition>[27:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbimvah.html" name="TLBIMVAH" size="4">
      <gui_name language="en">TLB Invalidate by VA, Hyp mode</gui_name>
      <description language="en">Invalidate TLB entries for the Non-secure PL2 translation regime that match the given VA.</description>
      <bitField conditional="false" name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbimvahis.html" name="TLBIMVAHIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Hyp mode, Inner Shareable</gui_name>
      <description language="en">Invalidate TLB entries for the Non-secure PL2 translation regime that match the given VA, on all PEs in the same Inner Shareable domain.</description>
      <bitField conditional="false" name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbimvalh.html" name="TLBIMVALH" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level, Hyp mode</gui_name>
      <description language="en">Invalidate TLB entries for the Non-secure PL2 translation regime, for the last level of translation, that match the given VA.</description>
      <bitField conditional="false" name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-tlbimvalhis.html" name="TLBIMVALHIS" size="4">
      <gui_name language="en">TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</gui_name>
      <description language="en">Invalidate TLB entries for the Non-secure PL2 translation regime, for the last level of translation, that match the given VA, on all PEs in the same Inner Shareable domain.</description>
      <bitField conditional="false" name="VA">
        <gui_name language="en">VA</gui_name>
        <description language="en">Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</description>
        <definition>[31:12]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-vmpidr.html" name="VMPIDR" size="4">
      <gui_name language="en">Virtualization Multiprocessor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR.</description>
      <bitField conditional="false" enumerationId="VMPIDR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VMPIDR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VMPIDR_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multi-threading type approach.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField conditional="false" name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">Affinity level 2. The least significant affinity level field, for this PE in the system.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField conditional="false" name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">Affinity level 1. The intermediate affinity level field, for this PE in the system.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField conditional="false" name="Aff0">
        <gui_name language="en">Aff0</gui_name>
        <description language="en">Affinity level 0. The most significant affinity level field, for this PE in the system.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-vpidr.html" name="VPIDR" size="4">
      <gui_name language="en">Virtualization Processor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR.</description>
      <bitField conditional="false" name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">The Implementer code. This field must hold an implementer code that has been assigned by ARM.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField conditional="false" name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VPIDR_Architecture" name="Architecture">
        <gui_name language="en">Architecture</gui_name>
        <description language="en">The permitted values of this field are:</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField conditional="false" name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED primary part number for the device.</description>
        <definition>[15:4]</definition>
      </bitField>
      <bitField conditional="false" name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the device.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-vtcr.html" name="VTCR" size="4">
      <gui_name language="en">Virtualization Translation Control Register</gui_name>
      <description language="en">Controls the translation table walks required for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode, and holds cacheability and shareability information for the accesses.</description>
      <bitField conditional="false" enumerationId="VTCR_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using VTTBR.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VTCR_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using VTTBR.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VTCR_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using VTTBR.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="VTCR_SL0" name="SL0">
        <gui_name language="en">SL0</gui_name>
        <description language="en">Starting level for translation table walks using VTTBR.</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField conditional="false" name="S">
        <gui_name language="en">S</gui_name>
        <description language="en">Sign extension bit. This bit must be programmed to the value of T0SZ[3]. If it is not, then the stage 2 T0SZ value is treated as an UNKNOWN value.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField conditional="false" name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by VTTBR. The region size is 2^(32-T0SZ) bytes.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet16/xhtml/AArch32-vttbr.html" name="VTTBR" size="8">
      <gui_name language="en">Virtualization Translation Table Base Register</gui_name>
      <description language="en">Holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.</description>
      <bitField conditional="false" name="VMID">
        <gui_name language="en">VMID</gui_name>
        <description language="en">The VMID for the translation table.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField conditional="false" name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, bits[47:x], Bits [x-1:0] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned Translation Table Base Address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:</description>
        <definition>[47:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CNTHCTL_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_PL1PCEN">
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_are_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_CNTP_CTL_CNTP_CVAL_and_CNTP_TVAL_are_not_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_PL1PCTEN">
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the CNTPCT are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_CNTPCT_are_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the CNTPCT are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_CNTPCT_are_not_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCPTR_TCPAC">
    <tcf:enumItem description="Non-secure PL1 accesses to the CPACR are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_CPACR_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to the CPACR are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_CPACR_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCPTR_TTA">
    <tcf:enumItem description="Non-secure CP14 register accesses to all implemented trace registers are not trapped to Hyp mode." name="Non_secure_CP14_register_accesses_to_all_implemented_trace_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any attempt at PL2, or Non-secure PL0 or PL1, to execute a CP14 register access to any implemented trace register is trapped to Hyp mode. Trapped instructions generate:" name="Any_attempt_at_PL2_or_Non_secure_PL0_or_PL1_to_execute_a_CP14_register_access_to_any_implemented_trace_register_is_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCPTR_TASE">
    <tcf:enumItem description="Non-secure execution of Advanced SIMD instructions is not trapped to Hyp mode." name="Non_secure_execution_of_Advanced_SIMD_instructions_is_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute an Advanced SIMD instruction at PL2, or at Non-secure PL0 or PL1, is trapped to Hyp mode. Trapped instructions generate:" name="Any_attempt_to_execute_an_Advanced_SIMD_instruction_at_PL2_or_at_Non_secure_PL0_or_PL1_is_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCPTR_TCP_n">
    <tcf:enumItem description="Has no effect on access coprocessor &lt;n&gt; from Non-secure PL2, PL1 and PL0 modes. Hyp mode can access coprocessor &lt;n&gt; regardless of the value of CPACR.cp&lt;n&gt;." name="Has_no_effect_on_access_coprocessor_n_from_Non_secure_PL2_PL1_and_PL0_modes" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to coprocessor &lt;n&gt; are trapped to Hyp mode, and PL2 accesses to coprocessor &lt;n&gt; are UNDEFINED." name="Non_secure_PL0_and_PL1_accesses_to_coprocessor_n_are_trapped_to_Hyp_mode_and_PL2_accesses_to_coprocessor_n_are_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TRVM">
    <tcf:enumItem description="Non-secure PL1 read accesses to Virtual Memory controls are not trapped to Hyp mode." name="Non_secure_PL1_read_accesses_to_Virtual_Memory_controls_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 read accesses to Virtual Memory controls are trapped to Hyp mode." name="Non_secure_PL1_read_accesses_to_Virtual_Memory_controls_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_HCD">
    <tcf:enumItem description="HVC instruction execution is enabled at PL2 and Non-secure PL1." name="HVC_instruction_execution_is_enabled_at_PL2_and_Non_secure_PL1" number="0"/>
    <tcf:enumItem description="HVC instructions are UNDEFINED at PL2 and Non-secure PL1. The Undefined Instruction exception is taken from the current Exception level to the current Exception level." name="HVC_instructions_are_UNDEFINED_at_PL2_and_Non_secure_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TVM">
    <tcf:enumItem description="Non-secure PL1 write accesses to EL1 virtual memory control registers are not trapped to Hyp mode." name="Non_secure_PL1_write_accesses_to_EL1_virtual_memory_control_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 write accesses to EL1 virtual memory control registers are trapped to Hyp mode." name="Non_secure_PL1_write_accesses_to_EL1_virtual_memory_control_registers_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TTLB">
    <tcf:enumItem description="Non-secure PL1 accesses to TLB maintenance instructions are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_TLB_maintenance_instructions_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to TLB maintenance instructions are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_TLB_maintenance_instructions_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TPU">
    <tcf:enumItem description="Non-secure PL1 accesses to the ICIMVAU, ICIALLU, ICIALLUIS, and DCCMVAU instructions are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_ICIMVAU_ICIALLU_ICIALLUIS_and_DCCMVAU_instructions_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to the ICIMVAU, ICIALLU, ICIALLUIS, and DCCMVAU instructions are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_ICIMVAU_ICIALLU_ICIALLUIS_and_DCCMVAU_instructions_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TPC">
    <tcf:enumItem description="Non-secure PL1 accesses to the DCIMVAC, DCCIMVAC, and DCCMVAC instructions are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_DCIMVAC_DCCIMVAC_and_DCCMVAC_instructions_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to the DCIMVAC, DCCIMVAC, and DCCMVAC instructions are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_DCIMVAC_DCCIMVAC_and_DCCMVAC_instructions_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TSW">
    <tcf:enumItem description="Non-secure PL1 accesses to the DCISW, DCCSW, and DCCISW instructions are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_DCISW_DCCSW_and_DCCISW_instructions_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to the DCISW, DCCSW, and DCCISW instructions are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_DCISW_DCCSW_and_DCCISW_instructions_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TAC">
    <tcf:enumItem description="Non-secure PL1 accesses to the Auxiliary Control Registers are not trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_Auxiliary_Control_Registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 accesses to the ACTLR and, if implemented, the ACTLR2, are trapped to Hyp mode." name="Non_secure_PL1_accesses_to_the_ACTLR_and_if_implemented_the_ACTLR2_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TSC">
    <tcf:enumItem description="Non-secure PL1 execution of SMC instructions is not trapped to Hyp mode." name="Non_secure_PL1_execution_of_SMC_instructions_is_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute an SMC instruction at Non-secure PL1 is trapped to Hyp mode, regardless of the value of SCR.SCD." name="Any_attempt_to_execute_an_SMC_instruction_at_Non_secure_PL1_is_trapped_to_Hyp_mode_regardless_of_the_value_of_SCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TID3">
    <tcf:enumItem description="Non-secure PL1 read accesses to ID Group 3 are not trapped to Hyp mode. Non-secure PL1 read accesses to the ID_MMFR4 register are not trapped to Hyp mode." name="Non_secure_PL1_read_accesses_to_ID_Group_3_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 read accesses to ID Group 3 are trapped to Hyp mode. Non-secure PL1 read accesses to the ID_MMFR4 register are trapped to Hyp mode, if this register contains a non-zero value." name="Non_secure_PL1_read_accesses_to_ID_Group_3_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TID2">
    <tcf:enumItem description="Non-secure PL0 and PL1 read accesses to the CTR, CCSIDR, and CLIDR registers are not trapped to Hyp mode. Non-secure PL0 and PL1 accesses to the CSSELR register are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_read_accesses_to_the_CTR_CCSIDR_and_CLIDR_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 read accesses to the CTR, CCSIDR, and CLIDR registers are trapped to Hyp mode. Non-secure PL0 and PL1 accesses to the CSSELR register are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_read_accesses_to_the_CTR_CCSIDR_and_CLIDR_registers_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TID1">
    <tcf:enumItem description="Non-secure PL1 read accesses to the TCMTR, TLBTR, REVIDR, and AIDR registers are not trapped to Hyp mode." name="Non_secure_PL1_read_accesses_to_the_TCMTR_TLBTR_REVIDR_and_AIDR_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 read accesses to the TCMTR, TLBTR, REVIDR, and AIDR registers are trapped to Hyp mode." name="Non_secure_PL1_read_accesses_to_the_TCMTR_TLBTR_REVIDR_and_AIDR_registers_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TID0">
    <tcf:enumItem description="Non-secure PL0 and PL1 read accesses to the JIDR register are not trapped to Hyp mode. Non-secure PL1 read accesses to the FPSID register are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_read_accesses_to_the_JIDR_register_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 read accesses to the JIDR register are trapped to Hyp mode. Non-secure PL1 read accesses to the FPSID register are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_read_accesses_to_the_JIDR_register_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TWE">
    <tcf:enumItem description="Non-secure PL0 or PL1 execution of WFE instructions is not trapped to Hyp mode." name="Non_secure_PL0_or_PL1_execution_of_WFE_instructions_is_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFE instruction at Non-secure PL0 or PL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFE_instruction_at_Non_secure_PL0_or_PL1_is_trapped_to_Hyp_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_TWI">
    <tcf:enumItem description="Non-secure PL0 or PL1 execution of WFI instructions is not trapped to Hyp mode." name="Non_secure_PL0_or_PL1_execution_of_WFI_instructions_is_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFI instruction at Non-secure PL0 or PL1 is trapped to Hyp mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFI_instruction_at_Non_secure_PL0_or_PL1_is_trapped_to_Hyp_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_BSU">
    <tcf:enumItem description="No effect" name="No_effect" number="0"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="1"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Full system" name="Full_system" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_PTW">
    <tcf:enumItem description="The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively." name="The_translation_table_walk_occurs_as_if_it_is_to_Normal_Non_cacheable_memory" number="0"/>
    <tcf:enumItem description="The memory access generates a stage 2 Permission fault." name="The_memory_access_generates_a_stage_2_Permission_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_SWIO">
    <tcf:enumItem description="Has no effect on the operation of data cache invalidate by set/way instructions." name="Has_no_effect_on_the_operation_of_data_cache_invalidate_by_set_way_instructions" number="0"/>
    <tcf:enumItem description="Data cache invalidate by set/way instructions operate as data cache clean and invalidate by set/way." name="Data_cache_invalidate_by_set_way_instructions_operate_as_data_cache_clean_and_invalidate_by_set_way" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_VM">
    <tcf:enumItem description="EL1&amp;0 stage 2 address translation disabled." name="EL1_0_stage_2_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL1&amp;0 stage 2 address translation enabled." name="EL1_0_stage_2_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR2_MIOCNCE">
    <tcf:enumItem description="Does not permit that if the Inner Cacheable attribute does not match the Outer Cacheable attribute for a memory location, then there can be a loss of coherency for the Non-secure EL1 translation regime in the presence of mismatched memory attributes." name="Does_not_permit_that_if_the_Inner_Cacheable_attribute_does_not_match_the_Outer_Cacheable_attribute_for_a_memory_location_then_there_can_be_a_loss_of_coherency_for_the_Non_secure_EL1_translation_regime_in_the_presence_of_mismatched_memory_attributes" number="0"/>
    <tcf:enumItem description="Permits that if the Inner Cacheable attribute does not match the Outer Cacheable attribute for a memory location, then there can be a loss of coherency for the Non-secure EL1 translation regime in the presence of mismatched memory attributes." name="Permits_that_if_the_Inner_Cacheable_attribute_does_not_match_the_Outer_Cacheable_attribute_for_a_memory_location_then_there_can_be_a_loss_of_coherency_for_the_Non_secure_EL1_translation_regime_in_the_presence_of_mismatched_memory_attributes" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR2_ID">
    <tcf:enumItem description="No effect on the stage 2 of the Non-secure PL1&amp;0 translation regime for instruction accesses." name="No_effect_on_the_stage_2_of_the_Non_secure_PL1_0_translation_regime_for_instruction_accesses" number="0"/>
    <tcf:enumItem description="Forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable for the Non-secure PL1&amp;0 translation regime." name="Forces_all_stage_2_translations_for_instruction_accesses_to_Normal_memory_to_be_Non_cacheable_for_the_Non_secure_PL1_0_translation_regime" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR2_CD">
    <tcf:enumItem description="No effect on the stage 2 of the Non-secure PL1&amp;0 translation regime for data accesses and translation table walks." name="No_effect_on_the_stage_2_of_the_Non_secure_PL1_0_translation_regime_for_data_accesses_and_translation_table_walks" number="0"/>
    <tcf:enumItem description="Forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable for the Non-secure PL1&amp;0 translation regime." name="Forces_all_stage_2_translations_for_data_accesses_and_translation_table_walks_to_Normal_memory_to_be_Non_cacheable_for_the_Non_secure_PL1_0_translation_regime" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TDRA">
    <tcf:enumItem description="Non-secure PL0 and PL1 CP14 accesses to the Debug ROM registers are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_CP14_accesses_to_the_Debug_ROM_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 CP14 accesses to the DBGDRAR or DBGDSAR are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_CP14_accesses_to_the_DBGDRAR_or_DBGDSAR_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TDOSA">
    <tcf:enumItem description="Non-secure PL1 CP14 accesses to the powerdown debug registers are not trapped to Hyp mode." name="Non_secure_PL1_CP14_accesses_to_the_powerdown_debug_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL1 CP14 accesses to the powerdown debug registers are trapped to Hyp mode." name="Non_secure_PL1_CP14_accesses_to_the_powerdown_debug_registers_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TDA">
    <tcf:enumItem description="Has no effect on CP14 accesses to the debug registers." name="Has_no_effect_on_CP14_accesses_to_the_debug_registers" number="0"/>
    <tcf:enumItem description="Non-secure PL0 or PL1 CP14 accesses to the debug registers, other than the registers trapped by HDCR.TDRA and HDCR.TDOSA, are trapped to Hyp mode." name="Non_secure_PL0_or_PL1_CP14_accesses_to_the_debug_registers_other_than_the_registers_trapped_by_HDCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TDE">
    <tcf:enumItem description="Has no effect on Debug exceptions." name="Has_no_effect_on_Debug_exceptions" number="0"/>
    <tcf:enumItem description="Route Non-secure Debug exceptions to Hyp mode." name="Route_Non_secure_Debug_exceptions_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_HPME">
    <tcf:enumItem description="Hyp mode Performance Monitors disabled." name="Hyp_mode_Performance_Monitors_disabled" number="0"/>
    <tcf:enumItem description="Hyp mode Performance Monitors enabled." name="Hyp_mode_Performance_Monitors_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TPM">
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to all Performance Monitors registers are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_all_Performance_Monitors_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to all Performance Monitors registers are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_all_Performance_Monitors_registers_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HDCR_TPMCR">
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the PMCR are not trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_PMCR_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Non-secure PL0 and PL1 accesses to the PMCR are trapped to Hyp mode." name="Non_secure_PL0_and_PL1_accesses_to_the_PMCR_are_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HRMR_AA64">
    <tcf:enumItem description="AArch32." name="AArch32" number="0"/>
    <tcf:enumItem description="AArch64." name="AArch64" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_TE">
    <tcf:enumItem description="Exceptions, including reset, taken to A32 state." name="Exceptions_including_reset_taken_to_A32_state" number="0"/>
    <tcf:enumItem description="Exceptions, including reset, taken to T32 state." name="Exceptions_including_reset_taken_to_T32_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_EE">
    <tcf:enumItem description="Little-endian. PSTATE.E is cleared to 0 on entry to Hyp mode. Stage 1 translation table walks in the PL2 translation regime, and stage 2 translation table walks in the PL1&amp;0 translation regime are little-endian." name="Little_endian" number="0"/>
    <tcf:enumItem description="Big-endian. PSTATE.E is set to 1 on entry to Hyp mode. Stage 1 translation table walks in the PL2 translation regime, and stage 2 translation table walks in the PL1&amp;0 translation regime are big-endian." name="Big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_WXN">
    <tcf:enumItem description="Regions with write permission are not forced to XN." name="Regions_with_write_permission_are_not_forced_to_XN" number="0"/>
    <tcf:enumItem description="Regions with write permission are forced to XN for the EL2 translation regime." name="Regions_with_write_permission_are_forced_to_XN_for_the_EL2_translation_regime" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache. If the value of HSCTLR.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory." name="All_instruction_access_to_Normal_memory_from_EL2_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="All instruction access to Normal memory from EL2 can be cached at all levels of instruction and unified cache. If the value of HSCTLR.M is 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory." name="All_instruction_access_to_Normal_memory_from_EL2_can_be_cached_at_all_levels_of_instruction_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at PL2." name="SETEND_instruction_execution_is_enabled_at_PL2" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at PL2." name="SETEND_instructions_are_UNDEFINED_at_PL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at PL2." name="All_IT_instruction_functionality_is_enabled_at_PL2" number="0"/>
    <tcf:enumItem description="Any attempt at PL2 to execute any of the following is UNDEFINED: These instructions are always UNDEFINED, regardless of whether they would pass or fail the condition code check that applies to them as a result of being in an IT block. It is IMPLEMENTATION DEFINED whether the IT instruction is treated as: This means that, for the situations that are UNDEFINED, either the second 16-bit instruction or the 32-bit instruction is UNDEFINED. An implementation might vary dynamically as to whether IT is treated as a 16-bit instruction or the first half of a 32-bit instruction." name="Any_attempt_at_PL2_to_execute_any_of_the_following_is_UNDEFINED_These_instructions_are_always_UNDEFINED_regardless_of_whether_they_would_pass_or_fail_the_condition_code_check_that_applies_to_them_as_a_result_of_being_in_an_IT_block" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_CP15BEN">
    <tcf:enumItem description="PL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="PL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="PL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="PL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_C">
    <tcf:enumItem description="All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL2_and_all_accesses_to_the_EL2_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="All data access to Normal memory from EL2, and all accesses to the EL2 translation tables, can be cached at all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL2_and_all_accesses_to_the_EL2_translation_tables_can_be_cached_at_all_levels_of_data_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL2. Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed." name="Alignment_fault_checking_disabled_when_executing_at_EL2" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL2. All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception." name="Alignment_fault_checking_enabled_when_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_M">
    <tcf:enumItem description="EL2 stage 1 address translation disabled. See the HSCTLR.I field for the behavior of instruction accesses to Normal memory." name="EL2_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL2 stage 1 address translation enabled." name="EL2_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSR_EC">
    <tcf:enumItem description="Unknown reason." name="Unknown_reason" number="0"/>
    <tcf:enumItem description="Trapped WFI or WFE instruction. Conditional WFE and WFI instructions that fail their condition code check do not cause an exception." name="Trapped_WFI_or_WFE_instruction" number="1"/>
    <tcf:enumItem description="Trapped MCR or MRC access to CP15." name="Trapped_MCR_or_MRC_access_to_CP15" number="3"/>
    <tcf:enumItem description="Trapped MCRR or MRRC access to CP15." name="Trapped_MCRR_or_MRRC_access_to_CP15" number="4"/>
    <tcf:enumItem description="Trapped MCR or MRC access to CP14." name="Trapped_MCR_or_MRC_access_to_CP14" number="5"/>
    <tcf:enumItem description="Trapped LDC or STC access to CP14." name="Trapped_LDC_or_STC_access_to_CP14" number="6"/>
    <tcf:enumItem description="Exception from an access to SIMD or floating-point functionality, as a result of HCPTR." name="Exception_from_an_access_to_SIMD_or_floating_point_functionality_as_a_result_of_HCPTR" number="7"/>
    <tcf:enumItem description="Trapped MRC or VMRS access to CP10, for ID group traps." name="Trapped_MRC_or_VMRS_access_to_CP10_for_ID_group_traps" number="8"/>
    <tcf:enumItem description="Trapped MRRC or MCRR access to CP14." name="Trapped_MRRC_or_MCRR_access_to_CP14" number="12"/>
    <tcf:enumItem description="Illegal state exception taken to AArch32 state." name="Illegal_state_exception_taken_to_AArch32_state" number="14"/>
    <tcf:enumItem description="SVC taken to Hyp mode." name="SVC_taken_to_Hyp_mode" number="17"/>
    <tcf:enumItem description="HVC executed." name="HVC_executed" number="18"/>
    <tcf:enumItem description="Trapped SMC instruction." name="Trapped_SMC_instruction" number="19"/>
    <tcf:enumItem description="Prefetch Abort routed to Hyp mode." name="Prefetch_Abort_routed_to_Hyp_mode" number="32"/>
    <tcf:enumItem description="Prefetch Abort taken from Hyp mode." name="Prefetch_Abort_taken_from_Hyp_mode" number="33"/>
    <tcf:enumItem description="PC alignment fault exception." name="PC_alignment_fault_exception" number="34"/>
    <tcf:enumItem description="Data Abort routed to Hyp mode." name="Data_Abort_routed_to_Hyp_mode" number="36"/>
    <tcf:enumItem description="Data Abort taken from Hyp mode." name="Data_Abort_taken_from_Hyp_mode" number="37"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSR_IL">
    <tcf:enumItem description="16-bit instruction trapped." name="_16_bit_instruction_trapped" number="0"/>
    <tcf:enumItem description="32-bit instruction trapped." name="_32_bit_instruction_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSTR_T_n">
    <tcf:enumItem description="Non-secure PL0 or PL1 accesses to the corresponding CP15 System registers are not trapped to Hyp mode." name="Non_secure_PL0_or_PL1_accesses_to_the_corresponding_CP15_System_registers_are_not_trapped_to_Hyp_mode" number="0"/>
    <tcf:enumItem description="Any Non-secure PL1 MCR, MRC, MCRR, or MRRC access to a corresponding register is trapped to Hyp mode. A Non-secure PL0 MCR, MRC, MCRR, or MRRC access to the corresponding CP15 System register is trapped to Hyp mode only if it is not UNDEFINED when this bit is zero." name="Any_Non_secure_PL1_MCR_MRC_MCRR_or_MRRC_access_to_a_corresponding_register_is_trapped_to_Hyp_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Cacheable" name="Normal_memory_Outer_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back no Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HTCR_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Cacheable" name="Normal_memory_Inner_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back no Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_Enable">
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE do not trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_do_not_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_HSRE_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Access at EL2 or below to any ICH_* System register, or any EL1 or EL2 ICC_* register other than ICC_SRE or ICC_HSRE, results in an Undefined Instruction exception." name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface to the ICH_* registers and the EL1 and EL2 ICC_* registers is enabled for EL2." name="The_System_register_interface_to_the_ICH_registers_and_the_EL1_and_EL2_ICC_registers_is_enabled_for_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP0R_n_P_x">
    <tcf:enumItem description="There is no Group 0 interrupt active at the priority corresponding to that bit." name="There_is_no_Group_0_interrupt_active_at_the_priority_corresponding_to_that_bit" number="0"/>
    <tcf:enumItem description="There is a Group 0 interrupt active at the priority corresponding to that bit." name="There_is_a_Group_0_interrupt_active_at_the_priority_corresponding_to_that_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP1R_n_P_x">
    <tcf:enumItem description="There is no Group 1 interrupt active at the priority corresponding to that bit." name="There_is_no_Group_1_interrupt_active_at_the_priority_corresponding_to_that_bit" number="0"/>
    <tcf:enumItem description="There is a Group 1 interrupt active at the priority corresponding to that bit." name="There_is_a_Group_1_interrupt_active_at_the_priority_corresponding_to_that_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_EISR_Status_n">
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;, does not have an EOI maintenance interrupt." name="List_register_n_ICH_LR_n_does_not_have_an_EOI_maintenance_interrupt" number="0"/>
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;, has an EOI maintenance interrupt that has not been handled." name="List_register_n_ICH_LR_n_has_an_EOI_maintenance_interrupt_that_has_not_been_handled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_ELRSR_Status_n">
    <tcf:enumItem description="List register ICH_LR&lt;n&gt;, if implemented, contains a valid interrupt. Using this List register can result in overwriting a valid interrupt." name="List_register_ICH_LR_n_if_implemented_contains_a_valid_interrupt" number="0"/>
    <tcf:enumItem description="List register ICH_LR&lt;n&gt; does not contain a valid interrupt. The List register is empty and can be used without overwriting a valid interrupt or losing an EOI maintenance interrupt." name="List_register_ICH_LR_n_does_not_contain_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TSEI">
    <tcf:enumItem description="Locally generated SEIs do not cause a trap to EL2." name="Locally_generated_SEIs_do_not_cause_a_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Locally generated SEIs trap to EL2." name="Locally_generated_SEIs_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TALL1">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* registers for Group 1 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_registers_for_Group_1_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Any Non-secure EL1 accesses to ICC_* registers for Group 1 interrupts trap to EL2." name="Any_Non_secure_EL1_accesses_to_ICC_registers_for_Group_1_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TALL0">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* registers for Group 0 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_registers_for_Group_0_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Any Non-secure EL1 accesses to ICC_* registers for Group 0 interrupts trap to EL2." name="Any_Non_secure_EL1_accesses_to_ICC_registers_for_Group_0_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_TC">
    <tcf:enumItem description="Non-secure EL1 accesses to common registers proceed as normal." name="Non_secure_EL1_accesses_to_common_registers_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Any Non-secure EL1 accesses to common registers trap to EL2." name="Any_Non_secure_EL1_accesses_to_common_registers_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp1DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG1 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp1EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG1 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp0DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG0 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_VGrp0EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR.VENG0 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_NPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled while the List registers contain no interrupts in the pending state." name="Maintenance_interrupt_signaled_while_the_List_registers_contain_no_interrupts_in_the_pending_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_LRENPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted while the EOIcount field is not 0." name="Maintenance_interrupt_is_asserted_while_the_EOIcount_field_is_not_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_UIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt." name="Maintenance_interrupt_is_asserted_if_none_or_only_one_of_the_List_register_entries_is_marked_as_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_En">
    <tcf:enumItem description="Virtual CPU interface operation disabled." name="Virtual_CPU_interface_operation_disabled" number="0"/>
    <tcf:enumItem description="Virtual CPU interface operation enabled." name="Virtual_CPU_interface_operation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_State">
    <tcf:enumItem description="Inactive" name="Inactive" number="0"/>
    <tcf:enumItem description="Pending" name="Pending" number="1"/>
    <tcf:enumItem description="Active" name="Active" number="2"/>
    <tcf:enumItem description="Pending and active." name="Pending_and_active" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_HW">
    <tcf:enumItem description="The interrupt is triggered entirely by software. No notification is sent to the Distributor when the virtual interrupt is deactivated." name="The_interrupt_is_triggered_entirely_by_software" number="0"/>
    <tcf:enumItem description="The interrupt maps directly to a hardware interrupt. A deactivate interrupt request is sent to the Distributor when the virtual interrupt is deactivated, using the pINTID field from this register to indicate the physical interrupt ID. If ICH_VMCR.VEOIM is 0, this request corresponds to a write to ICC_EOIR0 or ICC_EOIR1. Otherwise, it corresponds to a write to ICC_DIR." name="The_interrupt_maps_directly_to_a_hardware_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LRC_n_Group">
    <tcf:enumItem description="This is a Group 0 virtual interrupt. ICH_VMCR.VFIQEn determines whether it is signaled as a virtual IRQ or as a virtual FIQ, and ICH_VMCR.VENG0 enables signaling of this interrupt to the virtual machine." name="This_is_a_Group_0_virtual_interrupt" number="0"/>
    <tcf:enumItem description="This is a Group 1 virtual interrupt, signaled as a virtual IRQ. ICH_VMCR.VENG1 enables the signaling of this interrupt to the virtual machine. If ICH_VMCR.VCBPR is 0, then ICC_BPR1 determines if a pending Group 1 interrupt has sufficient priority to preempt current execution. Otherwise, ICC_BPR0 determines preemption." name="This_is_a_Group_1_virtual_interrupt_signaled_as_a_virtual_IRQ" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp1D">
    <tcf:enumItem description="VM Group 1 Disabled maintenance interrupt not asserted." name="VM_Group_1_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="VM Group 1 Disabled maintenance interrupt asserted." name="VM_Group_1_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp1E">
    <tcf:enumItem description="VM Group 1 Enabled maintenance interrupt not asserted." name="VM_Group_1_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="VM Group 1 Enabled maintenance interrupt asserted." name="VM_Group_1_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp0D">
    <tcf:enumItem description="VM Group 0 Disabled maintenance interrupt not asserted." name="VM_Group_0_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="VM Group 0 Disabled maintenance interrupt asserted." name="VM_Group_0_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_VGrp0E">
    <tcf:enumItem description="VM Group 0 Enabled maintenance interrupt not asserted." name="VM_Group_0_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="VM Group 0 Enabled maintenance interrupt asserted." name="VM_Group_0_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_NP">
    <tcf:enumItem description="No Pending maintenance interrupt not asserted." name="No_Pending_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="No Pending maintenance interrupt asserted." name="No_Pending_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_LRENP">
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt not asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_U">
    <tcf:enumItem description="Underflow maintenance interrupt not asserted." name="Underflow_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="Underflow maintenance interrupt asserted." name="Underflow_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EOI">
    <tcf:enumItem description="End Of Interrupt maintenance interrupt not asserted." name="End_Of_Interrupt_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="End Of Interrupt maintenance interrupt asserted." name="End_Of_Interrupt_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VEOIM">
    <tcf:enumItem description="A write of an INTID to ICC_EOIR0 or ICC_EOIR1 drops the priority of the interrupt with that INTID, and also deactivates that interrupt." name="A_write_of_an_INTID_to_ICC_EOIR0_or_ICC_EOIR1_drops_the_priority_of_the_interrupt_with_that_INTID_and_also_deactivates_that_interrupt" number="0"/>
    <tcf:enumItem description="A write of an INTID to ICC_EOIR0 or ICC_EOIR1 only drops the priority of the interrupt with that INTID. Software must write to ICC_DIR to deactivate the interrupt." name="A_write_of_an_INTID_to_ICC_EOIR0_or_ICC_EOIR1_only_drops_the_priority_of_the_interrupt_with_that_INTID" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VCBPR">
    <tcf:enumItem description="ICC_BPR1 determines the preemption group for Non-secure Group 1 interrupts." name="ICC_BPR1_determines_the_preemption_group_for_Non_secure_Group_1_interrupts" number="0"/>
    <tcf:enumItem description="ICC_BPR0 determines the preemption group for Non-secure Group 1 interrupts. Non-secure accesses to GICC_BPR and ICC_BPR1 access the state of ICC_BPR0." name="ICC_BPR0_determines_the_preemption_group_for_Non_secure_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VFIQEn">
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual IRQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_IRQs" number="0"/>
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual FIQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_FIQs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VAckCtl">
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns an interrupt ID of 1022." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_an_interrupt_ID_of_1022" number="0"/>
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns the interrupt ID of the corresponding interrupt." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_the_interrupt_ID_of_the_corresponding_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VENG1">
    <tcf:enumItem description="Group 1 virtual interrupts are disabled." name="Group_1_virtual_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Group 1 virtual interrupts are enabled." name="Group_1_virtual_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_VENG0">
    <tcf:enumItem description="Group 0 virtual interrupts are disabled." name="Group_0_virtual_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Group 0 virtual interrupts are enabled." name="Group_0_virtual_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_SEIS">
    <tcf:enumItem description="The virtual CPU interface logic does not support generation of SEIs." name="The_virtual_CPU_interface_logic_does_not_support_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports generation of SEIs." name="The_virtual_CPU_interface_logic_supports_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_A3V">
    <tcf:enumItem description="The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_only_supports_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_supports_non_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_nV4">
    <tcf:enumItem description="The CPU interface logic supports direct injection of virtual interrupts." name="The_CPU_interface_logic_supports_direct_injection_of_virtual_interrupts" number="0"/>
    <tcf:enumItem description="The CPU interface logic does not support direct injection of virtual interrupts." name="The_CPU_interface_logic_does_not_support_direct_injection_of_virtual_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_M">
    <tcf:enumItem description="This implementation does not include the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_does_not_include_the_ARMv7_Multiprocessing_Extensions_functionality" number="0"/>
    <tcf:enumItem description="This implementation includes the ARMv7 Multiprocessing Extensions functionality." name="This_implementation_includes_the_ARMv7_Multiprocessing_Extensions_functionality" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_U">
    <tcf:enumItem description="Processor is part of a multiprocessor system." name="Processor_is_part_of_a_multiprocessor_system" number="0"/>
    <tcf:enumItem description="Processor is part of a uniprocessor system." name="Processor_is_part_of_a_uniprocessor_system" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_MT">
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is largely independent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_largely_independent" number="0"/>
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is very interdependent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_very_interdependent" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VPIDR_Architecture">
    <tcf:enumItem description="ARMv4" name="ARMv4" number="1"/>
    <tcf:enumItem description="ARMv4T" name="ARMv4T" number="2"/>
    <tcf:enumItem description="ARMv5 (obsolete)" name="ARMv5_obsolete" number="3"/>
    <tcf:enumItem description="ARMv5T" name="ARMv5T" number="4"/>
    <tcf:enumItem description="ARMv5TE" name="ARMv5TE" number="5"/>
    <tcf:enumItem description="ARMv5TEJ" name="ARMv5TEJ" number="6"/>
    <tcf:enumItem description="ARMv6" name="ARMv6" number="7"/>
    <tcf:enumItem description="Architectural features are individually identified in the ID_* registers, see ." name="Architectural_features_are_individually_identified_in_the_ID_registers_see" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Cacheable" name="Normal_memory_Outer_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back no Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Cacheable" name="Normal_memory_Inner_Write_Through_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back no Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_SL0">
    <tcf:enumItem description="Start at second level" name="Start_at_second_level" number="0"/>
    <tcf:enumItem description="Start at first level" name="Start_at_first_level" number="1"/>
  </tcf:enumeration>
</register_list>
