# 👋 Hello, I'm Brahma Ganesh Katrapalli

🎓 Electronics & Communication Engineering (ECE) Graduate | ASIC Verification Enthusiast  
💻 Passionate about designing and verifying reliable digital systems using SystemVerilog, UVM, and Python.  
🚀 Open to **entry-level opportunities** in **ASIC Verification**, **VLSI Design**, and **Digital Design Verification** domains.

---

## 🔍 About Me

- Focused on **ASIC Design & Verification** using **SystemVerilog**, **UVM**, and **functional coverage** techniques.
- Comfortable with tools like **QuestaSim**, **Vivado**, and scripting in **Python** for automation.
- Built real-world digital design verification projects and constantly exploring protocol-level verification flows.
- Strong foundation in **digital logic**, **protocols**, and **testbench architecture**.

---

## 🛠️ Technical Skills

**ASIC & Verification:**  
`SystemVerilog` `UVM` `Assertions` `Covergroups` `Verilog` `VHDL`

**Tools & Automation:**  
`QuestaSim` `ModelSim` `Vivado` `Git` `Python` `Makefile`

**Scripting & Support:**  
`Python` `Shell` `Log Parsing` `Automation Scripts`

---

## 📂 Highlighted Project

### ✅ [SystemVerilog Counter Verification](https://github.com/BrahmaGanesh/counter-verification)  
Designed and verified a parameterized up-counter using **SystemVerilog assertions**, functional coverage, and **UVM-style testbench structure**.  
Includes self-checking testbenches, constrained random scenarios, and waveform analysis.

---

## 📫 Let's Connect

- 🔗 [LinkedIn](https://www.linkedin.com/in/katrapallibrahmaganesh)
- 🐙 [GitHub](https://github.com/BrahmaGanesh)
- 📧 Email: katrapallibrahmaganesh@gmail.com

---

## ⚡ Current Focus

- Learning advanced **UVM**, **protocol-level VIPs**, and **SoC-level testbenches**
- Exploring **Python automation** for verification flow optimization
- Preparing to complete **ChipEdge ASIC Verification Certification**

---

