// Seed: 271581480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_1 = (id_4);
  logic id_5;
  logic id_6;
  wire  id_7;
  assign id_2 = 1;
  assign id_6 = id_5;
  logic id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_3 = 32'd73,
    parameter id_5 = 32'd58,
    parameter id_6 = 32'd73,
    parameter id_7 = 32'd37
) (
    output wire id_0,
    input supply0 _id_1[id_5 : (  id_7  )],
    input supply0 id_2
    , id_14,
    input tri1 _id_3,
    input supply0 id_4,
    output wire _id_5,
    input wor _id_6[id_5 : id_1  -  -1],
    output wire _id_7,
    input tri id_8,
    output supply1 id_9,
    output wand id_10,
    input tri0 id_11,
    output wire id_12
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_16,
      id_15
  );
  logic [7:0] id_17;
  wire [-1  <  id_6 : id_3] id_18;
  assign id_18 = id_17[(-1'b0)];
  assign id_14[-1 : id_3&id_1] = ~-1;
  assign id_9 = (id_1);
endmodule
