0.7
2020.2
Oct 19 2021
03:16:22
F:/GitHub/ASIC-PYNQ/LAB2/4-bit-shift-register/prj/4-bit-shift-register.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/4-bit-shift-register/rtl/ShiftRegister.v,1757320998,verilog,,F:/GitHub/ASIC-PYNQ/LAB2/4-bit-shift-register/sim/ShiftRegister_tb.v,,ShiftRegister,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/4-bit-shift-register/sim/ShiftRegister_tb.v,1757323834,verilog,,,,ShiftRegister_tb,,,,,,,,
