Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jun  6 12:12:02 2018
| Host         : helios running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file axis_control_sets_placed.rpt
| Design       : axis
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------+------------------+------------------+----------------+
|       Clock Signal       |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------+------------------+------------------+----------------+
|  m00_axis_aclk_IBUF_BUFG | myMaster/tx_en  | myMaster/clear   |                1 |              1 |
|  s00_axis_aclk_IBUF_BUFG |                 |                  |                1 |              1 |
|  m00_axis_aclk_IBUF_BUFG |                 | myMaster/clear   |                1 |              2 |
|  m00_axis_aclk_IBUF_BUFG |                 |                  |                1 |              4 |
|  m00_axis_aclk_IBUF_BUFG | myMaster/count0 | myMaster/clear   |                1 |              5 |
+--------------------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
+--------+-----------------------+


