Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
