{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:23:37 2019 " "Info: Processing started: Wed Oct 16 00:23:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 Control_Unit.v(118) " "Warning (10229): Verilog HDL Expression warning at Control_Unit.v(118): truncated literal to match 6 bits" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Control_Unit.v(11) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Control_Unit.v(10) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(10): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend16to32 " "Info: Found entity 1: SignalExtend16to32" {  } { { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SignalExtend16to32 " "Info: Elaborating entity \"SignalExtend16to32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:23:38 2019 " "Info: Processing ended: Wed Oct 16 00:23:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:23:38 2019 " "Info: Processing started: Wed Oct 16 00:23:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DedoNoQuartusEGritaria EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design DedoNoQuartusEGritaria" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "Critical Warning: No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[0\] " "Info: Pin EXT_OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[0] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[1\] " "Info: Pin EXT_OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[1] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[2\] " "Info: Pin EXT_OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[2] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[3\] " "Info: Pin EXT_OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[3] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[4\] " "Info: Pin EXT_OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[4] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[5\] " "Info: Pin EXT_OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[5] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[6\] " "Info: Pin EXT_OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[6] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[7\] " "Info: Pin EXT_OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[7] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[8\] " "Info: Pin EXT_OUTPUT\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[8] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[9\] " "Info: Pin EXT_OUTPUT\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[9] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[10\] " "Info: Pin EXT_OUTPUT\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[10] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[11\] " "Info: Pin EXT_OUTPUT\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[11] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[12\] " "Info: Pin EXT_OUTPUT\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[12] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[13\] " "Info: Pin EXT_OUTPUT\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[13] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[14\] " "Info: Pin EXT_OUTPUT\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[14] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[15\] " "Info: Pin EXT_OUTPUT\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[15] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[16\] " "Info: Pin EXT_OUTPUT\[16\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[16] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[17\] " "Info: Pin EXT_OUTPUT\[17\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[17] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[18\] " "Info: Pin EXT_OUTPUT\[18\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[18] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[19\] " "Info: Pin EXT_OUTPUT\[19\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[19] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[20\] " "Info: Pin EXT_OUTPUT\[20\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[20] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[21\] " "Info: Pin EXT_OUTPUT\[21\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[21] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[22\] " "Info: Pin EXT_OUTPUT\[22\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[22] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[23\] " "Info: Pin EXT_OUTPUT\[23\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[23] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[24\] " "Info: Pin EXT_OUTPUT\[24\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[24] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[25\] " "Info: Pin EXT_OUTPUT\[25\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[25] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[26\] " "Info: Pin EXT_OUTPUT\[26\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[26] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[27\] " "Info: Pin EXT_OUTPUT\[27\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[27] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[28\] " "Info: Pin EXT_OUTPUT\[28\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[28] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[29\] " "Info: Pin EXT_OUTPUT\[29\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[29] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[30\] " "Info: Pin EXT_OUTPUT\[30\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[30] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_OUTPUT\[31\] " "Info: Pin EXT_OUTPUT\[31\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { EXT_OUTPUT[31] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_OUTPUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[0\] " "Info: Pin INPUT\[0\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[0] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 5 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[1\] " "Info: Pin INPUT\[1\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[1] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[2\] " "Info: Pin INPUT\[2\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[2] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[3\] " "Info: Pin INPUT\[3\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[3] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[4\] " "Info: Pin INPUT\[4\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[4] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[5\] " "Info: Pin INPUT\[5\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[5] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[6\] " "Info: Pin INPUT\[6\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[6] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[7\] " "Info: Pin INPUT\[7\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[7] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[8\] " "Info: Pin INPUT\[8\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[8] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[9\] " "Info: Pin INPUT\[9\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[9] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[10\] " "Info: Pin INPUT\[10\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[10] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[11\] " "Info: Pin INPUT\[11\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[11] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[12\] " "Info: Pin INPUT\[12\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[12] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[13\] " "Info: Pin INPUT\[13\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[13] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[14\] " "Info: Pin INPUT\[14\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[14] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[15\] " "Info: Pin INPUT\[15\] not assigned to an exact location on the device" {  } { { "e:/portableware/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/portableware/quartus/quartus/bin/pin_planner.ppl" { INPUT[15] } } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 16 32 0 " "Info: Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 16 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X12_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[0\] 0 " "Info: Pin \"EXT_OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[1\] 0 " "Info: Pin \"EXT_OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[2\] 0 " "Info: Pin \"EXT_OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[3\] 0 " "Info: Pin \"EXT_OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[4\] 0 " "Info: Pin \"EXT_OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[5\] 0 " "Info: Pin \"EXT_OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[6\] 0 " "Info: Pin \"EXT_OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[7\] 0 " "Info: Pin \"EXT_OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[8\] 0 " "Info: Pin \"EXT_OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[9\] 0 " "Info: Pin \"EXT_OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[10\] 0 " "Info: Pin \"EXT_OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[11\] 0 " "Info: Pin \"EXT_OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[12\] 0 " "Info: Pin \"EXT_OUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[13\] 0 " "Info: Pin \"EXT_OUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[14\] 0 " "Info: Pin \"EXT_OUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[15\] 0 " "Info: Pin \"EXT_OUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[16\] 0 " "Info: Pin \"EXT_OUTPUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[17\] 0 " "Info: Pin \"EXT_OUTPUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[18\] 0 " "Info: Pin \"EXT_OUTPUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[19\] 0 " "Info: Pin \"EXT_OUTPUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[20\] 0 " "Info: Pin \"EXT_OUTPUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[21\] 0 " "Info: Pin \"EXT_OUTPUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[22\] 0 " "Info: Pin \"EXT_OUTPUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[23\] 0 " "Info: Pin \"EXT_OUTPUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[24\] 0 " "Info: Pin \"EXT_OUTPUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[25\] 0 " "Info: Pin \"EXT_OUTPUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[26\] 0 " "Info: Pin \"EXT_OUTPUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[27\] 0 " "Info: Pin \"EXT_OUTPUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[28\] 0 " "Info: Pin \"EXT_OUTPUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[29\] 0 " "Info: Pin \"EXT_OUTPUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[30\] 0 " "Info: Pin \"EXT_OUTPUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXT_OUTPUT\[31\] 0 " "Info: Pin \"EXT_OUTPUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:23:41 2019 " "Info: Processing ended: Wed Oct 16 00:23:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:23:42 2019 " "Info: Processing started: Wed Oct 16 00:23:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:23:43 2019 " "Info: Processing ended: Wed Oct 16 00:23:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:23:44 2019 " "Info: Processing started: Wed Oct 16 00:23:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INPUT\[15\] EXT_OUTPUT\[24\] 8.656 ns Longest " "Info: Longest tpd from source pin \"INPUT\[15\]\" to destination pin \"EXT_OUTPUT\[24\]\" is 8.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns INPUT\[15\] 1 PIN PIN_E10 17 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E10; Fanout = 17; PIN Node = 'INPUT\[15\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT[15] } "NODE_NAME" } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.705 ns) + CELL(2.124 ns) 8.656 ns EXT_OUTPUT\[24\] 2 PIN PIN_T18 0 " "Info: 2: + IC(5.705 ns) + CELL(2.124 ns) = 8.656 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'EXT_OUTPUT\[24\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { INPUT[15] EXT_OUTPUT[24] } "NODE_NAME" } } { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.951 ns ( 34.09 % ) " "Info: Total cell delay = 2.951 ns ( 34.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.705 ns ( 65.91 % ) " "Info: Total interconnect delay = 5.705 ns ( 65.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { INPUT[15] EXT_OUTPUT[24] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { INPUT[15] {} INPUT[15]~combout {} EXT_OUTPUT[24] {} } { 0.000ns 0.000ns 5.705ns } { 0.000ns 0.827ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:23:44 2019 " "Info: Processing ended: Wed Oct 16 00:23:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
