verilog work ../../clk_CPU.v
verilog work ../example_design/clk_CPU_exdes.v
