WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10157171 heartbeat IPC: 1.31087 cumulative IPC: 1.31087 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18056984 heartbeat IPC: 1.26586 cumulative IPC: 1.28797 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26046054 heartbeat IPC: 1.25172 cumulative IPC: 1.27565 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33960524 heartbeat IPC: 1.26351 cumulative IPC: 1.2726 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41977075 heartbeat IPC: 1.24742 cumulative IPC: 1.26748 (Simulation time: 0 hr 2 min 49 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 39448462 cumulative IPC: 1.26748 (Simulation time: 0 hr 2 min 49 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 39448462 (Simulation time: 0 hr 2 min 49 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26748 instructions: 50000000 cycles: 39448462
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 14.8874
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     142118  HIT:     116994  MISS:      25124
LLC LOAD         ACCESS:      51498  HIT:      33850  MISS:      17648
LLC RFO          ACCESS:      32884  HIT:      25543  MISS:       7341
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      57450  HIT:      57445  MISS:          5
LLC TRANSLATION  ACCESS:        286  HIT:        156  MISS:        130
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.43 cycles
cpu0_DTLB TOTAL       ACCESS:   13595250  HIT:   13555502  MISS:      39748
cpu0_DTLB LOAD         ACCESS:   13595250  HIT:   13555502  MISS:      39748
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.63526 cycles
cpu0_ITLB TOTAL       ACCESS:    2087713  HIT:    2086878  MISS:        835
cpu0_ITLB LOAD         ACCESS:    2087713  HIT:    2086878  MISS:        835
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 17.9186 cycles
cpu0_L1D TOTAL       ACCESS:   16608536  HIT:   15525353  MISS:    1083183
cpu0_L1D LOAD         ACCESS:    9742170  HIT:    9277128  MISS:     465042
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6865487  HIT:    6248039  MISS:     617448
cpu0_L1D TRANSLATION  ACCESS:        879  HIT:        186  MISS:        693
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.67296 cycles
cpu0_L1I TOTAL       ACCESS:    2356731  HIT:    2335853  MISS:      20878
cpu0_L1I LOAD         ACCESS:    2356731  HIT:    2335853  MISS:      20878
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.2227 cycles
cpu0_L2C TOTAL       ACCESS:     301067  HIT:     190182  MISS:     110885
cpu0_L2C LOAD         ACCESS:     137700  HIT:      86202  MISS:      51498
cpu0_L2C RFO          ACCESS:      66244  HIT:      33360  MISS:      32884
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96758  HIT:      70541  MISS:      26217
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:         79  MISS:        286
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 58.0173 cycles
cpu0_STLB TOTAL       ACCESS:      20441  HIT:      19891  MISS:        550
cpu0_STLB LOAD         ACCESS:      20441  HIT:      19891  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 280.235 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19153
  ROW_BUFFER_MISS:       5966
 AVG DBUS CONGESTED CYCLE:    3.95614
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3  FULL:          0
