/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  reg [3:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [39:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_1z | in_data[117]) & celloutsig_1_16z[1]);
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_18z) & celloutsig_0_7z);
  assign celloutsig_1_6z = in_data[159:120] & { in_data[152:123], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z } & { celloutsig_1_14z[3:1], celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[60:37], celloutsig_0_3z, celloutsig_0_1z } & { in_data[12:8], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_15z } & { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_14z[1:0], celloutsig_1_7z, celloutsig_1_13z } === { celloutsig_1_4z[7:1], celloutsig_1_1z };
  assign celloutsig_1_2z = in_data[188:184] <= in_data[121:117];
  assign celloutsig_1_7z = celloutsig_1_0z[7:3] <= { celloutsig_1_0z[5:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_6z[18:15], celloutsig_0_21z } % { 1'h1, celloutsig_0_10z[2], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z } % { 1'h1, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[32] ? in_data[21:17] : in_data[46:42];
  assign celloutsig_1_11z = celloutsig_1_4z[4] ? in_data[120:117] : { celloutsig_1_4z[7:5], 1'h0 };
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_0z[4:1] : in_data[63:60];
  assign celloutsig_0_31z = - { celloutsig_0_6z[23:18], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_4z = - in_data[110:103];
  assign celloutsig_0_14z = - celloutsig_0_0z[3:0];
  assign celloutsig_1_0z = ~ in_data[146:139];
  assign celloutsig_1_18z = ~ { celloutsig_1_6z[25:3], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_2z = ~^ { in_data[37:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_0z[5:1], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_0z[4:2], celloutsig_0_3z };
  assign celloutsig_0_5z = ~^ { in_data[13:11], celloutsig_0_3z };
  assign celloutsig_0_11z = ~^ celloutsig_0_9z;
  assign celloutsig_0_17z = ~^ { celloutsig_0_6z[3:0], celloutsig_0_16z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z } >> { celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_14z = celloutsig_1_0z[6:1] <<< { celloutsig_1_13z[1:0], celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_6z[19:18], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_0z[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_24z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_23z[2:0], celloutsig_0_18z };
  assign celloutsig_0_28z = ~((celloutsig_0_23z[2] & celloutsig_0_14z[2]) | (celloutsig_0_21z[0] & celloutsig_0_21z[1]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] & in_data[151]) | (celloutsig_1_0z[2] & celloutsig_1_0z[2]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z[4]) | (in_data[16] & celloutsig_0_2z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_1z & in_data[174]));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[6] & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_0z[6]));
  assign celloutsig_1_8z = ~((celloutsig_1_1z & in_data[114]) | (in_data[114] & celloutsig_1_6z[19]));
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_5z) | (celloutsig_1_9z & celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_0z[1] & celloutsig_0_0z[0]));
  assign celloutsig_0_1z = ~((in_data[88] & celloutsig_0_0z[4]) | (celloutsig_0_0z[1] & celloutsig_0_0z[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_9z[0]) | (celloutsig_0_10z[3] & celloutsig_0_10z[1]));
  assign celloutsig_0_16z = ~((celloutsig_0_10z[2] & celloutsig_0_4z) | (celloutsig_0_1z & celloutsig_0_9z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_6z[7] & celloutsig_0_14z[2]) | (in_data[56] & celloutsig_0_6z[4]));
  assign celloutsig_0_22z = ~((celloutsig_0_11z & celloutsig_0_6z[2]) | (celloutsig_0_21z[0] & celloutsig_0_7z));
  assign { out_data[157:128], out_data[96], out_data[38:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
