# rtl_verilog
  this is a project for uestc software engineering course.
