//87
module program_counter2a (next_pc,rst,clk);

	output [0:31] next_pc;
	
	
	
	
	input clk;
	input rst;
	
	
	
	
	
	
	reg [0:31] next_pc;		always @(posedge clk)
	begin
		if(rst)
		begin
			next_pc<=32'd0;
		end
		else
		begin
			next_pc<=next_pc+32'd4;
		end
	end
	
	
	
	
endmodule