INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 13:54:33 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.153 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.407 sec.
Command ap_source done; 6.681 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 13:55:01 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.153 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.389 sec.
Command ap_source done; 6.663 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 13:55:48 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.263 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.434 sec.
Command ap_source done; 6.706 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 13:59:00 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.263 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.52 sec.
Command ap_source done; 6.791 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 13:59:30 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.261 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.513 sec.
Command ap_source done; 6.782 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:00:09 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.443 sec.
Command ap_source done; 6.717 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:01:16 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.154 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.263 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.465 sec.
Command ap_source done; 6.736 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:08:57 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.264 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.126 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.52 sec.
Command ap_source done; 6.793 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:09:39 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.268 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.452 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.393 sec.
Command ap_source done; 7.667 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:10:34 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.144 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.253 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.121 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.717 sec.
Command ap_source done; 6.976 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:12:07 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.143 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.146 sec.
Command     ap_source done; 0.146 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.252 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.155 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.583 sec.
Command ap_source done; 6.842 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:12:58 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.253 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.228 sec.
Command ap_source done; error code: 1; 4.487 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:13:21 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.254 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.545 sec.
Command ap_source done; 6.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:13:43 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.141 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.144 sec.
Command     ap_source done; 0.144 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.249 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.107 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.627 sec.
Command ap_source done; 6.882 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:14:34 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.278 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.318 sec.
Command ap_source done; 7.603 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:15:23 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.153 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.272 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.321 sec.
Command ap_source done; error code: 1; 4.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:17:11 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.265 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.13 sec.
Command ap_source done; 12.401 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:17:50 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.157 sec.
Command     ap_source done; 0.158 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.273 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:18:01 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.155 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.278 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.872 sec.
Command ap_source done; 1.157 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:18:06 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.158 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.273 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.499 sec.
Command ap_source done; 0.779 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:18:21 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.193 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.196 sec.
Command     ap_source done; 0.196 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.349 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.613 sec.
Command ap_source done; 6.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:20:26 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.154 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.265 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.416 sec.
Command ap_source done; 6.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:21:26 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.568 sec.
Command ap_source done; 6.844 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:22:32 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.539 sec.
Command ap_source done; 6.811 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 14:23:27 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.415 sec.
Command ap_source done; 6.688 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:27:04 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.132 sec.
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.278 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.289 sec.
Command     ap_source done; 0.293 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.584 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.153 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 22.732 sec.
Command ap_source done; 23.326 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:27:56 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.159 sec.
Command ap_source done; error code: 1; 4.425 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:30:46 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.278 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.888 sec.
Command ap_source done; 12.172 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:31:17 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.281 sec.
Command ap_source done; 6.549 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:33:00 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.259 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.145 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.403 sec.
Command ap_source done; 6.669 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:34:11 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.119 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.374 sec.
Command ap_source done; 6.651 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:35:04 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.261 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.123 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.609 sec.
Command ap_source done; 12.877 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 15:39:22 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.268 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.124 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.31 sec.
Command ap_source done; 12.585 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:18:23 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.275 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.81 sec.
Command ap_source done; 7.091 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:21:19 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.157 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.278 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.781 sec.
Command ap_source done; 7.067 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:22:49 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.157 sec.
Command     ap_source done; 0.157 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.272 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.663 sec.
Command ap_source done; 6.941 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:24:17 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.256 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.773 sec.
Command ap_source done; error code: 1; 5.035 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:24:48 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.147 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.262 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.859 sec.
Command ap_source done; 7.129 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:25:31 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.102 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.486 sec.
Command ap_source done; 6.752 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:25:57 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.257 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.106 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.418 sec.
Command ap_source done; 6.681 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:27:55 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.259 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.608 sec.
Command ap_source done; 6.874 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:30:13 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.104 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.572 sec.
Command ap_source done; 6.838 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:30:40 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.433 sec.
Command ap_source done; error code: 1; 6.699 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marti/Source/Repos/ElectronicDesignAutomation/AsignmentProj2/solution1 opened at Tue Mar 05 18:34:33 +0100 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.154 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_hp.hlp 
Execute     source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/azynq/azynq_fpv6.gen 
Execute       source G:/Vivadoshizzle/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7z030fbv484-1i 
Execute       add_library xilinx/azynq/azynq:xa7z030:fbv484:-1i 
Execute         get_default_platform 
Execute         license_isbetapart xa7z030 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynq/azynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xa7z030fbv484-1i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 19650}  {LUT 78600}     {FF 157200} {DSP48E 400}   {BRAM 530}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.266 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_test.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.c 
Execute     is_encrypted C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     is_xip C:/Users/marti/Source/Repos/ElectronicDesignAutomation/img_conv_5x5.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.685 sec.
Command ap_source done; 6.957 sec.
Execute cleanup_all 
