// Seed: 2522627213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    wait (id_8);
  end
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd26
) (
    input  wand  module_1
    , id_9,
    input  tri   _id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  wor   id_7
);
  wire id_10;
  assign id_2 = 1;
  wire [id_1 : -1 'h0] id_11;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_11,
      id_9,
      id_9,
      id_9,
      id_10,
      id_11,
      id_10,
      id_10,
      id_9,
      id_10,
      id_10,
      id_11
  );
  assign id_2 = 1;
endmodule
