<VIPSPage Url="file:///G:/本科研究工作/毕设/data/web/Stanford_person/Stanford_William%20J.%20Dally.htm" PageTitle="William J. Dally's Home Page" WindowWidth="454" WindowHeight="427" PageRectLeft="10" PageRectTop="15" PageRectWidth="413" PageRectHeight="5156" neworder="0" order="0"><LayoutNode FrameSourceIndex="0" SourceIndex="3" DoC="2" ContainImg="1" IsImg="false" ContainTable="false" ContainP="7" TextLen="8971" LinkTextLen="1488" DOMCldNum="30" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="15" ObjectRectWidth="413" ObjectRectHeight="5156" ID="1" order="1"><LayoutNode FrameSourceIndex="0" SourceIndex="4;7;8;10;26;29;30;43;44;67;68;69;70;3-17;72;110;111;113;114;125;130;131;151" DoC="4" ContainImg="1" IsImg="false" ContainTable="false" ContainP="7" TextLen="8807" LinkTextLen="1488" DOMCldNum="21" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="15" ObjectRectWidth="413" ObjectRectHeight="4977" ID="1-1" order="2"><LayoutNode FrameSourceIndex="0" SourceIndex="4" DoC="11" ContainImg="1" IsImg="true" ContainTable="false" ContainP="0" TextLen="0" LinkTextLen="0" DOMCldNum="1" FontSize="0" FontWeight="0" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="15" ObjectRectWidth="413" ObjectRectHeight="347" Content=" " SRC="
&lt;P&gt;&lt;A href=&quot;images/people/currenter/Bill_Dally.jpg&quot;&gt;&lt;IMG src=&quot;images/people/currenter/Bill_Dally.jpg&quot; width=300 align=bottom&gt;&lt;/A&gt;&lt;/P&gt; " ID="1-1-1" order="3"/><LayoutNode FrameSourceIndex="0" SourceIndex="7;8;10;26" DoC="6" ContainImg="0" IsImg="false" ContainTable="false" ContainP="3" TextLen="829" LinkTextLen="387" DOMCldNum="4" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="381" ObjectRectWidth="413" ObjectRectHeight="419" ID="1-1-2" order="4"><LayoutNode FrameSourceIndex="0" SourceIndex="7" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="16" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="381" ObjectRectWidth="413" ObjectRectHeight="38" Content="William J. Dally " SRC="
&lt;H1&gt;William J. Dally&lt;/H1&gt; " ID="1-1-2-1" order="5"/><LayoutNode FrameSourceIndex="0" SourceIndex="8;10;26" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="3" TextLen="813" LinkTextLen="387" DOMCldNum="3" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="438" ObjectRectWidth="413" ObjectRectHeight="362" ID="1-1-2-2" order="6"><LayoutNode FrameSourceIndex="0" SourceIndex="8" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="26" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="438" ObjectRectWidth="413" ObjectRectHeight="18" Content="Last updated July 27, 2010  " SRC="
&lt;P&gt;&lt;I&gt;Last updated July 27, 2010&lt;/I&gt; &lt;/P&gt; " ID="1-1-2-2-1" order="7"/><LayoutNode FrameSourceIndex="0" SourceIndex="10" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="665" LinkTextLen="339" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="475" ObjectRectWidth="413" ObjectRectHeight="252" Content="Bill Dally is the Willard R. and Inez Kerr Bell Professor of Computer Science and Electrical Engineering and former Chairman of the Computer Science Department at Stanford University. He is a member of the Computer Systems Laboratory, leads the Concurrent VLSI Architecture Group, and teaches courses on Computer Architecture, Computer Design, and VLSI Design. He is a Member of the National Academy of Engineering , a Fellow of the American Academy of Arts &amp; Sciences , a Fellow of the IEEE, a Fellow of the ACM, received the ACM Maurice Wilkes Award in 2000, the IEEE Seymour Cray Award in 2004, and the ACM Eckert Mauchly Award in 2010. He has an h-index of 60.  " SRC="
&lt;P&gt;Bill Dally is the &lt;A href=&quot;http://soe.stanford.edu/relations/endowed/bell.html&quot;&gt;Willard R. and Inez Kerr Bell Professor&lt;/A&gt; of &lt;A href=&quot;http://cs.stanford.edu&quot;&gt;Computer Science&lt;/A&gt; and &lt;A href=&quot;http://ee.stanford.edu&quot;&gt;Electrical Engineering&lt;/A&gt; and former Chairman of the &lt;A href=&quot;http://cs.stanford.edu&quot;&gt;Computer Science Department&lt;/A&gt; at &lt;A href=&quot;http://www.stanford.edu&quot;&gt;Stanford University&lt;/A&gt;. He is a member of the &lt;A href=&quot;http://csl.stanford.edu&quot;&gt;Computer Systems Laboratory&lt;/A&gt;, leads the &lt;A href=&quot;http://cva.stanford.edu/&quot;&gt;Concurrent VLSI Architecture Group&lt;/A&gt;, and teaches courses on Computer Architecture, Computer Design, and VLSI Design. He is a Member of the &lt;A href=&quot;http://www.nae.edu&quot;&gt;National Academy of Engineering &lt;/A&gt;, a Fellow of the &lt;A href=&quot;http://www.amacad.org/&quot;&gt;American Academy of Arts &amp;amp; Sciences &lt;/A&gt;, a Fellow of the &lt;A href=&quot;http://www.ieee.org&quot;&gt;IEEE&lt;/A&gt;, a Fellow of the &lt;A href=&quot;http://www.acm.org&quot;&gt;ACM&lt;/A&gt;, received the &lt;A href=&quot;http://www.acm.org/sigarch/wilkes.html&quot;&gt;ACM Maurice Wilkes Award&lt;/A&gt; in 2000, the &lt;A href=&quot;http://www.computer.org/awards/&quot;&gt;IEEE Seymour Cray Award&lt;/A&gt; in 2004, and the &lt;A href=&quot;http://awards.acm.org/eckert_mauchly/&quot;&gt;ACM Eckert Mauchly Award &lt;/A&gt;in 2010. He has an &lt;A href=&quot;http://www.cs.ucla.edu/~palsberg/h-number.html&quot;&gt;h-index &lt;/A&gt;of 60. &lt;/P&gt; " ID="1-1-2-2-2" order="8"/><LayoutNode FrameSourceIndex="0" SourceIndex="26" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="122" LinkTextLen="48" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="746" ObjectRectWidth="413" ObjectRectHeight="54" Content="Before coming to Stanford, Bill was a Professor in the department of Electrical Engineering and Computer Science at MIT .  " SRC="
&lt;P&gt;Before coming to Stanford, Bill was a Professor in the department of &lt;A href=&quot;http://www-eecs.mit.edu&quot;&gt;Electrical Engineering and Computer Science &lt;/A&gt;at &lt;A href=&quot;http://www.mit.edu&quot;&gt;MIT &lt;/A&gt;.  " ID="1-1-2-2-3" order="9"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="29;30" DoC="6" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="2504" LinkTextLen="148" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="819" ObjectRectWidth="413" ObjectRectHeight="1119" ID="1-1-3" order="10"><LayoutNode FrameSourceIndex="0" SourceIndex="29" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="16" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="819" ObjectRectWidth="413" ObjectRectHeight="38" Content="Current Projects " SRC="
&lt;H1&gt;Current Projects&lt;/H1&gt; " ID="1-1-3-1" order="11"/><LayoutNode FrameSourceIndex="0" SourceIndex="30" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="2488" LinkTextLen="148" DOMCldNum="8" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="876" ObjectRectWidth="413" ObjectRectHeight="1062" ID="1-1-3-2" order="12"><LayoutNode FrameSourceIndex="0" SourceIndex="32" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="43" LinkTextLen="43" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="876" ObjectRectWidth="344" ObjectRectHeight="18" Content="ELM: The Efficient Low-Power Microprocessor " SRC="&lt;A href=&quot;projects/elm&quot;&gt;ELM: The Efficient Low-Power Microprocessor&lt;/A&gt; " ID="1-1-3-2-1" order="13"/><LayoutNode FrameSourceIndex="0" SourceIndex="33" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="469" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="894" ObjectRectWidth="373" ObjectRectHeight="198" Content="We are developing a programmable architecture that is easily programmable in a high-level language (&quot;C&quot;) and at the same time has performance per unit power competitive with hard-wired logic, and 20-30x better than conventional embedded RISC processors. This power savings is achieved by using more efficient mechanisms for instruction supply, based on compiler managed instruction registers, and data supply, using a deeper register hierarchy and indexable registers.  " SRC="
&lt;DD&gt;We are developing a programmable architecture that is easily programmable in a high-level language (&quot;C&quot;) and at the same time has performance per unit power competitive with hard-wired logic, and 20-30x better than conventional embedded RISC processors. This power savings is achieved by using more efficient mechanisms for instruction supply, based on compiler managed instruction registers, and data supply, using a deeper register hierarchy and indexable registers.  " ID="1-1-3-2-2" order="14"/><LayoutNode FrameSourceIndex="0" SourceIndex="35" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="40" LinkTextLen="40" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="1092" ObjectRectWidth="320" ObjectRectHeight="18" Content="Enabling Technology for On-Chip Networks " SRC="&lt;A href=&quot;https://nocs.stanford.edu/&quot;&gt;Enabling Technology for On-Chip Networks&lt;/A&gt; " ID="1-1-3-2-3" order="15"/><LayoutNode FrameSourceIndex="0" SourceIndex="36" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="460" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="1110" ObjectRectWidth="373" ObjectRectHeight="198" Content="As CMPs and SoCs scale to include large numbers of cores and other modules, the on-chip network or NoC that connects them becomes a critical systems component. We are developing enabling technology for on-chip networks including network topologies, flow control mechanisms, and router organizations. For example, our flattened butterfly topology offers both lower latency and substantially reduced power compared to conventional on-chip mesh or ring networks.  " SRC="
&lt;DD&gt;As CMPs and SoCs scale to include large numbers of cores and other modules, the on-chip network or NoC that connects them becomes a critical systems component. We are developing enabling technology for on-chip networks including network topologies, flow control mechanisms, and router organizations. For example, our flattened butterfly topology offers both lower latency and substantially reduced power compared to conventional on-chip mesh or ring networks.  " ID="1-1-3-2-4" order="16"/><LayoutNode FrameSourceIndex="0" SourceIndex="38" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="41" LinkTextLen="41" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="1308" ObjectRectWidth="328" ObjectRectHeight="18" Content="Sequoia: Programming the Memory Hierarchy " SRC="&lt;A href=&quot;http://sequoia.stanford.edu&quot;&gt;Sequoia: Programming the Memory Hierarchy&lt;/A&gt; " ID="1-1-3-2-5" order="17"/><LayoutNode FrameSourceIndex="0" SourceIndex="39" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="776" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="1326" ObjectRectWidth="373" ObjectRectHeight="324" Content="Sequoia is a programming language that is designed to facilitate the development of memory hierarchy aware parallel programs that remain portable across modern machines with different memory hierarchy configurations. Sequoia abstractly exposes hierarchical memory in the programming model and provides language mechanisms to describe communication vertically through the machine and to localize computation to particular memory locations within the machine. A complete Sequoia programming system has been implemented, including a compiler and runtime systems for both Cell processors and distributed memory clusters, that delivers efficient performance running Sequoia programs on both of these platforms. An alpha version of this programming system will soon be made public.  " SRC="
&lt;DD&gt;Sequoia is a programming language that is designed to facilitate the development of memory hierarchy aware parallel programs that remain portable across modern machines with different memory hierarchy configurations. Sequoia abstractly exposes hierarchical memory in the programming model and provides language mechanisms to describe communication vertically through the machine and to localize computation to particular memory locations within the machine. A complete Sequoia programming system has been implemented, including a compiler and runtime systems for both Cell processors and distributed memory clusters, that delivers efficient performance running Sequoia programs on both of these platforms. An alpha version of this programming system will soon be made public.  " ID="1-1-3-2-6" order="18"/><LayoutNode FrameSourceIndex="0" SourceIndex="41" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="24" LinkTextLen="24" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="1650" ObjectRectWidth="192" ObjectRectHeight="18" Content="Scalable Network Fabrics " SRC="&lt;A href=&quot;projects/icn&quot;&gt;Scalable Network Fabrics&lt;/A&gt; " ID="1-1-3-2-7" order="19"/><LayoutNode FrameSourceIndex="0" SourceIndex="42" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="635" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="1668" ObjectRectWidth="373" ObjectRectHeight="270" Content="We are developing architectures and technologies to enable large, scalable high-performance interconnection networks to be used in parallel computers, network switches and routers, and high-performance I/O systems. Recent results include the development of a hierarchical network topology that makes efficient use of a combination of electrical and optical links, a locality-preserving randomized oblivious routing algorithm, a method for scheduling constrained crossbar switches, new speculative and reservation-based flow control methods, and a method for computing the worst-case traffic pattern for any oblivious routing function.  " SRC="
&lt;DD&gt;We are developing architectures and technologies to enable large, scalable high-performance interconnection networks to be used in parallel computers, network switches and routers, and high-performance I/O systems. Recent results include the development of a hierarchical network topology that makes efficient use of a combination of electrical and optical links, a locality-preserving randomized oblivious routing algorithm, a method for scheduling constrained crossbar switches, new speculative and reservation-based flow control methods, and a method for computing the worst-case traffic pattern for any oblivious routing function.  " ID="1-1-3-2-8" order="20"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="43;44" DoC="6" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="2852" LinkTextLen="160" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="1957" ObjectRectWidth="413" ObjectRectHeight="1335" ID="1-1-4" order="21"><LayoutNode FrameSourceIndex="0" SourceIndex="43" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="16" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="1957" ObjectRectWidth="413" ObjectRectHeight="38" Content="Recent Projects  " SRC="
&lt;H1&gt;Recent Projects &lt;/H1&gt; " ID="1-1-4-1" order="22"/><LayoutNode FrameSourceIndex="0" SourceIndex="44" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="2836" LinkTextLen="160" DOMCldNum="14" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2014" ObjectRectWidth="413" ObjectRectHeight="1278" ID="1-1-4-2" order="23"><LayoutNode FrameSourceIndex="0" SourceIndex="46" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="23" LinkTextLen="23" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2014" ObjectRectWidth="184" ObjectRectHeight="18" Content="Streaming Supercomputer " SRC="&lt;A href=&quot;http://merrimac.stanford.edu&quot;&gt;Streaming Supercomputer&lt;/A&gt; " ID="1-1-4-2-1" order="24"/><LayoutNode FrameSourceIndex="0" SourceIndex="47" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="455" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2032" ObjectRectWidth="373" ObjectRectHeight="198" Content="We are developing a streaming supercomputer (SS) that is scalable from a single-chip to thousands of chips that we estimate will achieve an order of magnitude or more improvement in the performance per unit cost on a wide range of demanding numerical computations compared to conventional cluster-based supercomputers. The SS uses a combination of stream processing with a high-performance network to access a globally shared memory to achieve this goal.  " SRC="
&lt;DD&gt;We are developing a &lt;I&gt;streaming supercomputer &lt;/I&gt;(SS) that is scalable from a single-chip to thousands of chips that we estimate will achieve an order of magnitude or more improvement in the performance per unit cost on a wide range of demanding numerical computations compared to conventional cluster-based supercomputers. The SS uses a combination of stream processing with a high-performance network to access a globally shared memory to achieve this goal.  " ID="1-1-4-2-2" order="25"/><LayoutNode FrameSourceIndex="0" SourceIndex="50" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="54" LinkTextLen="54" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2230" ObjectRectWidth="360" ObjectRectHeight="36" Content="Imagine: A High-Performance Image and Signal Processor " SRC="&lt;A href=&quot;projects/imagine/&quot;&gt;Imagine: A High-Performance Image and Signal Processor&lt;/A&gt; " ID="1-1-4-2-3" order="26"/><LayoutNode FrameSourceIndex="0" SourceIndex="51" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="483" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2266" ObjectRectWidth="373" ObjectRectHeight="198" Content="Imagine is a programmable signal and image processor that provides the performance and performance density of a special-purpose processor. Imagine achieves a peak performance of 20GFLOPS (single-precision floating point) and 40GOPS (16-bit fixed point) and sustains over 12GFLOPS and 20GOPS on key signal processing benchmarks. Imagine sustains a power efficiency of 3.7GFLOPS/W on these same benchmarks, a factor of 20 better than the most efficient conventional signal processors.  " SRC="
&lt;DD&gt;Imagine is a programmable signal and image processor that provides the performance and performance density of a special-purpose processor. Imagine achieves a peak performance of 20GFLOPS (single-precision floating point) and 40GOPS (16-bit fixed point) and sustains over 12GFLOPS and 20GOPS on key signal processing benchmarks. Imagine sustains a power efficiency of 3.7GFLOPS/W on these same benchmarks, a factor of 20 better than the most efficient conventional signal processors.  " ID="1-1-4-2-4" order="27"/><LayoutNode FrameSourceIndex="0" SourceIndex="53" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="14" LinkTextLen="14" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2464" ObjectRectWidth="112" ObjectRectHeight="18" Content="Smart Memories " SRC="&lt;A href=&quot;http://velox.stanford.edu/smart_memories/&quot;&gt;Smart Memories&lt;/A&gt; " ID="1-1-4-2-5" order="28"/><LayoutNode FrameSourceIndex="0" SourceIndex="54" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="445" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2482" ObjectRectWidth="373" ObjectRectHeight="198" Content="We are investigating combined processor/memory architectures that are best able to exploit 2009 semiconductor technologies. We envision these architectures being composed of 10s to 100s of processors and memory banks on a single semiconductor chip. Our research addresses the design of the processors and memories, the architecture of the interconnection network that ties them together, and mechanisms to simplify programming of such machines.  " SRC="
&lt;DD&gt;We are investigating combined processor/memory architectures that are best able to exploit 2009 semiconductor technologies. We envision these architectures being composed of 10s to 100s of processors and memory banks on a single semiconductor chip. Our research addresses the design of the processors and memories, the architecture of the interconnection network that ties them together, and mechanisms to simplify programming of such machines.  " ID="1-1-4-2-6" order="29"/><LayoutNode FrameSourceIndex="0" SourceIndex="56" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="21" LinkTextLen="21" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2680" ObjectRectWidth="168" ObjectRectHeight="18" Content="High-Speed Signalling " SRC="&lt;A href=&quot;projects/hssp/&quot;&gt;High-Speed Signalling&lt;/A&gt; " ID="1-1-4-2-7" order="30"/><LayoutNode FrameSourceIndex="0" SourceIndex="57" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="338" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2698" ObjectRectWidth="373" ObjectRectHeight="144" Content="We are developing methods and circuits that stretch the performance bounds of electrical signalling between chips, boards, and cabinets in a digital system. A prototype 0.25um 4Gb/s CMOS transceiver has been developed, dissipating only 130mW, amenable for large scale integration. Future chips include a a 20Gb/s 0.13um CMOS transceiver.  " SRC="
&lt;DD&gt;We are developing methods and circuits that stretch the performance bounds of electrical signalling between chips, boards, and cabinets in a digital system. A prototype 0.25um 4Gb/s CMOS transceiver has been developed, dissipating only 130mW, amenable for large scale integration. Future chips include a a 20Gb/s 0.13um CMOS transceiver.  " ID="1-1-4-2-8" order="31"/><LayoutNode FrameSourceIndex="0" SourceIndex="59" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="14" LinkTextLen="14" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2842" ObjectRectWidth="112" ObjectRectHeight="18" Content="The M-Machine  " SRC="&lt;A href=&quot;projects/m-machine/&quot;&gt;The M-Machine &lt;/A&gt; " ID="1-1-4-2-9" order="32"/><LayoutNode FrameSourceIndex="0" SourceIndex="60" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="256" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2860" ObjectRectWidth="373" ObjectRectHeight="108" Content="Is an experimental parallel computer that demonstrated highly-efficient mechanisms for parallelism including two-level multithreading, efficient network interfaces, fast communication and synchronization, and support for efficient shared memory protocols.  " SRC="
&lt;DD&gt;Is an experimental parallel computer that demonstrated highly-efficient mechanisms for parallelism including two-level multithreading, efficient network interfaces, fast communication and synchronization, and support for efficient shared memory protocols.  " ID="1-1-4-2-10" order="33"/><LayoutNode FrameSourceIndex="0" SourceIndex="62" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="20" LinkTextLen="20" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="2968" ObjectRectWidth="160" ObjectRectHeight="18" Content="The Reliable Router  " SRC="&lt;A href=&quot;projects/router/&quot;&gt;The Reliable Router &lt;/A&gt; " ID="1-1-4-2-11" order="34"/><LayoutNode FrameSourceIndex="0" SourceIndex="63" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="528" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="2986" ObjectRectWidth="373" ObjectRectHeight="216" Content="is a high-performance multicomputer router that demonstrates new technologies ranging from architecture to circuit design. At the architecture level the router uses a novel adaptive routing algorithm, a link-level retry protocol, and a unique token protocol. Together the two protocols greatly reduce the cost of providing reliable, exactly-once end-to-end communication. At the circuit level the router demonstrates the latest version of our simultaneous bidirectional pads and a new method for plesiochronous synchronization.  " SRC="
&lt;DD&gt;is a high-performance multicomputer router that demonstrates new technologies ranging from architecture to circuit design. At the architecture level the router uses a novel adaptive routing algorithm, a link-level retry protocol, and a unique token protocol. Together the two protocols greatly reduce the cost of providing reliable, exactly-once end-to-end communication. At the circuit level the router demonstrates the latest version of our simultaneous bidirectional pads and a new method for plesiochronous synchronization.  " ID="1-1-4-2-12" order="35"/><LayoutNode FrameSourceIndex="0" SourceIndex="65" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="14" LinkTextLen="14" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3202" ObjectRectWidth="112" ObjectRectHeight="18" Content="The J-Machine  " SRC="&lt;A href=&quot;projects/j-machine/&quot;&gt;The J-Machine &lt;/A&gt; " ID="1-1-4-2-13" order="36"/><LayoutNode FrameSourceIndex="0" SourceIndex="66" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="171" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3220" ObjectRectWidth="373" ObjectRectHeight="72" Content="is an experimental parallel computer, in operation since July 1991, that demonstrates mechanisms that greatly reduce the overhead involved in inter-processor interaction.  " SRC="
&lt;DD&gt;is an experimental parallel computer, in operation since July 1991, that demonstrates mechanisms that greatly reduce the overhead involved in inter-processor interaction.  " ID="1-1-4-2-14" order="37"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="67;68;69;70;3-17;72;110;111;113;114;125" DoC="6" ContainImg="0" IsImg="false" ContainTable="false" ContainP="3" TextLen="2155" LinkTextLen="403" DOMCldNum="9" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3311" ObjectRectWidth="413" ObjectRectHeight="1314" ID="1-1-5" order="38"><LayoutNode FrameSourceIndex="0" SourceIndex="67" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="12" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3311" ObjectRectWidth="413" ObjectRectHeight="38" Content="Publications " SRC="
&lt;H1&gt;Publications&lt;/H1&gt; " ID="1-1-5-1" order="39"/><LayoutNode FrameSourceIndex="0" SourceIndex="68;69;70;3-17;72;110;111;113;114;125" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="3" TextLen="2143" LinkTextLen="403" DOMCldNum="8" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3369" ObjectRectWidth="413" ObjectRectHeight="1256" ID="1-1-5-2" order="40"><LayoutNode FrameSourceIndex="0" SourceIndex="68;69;70;3-17;72;110" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="1363" LinkTextLen="329" DOMCldNum="4" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3369" ObjectRectWidth="413" ObjectRectHeight="820" ID="1-1-5-2-1" order="41"><LayoutNode FrameSourceIndex="0" SourceIndex="68;69;70;3-17" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="194" LinkTextLen="48" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3369" ObjectRectWidth="100" ObjectRectHeight="109" ID="1-1-5-2-1-1" order="42"><LayoutNode FrameSourceIndex="0" SourceIndex="68;69;70" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="147" LinkTextLen="48" DOMCldNum="3" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="90" ObjectRectTop="3386" ObjectRectWidth="20" ObjectRectHeight="20" Content="here  Google Scholar  CVA group publications page   " SRC="&lt;A href=&quot;http://scholar.google.com/citations?user=YZHj-Y4AAAAJ&amp;amp;hl=en&quot;&gt;here &lt;/A&gt; &lt;A href=&quot;http://scholar.google.com&quot;&gt;Google Scholar &lt;/A&gt; &lt;A href=&quot;publications/&quot;&gt;CVA group publications page &lt;/A&gt;  " ID="1-1-5-2-1-1-1" order="43"/><LayoutNode FrameSourceIndex="0" SourceIndex="3-17" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="47" LinkTextLen="0" DOMCldNum="0" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3369" ObjectRectWidth="20" ObjectRectHeight="109" Content="Some selected publications are included below:  " SRC="Some selected publications are included below:  " ID="1-1-5-2-1-1-2" order="44"/></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="72;110" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="1169" LinkTextLen="281" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="3478" ObjectRectWidth="413" ObjectRectHeight="711" ID="1-1-5-2-1-2" order="45"><LayoutNode FrameSourceIndex="0" SourceIndex="72" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="1160" LinkTextLen="281" DOMCldNum="7" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3478" ObjectRectWidth="373" ObjectRectHeight="711" ID="1-1-5-2-1-2-1" order="46"><LayoutNode FrameSourceIndex="0" SourceIndex="73" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="106" LinkTextLen="52" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3478" ObjectRectWidth="373" ObjectRectHeight="91" Content="William Dally et al. &quot;Stream Processors: Programmability with Efficiency&quot; ACM Queue, March 2004, pp. 52-62. " SRC="
&lt;LI&gt;William Dally et al. &lt;A href=&quot;publications/2004/spqueue.pdf&quot;&gt;&quot;Stream Processors: Programmability with Efficiency&quot;&lt;/A&gt; &lt;I&gt;ACM Queue&lt;/I&gt;, March 2004, pp. 52-62.
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-1" order="47"/><LayoutNode FrameSourceIndex="0" SourceIndex="77" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="80" LinkTextLen="39" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3551" ObjectRectWidth="373" ObjectRectHeight="91" Content="William Dally et al., &quot;Merrimac: Supercomputing with Streams&quot; Supercomputing 2003 " SRC="
&lt;LI&gt;William Dally et al., &lt;A href=&quot;http://merrimac.stanford.edu/publications/sc03_merrimac.pdf&quot;&gt;&quot;Merrimac: Supercomputing with Streams&quot;&lt;/A&gt; &lt;I&gt;Supercomputing 2003&lt;/I&gt;
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-2" order="48"/><LayoutNode FrameSourceIndex="0" SourceIndex="81" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="109" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3624" ObjectRectWidth="373" ObjectRectHeight="91" Content="William J. Dally and Brian Towles, Principles and Practices of Interconnection Networks Morgan Kaufmann, 2004 " SRC="
&lt;LI&gt;William J. Dally and Brian Towles, &lt;A href=&quot;http://books.elsevier.com/us/mk/us/subindex.asp?isbn=0122007514&amp;amp;country=United+States&amp;amp;community=mk&amp;amp;mscssid=2A8E5X4SJR2L8HQB1U9WLHR2PLPFF9AB&quot;&gt;&lt;I&gt;Principles and Practices of Interconnection Networks&lt;/I&gt;&lt;/A&gt; Morgan Kaufmann, 2004
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-3" order="49"/><LayoutNode FrameSourceIndex="0" SourceIndex="85" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="100" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3697" ObjectRectWidth="373" ObjectRectHeight="91" Content="William J. Dally and John W. Poulton, Digital Systems Engineering, Cambridge University Press, 1998  " SRC="
&lt;LI&gt;William J. Dally and John W. Poulton, &lt;A href=&quot;books/dig_sys_engr/&quot;&gt;&lt;I&gt;Digital Systems Engineering, &lt;/I&gt;&lt;/A&gt;Cambridge University Press, 1998 
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-4" order="50"/><LayoutNode FrameSourceIndex="0" SourceIndex="89" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="303" LinkTextLen="114" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3770" ObjectRectWidth="373" ObjectRectHeight="163" Content="Fillo, Marco, Keckler, Stephen W., Dally, William J., Carter, Nicholas P., Chang, Andrew, Gurevich, Yevgeny, and Lee, Whay S., &quot;The M-Machine Multicomputer&quot; , International Journal of Parallel Programming - Special Issue on Instruction-Level Parallel Processing Part II . Vol 25, No 3, 1997 pp 183-212.  " SRC="
&lt;LI&gt;Fillo, Marco, &lt;A href=&quot;http://www.cs.utexas.edu/users/skeckler&quot;&gt;Keckler, Stephen W.&lt;/A&gt;, &lt;A href=&quot;http://csl.stanford.edu/~billd&quot;&gt;Dally, William J.&lt;/A&gt;, &lt;A href=&quot;http://www.ai.mit.edu/people/npcarter/npcarter.html&quot;&gt;Carter, Nicholas P.&lt;/A&gt;, Chang, Andrew, &lt;A href=&quot;http://www.ai.mit.edu/people/yev/yev.html&quot;&gt;Gurevich, Yevgeny&lt;/A&gt;, and &lt;A href=&quot;people/wslee&quot;&gt;Lee, Whay S.&lt;/A&gt;, &lt;A href=&quot;publications/1997/ijpp.ps.Z&quot;&gt;&quot;The M-Machine Multicomputer&quot; &lt;/A&gt;, &lt;I&gt;International Journal of Parallel Programming - Special Issue on Instruction-Level Parallel Processing Part II &lt;/I&gt;. Vol 25, No 3, 1997 pp 183-212. 
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-5" order="51"/><LayoutNode FrameSourceIndex="0" SourceIndex="98" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="334" LinkTextLen="76" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3915" ObjectRectWidth="373" ObjectRectHeight="181" ID="1-1-5-2-1-2-1-6" order="52"><LayoutNode FrameSourceIndex="0" SourceIndex="99;100;101;102" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="206" LinkTextLen="60" DOMCldNum="4" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="3915" ObjectRectWidth="20" ObjectRectHeight="20" Content="Dally, William J. Chien, Andrew. Spertus, Ellen Wills, D. Scott  " SRC="&lt;A href=&quot;http://csl.stanford.edu/~billd&quot;&gt;Dally, William J.&lt;/A&gt; &lt;A href=&quot;http://www-csag.cs.uiuc.edu/individual/achien&quot;&gt;Chien, Andrew.&lt;/A&gt; &lt;A href=&quot;http://www.mills.edu/ACAD_INFO/mcs_spertus.html&quot;&gt;Spertus, Ellen&lt;/A&gt; &lt;A href=&quot;http://www.ee.gatech.edu/users/940/&quot;&gt;Wills, D. Scott&lt;/A&gt;  " ID="1-1-5-2-1-2-1-6-1" order="53"/><LayoutNode FrameSourceIndex="0" SourceIndex="104;105" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="128" LinkTextLen="16" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4005" ObjectRectWidth="20" ObjectRectHeight="20" Content="&quot;The J-Machine&quot;  25 Years of the International Symposia on Computer Architecture - Selected Papers  " SRC="&lt;A href=&quot;publications/1998/jm_retro.pdf&quot;&gt;&quot;The J-Machine&quot; &lt;/A&gt; &lt;I&gt;25 Years of the International Symposia on Computer Architecture - Selected Papers&lt;/I&gt;  " ID="1-1-5-2-1-2-1-6-2" order="54"/></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="107" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="128" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4078" ObjectRectWidth="373" ObjectRectHeight="111" Content="William J. Dally, Virtual Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems March, 1992, pp. 194-205.  " SRC="
&lt;LI&gt;William J. Dally, Virtual Channel Flow Control, &lt;I&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/I&gt; March, 1992, pp. 194-205. 
&lt;P&gt;&lt;/P&gt; " ID="1-1-5-2-1-2-1-7" order="55"/></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="110" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="9" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4151" ObjectRectWidth="413" ObjectRectHeight="38" Content="Companies " SRC="
&lt;H1&gt;Companies&lt;/H1&gt; " ID="1-1-5-2-1-2-2" order="56"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="111" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="135" LinkTextLen="7" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4208" ObjectRectWidth="413" ObjectRectHeight="54" Content="Bill is Chief Scientist at NVIDIA where he was on leave during 2009 and 2010 as Chief Scientist and Senior Vice President of Research.  " SRC="
&lt;P&gt;Bill is Chief Scientist at &lt;A href=&quot;http://www.nvidia.com&quot;&gt;NVIDIA &lt;/A&gt;where he was on leave during 2009 and 2010 as Chief Scientist and Senior Vice President of Research. &lt;/P&gt; " ID="1-1-5-2-2" order="57"/><LayoutNode FrameSourceIndex="0" SourceIndex="113" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="67" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4281" ObjectRectWidth="413" ObjectRectHeight="36" Content="Bill has played a key role in founding several companies including: " SRC="
&lt;P&gt;Bill has played a key role in founding several companies including:&lt;/P&gt; " ID="1-1-5-2-3" order="58"/><LayoutNode FrameSourceIndex="0" SourceIndex="114" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="458" LinkTextLen="56" DOMCldNum="6" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4336" ObjectRectWidth="413" ObjectRectHeight="216" ID="1-1-5-2-4" order="59"><LayoutNode FrameSourceIndex="0" SourceIndex="115" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="34" LinkTextLen="22" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4336" ObjectRectWidth="413" ObjectRectHeight="18" Content="Stream Processors Inc.(2004-2009)  " SRC="
&lt;DT&gt;&lt;A href=&quot;http://www.streamprocessors.com&quot;&gt;Stream Processors Inc.&lt;/A&gt;(2004-2009)  " ID="1-1-5-2-4-1" order="60"/><LayoutNode FrameSourceIndex="0" SourceIndex="117" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="62" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4354" ObjectRectWidth="373" ObjectRectHeight="36" Content="to commercialize stream processors for embedded applications.  " SRC="
&lt;DD&gt;to commercialize stream processors for embedded applications.  " ID="1-1-5-2-4-2" order="61"/><LayoutNode FrameSourceIndex="0" SourceIndex="118" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="38" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4390" ObjectRectWidth="413" ObjectRectHeight="18" Content="Velio Communications. (CTO 1999-2003)  " SRC="
&lt;DT&gt;Velio Communications. (CTO 1999-2003)  " ID="1-1-5-2-4-3" order="62"/><LayoutNode FrameSourceIndex="0" SourceIndex="119" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="204" LinkTextLen="15" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4408" ObjectRectWidth="373" ObjectRectHeight="90" Content="Velio pioneered high-speed I/O circuits and applied this technology to integrated TDM and packet switching chips. Velio's I/O technology was acquired by Rambus and Velio itself was acquired by LSI Logic.  " SRC="
&lt;DD&gt;Velio pioneered high-speed I/O circuits and applied this technology to integrated TDM and packet switching chips. Velio's I/O technology was acquired by &lt;A href=&quot;http://www.rambus.com&quot;&gt;Rambus&lt;/A&gt; and Velio itself was acquired by &lt;A href=&quot;http://www.lsilogic.com&quot;&gt;LSI Logic&lt;/A&gt;.  " ID="1-1-5-2-4-4" order="63"/><LayoutNode FrameSourceIndex="0" SourceIndex="122" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="34" LinkTextLen="19" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4498" ObjectRectWidth="413" ObjectRectHeight="18" Content="Avici Systems, Inc.(1997-present)  " SRC="
&lt;DT&gt;&lt;A href=&quot;http://www.avici.com&quot;&gt;Avici Systems, Inc.&lt;/A&gt;(1997-present)  " ID="1-1-5-2-4-5" order="64"/><LayoutNode FrameSourceIndex="0" SourceIndex="124" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="86" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4516" ObjectRectWidth="373" ObjectRectHeight="36" Content="Manufactures core Internet routers with industry-leading scalability and reliability.  " SRC="
&lt;DD&gt;Manufactures core Internet routers with industry-leading scalability and reliability.  " ID="1-1-5-2-4-6" order="65"/></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="125" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="120" LinkTextLen="11" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4571" ObjectRectWidth="413" ObjectRectHeight="54" Content="Bill has also worked with Cray since 1989 on the development of many of their supercomputers including the T3D and T3E.  " SRC="
&lt;P&gt;Bill has also worked with &lt;A href=&quot;http://www.cray.com&quot;&gt;Cray &lt;/A&gt;since 1989 on the development of many of their supercomputers including the &lt;A href=&quot;http://www.psc.edu/machines/cray/t3d/t3d.html&quot;&gt;T3D&lt;/A&gt; and &lt;A href=&quot;http://www.psc.edu/machines/cray/t3e/t3e.html&quot;&gt;T3E&lt;/A&gt;. &lt;!--
&lt;h1&gt;Recent Talks, Etc...&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;a href=&quot;people/dally/ISSCC2005.pdf&quot;&gt;Low-Power Architecture&lt;/a&gt;, ISSCC 2005, February 7, 2005, San Francisco, California, USA.
&lt;/li&gt;
&lt;!-- &lt;li&gt;
&lt;a href=&quot;./Stream_ICASSP_051904.pdf&quot;&gt;
Stream Processing: ASIC Efficiency, Programmable in &quot;C&quot;&lt;/a&gt; 
Plenary talk at ICASSP 2004, Montreal Canada, May 20, 2004.

&lt;li&gt;
&lt;a href=&quot;people/dally/ARVLSI99.ppt&quot;&gt;VLSI Architecture: Past, Present, and Future&lt;/a&gt;
&lt;/ul&gt;
&lt;/li&gt;--&gt; " ID="1-1-5-2-5" order="66"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="130;131" DoC="6" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="457" LinkTextLen="380" DOMCldNum="2" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4644" ObjectRectWidth="413" ObjectRectHeight="291" ID="1-1-6" order="67"><LayoutNode FrameSourceIndex="0" SourceIndex="130" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="7" LinkTextLen="0" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4644" ObjectRectWidth="413" ObjectRectHeight="38" Content="Courses " SRC="
&lt;H1&gt;Courses&lt;/H1&gt; " ID="1-1-6-1" order="68"/><LayoutNode FrameSourceIndex="0" SourceIndex="131" DoC="7" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="450" LinkTextLen="380" DOMCldNum="10" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4701" ObjectRectWidth="373" ObjectRectHeight="234" ID="1-1-6-2" order="69"><LayoutNode FrameSourceIndex="0" SourceIndex="133" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="75" LinkTextLen="75" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4701" ObjectRectWidth="352" ObjectRectHeight="36" Content="CS 99S -- The Coming Revolution in Computer Architecture (freshman seminar) " SRC="&lt;A href=&quot;classes/cs99s/&quot;&gt;CS 99S -- The Coming Revolution in Computer Architecture (freshman seminar)&lt;/A&gt; " ID="1-1-6-2-1" order="70"/><LayoutNode FrameSourceIndex="0" SourceIndex="135" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="24" LinkTextLen="24" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4737" ObjectRectWidth="192" ObjectRectHeight="18" Content="EE108A Digital Systems I " SRC="&lt;A href=&quot;http://www.stanford.edu/class/ee108a&quot;&gt;EE108A Digital Systems I&lt;/A&gt; " ID="1-1-6-2-2" order="71"/><LayoutNode FrameSourceIndex="0" SourceIndex="137" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="35" LinkTextLen="35" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4755" ObjectRectWidth="280" ObjectRectHeight="18" Content="EE271 Introduction to VLSI Systems  " SRC="&lt;A href=&quot;http://www.stanford.edu/class/ee271&quot;&gt;EE271 Introduction to VLSI Systems &lt;/A&gt; " ID="1-1-6-2-3" order="72"/><LayoutNode FrameSourceIndex="0" SourceIndex="139" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="36" LinkTextLen="36" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4773" ObjectRectWidth="288" ObjectRectHeight="18" Content="EE273 -- Digital Systems Engineering " SRC="&lt;A href=&quot;classes/ee273/&quot;&gt;EE273 -- Digital Systems Engineering&lt;/A&gt; " ID="1-1-6-2-4" order="73"/><LayoutNode FrameSourceIndex="0" SourceIndex="141" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="45" LinkTextLen="45" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4791" ObjectRectWidth="360" ObjectRectHeight="18" Content="EE282 Computer Architecture and Organization  " SRC="&lt;A href=&quot;http://www.stanford.edu/class/ee282&quot;&gt;EE282 Computer Architecture and Organization &lt;/A&gt; " ID="1-1-6-2-5" order="74"/><LayoutNode FrameSourceIndex="0" SourceIndex="143" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="67" LinkTextLen="67" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4809" ObjectRectWidth="320" ObjectRectHeight="36" Content="EE482a--Advanced Computer Organization: Processor Microarchitecture " SRC="&lt;A href=&quot;classes/ee482a/&quot;&gt;EE482a--Advanced Computer Organization: Processor Microarchitecture&lt;/A&gt; " ID="1-1-6-2-6" order="75"/><LayoutNode FrameSourceIndex="0" SourceIndex="145" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="64" LinkTextLen="64" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4845" ObjectRectWidth="320" ObjectRectHeight="36" Content="EE482b--Advanced Computer Organization: Interconnection Networks " SRC="&lt;A href=&quot;classes/ee482b/&quot;&gt;EE482b--Advanced Computer Organization: Interconnection Networks&lt;/A&gt; " ID="1-1-6-2-7" order="76"/><LayoutNode FrameSourceIndex="0" SourceIndex="146" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="35" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4881" ObjectRectWidth="373" ObjectRectHeight="18" Content="6.823 Computer System Architecture  " SRC="
&lt;LI&gt;6.823 Computer System Architecture  " ID="1-1-6-2-8" order="77"/><LayoutNode FrameSourceIndex="0" SourceIndex="147" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="35" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4899" ObjectRectWidth="373" ObjectRectHeight="18" Content="6.845 Concurrent VLSI Architecture  " SRC="
&lt;LI&gt;6.845 Concurrent VLSI Architecture  " ID="1-1-6-2-9" order="78"/><LayoutNode FrameSourceIndex="0" SourceIndex="149" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="34" LinkTextLen="34" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="50" ObjectRectTop="4917" ObjectRectWidth="272" ObjectRectHeight="18" Content="6.915 Digital Systems Engineering  " SRC="&lt;A href=&quot;http://www.ai.mit.edu/courses/6.915/6.915.html&quot;&gt;6.915 Digital Systems Engineering &lt;/A&gt; " ID="1-1-6-2-10" order="79"/></LayoutNode></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="151" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="10" LinkTextLen="10" DOMCldNum="1" FontSize="24" FontWeight="700" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="4954" ObjectRectWidth="170" ObjectRectHeight="38" Content="CVA People " SRC="&lt;A href=&quot;people/&quot;&gt;CVA People&lt;/A&gt; " ID="1-1-7" order="80"/></LayoutNode><LayoutNode FrameSourceIndex="0" SourceIndex="154;155;156;157;158;159;160;161" DoC="10" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="164" LinkTextLen="0" DOMCldNum="8" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5027" ObjectRectWidth="413" ObjectRectHeight="144" ID="1-2" order="81"><LayoutNode FrameSourceIndex="0" SourceIndex="154" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="16" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5027" ObjectRectWidth="413" ObjectRectHeight="18" Content="William J. Dally " SRC="
&lt;ADDRESS&gt;William J. Dally&lt;/ADDRESS&gt; " ID="1-2-1" order="82"/><LayoutNode FrameSourceIndex="0" SourceIndex="155" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="31" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5045" ObjectRectWidth="413" ObjectRectHeight="18" Content="&lt;dally &quot;at&quot; stanford &quot;dot&quot; edu&gt; " SRC="
&lt;ADDRESS&gt;&amp;lt;dally &quot;at&quot; stanford &quot;dot&quot; edu&amp;gt;&lt;/ADDRESS&gt; " ID="1-2-2" order="83"/><LayoutNode FrameSourceIndex="0" SourceIndex="156" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="20" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5063" ObjectRectWidth="413" ObjectRectHeight="18" Content="Stanford University  " SRC="
&lt;ADDRESS&gt;Stanford University &lt;/ADDRESS&gt; " ID="1-2-3" order="84"/><LayoutNode FrameSourceIndex="0" SourceIndex="157" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="28" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5081" ObjectRectWidth="413" ObjectRectHeight="18" Content="Computer Systems Laboratory  " SRC="
&lt;ADDRESS&gt;Computer Systems Laboratory &lt;/ADDRESS&gt; " ID="1-2-4" order="85"/><LayoutNode FrameSourceIndex="0" SourceIndex="158" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="15" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5099" ObjectRectWidth="413" ObjectRectHeight="18" Content="Gates Room 301  " SRC="
&lt;ADDRESS&gt;Gates Room 301 &lt;/ADDRESS&gt; " ID="1-2-5" order="86"/><LayoutNode FrameSourceIndex="0" SourceIndex="159" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="19" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5117" ObjectRectWidth="413" ObjectRectHeight="18" Content="Stanford, CA 94305  " SRC="
&lt;ADDRESS&gt;Stanford, CA 94305 &lt;/ADDRESS&gt; " ID="1-2-6" order="87"/><LayoutNode FrameSourceIndex="0" SourceIndex="160" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="15" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5135" ObjectRectWidth="413" ObjectRectHeight="18" Content="(650) 725-8945  " SRC="
&lt;ADDRESS&gt;(650) 725-8945 &lt;/ADDRESS&gt; " ID="1-2-7" order="88"/><LayoutNode FrameSourceIndex="0" SourceIndex="161" DoC="11" ContainImg="0" IsImg="false" ContainTable="false" ContainP="0" TextLen="20" LinkTextLen="0" DOMCldNum="1" FontSize="12" FontWeight="400" BgColor="transparent" ObjectRectLeft="10" ObjectRectTop="5153" ObjectRectWidth="413" ObjectRectHeight="18" Content="FAX: (650) 725-6949  " SRC="
&lt;ADDRESS&gt;FAX: (650) 725-6949 &lt;/ADDRESS&gt; " ID="1-2-8" order="89"/></LayoutNode></LayoutNode></VIPSPage>
