{"vcs1":{"timestamp_begin":1681602197.359634990, "rt":0.71, "ut":0.20, "st":0.17}}
{"vcselab":{"timestamp_begin":1681602198.099222837, "rt":0.92, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681602199.043425795, "rt":0.62, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681602197.069661628}
{"VCS_COMP_START_TIME": 1681602197.069661628}
{"VCS_COMP_END_TIME": 1681602200.289059148}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238972}}
