# configuration file for uwfdtool 

Log:
{
	File = "";	// Log file name, stdout if empty
	Mask = 0x1F;	// Log mask: 1 - Fatal, 2 - Error, 4 - Warning, 8 - Info, 16 - Debug
};

#default module configuration
Def:
{
	MasterClockMux = 0;	// master clock multiplexer setting 
	MasterTrigMux = 6;	// master trigger multiplexer setting 
	MasterInhMux = 6;	// master inhibit multiplexer setting
	MasterClockDiv = 0;	// Mater clock divider (0 - 1, 1 - 2, 2 - 4, 3 - 8)
	MasterClockErc = 0;	// Mater clock edge control (0 - fast, 1 - medium, 2 - slow)
	SlaveClockFile = "Si5338-125MHz.h";	// Si5338 .h configuration file
	DAC = 0x2000;		// DAC setting
	TrigGenMask = 0;	// Mask of slave xilinxes participating in trigger generation
	TrigOrTime = 10;	// Number of clocks to OR trigger sources
	TrigBlkTime = 75;	// Number of clocks to block trigger production
	TrigUserWord = 0;	// 15-bit user word to be put to trigger block
	FifoBegin = 0;		// Main FIFO start address in 8k blocks
	FifoEnd = 0x8000;	// Main FIFO end address in 8k blocks
	IODelay = 26;		// ADC data delay setting, must be error free +-5 delay taps
	ZeroSupThreshold = 5;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 5;	// Threshold for self trigger
	MasterTrigThreshold = 2000;	// Threshold for master trigger production
	SelfTriggerPrescale = 200;	// Self trigger prescale
	WinLen = 50;		// Waveform window length
	TrigWinBegin = 35;	// Master trigger window begin delay
	SelfWinBegin = 25;	// Self trigger window begin delay
	SumWinBegin = 30;	// Trigger sum window begin delay
	ZSWinBegin = 15;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 30;		// Zero suppression window end (from TrigWinBegin)
	SumDelay = 23;		// Delay of this X sum to be summed with other 3 X's
	MainTrigMask = [0, 0, 0, 0];	// Mask channels from master trigger
	SelfTrigMask = [0, 0, 0, 0];	// Mask channels from self trigger
	TrigSumMask = [0, 0, 0, 0];	// Mask channels from trigger production sum
	InvertMask = [0, 0, 0, 0];	// Mask channels for invertion
};

Dev011:
{
	SelfTrigThreshold = 20;	// Threshold for self trigger
	MasterTrigMux = 1;	// master clock multiplexer setting 
	MasterInhMux = 1;	// master clock multiplexer setting 
};

Dev004:
{
	TrigGenMask = 1;	// Mask of slave xilinxes participating in trigger generation
	TrigHistMask = 1;
	MasterTrigThreshold = 30;	// Threshold for master trigger production
	SelfWinBegin = 5;	// Self trigger window begin delay
	SumDelay = 5;
	MasterClockMux = 1;	// master clock multiplexer setting 
	MasterTrigMux = 5;	// master clock multiplexer setting 
	MasterInhMux = 5;	// master clock multiplexer setting 
	ZeroSupThreshold = 0;	// Threshold for zero suppression in master trigger
	ZSWinBegin = 0;	// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 50;		// Zero suppression window end (from TrigWinBegin)
	SelfTrigThreshold = 5;	// Threshold for self trigger
	SelfTriggerPrescale = 0;	// Self trigger prescale
#	SelfTrigMask = [0x0000, 0x0000, 0xFFFF, 0xFFFF];	// Mask channels from self trigger
	TrigCoef = [1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
};

