// Seed: 4119792790
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3,
    output supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    input tri0 id_7
);
endmodule
module module_1 #(
    parameter id_10 = 32'd77,
    parameter id_3  = 32'd6
) (
    output tri id_0,
    input tri0 id_1,
    output wand id_2,
    input wand _id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri id_6,
    output supply1 id_7,
    output wor id_8
    , _id_10
);
  wire id_11 = id_3;
  wire id_12;
  wire [id_10 : id_3] id_13;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_8,
      id_6,
      id_5,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  supply1 id_14 = 1'd0;
endmodule
