{"vcs1":{"timestamp_begin":1683399022.491268460, "rt":0.37, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1683399022.912292709, "rt":0.40, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683399023.361824935, "rt":0.19, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683399022.213177504}
{"VCS_COMP_START_TIME": 1683399022.213177504}
{"VCS_COMP_END_TIME": 1683399023.615844544}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine.sv library.sv chip.sv"}
{"vcs1": {"peak_mem": 338572}}
{"stitch_vcselab": {"peak_mem": 222608}}
