<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>NMSIS-Core: Signed 16-bit Multiply 64-bit Add/Subtract Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Signed 16-bit Multiply 64-bit Add/Subtract Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__PART__SIMD__DATA__PROCESS.html">Partial-SIMD Data Processing Instructions</a> &#124; <a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__PROFILE.html">64-bit Profile Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Signed 16-bit Multiply 64-bit Add/Subtract Instructions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4161cf3c9857cbef8d23b6a8e09b49d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga4161cf3c9857cbef8d23b6a8e09b49d2">__RV_SMAL</a> (long long a, unsigned long b)</td></tr>
<tr class="memdesc:ga4161cf3c9857cbef8d23b6a8e09b49d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMAL (Signed Multiply Halfs &amp; Add 64-bit)  <a href="#ga4161cf3c9857cbef8d23b6a8e09b49d2">More...</a><br/></td></tr>
<tr class="separator:ga4161cf3c9857cbef8d23b6a8e09b49d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb791bc1a33f08f2abc7c5ec16c1a8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#gaceb791bc1a33f08f2abc7c5ec16c1a8f">__RV_SMALBB</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:gaceb791bc1a33f08f2abc7c5ec16c1a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALBB (Signed Multiply Bottom Halfs &amp; Add 64-bit)  <a href="#gaceb791bc1a33f08f2abc7c5ec16c1a8f">More...</a><br/></td></tr>
<tr class="separator:gaceb791bc1a33f08f2abc7c5ec16c1a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe212140384150726143f2f43c900f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga74fe212140384150726143f2f43c900f">__RV_SMALBT</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga74fe212140384150726143f2f43c900f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALBT (Signed Multiply Bottom Half &amp; Top Half &amp; Add 64-bit)  <a href="#ga74fe212140384150726143f2f43c900f">More...</a><br/></td></tr>
<tr class="separator:ga74fe212140384150726143f2f43c900f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39331e38421eb5f882a615941cf00444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga39331e38421eb5f882a615941cf00444">__RV_SMALTT</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga39331e38421eb5f882a615941cf00444"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALTT (Signed Multiply Top Halfs &amp; Add 64-bit)  <a href="#ga39331e38421eb5f882a615941cf00444">More...</a><br/></td></tr>
<tr class="separator:ga39331e38421eb5f882a615941cf00444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8320e2679cb96ee46fcaf761925b8708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga8320e2679cb96ee46fcaf761925b8708">__RV_SMALDA</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga8320e2679cb96ee46fcaf761925b8708"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALDA (Signed Multiply Two Halfs and Two Adds 64-bit)  <a href="#ga8320e2679cb96ee46fcaf761925b8708">More...</a><br/></td></tr>
<tr class="separator:ga8320e2679cb96ee46fcaf761925b8708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e89f90f0b3e3d8c34ceb33b671a61b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga18e89f90f0b3e3d8c34ceb33b671a61b">__RV_SMALXDA</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga18e89f90f0b3e3d8c34ceb33b671a61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALXDA (Signed Crossed Multiply Two Halfs and Two Adds 64-bit)  <a href="#ga18e89f90f0b3e3d8c34ceb33b671a61b">More...</a><br/></td></tr>
<tr class="separator:ga18e89f90f0b3e3d8c34ceb33b671a61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b7e1927e142a46a1e3132a7e04b777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga68b7e1927e142a46a1e3132a7e04b777">__RV_SMALDS</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga68b7e1927e142a46a1e3132a7e04b777"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALDS (Signed Multiply Two Halfs &amp; Subtract &amp; Add 64-bit)  <a href="#ga68b7e1927e142a46a1e3132a7e04b777">More...</a><br/></td></tr>
<tr class="separator:ga68b7e1927e142a46a1e3132a7e04b777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e334955371767a38c1e7069a42025c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#ga9e334955371767a38c1e7069a42025c8">__RV_SMALDRS</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga9e334955371767a38c1e7069a42025c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALDRS (Signed Multiply Two Halfs &amp; Reverse Subtract &amp; Add 64- bit)  <a href="#ga9e334955371767a38c1e7069a42025c8">More...</a><br/></td></tr>
<tr class="separator:ga9e334955371767a38c1e7069a42025c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31ec8bdff7f1f55254aaeb13979c70c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#gaf31ec8bdff7f1f55254aaeb13979c70c">__RV_SMALXDS</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:gaf31ec8bdff7f1f55254aaeb13979c70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMALXDS (Signed Crossed Multiply Two Halfs &amp; Subtract &amp; Add 64- bit)  <a href="#gaf31ec8bdff7f1f55254aaeb13979c70c">More...</a><br/></td></tr>
<tr class="separator:gaf31ec8bdff7f1f55254aaeb13979c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49482a84d29e662acb7438c5821cc8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#gac49482a84d29e662acb7438c5821cc8b">__RV_SMSLDA</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:gac49482a84d29e662acb7438c5821cc8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMSLDA (Signed Multiply Two Halfs &amp; Add &amp; Subtract 64-bit)  <a href="#gac49482a84d29e662acb7438c5821cc8b">More...</a><br/></td></tr>
<tr class="separator:gac49482a84d29e662acb7438c5821cc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6cb1fab36698a107205e10b5ae71436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__SIGNED__16B__MULT__64B__ADDSUB.html#gad6cb1fab36698a107205e10b5ae71436">__RV_SMSLXDA</a> (long long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:gad6cb1fab36698a107205e10b5ae71436"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMSLXDA (Signed Crossed Multiply Two Halfs &amp; Add &amp; Subtract 64- bit)  <a href="#gad6cb1fab36698a107205e10b5ae71436">More...</a><br/></td></tr>
<tr class="separator:gad6cb1fab36698a107205e10b5ae71436"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Signed 16-bit Multiply 64-bit Add/Subtract Instructions. </p>
<p>Signed 16-bit Multiply with 64-bit Add/Subtract Instructions.</p>
<p>there is Signed 16-bit Multiply 64-bit Add/Subtract Instructions</p>
<p>there are 10 Signed 16-bit Multiply with 64-bit Add/Subtract Instructions </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga4161cf3c9857cbef8d23b6a8e09b49d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMAL </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMAL (Signed Multiply Halfs &amp; Add 64-bit) </p>
<p><b>Type</b>: Partial-SIMD</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMAL Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Multiply the signed bottom 16-bit content of the 32-bit elements of a register with the top 16-bit content of the same 32-bit elements of the same register, and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to another even/odd pair of registers (RV32) or a register (RV64).</p>
<p><b>RV32 Description</b>:<br/>
This instruction multiplies the bottom 16-bit content of the lower 32-bit of Rs2 with the top 16-bit content of the lower 32-bit of Rs2 and adds the result with the 64-bit value of an even/odd pair of registers specified by Rs1(4,1). The 64-bit addition result is written back to an even/odd pair of registers specified by Rd(4,1). The 16-bit values of Rs2, and the 64-bit value of the Rs1(4,1) register- pair are treated as signed integers. Rx(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
This instruction multiplies the bottom 16-bit content of the 32-bit elements of Rs2 with the top 16-bit content of the same 32-bit elements of Rs2 and adds the results with the 64-bit value of Rs1. The 64- bit addition result is written back to Rd. The 16-bit values of Rs2, and the 64-bit value of Rs1 are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">Mres[31:0] = Rs2.H[1] * Rs2.H[0];</div>
<div class="line">Idx0 = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rs1(4,1),1&#39;</span>b1); +</div>
<div class="line">Idx2 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx3 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx3].R[Idx2] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">RV64:</div>
<div class="line">Mres[0][31:0] = Rs2.W[0].H[1] * Rs2.W[0].H[0];</div>
<div class="line">Mres[1][31:0] = Rs2.W[1].H[1] * Rs2.W[1].H[0];</div>
<div class="line">Rd = Rs1 + SE64(Mres[1][31:0]) + SE64(Mres[0][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07297">7297</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;{</div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smal %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaceb791bc1a33f08f2abc7c5ec16c1a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALBB </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALBB (Signed Multiply Bottom Halfs &amp; Add 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALBB Rd, Rs1, Rs2</div>
<div class="line">SMALBT Rd, Rs1, Rs2</div>
<div class="line">SMALTT Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).</p>
<ul>
<li>SMALBB: rt pair + bottom*bottom (all 32-bit elements)</li>
<li>SMALBT rt pair + bottom*top (all 32-bit elements)</li>
<li>SMALTT rt pair + top*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[0]; <span class="comment">// SMALBB</span></div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[1]; <span class="comment">// SMALBT</span></div>
<div class="line">Mres[31:0] = Rs1.H[1] * Rs2.H[1]; <span class="comment">// SMALTT</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">RV64:</div>
<div class="line"><span class="comment">// SMALBB</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];</div>
<div class="line"><span class="comment">// SMALBT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];</div>
<div class="line"><span class="comment">// SMALTT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07380">7380</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;{</div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalbb %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga74fe212140384150726143f2f43c900f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALBT </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALBT (Signed Multiply Bottom Half &amp; Top Half &amp; Add 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALBB Rd, Rs1, Rs2</div>
<div class="line">SMALBT Rd, Rs1, Rs2</div>
<div class="line">SMALTT Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).</p>
<ul>
<li>SMALBB: rt pair + bottom*bottom (all 32-bit elements)</li>
<li>SMALBT rt pair + bottom*top (all 32-bit elements)</li>
<li>SMALTT rt pair + top*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[0]; <span class="comment">// SMALBB</span></div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[1]; <span class="comment">// SMALBT</span></div>
<div class="line">Mres[31:0] = Rs1.H[1] * Rs2.H[1]; <span class="comment">// SMALTT</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">RV64:</div>
<div class="line"><span class="comment">// SMALBB</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];</div>
<div class="line"><span class="comment">// SMALBT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];</div>
<div class="line"><span class="comment">// SMALTT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07462">7462</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;{</div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalbt %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8320e2679cb96ee46fcaf761925b8708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALDA </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALDA (Signed Multiply Two Halfs and Two Adds 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALDA Rd, Rs1, Rs2</div>
<div class="line">SMALXDA Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.</p>
<ul>
<li>SMALDA: rt pair+ top*top + bottom*bottom (all 32-bit elements)</li>
<li>SMALXDA: rt pair+ top*bottom + bottom*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALDA</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the <code>SMALXDA</code> instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64- bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64- bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALDA</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32- bit elements of Rs2 with unlimited precision. For the <code>SMALXDA</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line"><span class="comment">// SMALDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);</div>
<div class="line"><span class="comment">// SMALXDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);</div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);</div>
<div class="line">RV64:</div>
<div class="line"><span class="comment">// SMALDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMALXDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);</div>
<div class="line">Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres0[1][31:0]) +</div>
<div class="line">SE64(Mres1[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07628">7628</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;{</div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalda %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9e334955371767a38c1e7069a42025c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALDRS </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALDRS (Signed Multiply Two Halfs &amp; Reverse Subtract &amp; Add 64- bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALDS Rd, Rs1, Rs2</div>
<div class="line">SMALDRS Rd, Rs1, Rs2</div>
<div class="line">SMALXDS Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.</p>
<ul>
<li>SMALDS: rt pair + (top*top - bottom*bottom) (all 32-bit elements)</li>
<li>SMALDRS: rt pair + (bottom*bottom - top*top) (all 32-bit elements)</li>
<li>SMALXDS: rt pair + (top*bottom - bottom*top) (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); <span class="comment">// SMALDS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); <span class="comment">// SMALDRS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); <span class="comment">// SMALXDS</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">* RV64:</div>
<div class="line"><span class="comment">// SMALDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line"><span class="comment">// SMALDRS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMALXDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07894">7894</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;{</div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smaldrs %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga68b7e1927e142a46a1e3132a7e04b777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALDS </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALDS (Signed Multiply Two Halfs &amp; Subtract &amp; Add 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALDS Rd, Rs1, Rs2</div>
<div class="line">SMALDRS Rd, Rs1, Rs2</div>
<div class="line">SMALXDS Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.</p>
<ul>
<li>SMALDS: rt pair + (top*top - bottom*bottom) (all 32-bit elements)</li>
<li>SMALDRS: rt pair + (bottom*bottom - top*top) (all 32-bit elements)</li>
<li>SMALXDS: rt pair + (top*bottom - bottom*top) (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); <span class="comment">// SMALDS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); <span class="comment">// SMALDRS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); <span class="comment">// SMALXDS</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">* RV64:</div>
<div class="line"><span class="comment">// SMALDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line"><span class="comment">// SMALDRS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMALXDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07803">7803</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;{</div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalds %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga39331e38421eb5f882a615941cf00444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALTT </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALTT (Signed Multiply Top Halfs &amp; Add 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALBB Rd, Rs1, Rs2</div>
<div class="line">SMALBT Rd, Rs1, Rs2</div>
<div class="line">SMALTT Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Multiply the signed 16-bit content of the 32-bit elements of a register with the 16-bit content of the corresponding 32-bit elements of another register and add the results with a 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair (RV32) or the register (RV64).</p>
<ul>
<li>SMALBB: rt pair + bottom*bottom (all 32-bit elements)</li>
<li>SMALBT rt pair + bottom*top (all 32-bit elements)</li>
<li>SMALTT rt pair + top*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. The multiplication result is added with the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALBB</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALBT</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALTT</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The multiplication results are added with the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[0]; <span class="comment">// SMALBB</span></div>
<div class="line">Mres[31:0] = Rs1.H[0] * Rs2.H[1]; <span class="comment">// SMALBT</span></div>
<div class="line">Mres[31:0] = Rs1.H[1] * Rs2.H[1]; <span class="comment">// SMALTT</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">RV64:</div>
<div class="line"><span class="comment">// SMALBB</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[0];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[0];</div>
<div class="line"><span class="comment">// SMALBT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[0] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[0] * Rs2.W[1].H[1];</div>
<div class="line"><span class="comment">// SMALTT</span></div>
<div class="line">Mres[0][31:0] = Rs1.W[0].H[1] * Rs2.W[0].H[1];</div>
<div class="line">Mres[1][31:0] = Rs1.W[1].H[1] * Rs2.W[1].H[1];</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07544">7544</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;{</div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smaltt %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga18e89f90f0b3e3d8c34ceb33b671a61b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALXDA </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALXDA (Signed Crossed Multiply Two Halfs and Two Adds 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALDA Rd, Rs1, Rs2</div>
<div class="line">SMALXDA Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then adds the two 32-bit results and the 64-bit value of an even/odd pair of registers together.</p>
<ul>
<li>SMALDA: rt pair+ top*top + bottom*bottom (all 32-bit elements)</li>
<li>SMALXDA: rt pair+ top*bottom + bottom*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALDA</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. For the <code>SMALXDA</code> instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 with unlimited precision. The result is added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64- bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64- bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALDA</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32- bit elements of Rs2 with unlimited precision. For the <code>SMALXDA</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then adds the result to the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 with unlimited precision. The results are added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line"><span class="comment">// SMALDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);</div>
<div class="line"><span class="comment">// SMALXDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);</div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres0[31:0]) + SE64(Mres1[31:0]);</div>
<div class="line">RV64:</div>
<div class="line"><span class="comment">// SMALDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMALXDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);</div>
<div class="line">Rd = Rd + SE64(Mres0[0][31:0]) + SE64(Mres1[0][31:0]) + SE64(Mres0[1][31:0]) +</div>
<div class="line">SE64(Mres1[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07712">7712</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;{</div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalxda %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaf31ec8bdff7f1f55254aaeb13979c70c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMALXDS </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMALXDS (Signed Crossed Multiply Two Halfs &amp; Subtract &amp; Add 64- bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMALDS Rd, Rs1, Rs2</div>
<div class="line">SMALDRS Rd, Rs1, Rs2</div>
<div class="line">SMALXDS Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then perform a subtraction operation between the two 32-bit results. Then add the subtraction result to the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The addition result is written back to the register-pair.</p>
<ul>
<li>SMALDS: rt pair + (top*top - bottom*bottom) (all 32-bit elements)</li>
<li>SMALDRS: rt pair + (bottom*bottom - top*top) (all 32-bit elements)</li>
<li>SMALXDS: rt pair + (top*bottom - bottom*top) (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of Rs1 with the bottom 16-bit content of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2. The subtraction result is then added to the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit addition result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMALDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMALDRS</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. For the <code>SMALXDS</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2 and then subtracts the result from the result of multiplying the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2. The subtraction results are then added to the 64-bit value of Rd. The 64-bit addition result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[1]) - (Rs1.H[0] * Rs2.H[0]); <span class="comment">// SMALDS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[0] * Rs2.H[0]) - (Rs1.H[1] * Rs2.H[1]); <span class="comment">// SMALDRS</span></div>
<div class="line">Mres[31:0] = (Rs1.H[1] * Rs2.H[0]) - (Rs1.H[0] * Rs2.H[1]); <span class="comment">// SMALXDS</span></div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] + SE64(Mres[31:0]);</div>
<div class="line">* RV64:</div>
<div class="line"><span class="comment">// SMALDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]) - (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[1]) - (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line"><span class="comment">// SMALDRS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]) - (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[0].H[0]) - (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMALXDS</span></div>
<div class="line">Mres[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]) - (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[0].H[0]) - (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Rd = Rd + SE64(Mres[0][31:0]) + SE64(Mres[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l07985">7985</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;{</div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smalxds %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac49482a84d29e662acb7438c5821cc8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMSLDA </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMSLDA (Signed Multiply Two Halfs &amp; Add &amp; Subtract 64-bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMSLDA Rd, Rs1, Rs2</div>
<div class="line">SMSLXDA Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.</p>
<ul>
<li>SMSLDA: rd pair - top*top - bottom*bottom (all 32-bit elements)</li>
<li>SMSLXDA: rd pair - top*bottom - bottom*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMSLDA</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMSLXDA</code> instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMSLDA</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMSLXDA</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line"><span class="comment">// SMSLDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);</div>
<div class="line"><span class="comment">// SMSLXDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);</div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);</div>
<div class="line">* RV64:</div>
<div class="line"><span class="comment">// SMSLDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMSLXDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);</div>
<div class="line">Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) -</div>
<div class="line">SE64(Mres1[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l08999">8999</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;{</div>
<div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smslda %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gad6cb1fab36698a107205e10b5ae71436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_SMSLXDA </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMSLXDA (Signed Crossed Multiply Two Halfs &amp; Add &amp; Subtract 64- bit) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SMSLDA Rd, Rs1, Rs2</div>
<div class="line">SMSLXDA Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Do two signed 16-bit multiplications from the 32-bit elements of two registers; and then subtracts the two 32-bit results from the 64-bit value of an even/odd pair of registers (RV32) or a register (RV64). The subtraction result is written back to the register-pair.</p>
<ul>
<li>SMSLDA: rd pair - top*top - bottom*bottom (all 32-bit elements)</li>
<li>SMSLXDA: rd pair - top*bottom - bottom*top (all 32-bit elements)</li>
</ul>
<p><b>RV32 Description</b>:<br/>
For the <code>SMSLDA</code> instruction, it multiplies the bottom 16-bit content of Rs1 with the bottom 16-bit content Rs2 and multiplies the top 16-bit content of Rs1 with the top 16-bit content of Rs2. For the <code>SMSLXDA</code> instruction, it multiplies the top 16-bit content of Rs1 with the bottom 16-bit content of Rs2 and multiplies the bottom 16-bit content of Rs1 with the top 16-bit content of Rs2. The two multiplication results are subtracted from the 64-bit value of an even/odd pair of registers specified by Rd(4,1). The 64-bit subtraction result is written back to the register-pair. The 16-bit values of Rs1 and Rs2, and the 64-bit value of the register-pair are treated as signed integers. Rd(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
For the <code>SMSLDA</code> instruction, it multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the top 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. For the <code>SMSLXDA</code> instruction, it multiplies the top 16-bit content of the 32-bit elements of Rs1 with the bottom 16-bit content of the 32-bit elements of Rs2 and multiplies the bottom 16-bit content of the 32-bit elements of Rs1 with the top 16-bit content of the 32-bit elements of Rs2. The four multiplication results are subtracted from the 64-bit value of Rd. The 64-bit subtraction result is written back to Rd. The 16-bit values of Rs1 and Rs2, and the 64-bit value of Rd are treated as signed integers.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line"><span class="comment">// SMSLDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[0]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[1]);</div>
<div class="line"><span class="comment">// SMSLXDA</span></div>
<div class="line">Mres0[31:0] = (Rs1.H[0] * Rs2.H[1]);</div>
<div class="line">Mres1[31:0] = (Rs1.H[1] * Rs2.H[0]);</div>
<div class="line">Idx0 = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">R[Idx1].R[Idx0] = R[Idx1].R[Idx0] - SE64(Mres0[31:0]) - SE64(Mres1[31:0]);</div>
<div class="line">* RV64:</div>
<div class="line"><span class="comment">// SMSLDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[0]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[1]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[0]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[1]);</div>
<div class="line"><span class="comment">// SMSLXDA</span></div>
<div class="line">Mres0[0][31:0] = (Rs1.W[0].H[0] * Rs2.W[0].H[1]);</div>
<div class="line">Mres1[0][31:0] = (Rs1.W[0].H[1] * Rs2.W[0].H[0]);</div>
<div class="line">Mres0[1][31:0] = (Rs1.W[1].H[0] * Rs2.W[1].H[1]);</div>
<div class="line">Mres1[1][31:0] = (Rs1.W[1].H[1] * Rs2.W[1].H[0]);</div>
<div class="line">Rd = Rd - SE64(Mres0[0][31:0]) - SE64(Mres1[0][31:0]) - SE64(Mres0[1][31:0]) -</div>
<div class="line">SE64(Mres1[1][31:0]);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l09081">9081</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;{</div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;smslxda %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;    <span class="keywordflow">return</span> t;</div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Feb 17 2020 09:16:35 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
