INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sources_1/new/divisible_by_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module divisible_by_3_with_timer
INFO: [VRFC 10-2458] undeclared symbol led_activating_seg, assumed default net type wire [C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sources_1/new/divisible_by_3.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_1_7/lab10_1_7.srcs/sim_1/new/divisible_by_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisible_by_3_with_timer_tb
