INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/CLK_PL/CLK_PL.srcs/sources_1/new/ClockDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockDivider'
