#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 25 21:37:12 2022
# Process ID: 6068
# Current directory: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3236 C:\Microprocessor_Group_33-20220725T070627Z-001\Microprocessor_Group_33\Microprocessor_Group_33.xpr
# Log file: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/vivado.log
# Journal file: C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_CPU.tcl
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd w ]
add_files C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sources_1/new/StartUp.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source TB_CPU.tcl
close_sim
close_project
open_project {C:/Users/Navindu DS/Desktop/Microprocessor_Group_33/Microprocessor_Group_33.xpr}
close_project
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Instruction_Decoder.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Instruction_Decoder.vhd
update_compile_order -fileset sim_1
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_StartUp.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_StartUp.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Register_Bank.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Register_Bank.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProCounter.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProCounter.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_8_way_4_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_8_way_4_bit.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_4_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_4_bit.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Adder_3_bit.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_Adder_3_bit.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ASU.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ASU.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProgramROM.vhd w ]
add_files -fileset sim_1 C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.srcs/sim_1/new/TB_ProgramROM.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source TB_CPU.tcl
close_sim
close_project
open_project C:/Microprocessor_Group_33-20220725T070627Z-001/Microprocessor_Group_33/Microprocessor_Group_33.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_CPU.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source TB_CPU.tcl
close_sim
close_project
