library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity scorehand_tb is 
end scorehand_tb;

 

architecture rtl of scorehand_tb is
	component scorehand 
		port(
  
	   	hand : IN STD_LOGIC_VECTOR(15 DOWNTO 0); 
			
	   	score : OUT std_LOGIC_VECTOR(4 downto 0)
			

		);
	end component;

  
	   	signal hand : STD_LOGIC_VECTOR(15 DOWNTO 0); 			
	   	signal score :  std_LOGIC_VECTOR(4 downto 0); 			
				    
	    
	begin

	  dut : scorehand port map(hand, score); 
	  
	  hand_in : process 
	  
	  begin 
	  hand <= x"0a11";
	  wait for 10 ns; 
	  hand <= x"1111";
	  wait for 10 ns; 
	  hand <= "0011101010100010";
	  wait for 10 ns; 
	  hand <= "0101101010010011";
	  wait for 10 ns; 
	  hand <= "0101010101010101";
	  wait for 10 ns; 
	  hand <= "0110011001100110";
	  wait for 10 ns; 
	     
	    end process;
	  end rtl;  