#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Oct  1 2015 13:46:59

#File Generated:     Apr 22 2016 21:15:21

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe --proj-name Board1-RPi --netlist-vh2 Board1-RPi_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/4/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/4/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/4/triggerconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/4/dsiconn.cydata --pins-file pins_64-TQFP.xml --lib-file Board1-RPi_p.lib --sdc-file Board1-RPi.sdc --io-pcf Board1-RPi.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Oct  1 2015	13:44:59

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Board1-RPi_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark
Package                   - 
Defparam file             - 
SDC file                  - Board1-RPi.sdc
Output directory          - .
Timing library            - Board1-RPi_p.lib
IO Placement file         - Board1-RPi.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Board1-RPi_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	5
    Number of Sequential MCs    	:	9
    Number of DPs               	:	4
    Number of Controls          	:	1
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	14/32
    UDBS                        :	4/4
    IOs                         :	25/51


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  12.0 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  12.0 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	5
    Number of Sequential MCs    	:	9
    Number of DPs               	:	4
    Number of Controls          	:	1
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	25

Device Utilization Summary
    Macrocells                  :	14/32
    IOs                         :	25/51



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  13.2 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  13.2 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  14.3 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	5
    Number of Sequential MCs    	:	9
    Number of DPs               	:	4
    Number of Controls          	:	1
    Number of Status            	:	1
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	25

Device Utilization Summary
    Macrocells                  :	14/32
    IOs                         :	25/51



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 20
Clock: ADC_Infrared_intClock | Frequency: N/A       | Target:   1.0 MHz
Clock: ADC_Infrared_intClock(FFB) | Frequency: N/A       | Target:   1.0 MHz
Clock: CyHFCLK              | Frequency: N/A       | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: EZI2C_Slave_SCBCLK   | Frequency: N/A       | Target:  24.0 MHz
Clock: EZI2C_Slave_SCBCLK(FFB) | Frequency: N/A       | Target:  24.0 MHz
Clock: HCSR04_Clock         | Frequency: N/A       | Target:   1.0 MHz
Clock: HCSR04_Clock(FFB)    | Frequency: N/A       | Target:   1.0 MHz
Clock: I2C_Master_SCBCLK    | Frequency: N/A       | Target:  16.0 MHz
Clock: I2C_Master_SCBCLK(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: PWM_1MHz             | Frequency: N/A       | Target:   1.0 MHz
Clock: PWM_1MHz(FFB)        | Frequency: N/A       | Target:   1.0 MHz
Clock: Quadrature_Decode_Clock | Frequency:  31.1 MHz | Target:  15.6 MHz
Clock: UARTCOMMS_SCBCLK     | Frequency: N/A       | Target:   1.4 MHz
Clock: UARTCOMMS_SCBCLK(FFB) | Frequency: N/A       | Target:   1.4 MHz
Clock: \HB25_PWM:cy_m0s8_tcpwm_1\/line_out | Frequency: N/A       | Target:   0.5 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.5 sec.

