{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734545558336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734545558337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 12:12:38 2024 " "Processing started: Wed Dec 18 12:12:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734545558337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545558337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545558337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734545558427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734545558427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-Arch " "Found design unit 1: Multiplier-Arch" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545562380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BoothEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BoothEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothEncoder-Arch " "Found design unit 1: BoothEncoder-Arch" {  } { { "BoothEncoder.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/BoothEncoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothEncoder " "Found entity 1: BoothEncoder" {  } { { "BoothEncoder.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/BoothEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545562380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-Arch " "Found design unit 1: AddSub-Arch" {  } { { "AddSub.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/AddSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/AddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734545562380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545562380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734545562412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P Multiplier.vhd(12) " "VHDL Signal Declaration warning at Multiplier.vhd(12): used implicit default value for signal \"P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734545562413 "|Multiplier"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DONE Multiplier.vhd(13) " "VHDL Signal Declaration warning at Multiplier.vhd(13): used implicit default value for signal \"DONE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734545562413 "|Multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state Multiplier.vhd(56) " "VHDL Process Statement warning at Multiplier.vhd(56): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734545562413 "|Multiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLOCK Multiplier.vhd(64) " "VHDL Process Statement warning at Multiplier.vhd(64): signal \"CLOCK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734545562413 "|Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:ADD_SUB " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:ADD_SUB\"" {  } { { "Multiplier.vhd" "ADD_SUB" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734545562419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothEncoder BoothEncoder:BOOTH_ENCODER " "Elaborating entity \"BoothEncoder\" for hierarchy \"BoothEncoder:BOOTH_ENCODER\"" {  } { { "Multiplier.vhd" "BOOTH_ENCODER" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734545562420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P\[0\] GND " "Pin \"P\[0\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[1\] GND " "Pin \"P\[1\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[2\] GND " "Pin \"P\[2\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[3\] GND " "Pin \"P\[3\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[4\] GND " "Pin \"P\[4\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[5\] GND " "Pin \"P\[5\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[6\] GND " "Pin \"P\[6\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[7\] GND " "Pin \"P\[7\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[8\] GND " "Pin \"P\[8\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[9\] GND " "Pin \"P\[9\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[10\] GND " "Pin \"P\[10\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "P\[11\] GND " "Pin \"P\[11\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734545562723 "|Multiplier|DONE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734545562723 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734545562725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734545562769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734545562769 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START " "No output dependent on input pin \"START\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Multiplier.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab5/Multiplier.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734545562782 "|Multiplier|CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734545562782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734545562782 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734545562782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734545562782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734545562785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 12:12:42 2024 " "Processing ended: Wed Dec 18 12:12:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734545562785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734545562785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734545562785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734545562785 ""}
