
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.514702                       # Number of seconds simulated
sim_ticks                                514701967500                       # Number of ticks simulated
final_tick                               514701967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182804                       # Simulator instruction rate (inst/s)
host_op_rate                                   253935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85335465                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655932                       # Number of bytes of host memory used
host_seconds                                  6031.51                       # Real time elapsed on the host
yang_insts                                 1531613892                       # Number of instructions simulated
sim_insts                                  1102584673                       # Number of instructions simulated
sim_ops                                    1531613892                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          319616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16598912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16918528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       319616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        319616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3084160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3084160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           259358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              264352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         48190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             620973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           32249560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32870533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        620973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           620973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5992128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5992128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5992128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            620973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          32249560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38862661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      264353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48190                       # Number of write requests accepted
system.mem_ctrls.readBursts                    264353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16894016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3081856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16918592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3084160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4131                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  514701965500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                264353                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    446.947321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.122745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.944881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18966     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4069      9.11%     51.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          930      2.08%     53.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3509      7.85%     61.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          814      1.82%     63.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          885      1.98%     65.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1799      4.03%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          869      1.94%     71.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12845     28.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44686                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.796717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.900823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    839.610983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2845     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.03%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.10%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.03%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.03%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.03%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            2      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.819420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.791052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1686     58.89%     58.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.42%     59.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1161     40.55%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2863                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2907505000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7856923750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1319845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11014.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29764.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   223680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1646819.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                164800440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 89920875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1022923200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              143745840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33617341680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30288964095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         282247579500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           347575275630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            675.303721                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 469319050750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17186780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28188926750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                172814040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 94293375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1034763600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              168292080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33617341680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30243086505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         282287823000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           347618414280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            675.387535                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 469386020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17186780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28122264000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups               181481034                       # Number of BP lookups
system.cpu.branchPred.condPredicted          91647621                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            787358                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             88773622                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                88606937                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.812236                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                42248878                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             493639                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  275                       # Number of system calls
system.cpu.numCycles                       1029403936                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             948137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1124902703                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   181481034                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          130855815                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1027372908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1597691                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1462                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           326                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         3537                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 380859684                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2941                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1029125215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.520270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.262134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                316358342     30.74%     30.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                235887567     22.92%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                101977586      9.91%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                374901720     36.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1029125215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176297                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.092771                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 90302797                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             416311973                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 400814595                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             120900091                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 795759                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             46285409                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3281                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             1546358856                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2129728                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 795759                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                155825981                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               105757295                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6874024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 452319942                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             307552214                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1542273418                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               2010443                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              60665679                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  26193                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               59949177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              116148490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents         35957303                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1759254298                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           10902198310                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1335477845                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         817663048                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1747388958                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 11865340                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             328788                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         328757                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 256281993                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            406158372                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           246383710                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14728972                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           335312                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1539738542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              657048                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1536636483                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            827313                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8777621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27049110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            321                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1029125215                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.493148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.085260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           197248926     19.17%     19.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           361418043     35.12%     54.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           279032429     27.11%     81.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           151535733     14.72%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            36920396      3.59%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2953329      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16359      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1029125215                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                85997597     15.45%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    187      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd           2861805      0.51%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp           1638814      0.29%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 1      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc             6989      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             5913      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              272224716     48.92%     65.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             193756655     34.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                     0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             614858946     40.01%     40.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               182814      0.01%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd        22895984      1.49%     41.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp        28825605      1.88%     43.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         9213373      0.60%     43.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            8951      0.00%     43.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc      166630954     10.84%     54.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult       23171344      1.51%     56.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc     20022367      1.30%     57.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            405058649     26.36%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           245767496     15.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1536636483                       # Type of FU issued
system.cpu.iq.rate                           1.492744                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   556492677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.362150                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3198847983                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         960353625                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    946380563                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          1460870188                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          588831229                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    588470930                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1220754165                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               872374995                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         23257833                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3342053                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1183                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11648                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1061793                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          714                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         51240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 795759                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  756746                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                206684                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1540395605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             406158372                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            246383710                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             328735                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     67                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                204487                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11648                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         647680                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       204056                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               851736                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1535597460                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             404412765                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1039023                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                    650014245                       # number of memory reference insts executed
system.cpu.iew.exec_branches                177900650                       # Number of branches executed
system.cpu.iew.exec_stores                  245601480                       # Number of stores executed
system.cpu.iew.exec_rate                     1.491735                       # Inst execution rate
system.cpu.iew.wb_sent                     1535275073                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1534851493                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 822626594                       # num instructions producing a value
system.cpu.iew.wb_consumers                1354542465                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.491010                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.607310                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7840753                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          656727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            784272                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1027583708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.490500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.116878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    361082891     35.14%     35.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    422351451     41.10%     76.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     83829256      8.16%     84.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29340621      2.86%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20878632      2.03%     89.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     19962136      1.94%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     13360922      1.30%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     24131066      2.35%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     52646733      5.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1027583708                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1102584673                       # Number of instructions committed
system.cpu.commit.committedOps             1531613892                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      648138236                       # Number of memory references committed
system.cpu.commit.loads                     402816319                       # Number of loads committed
system.cpu.commit.membars                      328228                       # Number of memory barriers committed
system.cpu.commit.branches                  177657777                       # Number of branches committed
system.cpu.commit.fp_insts                  588378359                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1207935631                       # Number of committed integer instructions.
system.cpu.commit.function_calls             40124677                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        612583177     40.00%     40.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          182514      0.01%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     40.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd     22895593      1.49%     41.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     41.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp     28815795      1.88%     43.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      9213131      0.60%     43.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         8951      0.00%     43.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc    166585650     10.88%     54.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult     23168575      1.51%     56.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc     20022270      1.31%     57.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       402816319     26.30%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      245321917     16.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1531613892                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Int     478576999     30.95%     30.95% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Float    241894167     15.64%     46.59% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Load    402816319     26.05%     72.65% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Store    245321917     15.87%     88.51% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::CondCtrl     90343340      5.84%     94.35% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::UnCondCtrl     87314437      5.65%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total   1546267179                       # Type of committed instruction
system.cpu.commit.bw_lim_events              52646733                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   2514388031                       # The number of ROB reads
system.cpu.rob.rob_writes                  3080450887                       # The number of ROB writes
system.cpu.timesIdled                            4192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          278721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1102584673                       # Number of Instructions Simulated
system.cpu.committedOps                    1531613892                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.933628                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.933628                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.071090                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.071090                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1232217576                       # number of integer regfile reads
system.cpu.int_regfile_writes               733143794                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 806091281                       # number of floating regfile reads
system.cpu.fp_regfile_writes                605236266                       # number of floating regfile writes
system.cpu.cc_regfile_reads                5847097141                       # number of cc regfile reads
system.cpu.cc_regfile_writes                289341224                       # number of cc regfile writes
system.cpu.misc_regfile_reads              5518109222                       # number of misc regfile reads
system.cpu.misc_regfile_writes              104773971                       # number of misc regfile writes
system.cpu.dcache.tags.replacements            258334                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.630740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           624932709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2409.537045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         576897750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.630740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1251108322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1251108322                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    379784990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379784990                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    244304800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      244304800                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       186497                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        186497                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       328198                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       328198                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       328223                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       328223                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     624089790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        624089790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    624276287                       # number of overall hits
system.cpu.dcache.overall_hits::total       624276287                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       193474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        193474                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       252730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       252730                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        45545                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        45545                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           25                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       446204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         446204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       491749                       # number of overall misses
system.cpu.dcache.overall_misses::total        491749                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9481491749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9481491749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16252065749                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16252065749                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1701250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1701250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  25733557498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25733557498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  25733557498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25733557498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    379978464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    379978464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    244557530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    244557530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       232042                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       232042                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       328223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       328223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       328223                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       328223                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    624535994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    624535994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    624768036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    624768036                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001033                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.196279                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.196279                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000787                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49006.542218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49006.542218                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64306.041028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64306.041028                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        68050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        68050                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57672.180209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57672.180209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52330.675808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52330.675808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2835691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           25957                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.245714                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        48190                       # number of writebacks
system.cpu.dcache.writebacks::total             48190                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4932                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4932                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       205602                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       205602                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           25                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       210534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       210534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       210534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       210534                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       188542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       188542                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        47128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47128                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        23689                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        23689                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       235670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       235670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       259359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259359                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8517629501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8517629501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2665484251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2665484251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   2066499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2066499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11183113752                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11183113752                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13249613252                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13249613252                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.102089                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.102089                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000415                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000415                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45176.297594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45176.297594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56558.399487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56558.399487                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 87234.560344                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87234.560344                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47452.428192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47452.428192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51085.997602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51085.997602                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              4482                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.713246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           380853417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76262.198038                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      128662420250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.713246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         761724325                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        761724325                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    380853417                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       380853417                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     380853417                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        380853417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    380853417                       # number of overall hits
system.cpu.icache.overall_hits::total       380853417                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6248                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6248                       # number of overall misses
system.cpu.icache.overall_misses::total          6248                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    307902449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    307902449                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    307902449                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    307902449                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    307902449                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    307902449                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    380859665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    380859665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    380859665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    380859665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    380859665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    380859665                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49280.161492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49280.161492                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49280.161492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49280.161492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49280.161492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49280.161492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        51475                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.240811                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          478                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1252                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1252                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1252                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1252                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4996                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4996                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    243293232                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243293232                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    243293232                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243293232                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    243293232                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243293232                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48697.604484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48697.604484                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48697.604484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48697.604484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48697.604484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48697.604484                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              217224                       # Transaction distribution
system.membus.trans_dist::ReadResp             217223                       # Transaction distribution
system.membus.trans_dist::Writeback             48190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47130                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         9990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       566908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 576898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       319616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     19683072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20002688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples            312545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                  312545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total              312545                       # Request fanout histogram
system.membus.reqLayer0.occupancy           789515500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46970489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2468218248                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
