<?xml version="1.0" encoding="UTF-8"?>
<module id="DAC0" HW_revision="1.0">
    <register id="DAC0_FSUB_0" width="32" offset="0x400" description="Subscriber Port 0">
        <bitfield id="CHANID" description="0 = disconnected.
others = connected to channel_ID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xF" description="Consult your device datasheet as the actual allowed maximum may be less than 15."/>
        </bitfield>
    </register>
    <register id="DAC0_FSUB_1" width="32" offset="0x404" description="Subscriber Port 1">
        <bitfield id="CHANID" description="0 = disconnected.
others = connected to channel_ID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xF" description="Consult your device datasheet as the actual allowed maximum may be less than 15."/>
        </bitfield>
    </register>
    <register id="DAC0_FPUB_1" width="32" offset="0x444" description="Publisher port 1">
        <bitfield id="CHANID" description="0 = disconnected.
others = connected to channel_ID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xF" description="Consult your device datasheet as the actual allowed maximum may be less than 15."/>
        </bitfield>
    </register>
    <group id="DAC0_GPRCM" name="DAC0_GPRCM" instances="1" offset="0x800" instaddr="0x100" description="">
        <register id="DAC0_PWREN" width="32" offset="0x0" description="Power enable">
            <bitfield id="ENABLE" description="Enable the power" begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="DISABLE" value="0x0" description="Disable Power"/>
                <bitenum id="ENABLE" value="0x1" description="Enable Power"/>
            </bitfield>
        </register>
        <register id="DAC0_RSTCTL" width="32" offset="0x4" description="Reset Control">
            <bitfield id="RESETSTKYCLR" description="Clear the RESETSTKY bit in the STAT register" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear reset sticky bit"/>
            </bitfield>
            <bitfield id="RESETASSERT" description="Assert reset to the peripheral" begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NOP" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="ASSERT" value="0x1" description="Assert reset"/>
            </bitfield>
        </register>
        <register id="DAC0_STAT" width="32" offset="0x14" description="Status Register">
            <bitfield id="RESETSTKY" description="This bit indicates, if the peripheral was reset, since this bit was cleared by RESETSTKYCLR in the RSTCTL register" begin="16" end="16" width="1" rwaccess="R">
                <bitenum id="NORES" value="0x0" description="The peripheral has not been reset since this bit was last cleared by RESETSTKYCLR in the RSTCTL register"/>
                <bitenum id="RESET" value="0x1" description="The peripheral was reset since the last bit clear"/>
            </bitfield>
        </register>
    </group>
    <group id="DAC0_INT_EVENT" name="DAC0_INT_EVENT" instances="2" offset="0x1020" instaddr="0x30" description="">
        <register id="DAC0_IIDX" width="32" offset="0x0" description="Interrupt index">
            <bitfield id="STAT" description="Interrupt index status" begin="3" end="0" width="4" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No pending interrupt"/>
                <bitenum id="MODRDYIFG" value="0x2" description="Module ready interrupt"/>
                <bitenum id="FIFOFULLIFG" value="0x9" description="FIFO full interrupt"/>
                <bitenum id="FIFO1B4IFG" value="0xA" description="FIFO one fourth empty interrupt"/>
                <bitenum id="FIFO1B2IFG" value="0xB" description="FIFO half empty interrupt"/>
                <bitenum id="FIFO3B4IFG" value="0xC" description="FIFO three fourth empty interrupt"/>
                <bitenum id="FIFOEMPTYIFG" value="0xD" description="FIFO empty interrupt"/>
                <bitenum id="FIFOURUNIFG" value="0xE" description="FIFO underrun interrupt"/>
                <bitenum id="DMADONEIFG" value="0xF" description="DMA done interrupt"/>
            </bitfield>
        </register>
        <register id="DAC0_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="MODRDYIFG" description="Masks MODRDYIFG" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFO1B2IFG" description="Masks FIFO1B2IFG" begin="10" end="10" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFOEMPTYIFG" description="Masks FIFOEMPTYIFG" begin="12" end="12" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFO1B4IFG" description="Masks FIFO1B4IFG" begin="9" end="9" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFO3B4IFG" description="Masks FIFO3B4IFG" begin="11" end="11" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFOFULLIFG" description="Masks FIFOFULLIFG" begin="8" end="8" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="FIFOURUNIFG" description="Masks FIFOURUNIFG" begin="13" end="13" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
            <bitfield id="DMADONEIFG" description="Masks DMADONEIFG" begin="14" end="14" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt will request an interrupt service routine and corresponding bit in MIS will be set"/>
            </bitfield>
        </register>
        <register id="DAC0_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="MODRDYIFG" description="Raw interrupt status for MODRDYIFG" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="DAC module ready event did not occur"/>
                <bitenum id="SET" value="0x1" description="DAC module ready event occurred"/>
            </bitfield>
            <bitfield id="FIFOEMPTYIFG" description="Raw interrupt status for FIFOEMPTYIFG" begin="12" end="12" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO empty condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO empty condition occurred"/>
            </bitfield>
            <bitfield id="FIFO1B4IFG" description="Raw interrupt status for FIFO1B4IFG" begin="9" end="9" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO one fourth empty condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO one fourth empty condition occurred"/>
            </bitfield>
            <bitfield id="FIFO1B2IFG" description="Raw interrupt status for FIFO1B2IFG" begin="10" end="10" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO half empty condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO half empty condition occurred"/>
            </bitfield>
            <bitfield id="FIFO3B4IFG" description="Raw interrupt status for FIFO3B4IFG" begin="11" end="11" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO three fourth empty condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO three fourth empty condition occurred"/>
            </bitfield>
            <bitfield id="FIFOFULLIFG" description="Raw interrupt status for FIFOFULLIFG" begin="8" end="8" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO full condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO full condition occurred"/>
            </bitfield>
            <bitfield id="FIFOURUNIFG" description="Raw interrupt status for FIFOURUNIFG" begin="13" end="13" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO underrun condition did not occur"/>
                <bitenum id="SET" value="0x1" description="FIFO underrun condition occurred"/>
            </bitfield>
            <bitfield id="DMADONEIFG" description="Raw interrupt status for DMADONEIFG" begin="14" end="14" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="DMA done condition did not occur"/>
                <bitenum id="SET" value="0x1" description="DMA done condition occurred"/>
            </bitfield>
        </register>
        <register id="DAC0_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="MODRDYIFG" description="Masked interrupt status for MODRDYIFG" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="MODRDYIFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="MODRDYIFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFOEMPTYIFG" description="Masked interrupt status for FIFOEMPTYIFG" begin="12" end="12" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFOEMPTYIFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFOEMPTYIFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFO1B4IFG" description="Masked interrupt status for FIFO1B4IFG" begin="9" end="9" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO1B4IFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFO1B4IFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFO1B2IFG" description="Masked interrupt status for FIFO1B2IFG" begin="10" end="10" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO1B2IFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFO1B2IFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFO3B4IFG" description="Masked interrupt status for FIFO3B4IFG" begin="11" end="11" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFO3B4IFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFO3B4IFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFOFULLIFG" description="Masked interrupt status for FIFOFULLIFG" begin="8" end="8" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFOFULLIFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFOFULLIFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="FIFOURUNIFG" description="Masked interrupt status for FIFOURUNIFG" begin="13" end="13" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="FIFOURUNIFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="FIFOURUNIFG requests an interrupt service routine"/>
            </bitfield>
            <bitfield id="DMADONEIFG" description="Masked interrupt status for DMADONEIFG" begin="14" end="14" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="DMADONEIFG does not request an interrupt service routine"/>
                <bitenum id="SET" value="0x1" description="DMADONEIFG requests an interrupt service routine"/>
            </bitfield>
        </register>
        <register id="DAC0_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="MODRDYIFG" description="Sets MODRDYIFG in RIS register" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to MODRDYIFG is set"/>
            </bitfield>
            <bitfield id="FIFOEMPTYIFG" description="Sets FIFOEMPTYIFG in RIS register" begin="12" end="12" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFOEMPTYIFG is set"/>
            </bitfield>
            <bitfield id="FIFO1B4IFG" description="Sets FIFO1B4IFG in RIS register" begin="9" end="9" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFO1B4IFG is set"/>
            </bitfield>
            <bitfield id="FIFO1B2IFG" description="Sets FIFO1B2IFG in RIS register" begin="10" end="10" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFO1B2IFG is set"/>
            </bitfield>
            <bitfield id="FIFO3B4IFG" description="Sets FIFO3B4IFG in RIS register" begin="11" end="11" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFO3B4IFG is set"/>
            </bitfield>
            <bitfield id="FIFOFULLIFG" description="Sets FIFOFULLIFG in RIS register" begin="8" end="8" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFOFULLIFG is set"/>
            </bitfield>
            <bitfield id="FIFOURUNIFG" description="Sets FIFOURUNIFG in RIS register" begin="13" end="13" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to FIFOURUNIFG is set"/>
            </bitfield>
            <bitfield id="DMADONEIFG" description="Sets DMADONEIFG in RIS register" begin="14" end="14" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="RIS bit corresponding to DMADONEIFG is set"/>
            </bitfield>
        </register>
        <register id="DAC0_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="MODRDYIFG" description="Clears MODRDYIFG in RIS register" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to MODRDYIFG is cleared"/>
            </bitfield>
            <bitfield id="FIFOEMPTYIFG" description="Clears FIFOEMPTYIFG in RIS register" begin="12" end="12" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFOEMPTYIFG is cleared"/>
            </bitfield>
            <bitfield id="FIFO1B4IFG" description="Clears FIFO1B4IFG in RIS register" begin="9" end="9" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFO1B4IFG is cleared"/>
            </bitfield>
            <bitfield id="FIFO1B2IFG" description="Clears FIFO1B2IFG in RIS register" begin="10" end="10" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFO1B2IFG is cleared"/>
            </bitfield>
            <bitfield id="FIFO3B4IFG" description="Clears FIFO3B4IFG in RIS register" begin="11" end="11" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFO3B4IFG is cleared"/>
            </bitfield>
            <bitfield id="FIFOFULLIFG" description="Clears FIFOFULLIFG in RIS register" begin="8" end="8" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFOFULLIFG is cleared"/>
            </bitfield>
            <bitfield id="FIFOURUNIFG" description="Clears FIFOURUNIFG in RIS register" begin="13" end="13" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to FIFOURUNIFG is cleared"/>
            </bitfield>
            <bitfield id="DMADONEIFG" description="Clears DMADONEIFG in RIS register" begin="14" end="14" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing a 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="RIS bit corresponding to DMADONEIFG is cleared"/>
            </bitfield>
        </register>
    </group>
    <register id="DAC0_EVT_MODE" width="32" offset="0x10E0" description="Event Mode">
        <bitfield id="INT0_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT][0]" begin="1" end="0" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="Event handled by software. Software must clear the associated RIS flag."/>
            <bitenum id="HARDWARE" value="0x2" description="Event handled by hardware. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
        <bitfield id="EVT1_CFG" description="Event line mode select for event corresponding to [IPSTANDARD.INT_EVENT][0]" begin="3" end="2" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="Event handled by software. Software must clear the associated RIS flag."/>
            <bitenum id="HARDWARE" value="0x2" description="Event handled by hardware. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
    </register>
    <register id="DAC0_DESC" width="32" offset="0x10FC" description="Module Description">
        <bitfield id="MINREV" description="Minor rev of the IP" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="MAJREV" description="Major rev of the IP" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="FEATUREVER" description="Feature Set for the module *instance*" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="MODULEID" description="Module identification contains a unique peripheral identification number. The assignments are maintained in a central database for all of the platform modules to ensure uniqueness." begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
    </register>
    <register id="DAC0_CTL0" width="32" offset="0x1100" description="Control 0">
        <bitfield id="DFM" description="This bit defines the DAC input data format." begin="16" end="16" width="1" rwaccess="R/W">
            <bitenum id="BINARY" value="0x0" description="Straight binary"/>
            <bitenum id="TWOS_COMP" value="0x1" description="Twos complement"/>
        </bitfield>
        <bitfield id="ENABLE" description="This bit enables the DAC module." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="CLR" value="0x0" description="DAC is disabled"/>
            <bitenum id="SET" value="0x1" description="DAC is enabled"/>
        </bitfield>
        <bitfield id="RES" description="These bits define the DAC output voltage resolution." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="_8BITS" value="0x0" description="8-bits resolution"/>
            <bitenum id="_12BITS" value="0x1" description="12-bit resolution"/>
        </bitfield>
    </register>
    <register id="DAC0_CTL1" width="32" offset="0x1110" description="Control 1">
        <bitfield id="AMPEN" description="AMP_EN - output amplifier enabled or disabled
0 : disabled 
1 : enabled" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="disable"/>
            <bitenum id="ENABLE" value="0x1" description="enable"/>
        </bitfield>
        <bitfield id="REFSP" description="This bit selects the DAC voltage reference source + input." begin="8" end="8" width="1" rwaccess="R/W">
            <bitenum id="VDDA" value="0x0" description="Analog supply (VDDA) as VR+"/>
            <bitenum id="VEREFP" value="0x1" description="VEREFP pin as VR+"/>
        </bitfield>
        <bitfield id="OPS" description="These bits select the DAC output on device pin." begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="NOC0" value="0x0" description="No connect. Both DAC output switches are open."/>
            <bitenum id="OUT0" value="0x1" description="OUT0 output is selected"/>
        </bitfield>
        <bitfield id="REFSN" description="This bit selects the DAC voltage reference source + input." begin="9" end="9" width="1" rwaccess="R/W">
            <bitenum id="VEREFN" value="0x0" description="VEREFN pin as VR-"/>
            <bitenum id="VSSA" value="0x1" description="Analog supply (VSSA) as VR-"/>
        </bitfield>
        <bitfield id="AMPHIZ" description="AMPHIZ - amplifier output value

0 : amplifier output is high impedance
1 : amplifier output is pulled down to ground" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="HIZ" value="0x0" description="HiZ when disable"/>
            <bitenum id="PULLDOWN" value="0x1" description="dacout pulldown when disable"/>
        </bitfield>
    </register>
    <register id="DAC0_CTL2" width="32" offset="0x1120" description="Control 2">
        <bitfield id="FIFOEN" description="This bit enables the FIFO and the FIFO hardware control state machine." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="CLR" value="0x0" description="FIFO is disabled"/>
            <bitenum id="SET" value="0x1" description="FIFO is enabled"/>
        </bitfield>
        <bitfield id="FIFOTH" description="These bits determine the FIFO threshold. In case of DMA based operation, DAC generates new DMA trigger when the number of empty locations in FIFO match the selected FIFO threshold level. 
In case of CPU based operation, the FIFO threshold bits are don't care and FIFO level is directly indicated through the respective bits in the RIS register." begin="9" end="8" width="2" rwaccess="R/W">
            <bitenum id="LOW" value="0x0" description="One fourth of the FIFO locations are empty"/>
            <bitenum id="MED" value="0x1" description="Half of the FIFO locations are empty"/>
            <bitenum id="HIGH" value="0x2" description="Three fourth of the FIFO locations are empty"/>
            <bitenum id="SPARE" value="0x3" description="Reserved value. Defaults to same effect as FIFOTH = 0 (One fourth of the FIFO locations are empty)."/>
        </bitfield>
        <bitfield id="FIFOTRIGSEL" description="These bits select the source for FIFO read trigger. When the selected FIFO read trigger is asserted, the data from FIFO (as indicated by read pointer) is moved into internal DAC data register." begin="17" end="16" width="2" rwaccess="R/W">
            <bitenum id="STIM" value="0x0" description="Sample time generator output"/>
            <bitenum id="TRIG0" value="0x1" description="Hardware trigger-0 from event fabric"/>
            <bitenum id="TRIG1" value="0x2" description="Hardware trigger-1 from event fabric"/>
            <bitenum id="SPARE" value="0x3" description="Reserved - unimplemented"/>
        </bitfield>
        <bitfield id="DMATRIGEN" description="This bit enables the DMA trigger generation mechanism. When this bit is set along with FIFOEN, the DMA trigger is generated based on the empty FIFO locations qualified by FIFOTH settings. This bit needs to be cleared by SW to stop further DMA triggers" begin="24" end="24" width="1" rwaccess="R/W">
            <bitenum id="CLR" value="0x0" description="DMA trigger generation mechanism is disabled"/>
            <bitenum id="SET" value="0x1" description="DMA trigger generation mechanism is enabled"/>
        </bitfield>
    </register>
    <register id="DAC0_CTL3" width="32" offset="0x1130" description="Control 3">
        <bitfield id="STIMEN" description="This bit enables the sample time generator." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="CLR" value="0x0" description="Sample time generator is disabled"/>
            <bitenum id="SET" value="0x1" description="Sample time generator is enabled"/>
        </bitfield>
        <bitfield id="STIMCONFIG" description="These bits are used to configure the trigger rate from the sample time generator.
The STIMCONFIG values 10 to 15 are reserved and default to same effect as value 0 (500SPS)." begin="11" end="8" width="4" rwaccess="R/W">
            <bitenum id="_500SPS" value="0x0" description="Trigger rate is 500 sps (clock divide value is 4000)"/>
            <bitenum id="_1KSPS" value="0x1" description="Trigger rate is 1 ksps (clock divide value is 2000)"/>
            <bitenum id="_2KSPS" value="0x2" description="Trigger rate is 2 ksps (clock divide value is 1000)"/>
            <bitenum id="_4KSPS" value="0x3" description="Trigger rate is 4 ksps (clock divide value is 500)"/>
            <bitenum id="_8KSPS" value="0x4" description="Trigger rate is 8 ksps (clock divide value is 250)"/>
            <bitenum id="_16KSPS" value="0x5" description="Trigger rate is 16 ksps (clock divide value is 125)"/>
            <bitenum id="_100KSPS" value="0x6" description="Trigger rate is 100 ksps (clock divide value is 20)"/>
            <bitenum id="_200KSPS" value="0x7" description="Trigger rate is 200 ksps (clock divide value is 10)"/>
            <bitenum id="_500KSPS" value="0x8" description="Trigger rate is 500 ksps (clock divide value is 4)"/>
            <bitenum id="_1MSPS" value="0x9" description="Trigger rate is 1 Msps (clock divide value is 2)"/>
        </bitfield>
    </register>
    <register id="DAC0_CALCTL" width="32" offset="0x1140" description="Calibration control">
        <bitfield id="CALON" description="This bit when set initiates the DAC offset error calibration sequence and is automatically reset when the offset error calibration completes." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="INACTIVE" value="0x0" description="Offset error calibration is not active"/>
            <bitenum id="ACTIVE" value="0x1" description="Initiate offset error calibration or offset error calibration is already in progress"/>
        </bitfield>
        <bitfield id="CALSEL" description="This bit is used to select between factory trim or self calibration trim." begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="FACTORYTRIM" value="0x0" description="Factory Trim Calibration Values are used when calibration is enabled"/>
            <bitenum id="SELFCALIBRATIONTRIM" value="0x1" description="Self Calibration Trim Values are used when calibration is enabled"/>
        </bitfield>
    </register>
    <register id="DAC0_CALDATA" width="32" offset="0x1160" description="Calibration data">
        <bitfield id="DATA" description="DAC offset error calibration data. The DAC offset error calibration data is represented in twos complement format providing a range of 64 to +63.
This is read-only bit, reflecting the calibration data. Writing to this register will have no effect, it will not change the calibration value." begin="6" end="0" width="7" rwaccess="R">
        </bitfield>
    </register>
    <register id="DAC0_DATA0" width="32" offset="0x1200" description="Data 0">
        <bitfield id="DATA_VALUE" description="This is the data written for digital to analog conversion." begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
</module>
