

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90006|    90006|  0.450 ms|  0.450 ms|  90006|  90006|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |    90004|    90004|        95|         90|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    302|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    578|    -|
|Register         |        -|    -|     606|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     606|    880|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_161_p2     |         +|   0|  0|  13|          10|           1|
    |and_ln20_fu_239_p2     |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_184_p2     |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln17_fu_155_p2    |      icmp|   0|  0|  13|          10|           6|
    |icmp_ln20_1_fu_221_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln20_fu_215_p2    |      icmp|   0|  0|  12|          11|           2|
    |or_ln20_fu_235_p2      |        or|   0|  0|   2|           1|           1|
    |beta_fu_192_p3         |    select|   0|  0|  64|           1|          64|
    |result_1_fu_244_p3     |    select|   0|  0|  64|           1|          62|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 302|         152|         204|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_address0                   |   14|          3|   10|         30|
    |ap_NS_fsm                    |  458|         91|    1|         91|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   10|         20|
    |grp_fu_111_p1                |   14|          3|   64|        192|
    |grp_fu_117_p0                |   20|          4|   64|        256|
    |i_1_fu_60                    |    9|          2|   10|         20|
    |reuse_addr_reg_fu_52         |    9|          2|   64|        128|
    |reuse_reg_fu_56              |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  578|        117|  291|        873|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_reg_307               |  64|   0|   64|          0|
    |addr_cmp_reg_312             |   1|   0|    1|          0|
    |addr_in_load_reg_292         |  10|   0|   10|          0|
    |addr_out_load_reg_345        |  10|   0|   10|          0|
    |ap_CS_fsm                    |  90|   0|   90|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |beta_reg_317                 |  64|   0|   64|          0|
    |i_1_fu_60                    |  10|   0|   10|          0|
    |icmp_ln17_reg_278            |   1|   0|    1|          0|
    |icmp_ln20_1_reg_330          |   1|   0|    1|          0|
    |icmp_ln20_reg_325            |   1|   0|    1|          0|
    |reg_126                      |  64|   0|   64|          0|
    |reg_132                      |  64|   0|   64|          0|
    |result_1_reg_355             |  64|   0|   64|          0|
    |reuse_addr_reg_fu_52         |  64|   0|   64|          0|
    |reuse_reg_fu_56              |  64|   0|   64|          0|
    |tmp_1_reg_335                |   1|   0|    1|          0|
    |zext_ln17_reg_282            |  10|   0|   64|         54|
    |zext_ln18_reg_297            |  10|   0|   64|         54|
    |zext_ln31_reg_350            |  10|   0|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 606|   0|  768|        162|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_102_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_102_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_102_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_102_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_102_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_106_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_106_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_106_p_dout0   |   in|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_106_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_110_p_din0    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_110_p_din1    |  out|   64|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_110_p_opcode  |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_110_p_dout0   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|grp_fu_110_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_17_1|  return value|
|addr_in_address0     |  out|   10|   ap_memory|                        addr_in|         array|
|addr_in_ce0          |  out|    1|   ap_memory|                        addr_in|         array|
|addr_in_q0           |   in|   10|   ap_memory|                        addr_in|         array|
|A_address0           |  out|   10|   ap_memory|                              A|         array|
|A_ce0                |  out|    1|   ap_memory|                              A|         array|
|A_we0                |  out|    1|   ap_memory|                              A|         array|
|A_d0                 |  out|   64|   ap_memory|                              A|         array|
|A_q0                 |   in|   64|   ap_memory|                              A|         array|
|addr_out_address0    |  out|   10|   ap_memory|                       addr_out|         array|
|addr_out_ce0         |  out|    1|   ap_memory|                       addr_out|         array|
|addr_out_q0          |   in|   10|   ap_memory|                       addr_out|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

