Return-Path: <devicetree+bounces-287950-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id YPGbIfr24GmInwAAu9opvQ
	(envelope-from <devicetree+bounces-287950-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 16 Apr 2026 16:49:30 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 0040140FCA9
	for <lists+devicetree@lfdr.de>; Thu, 16 Apr 2026 16:49:29 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id DBDD5307FF6C
	for <lists+devicetree@lfdr.de>; Thu, 16 Apr 2026 14:42:56 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 257773E0257;
	Thu, 16 Apr 2026 14:42:52 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="io+yRIDm"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9046A3A6EF6
	for <devicetree@vger.kernel.org>; Thu, 16 Apr 2026 14:42:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1776350572; cv=none; b=Cif64igUmLaWq6RZ5zv5nce6sifD4H3IJa+WTypELA0RmREEDEzFAsuW3qQgYA2lHm4ApIuNuvvqRGjSxdu33dZZQzkrcJjy3BFeVSwn9XQdCR2rz4Lq5iD+iNB1zM1Ux73D7QM27RTRX3DngUFh801H3Fz/uEypDInEQUw3GQQ=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1776350572; c=relaxed/simple;
	bh=xrrPdpYsYhy0eGksuw8CEsG6UEANm6hhyh3Ohzaysz4=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=iok3pRzpsE2YW106uJBkC5Zyf0xAbFy6Vkkh4dHu42glSi27oiqT4P+u9t1NBQ4R3mJt7tBUxSP7aSPHk9ICXK9bF8y0mzr5XEGGFTGIaBcM8tvgIQlrCv1N4YRJtMA2oz0MGdcU4x2t7fckKtcBTb35X1WzUZ9p8R1c+bt1LOA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=io+yRIDm; arc=none smtp.client-ip=209.85.218.54
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-ba388bc0a9dso47372066b.1
        for <devicetree@vger.kernel.org>; Thu, 16 Apr 2026 07:42:50 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1776350569; x=1776955369; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=wpzCqOy3BCsfajpy7vpm92RCmf0w4xV2D9F85Ngay0g=;
        b=io+yRIDmtKgQ3maPFTVDH9qg5FC6K0I8jW0mbHGwvPXRTOXpoOB0duG1DmAJtfc8Pz
         FABa1eU76JOg/VA1a7Bl55LFfvxpBvJmjZ2zL6tuEBAcKkUWljp0XSbYDhqZwENXSk2v
         ZMydh+JkEVmvXTjmfGCCrNf7E1NoOvwqxoF2x86xcSOHM8x+ao1DMPk8Ca8tsdLmikkd
         kIQbOUWwklJXaaRyTOTOFH+ggjDvng3D8PrWSQVYdU5kYvj8VJq5e18NBuxNmodrI1pw
         Jy21Wt3RspcBeKaIqo71IJgmP37zHzcfMzidbQ7JwHSVoABHqtQYf1znn89ctvNufdHg
         lNEQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1776350569; x=1776955369;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=wpzCqOy3BCsfajpy7vpm92RCmf0w4xV2D9F85Ngay0g=;
        b=ec7eErqTuDOhLn7T0sG1Eu7K41tU7YHQ6BabIR6o7a4CyZ8R1/Bs4eRkpnVPll7v93
         kilLgX0OnU0ApIvMnaXvXmGhx39OgEDjB1wJQYkmVMNTpwYgal/W9QY9D0L8ZivY/oii
         0ryse+8vvvJT468dBOXpyGFk1yFkw5vCr/uRuD+hgTs06hPxV+4Ku41k59zDXRQaWVKT
         Ks+aKtJ8uD+cbnsCLgXvAUemWTTFOfbeUe6N3uB0v0BskvFGxK1gxnvjkfgvm5RueDQm
         lThZmHHaUjylxMvj66UyLyPsCYkJMyEDdrQGdgn8tkkyBgDHagbtB6ZCH9b8m1upUJjv
         HpeQ==
X-Forwarded-Encrypted: i=1; AFNElJ8WYLBfJe5MBIAayQDAGc+AcdcMqSEiQYrLIj9P53ZG6ZV9igVemLD54Zs/jRTAITwqTInAEXtIatgD@vger.kernel.org
X-Gm-Message-State: AOJu0YwFo6M14EyLwjyZ1Rfl+maSDAXR5onfUZNnYKN00zgBM7mNF7MO
	olfekODTt/+lkR66FQc/4RCSSxGzr1gR/RZ/XcvK7vPjQAsoUokDXZ2U
X-Gm-Gg: AeBDietSvKWPvHc2BePdoPlyuJ4q6SjTTHMuyWKYPKIHi7+gGsFv10ZSrD/IY8xo4P4
	2vMsPig/ISKTEEJhibep9ucezmRyb99e8Ky4kVyXti4aTs28lkjT2LbJwKCIw8/x9Gn4VKZgnbp
	IMqrc0lrJxDtWNFsG1Hh552p8qBdP+0EVaAajXjbc2WuDWEDUULBMsAFkqDMJwS9g4IgQ0pgu1t
	mzYEiIkyuQtxmOEEtUycs0psyvIPtqlsWnTSbeNPJBIUkuYBDkcdb7f10cyZbfKeRuUw9+cqVv+
	p2sghFiSwedUpJ5YLgx9Iu8fiZmDC/X4mPlOdiijRzLgPt0kuL76wkp9yeVNYqe3Jiv5TlIRclG
	HXIWJFBVNjxX/VuQdrmQPRO7QhDxkqc0v/f68IHbCX190X6zgYJUmMNvr0X8aYGf5NGvRATgZet
	mnRthnuRhSxlxWPXwa9cqWwd/vdd7CKEqGk5iKHzYXnjd9aYY=
X-Received: by 2002:a17:907:3e88:b0:b97:c684:57db with SMTP id a640c23a62f3a-b9d72792a5dmr1601267366b.12.1776350568737;
        Thu, 16 Apr 2026 07:42:48 -0700 (PDT)
Received: from iris-Ian.. ([2a00:20:636a:3838:3bf9:3a9b:8000:4975])
        by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ba2a112cc9csm90502766b.40.2026.04.16.07.42.46
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 16 Apr 2026 07:42:48 -0700 (PDT)
From: iansdannapel@gmail.com
To: linux-fpga@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Cc: mdf@kernel.org,
	yilun.xu@intel.com,
	trix@redhat.com,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org,
	neil.armstrong@linaro.org,
	heiko@sntech.de,
	marex@nabladev.com,
	prabhakar.mahadev-lad.rj@bp.renesas.com,
	dev@kael-k.io,
	Ian Dannapel <iansdannapel@gmail.com>
Subject: [PATCH v7 2/3] dt-bindings: fpga: Add Efinix SPI programming bindings
Date: Thu, 16 Apr 2026 16:42:35 +0200
Message-ID: <20260416144237.373852-3-iansdannapel@gmail.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260416144237.373852-1-iansdannapel@gmail.com>
References: <20260416144237.373852-1-iansdannapel@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Spamd-Result: default: False [6.34 / 15.00];
	SEM_URIBL(3.50)[0.0.0.0:email];
	SUSPICIOUS_RECIPS(1.50)[];
	MID_CONTAINS_FROM(1.00)[];
	R_MISSING_CHARSET(0.50)[];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	BAD_REP_POLICIES(0.10)[];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-287950-lists,devicetree=lfdr.de];
	FREEMAIL_CC(0.00)[kernel.org,intel.com,redhat.com,linaro.org,sntech.de,nabladev.com,bp.renesas.com,kael-k.io,gmail.com];
	GREYLIST(0.00)[pass,body];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_FROM(0.00)[gmail.com];
	R_DKIM_ALLOW(0.00)[gmail.com:s=20251104];
	RCPT_COUNT_TWELVE(0.00)[15];
	MIME_TRACE(0.00)[0:+];
	DMARC_POLICY_ALLOW(0.00)[gmail.com,none];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	TAGGED_RCPT(0.00)[devicetree,dt];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[iansdannapel@gmail.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[gmail.com:+];
	R_SPF_ALLOW(0.00)[+ip4:172.105.105.114:c];
	ARC_ALLOW(0.00)[subspace.kernel.org:s=arc-20240116:i=1];
	NEURAL_SPAM(0.00)[0.984];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	FROM_NO_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[0.0.0.0:email,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,devicetree.org:url,efinixinc.com:url]
X-Rspamd-Queue-Id: 0040140FCA9
X-Rspamd-Action: add header
X-Rspamd-Server: lfdr
X-Spam: Yes

From: Ian Dannapel <iansdannapel@gmail.com>

Add device tree bindings documentation for configuring Efinix FPGA
using serial SPI passive programming mode.

Signed-off-by: Ian Dannapel <iansdannapel@gmail.com>
---
 .../bindings/fpga/efinix,trion-config.yaml    | 98 +++++++++++++++++++
 1 file changed, 98 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/fpga/efinix,trion-config.yaml

diff --git a/Documentation/devicetree/bindings/fpga/efinix,trion-config.yaml b/Documentation/devicetree/bindings/fpga/efinix,trion-config.yaml
new file mode 100644
index 000000000000..7c7444ff9c3a
--- /dev/null
+++ b/Documentation/devicetree/bindings/fpga/efinix,trion-config.yaml
@@ -0,0 +1,98 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/fpga/efinix,trion-config.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Efinix SPI FPGA Manager
+
+maintainers:
+  - Ian Dannapel <iansdannapel@gmail.com>
+
+description: |
+  Efinix FPGAs (Trion, Topaz, and Titanium families) support loading bitstreams
+  through "SPI Passive Mode".
+  Additional pin hogs for bus width configuration should be set
+  elsewhere, if necessary.
+
+  References:
+  - https://www.efinixinc.com/docs/an006-configuring-trion-fpgas-v6.3.pdf
+  - https://www.efinixinc.com/docs/an033-configuring-titanium-fpgas-v2.8.pdf
+  - https://www.efinixinc.com/docs/an061-configuring-topaz-fpgas-v1.1.pdf
+
+allOf:
+  - $ref: /schemas/spi/spi-peripheral-props.yaml#
+
+properties:
+  compatible:
+    oneOf:
+      - items:
+          - enum:
+              - efinix,titanium-config
+              - efinix,topaz-config
+          - const: efinix,trion-config
+      - const: efinix,trion-config
+
+  spi-cpha: true
+
+  spi-cpol: true
+
+  spi-max-frequency:
+    maximum: 25000000
+
+  reg:
+    maxItems: 1
+
+  reset-gpios:
+    description:
+      reset and re-configuration trigger pin (low active)
+    maxItems: 1
+
+  cdone-gpios:
+    description:
+      optional configuration done status pin (high active)
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - reset-gpios
+  - spi-cpha
+  - spi-cpol
+
+unevaluatedProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/gpio/gpio.h>
+    spi {
+      #address-cells = <1>;
+      #size-cells = <0>;
+      cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+      fpga-mgr@0 {
+        compatible = "efinix,trion-config";
+        reg = <0>;
+        spi-max-frequency = <25000000>;
+        spi-cpha;
+        spi-cpol;
+        reset-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
+        cdone-gpios = <&gpio0 9 GPIO_ACTIVE_HIGH>;
+      };
+    };
+  - |
+    #include <dt-bindings/gpio/gpio.h>
+    spi {
+      #address-cells = <1>;
+      #size-cells = <0>;
+      cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+      fpga-mgr@0 {
+        compatible = "efinix,titanium-config", "efinix,trion-config";
+        reg = <0>;
+        spi-max-frequency = <25000000>;
+        spi-cpha;
+        spi-cpol;
+        reset-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
+        cdone-gpios = <&gpio0 9 GPIO_ACTIVE_HIGH>;
+      };
+    };
+...
-- 
2.43.0


