{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591594693585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591594693621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 02:38:13 2020 " "Processing started: Mon Jun 08 02:38:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591594693621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594693621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594693622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591594697514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591594697515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_control.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_control " "Found entity 1: prediction_control" {  } { { "prediction_control.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_checker " "Found entity 1: prediction_checker" {  } { { "prediction_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prediction_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_block " "Found entity 1: prediction_block" {  } { { "prediction_block.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/prediction_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pline_flush_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pline_flush_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pline_flush_ctrl " "Found entity 1: pline_flush_ctrl" {  } { { "pline_flush_ctrl.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/pline_flush_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jze_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jze_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jze_checker " "Found entity 1: jze_checker" {  } { { "jze_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jze_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jne_checker.v(20) " "Verilog HDL information at jne_checker.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "jne_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jne_checker.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591594743245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jne_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jne_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jne_checker " "Found entity 1: jne_checker" {  } { { "jne_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jne_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcy_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jcy_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcy_checker " "Found entity 1: jcy_checker" {  } { { "jcy_checker.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/jcy_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i fifo_two_bit.v(5) " "Verilog HDL Declaration information at fifo_two_bit.v(5): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "fifo_two_bit.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_two_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591594743320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_two_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_two_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_two_bit " "Found entity 1: fifo_two_bit" {  } { { "fifo_two_bit.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_two_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_popper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_popper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_popper " "Found entity 1: fifo_popper" {  } { { "fifo_popper.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_popper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subroutinecontrolunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subroutinecontrolunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutineControlUnit " "Found entity 1: SubRoutineControlUnit" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit2 " "Found entity 1: MIRUnit2" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchUnit " "Found entity 1: SynchUnit" {  } { { "SynchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchRegister " "Found entity 1: SynchRegister" {  } { { "SynchRegister.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/SynchRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayinicial.v 1 1 " "Found 1 design units, including 1 entities, in source file delayinicial.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayInicial " "Found entity 1: DelayInicial" {  } { { "DelayInicial.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/DelayInicial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSA " "Found entity 1: ev20B3BUSA" {  } { { "ev20B3BUSA.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSB " "Found entity 1: ev20B3BUSB" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20B3BUSB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20bloque3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20bloque3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20BLOQUE3 " "Found entity 1: ev20BLOQUE3" {  } { { "ev20BLOQUE3.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20registerBank " "Found entity 1: ev20registerBank" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20registerBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandsunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operandsunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operandsUnit " "Found entity 1: operandsUnit" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/operandsUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUUnit " "Found entity 1: ALUUnit" {  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ALUUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file carryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryBlock " "Found entity 1: carryBlock" {  } { { "carryBlock.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/carryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PCRegister.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit " "Found entity 1: MIRUnit" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dataunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataUnit " "Found entity 1: dataUnit" {  } { { "dataUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/dataUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PCRegisterAsync.v " "Can't analyze file -- file PCRegisterAsync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591594743967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulsegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulseGen " "Found entity 1: pulseGen" {  } { { "pulseGen.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/pulseGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594743988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594743988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594744028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594744028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fifo_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_TB " "Found entity 1: fifo_TB" {  } { { "fifo_TB.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fifo_TB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594744039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594744039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_queue.bdf 1 1 " "Found 1 design units, including 1 entities, in source file branch_queue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_queue " "Found entity 1: branch_queue" {  } { { "branch_queue.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/branch_queue.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594744068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594744068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ev20main " "Elaborating entity \"ev20main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591594744633 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "T5\[6..0\] T " "Bus \"T5\[6..0\]\" found using same base name as \"T\", which might lead to a name conflict." {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 168 104 168 185 "T5\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591594744643 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "T5\[6..0\] T " "Bus \"T5\[6..0\]\" found using same base name as \"T\", which might lead to a name conflict." {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -40 1656 1710 -23 "T5\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591594744644 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "T5\[6..0\] T " "Bus \"T5\[6..0\]\" found using same base name as \"T\", which might lead to a name conflict." {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 24 1456 1528 41 "T5\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1591594744644 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SynchUnit inst9 " "Block or symbol \"SynchUnit\" of instance \"inst9\" overlaps another block or symbol" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 544 840 296 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591594744648 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T " "Converted elements in bus name \"T\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T\[6..0\] T6..0 " "Converted element name(s) from \"T\[6..0\]\" to \"T6..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -32 1776 1792 144 "T\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594744648 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -32 1776 1792 144 "T\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591594744648 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T5 " "Converted elements in bus name \"T5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T5\[6..0\] T56..0 " "Converted element name(s) from \"T5\[6..0\]\" to \"T56..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 168 104 168 185 "T5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594744649 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T5\[6..0\] T56..0 " "Converted element name(s) from \"T5\[6..0\]\" to \"T56..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -40 1656 1710 -23 "T5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594744649 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T5\[6..0\] T56..0 " "Converted element name(s) from \"T5\[6..0\]\" to \"T56..0\"" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 24 1456 1528 41 "T5\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594744649 ""}  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 168 104 168 185 "T5\[6..0\]" "" } { -40 1656 1710 -23 "T5\[6..0\]" "" } { 24 1456 1528 41 "T5\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1591594744649 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INST_A_view\[4..0\] " "Pin \"INST_A_view\[4..0\]\" is missing source" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -200 1112 1288 -184 "INST_A_view\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1591594744653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIRUnit2 MIRUnit2:inst1 " "Elaborating entity \"MIRUnit2\" for hierarchy \"MIRUnit2:inst1\"" {  } { { "ev20main.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { -248 1440 1656 8 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594744712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 MIRUnit2:inst1\|UC2:inst-uc2 " "Elaborating entity \"UC2\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\"" {  } { { "MIRUnit2.bdf" "inst-uc2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { -136 1536 1664 24 "inst-uc2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594744786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\"" {  } { { "UC2.bdf" "Paul" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594745077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\"" {  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594745527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul " "Instantiated megafunction \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594745531 ""}  } { { "UC2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC2.bdf" { { -200 464 592 -72 "Paul" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594745531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3pd " "Found entity 1: cmpr_3pd" {  } { { "db/cmpr_3pd.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/cmpr_3pd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594746044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594746044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3pd MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\|cmpr_3pd:auto_generated " "Elaborating entity \"cmpr_3pd\" for hierarchy \"MIRUnit2:inst1\|UC2:inst-uc2\|LPM_COMPARE:Paul\|cmpr_3pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594746072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC1 MIRUnit2:inst1\|UC1:Flush1 " "Elaborating entity \"UC1\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\"" {  } { { "MIRUnit2.bdf" "Flush1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 408 1768 1928 536 "Flush1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594746679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "inst2" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594747167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594747343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594747345 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594747345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594748196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000 MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594748304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594748693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594748693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594748734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\"" {  } { { "UC1.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594749468 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { -152 136 312 -8 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594749468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "UC1.bdf" "inst9" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Instantiated megafunction \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594749711 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594749711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000 MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/UC1.bdf" { { 272 280 392 360 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594749924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591594750167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594750167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"MIRUnit2:inst1\|UC1:Flush1\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594750198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIRUnit2:inst1\|MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\"" {  } { { "MIRUnit2.bdf" "MIR3" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 120 1008 1208 344 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594751451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "Ezu6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594751609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594751680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:Ezu6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594751680 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594751680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "inst8" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594752103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594752237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594752238 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594752238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "inst1" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594752448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594752679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594752681 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594752681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\"" {  } { { "MIR.bdf" "inst4" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594752893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594753163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594753163 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 208 752 928 352 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594753163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "inst10" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594753599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594753700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594753700 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594753700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\"" {  } { { "MIR.bdf" "inst14" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594753934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594754104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14 " "Instantiated megafunction \"MIRUnit2:inst1\|MIR:MIR3\|LPM_FF:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594754105 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIR.bdf" { { 736 1648 1824 880 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594754105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX MIRUnit2:inst1\|BUSMUX:CinMUX " "Elaborating entity \"BUSMUX\" for hierarchy \"MIRUnit2:inst1\|BUSMUX:CinMUX\"" {  } { { "MIRUnit2.bdf" "CinMUX" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594754804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|BUSMUX:CinMUX " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|BUSMUX:CinMUX\"" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594754897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|BUSMUX:CinMUX " "Instantiated megafunction \"MIRUnit2:inst1\|BUSMUX:CinMUX\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594754897 ""}  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 176 176 288 264 "CinMUX" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594754897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIRUnit2:inst1\|LPM_FF:inst6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIRUnit2:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit2.bdf" "inst6" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594757917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIRUnit2:inst1\|LPM_FF:inst6 " "Elaborated megafunction instantiation \"MIRUnit2:inst1\|LPM_FF:inst6\"" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594757980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIRUnit2:inst1\|LPM_FF:inst6 " "Instantiated megafunction \"MIRUnit2:inst1\|LPM_FF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591594757980 ""}  } { { "MIRUnit2.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/MIRUnit2.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591594757980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchUnit fetchUnit:inst " "Elaborating entity \"fetchUnit\" for hierarchy \"fetchUnit:inst\"" {  } { { "ev20main.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 168 400 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594758066 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "hold prediction_block inst16 " "Port \"hold\" of type prediction_block of instance \"inst16\" is missing source signal" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/fetchUnit.bdf" { { 952 1040 1056 952 "" "" } { 952 1040 1040 1008 "" "" } { 1008 936 1040 1008 "" "" } { 1008 936 936 1016 "" "" } { 824 1056 1272 984 "inst16" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1591594758082 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fetchUnit:inst " "Can't elaborate user hierarchy \"fetchUnit:inst\"" {  } { { "ev20main.bdf" "inst" { Schematic "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/ev20main.bdf" { { 104 168 400 296 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591594758083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg " "Generated suppressed messages file C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594758447 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591594758893 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 08 02:39:18 2020 " "Processing ended: Mon Jun 08 02:39:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591594758893 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591594758893 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591594758893 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591594758893 ""}
