
---------- Begin Simulation Statistics ----------
final_tick                                12864276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221589                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689552                       # Number of bytes of host memory used
host_op_rate                                   243012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.13                       # Real time elapsed on the host
host_tick_rate                              285051701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10966938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012864                       # Number of seconds simulated
sim_ticks                                 12864276000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.070725                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  792096                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1387920                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13650                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1478030                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27107                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55804                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            28697                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1874997                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108865                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10966938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.286428                       # CPI: cycles per instruction
system.cpu.discardedOps                         73484                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4921084                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1979639                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1092795                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1333211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.777347                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         12864276                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6896073     62.88%     62.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100107      0.91%     63.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27020      0.25%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  16372      0.15%     64.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  13510      0.12%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  5414      0.05%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            19031      0.17%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                2330243     21.25%     85.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1559168     14.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10966938                       # Class of committed instruction
system.cpu.tickCycles                        11531065                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        17745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        37016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                736                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17681                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           736                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1178688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1178688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18417                       # Request fanout histogram
system.membus.respLayer1.occupancy           98412000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            18417000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1047                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 56291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2274432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2307328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            19275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001245                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035265                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  19251     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     24      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              19275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           70570000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          56293995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1536999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  846                       # number of demand (read+write) hits
system.l2.demand_hits::total                      852                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                 846                       # number of overall hits
system.l2.overall_hits::total                     852                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17917                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18423                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             17917                       # number of overall misses
system.l2.overall_misses::total                 18423                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1792622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1841957000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49335000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1792622000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1841957000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19275                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19275                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.954911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.955798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.954911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.955798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        97500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100051.459508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99981.381968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        97500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100051.459508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99981.381968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18417                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1433974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1473129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1433974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1473129000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.954645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.955486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.954645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.955486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77534.653465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80056.610094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79987.457241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77534.653465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80056.610094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79987.457241                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           17681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17681                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1767739000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1767739000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99979.582603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99979.582603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        17681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1414119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1414119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79979.582603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79979.582603                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        97500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        97500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77534.653465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77534.653465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24883000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24883000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.225406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105436.440678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105436.440678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.220630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.220630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85952.380952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85952.380952                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9627.857383                       # Cycle average of tags in use
system.l2.tags.total_refs                       36990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008470                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       503.196683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9124.660700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.278463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.293819                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12389                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4698                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.562042                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    314385                       # Number of tag accesses
system.l2.tags.data_accesses                   314385                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1146368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1178688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18417                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2512384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          89112516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91624900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2512384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2512384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2512384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         89112516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91624900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               40131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    182209500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   92085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               527528250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9893.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28643.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.449532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.057881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    99.487114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1121     18.40%     18.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3106     50.98%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1472     24.16%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          370      6.07%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      0.05%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.11%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.08%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6093                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1178688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1178688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12862565000                       # Total gap between requests
system.mem_ctrls.avgGap                     698407.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1146368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2512383.907186070923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 89112515.931716650724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13237500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    514290750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26212.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28712.08                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             21234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11286330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            65188200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1015385280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4864177650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        843732480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6821004300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.228386                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2146006500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    429520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10288749500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             22269660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11836605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            66309180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1015385280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4979942370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        746246400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6841989495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.859663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1893283000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    429520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10541473000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2678915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2678915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2678915                       # number of overall hits
system.cpu.icache.overall_hits::total         2678915                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          512                       # number of overall misses
system.cpu.icache.overall_misses::total           512                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52034000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52034000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52034000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52034000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2679427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2679427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2679427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2679427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101628.906250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101628.906250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101628.906250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101628.906250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51010000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51010000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99628.906250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99628.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99628.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99628.906250                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2678915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2678915                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           512                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52034000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2679427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2679427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101628.906250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101628.906250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99628.906250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99628.906250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.187447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2679427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5233.255859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.187447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.249023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5359366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5359366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3805047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3805047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3805084                       # number of overall hits
system.cpu.dcache.overall_hits::total         3805084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34467                       # number of overall misses
system.cpu.dcache.overall_misses::total         34467                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3026689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3026689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3026689000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3026689000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3839496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3839496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3839551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3839551                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008977                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87859.995936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87859.995936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87814.112049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87814.112049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16775                       # number of writebacks
system.cpu.dcache.writebacks::total             16775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18763                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18763                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1864934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1864934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1866708000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1866708000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99463.146667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99463.146667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99488.781112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99488.781112                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2309717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2309717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     76428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     76428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2311479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2311479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43375.709421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43375.709421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43312000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43312000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41887.814313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41887.814313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1495330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1495330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        32687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2950261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2950261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1528017                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1528017                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90257.931288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90257.931288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1821622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1821622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102823.549334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102823.549334                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.327273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.327273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1774000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1774000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 136461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 136461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10858                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.403527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3845563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            204.954591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.403527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7741297                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7741297                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12864276000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
