
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8a8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008ad0  0800ea30  0800ea30  0001ea30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017500  08017500  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  08017500  08017500  00027500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017508  08017508  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017508  08017508  00027508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801750c  0801750c  0002750c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08017510  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a50  2000021c  0801772c  0003021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003c6c  0801772c  00033c6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a625  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000517e  00000000  00000000  0005a871  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e48  00000000  00000000  0005f9f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001c90  00000000  00000000  00061838  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000309ab  00000000  00000000  000634c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b3a7  00000000  00000000  00093e73  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00118532  00000000  00000000  000af21a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001c774c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008740  00000000  00000000  001c7838  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003401  00000000  00000000  001cff78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000021c 	.word	0x2000021c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ea18 	.word	0x0800ea18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000220 	.word	0x20000220
 80001c4:	0800ea18 	.word	0x0800ea18

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b972 	b.w	8000e9c <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9e08      	ldr	r6, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	4688      	mov	r8, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14b      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4615      	mov	r5, r2
 8000be2:	d967      	bls.n	8000cb4 <__udivmoddi4+0xe4>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b14a      	cbz	r2, 8000bfe <__udivmoddi4+0x2e>
 8000bea:	f1c2 0720 	rsb	r7, r2, #32
 8000bee:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bf6:	4095      	lsls	r5, r2
 8000bf8:	ea47 0803 	orr.w	r8, r7, r3
 8000bfc:	4094      	lsls	r4, r2
 8000bfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c02:	0c23      	lsrs	r3, r4, #16
 8000c04:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c08:	fa1f fc85 	uxth.w	ip, r5
 8000c0c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c10:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c14:	fb07 f10c 	mul.w	r1, r7, ip
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x60>
 8000c1c:	18eb      	adds	r3, r5, r3
 8000c1e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c22:	f080 811b 	bcs.w	8000e5c <__udivmoddi4+0x28c>
 8000c26:	4299      	cmp	r1, r3
 8000c28:	f240 8118 	bls.w	8000e5c <__udivmoddi4+0x28c>
 8000c2c:	3f02      	subs	r7, #2
 8000c2e:	442b      	add	r3, r5
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x8c>
 8000c48:	192c      	adds	r4, r5, r4
 8000c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4e:	f080 8107 	bcs.w	8000e60 <__udivmoddi4+0x290>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	f240 8104 	bls.w	8000e60 <__udivmoddi4+0x290>
 8000c58:	3802      	subs	r0, #2
 8000c5a:	442c      	add	r4, r5
 8000c5c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c60:	eba4 040c 	sub.w	r4, r4, ip
 8000c64:	2700      	movs	r7, #0
 8000c66:	b11e      	cbz	r6, 8000c70 <__udivmoddi4+0xa0>
 8000c68:	40d4      	lsrs	r4, r2
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c70:	4639      	mov	r1, r7
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0xbe>
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f000 80eb 	beq.w	8000e56 <__udivmoddi4+0x286>
 8000c80:	2700      	movs	r7, #0
 8000c82:	e9c6 0100 	strd	r0, r1, [r6]
 8000c86:	4638      	mov	r0, r7
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f783 	clz	r7, r3
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d147      	bne.n	8000d26 <__udivmoddi4+0x156>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xd0>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 80fa 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4698      	mov	r8, r3
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d0e0      	beq.n	8000c70 <__udivmoddi4+0xa0>
 8000cae:	e9c6 4800 	strd	r4, r8, [r6]
 8000cb2:	e7dd      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000cb4:	b902      	cbnz	r2, 8000cb8 <__udivmoddi4+0xe8>
 8000cb6:	deff      	udf	#255	; 0xff
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	f040 808f 	bne.w	8000de0 <__udivmoddi4+0x210>
 8000cc2:	1b49      	subs	r1, r1, r5
 8000cc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc8:	fa1f f885 	uxth.w	r8, r5
 8000ccc:	2701      	movs	r7, #1
 8000cce:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cd2:	0c23      	lsrs	r3, r4, #16
 8000cd4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x124>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x122>
 8000cec:	4299      	cmp	r1, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2bc>
 8000cf2:	4684      	mov	ip, r0
 8000cf4:	1a59      	subs	r1, r3, r1
 8000cf6:	b2a3      	uxth	r3, r4
 8000cf8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cfc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d04:	fb08 f800 	mul.w	r8, r8, r0
 8000d08:	45a0      	cmp	r8, r4
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x14c>
 8000d0c:	192c      	adds	r4, r5, r4
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x14a>
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	f200 80b6 	bhi.w	8000e86 <__udivmoddi4+0x2b6>
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	eba4 0408 	sub.w	r4, r4, r8
 8000d20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d24:	e79f      	b.n	8000c66 <__udivmoddi4+0x96>
 8000d26:	f1c7 0c20 	rsb	ip, r7, #32
 8000d2a:	40bb      	lsls	r3, r7
 8000d2c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d30:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d34:	fa01 f407 	lsl.w	r4, r1, r7
 8000d38:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d3c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d40:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d44:	4325      	orrs	r5, r4
 8000d46:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d4a:	0c2c      	lsrs	r4, r5, #16
 8000d4c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d50:	fa1f fa8e 	uxth.w	sl, lr
 8000d54:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d58:	fb09 f40a 	mul.w	r4, r9, sl
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d62:	fa00 f107 	lsl.w	r1, r0, r7
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b0>
 8000d68:	eb1e 0303 	adds.w	r3, lr, r3
 8000d6c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d70:	f080 8087 	bcs.w	8000e82 <__udivmoddi4+0x2b2>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f240 8084 	bls.w	8000e82 <__udivmoddi4+0x2b2>
 8000d7a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d7e:	4473      	add	r3, lr
 8000d80:	1b1b      	subs	r3, r3, r4
 8000d82:	b2ad      	uxth	r5, r5
 8000d84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d88:	fb08 3310 	mls	r3, r8, r0, r3
 8000d8c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d90:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d94:	45a2      	cmp	sl, r4
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1da>
 8000d98:	eb1e 0404 	adds.w	r4, lr, r4
 8000d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da0:	d26b      	bcs.n	8000e7a <__udivmoddi4+0x2aa>
 8000da2:	45a2      	cmp	sl, r4
 8000da4:	d969      	bls.n	8000e7a <__udivmoddi4+0x2aa>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4474      	add	r4, lr
 8000daa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dae:	fba0 8902 	umull	r8, r9, r0, r2
 8000db2:	eba4 040a 	sub.w	r4, r4, sl
 8000db6:	454c      	cmp	r4, r9
 8000db8:	46c2      	mov	sl, r8
 8000dba:	464b      	mov	r3, r9
 8000dbc:	d354      	bcc.n	8000e68 <__udivmoddi4+0x298>
 8000dbe:	d051      	beq.n	8000e64 <__udivmoddi4+0x294>
 8000dc0:	2e00      	cmp	r6, #0
 8000dc2:	d069      	beq.n	8000e98 <__udivmoddi4+0x2c8>
 8000dc4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dcc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	40fc      	lsrs	r4, r7
 8000dd4:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd8:	e9c6 5400 	strd	r5, r4, [r6]
 8000ddc:	2700      	movs	r7, #0
 8000dde:	e747      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f703 	lsr.w	r7, r0, r3
 8000de8:	4095      	lsls	r5, r2
 8000dea:	fa01 f002 	lsl.w	r0, r1, r2
 8000dee:	fa21 f303 	lsr.w	r3, r1, r3
 8000df2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df6:	4338      	orrs	r0, r7
 8000df8:	0c01      	lsrs	r1, r0, #16
 8000dfa:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dfe:	fa1f f885 	uxth.w	r8, r5
 8000e02:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb07 f308 	mul.w	r3, r7, r8
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x256>
 8000e16:	1869      	adds	r1, r5, r1
 8000e18:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e1c:	d22f      	bcs.n	8000e7e <__udivmoddi4+0x2ae>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d92d      	bls.n	8000e7e <__udivmoddi4+0x2ae>
 8000e22:	3f02      	subs	r7, #2
 8000e24:	4429      	add	r1, r5
 8000e26:	1acb      	subs	r3, r1, r3
 8000e28:	b281      	uxth	r1, r0
 8000e2a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e36:	fb00 f308 	mul.w	r3, r0, r8
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x27e>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e44:	d217      	bcs.n	8000e76 <__udivmoddi4+0x2a6>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d915      	bls.n	8000e76 <__udivmoddi4+0x2a6>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1ac9      	subs	r1, r1, r3
 8000e50:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e54:	e73b      	b.n	8000cce <__udivmoddi4+0xfe>
 8000e56:	4637      	mov	r7, r6
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e709      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000e5c:	4607      	mov	r7, r0
 8000e5e:	e6e7      	b.n	8000c30 <__udivmoddi4+0x60>
 8000e60:	4618      	mov	r0, r3
 8000e62:	e6fb      	b.n	8000c5c <__udivmoddi4+0x8c>
 8000e64:	4541      	cmp	r1, r8
 8000e66:	d2ab      	bcs.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e68:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e6c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e70:	3801      	subs	r0, #1
 8000e72:	4613      	mov	r3, r2
 8000e74:	e7a4      	b.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e76:	4660      	mov	r0, ip
 8000e78:	e7e9      	b.n	8000e4e <__udivmoddi4+0x27e>
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	e795      	b.n	8000daa <__udivmoddi4+0x1da>
 8000e7e:	4667      	mov	r7, ip
 8000e80:	e7d1      	b.n	8000e26 <__udivmoddi4+0x256>
 8000e82:	4681      	mov	r9, r0
 8000e84:	e77c      	b.n	8000d80 <__udivmoddi4+0x1b0>
 8000e86:	3802      	subs	r0, #2
 8000e88:	442c      	add	r4, r5
 8000e8a:	e747      	b.n	8000d1c <__udivmoddi4+0x14c>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	442b      	add	r3, r5
 8000e92:	e72f      	b.n	8000cf4 <__udivmoddi4+0x124>
 8000e94:	4638      	mov	r0, r7
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xda>
 8000e98:	4637      	mov	r7, r6
 8000e9a:	e6e9      	b.n	8000c70 <__udivmoddi4+0xa0>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000ea4:	480b      	ldr	r0, [pc, #44]	; (8000ed4 <readADC+0x34>)
 8000ea6:	f002 fd11 	bl	80038cc <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000eaa:	2164      	movs	r1, #100	; 0x64
 8000eac:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <readADC+0x34>)
 8000eae:	f002 fdfb 	bl	8003aa8 <HAL_ADC_PollForConversion>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d105      	bne.n	8000ec4 <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000eb8:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <readADC+0x34>)
 8000eba:	f002 fec5 	bl	8003c48 <HAL_ADC_GetValue>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <readADC+0x38>)
 8000ec2:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <readADC+0x34>)
 8000ec6:	f002 fdbb 	bl	8003a40 <HAL_ADC_Stop>
	return ADCValue;
 8000eca:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <readADC+0x38>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000027c 	.word	0x2000027c
 8000ed8:	20000238 	.word	0x20000238

08000edc <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	; 0x28
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 8000ee2:	4b3b      	ldr	r3, [pc, #236]	; (8000fd0 <ADC_Init+0xf4>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	4a3a      	ldr	r2, [pc, #232]	; (8000fd0 <ADC_Init+0xf4>)
 8000ee8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eee:	4b38      	ldr	r3, [pc, #224]	; (8000fd0 <ADC_Init+0xf4>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
 8000f14:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f16:	4b2f      	ldr	r3, [pc, #188]	; (8000fd4 <ADC_Init+0xf8>)
 8000f18:	4a2f      	ldr	r2, [pc, #188]	; (8000fd8 <ADC_Init+0xfc>)
 8000f1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <ADC_Init+0xf8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <ADC_Init+0xf8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f28:	4b2a      	ldr	r3, [pc, #168]	; (8000fd4 <ADC_Init+0xf8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f2e:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <ADC_Init+0xf8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f34:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <ADC_Init+0xf8>)
 8000f36:	2204      	movs	r2, #4
 8000f38:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f3a:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <ADC_Init+0xf8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <ADC_Init+0xf8>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <ADC_Init+0xf8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 8000f4e:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <ADC_Init+0xf8>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <ADC_Init+0xf8>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	; (8000fd4 <ADC_Init+0xf8>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <ADC_Init+0xf8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <ADC_Init+0xf8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f70:	4818      	ldr	r0, [pc, #96]	; (8000fd4 <ADC_Init+0xf8>)
 8000f72:	f002 fb57 	bl	8003624 <HAL_ADC_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <ADC_Init+0xa4>
  {
    Error_Handler();
 8000f7c:	f000 ffc0 	bl	8001f00 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4812      	ldr	r0, [pc, #72]	; (8000fd4 <ADC_Init+0xf8>)
 8000f8c:	f003 fdc4 	bl	8004b18 <HAL_ADCEx_MultiModeConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <ADC_Init+0xbe>
  {
    Error_Handler();
 8000f96:	f000 ffb3 	bl	8001f00 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <ADC_Init+0x100>)
 8000f9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f9e:	2306      	movs	r3, #6
 8000fa0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fa6:	237f      	movs	r3, #127	; 0x7f
 8000fa8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000faa:	2304      	movs	r3, #4
 8000fac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <ADC_Init+0xf8>)
 8000fb8:	f003 f88c 	bl	80040d4 <HAL_ADC_ConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <ADC_Init+0xea>
  {
    Error_Handler();
 8000fc2:	f000 ff9d 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	; 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	2000027c 	.word	0x2000027c
 8000fd8:	50040000 	.word	0x50040000
 8000fdc:	14f00020 	.word	0x14f00020

08000fe0 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	ed87 0b02 	vstr	d0, [r7, #8]
 8000fea:	6078      	str	r0, [r7, #4]
	static int digit3;
	static int digit4;


	//too large number
	if(value >= 1500)
 8000fec:	a3bd      	add	r3, pc, #756	; (adr r3, 80012e4 <ValueDisplay+0x304>)
 8000fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ff6:	f7ff fd31 	bl	8000a5c <__aeabi_dcmpge>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d015      	beq.n	800102c <ValueDisplay+0x4c>
	{
		lcd[0] = (uint8_t) ('T');
 8001000:	4baf      	ldr	r3, [pc, #700]	; (80012c0 <ValueDisplay+0x2e0>)
 8001002:	2254      	movs	r2, #84	; 0x54
 8001004:	701a      	strb	r2, [r3, #0]
		lcd[1] = (uint8_t) ('O');
 8001006:	4bae      	ldr	r3, [pc, #696]	; (80012c0 <ValueDisplay+0x2e0>)
 8001008:	224f      	movs	r2, #79	; 0x4f
 800100a:	705a      	strb	r2, [r3, #1]
		lcd[2] = (uint8_t) ('O');
 800100c:	4bac      	ldr	r3, [pc, #688]	; (80012c0 <ValueDisplay+0x2e0>)
 800100e:	224f      	movs	r2, #79	; 0x4f
 8001010:	709a      	strb	r2, [r3, #2]
		lcd[3] = (uint8_t) ('B');
 8001012:	4bab      	ldr	r3, [pc, #684]	; (80012c0 <ValueDisplay+0x2e0>)
 8001014:	2242      	movs	r2, #66	; 0x42
 8001016:	70da      	strb	r2, [r3, #3]
		lcd[4] = (uint8_t) ('I');
 8001018:	4ba9      	ldr	r3, [pc, #676]	; (80012c0 <ValueDisplay+0x2e0>)
 800101a:	2249      	movs	r2, #73	; 0x49
 800101c:	711a      	strb	r2, [r3, #4]
		lcd[5] = (uint8_t) ('G');
 800101e:	4ba8      	ldr	r3, [pc, #672]	; (80012c0 <ValueDisplay+0x2e0>)
 8001020:	2247      	movs	r2, #71	; 0x47
 8001022:	715a      	strb	r2, [r3, #5]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8001024:	48a6      	ldr	r0, [pc, #664]	; (80012c0 <ValueDisplay+0x2e0>)
 8001026:	f001 faed 	bl	8002604 <BSP_LCD_GLASS_DisplayString>
		return;
 800102a:	e217      	b.n	800145c <ValueDisplay+0x47c>
	}
	else
	{
		switch(menuChoice)
 800102c:	4ba5      	ldr	r3, [pc, #660]	; (80012c4 <ValueDisplay+0x2e4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b02      	cmp	r3, #2
 8001032:	f000 80dc 	beq.w	80011ee <ValueDisplay+0x20e>
 8001036:	2b03      	cmp	r3, #3
 8001038:	f000 8158 	beq.w	80012ec <ValueDisplay+0x30c>
 800103c:	2b01      	cmp	r3, #1
 800103e:	f040 81b4 	bne.w	80013aa <ValueDisplay+0x3ca>
			{
			case 1:
				digit1 = value / 1000;
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4ba0      	ldr	r3, [pc, #640]	; (80012c8 <ValueDisplay+0x2e8>)
 8001048:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800104c:	f7ff fbaa 	bl	80007a4 <__aeabi_ddiv>
 8001050:	4603      	mov	r3, r0
 8001052:	460c      	mov	r4, r1
 8001054:	4618      	mov	r0, r3
 8001056:	4621      	mov	r1, r4
 8001058:	f7ff fd2a 	bl	8000ab0 <__aeabi_d2iz>
 800105c:	4602      	mov	r2, r0
 800105e:	4b9b      	ldr	r3, [pc, #620]	; (80012cc <ValueDisplay+0x2ec>)
 8001060:	601a      	str	r2, [r3, #0]
				digit2 = (value - digit1 * 1000) / 100;
 8001062:	4b9a      	ldr	r3, [pc, #616]	; (80012cc <ValueDisplay+0x2ec>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800106a:	fb02 f303 	mul.w	r3, r2, r3
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fa04 	bl	800047c <__aeabi_i2d>
 8001074:	4603      	mov	r3, r0
 8001076:	460c      	mov	r4, r1
 8001078:	461a      	mov	r2, r3
 800107a:	4623      	mov	r3, r4
 800107c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001080:	f7ff f8ae 	bl	80001e0 <__aeabi_dsub>
 8001084:	4603      	mov	r3, r0
 8001086:	460c      	mov	r4, r1
 8001088:	4618      	mov	r0, r3
 800108a:	4621      	mov	r1, r4
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	4b8f      	ldr	r3, [pc, #572]	; (80012d0 <ValueDisplay+0x2f0>)
 8001092:	f7ff fb87 	bl	80007a4 <__aeabi_ddiv>
 8001096:	4603      	mov	r3, r0
 8001098:	460c      	mov	r4, r1
 800109a:	4618      	mov	r0, r3
 800109c:	4621      	mov	r1, r4
 800109e:	f7ff fd07 	bl	8000ab0 <__aeabi_d2iz>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4b8b      	ldr	r3, [pc, #556]	; (80012d4 <ValueDisplay+0x2f4>)
 80010a6:	601a      	str	r2, [r3, #0]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 80010a8:	4b88      	ldr	r3, [pc, #544]	; (80012cc <ValueDisplay+0x2ec>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f9e1 	bl	800047c <__aeabi_i2d>
 80010ba:	4603      	mov	r3, r0
 80010bc:	460c      	mov	r4, r1
 80010be:	461a      	mov	r2, r3
 80010c0:	4623      	mov	r3, r4
 80010c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010c6:	f7ff f88b 	bl	80001e0 <__aeabi_dsub>
 80010ca:	4603      	mov	r3, r0
 80010cc:	460c      	mov	r4, r1
 80010ce:	4625      	mov	r5, r4
 80010d0:	461c      	mov	r4, r3
 80010d2:	4b80      	ldr	r3, [pc, #512]	; (80012d4 <ValueDisplay+0x2f4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2264      	movs	r2, #100	; 0x64
 80010d8:	fb02 f303 	mul.w	r3, r2, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff f9cd 	bl	800047c <__aeabi_i2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4620      	mov	r0, r4
 80010e8:	4629      	mov	r1, r5
 80010ea:	f7ff f879 	bl	80001e0 <__aeabi_dsub>
 80010ee:	4603      	mov	r3, r0
 80010f0:	460c      	mov	r4, r1
 80010f2:	4618      	mov	r0, r3
 80010f4:	4621      	mov	r1, r4
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	4b77      	ldr	r3, [pc, #476]	; (80012d8 <ValueDisplay+0x2f8>)
 80010fc:	f7ff fb52 	bl	80007a4 <__aeabi_ddiv>
 8001100:	4603      	mov	r3, r0
 8001102:	460c      	mov	r4, r1
 8001104:	4618      	mov	r0, r3
 8001106:	4621      	mov	r1, r4
 8001108:	f7ff fcd2 	bl	8000ab0 <__aeabi_d2iz>
 800110c:	4602      	mov	r2, r0
 800110e:	4b73      	ldr	r3, [pc, #460]	; (80012dc <ValueDisplay+0x2fc>)
 8001110:	601a      	str	r2, [r3, #0]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8001112:	4b6e      	ldr	r3, [pc, #440]	; (80012cc <ValueDisplay+0x2ec>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff f9ac 	bl	800047c <__aeabi_i2d>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	461a      	mov	r2, r3
 800112a:	4623      	mov	r3, r4
 800112c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001130:	f7ff f856 	bl	80001e0 <__aeabi_dsub>
 8001134:	4603      	mov	r3, r0
 8001136:	460c      	mov	r4, r1
 8001138:	4625      	mov	r5, r4
 800113a:	461c      	mov	r4, r3
 800113c:	4b65      	ldr	r3, [pc, #404]	; (80012d4 <ValueDisplay+0x2f4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2264      	movs	r2, #100	; 0x64
 8001142:	fb02 f303 	mul.w	r3, r2, r3
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f998 	bl	800047c <__aeabi_i2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4620      	mov	r0, r4
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff f844 	bl	80001e0 <__aeabi_dsub>
 8001158:	4603      	mov	r3, r0
 800115a:	460c      	mov	r4, r1
 800115c:	4625      	mov	r5, r4
 800115e:	461c      	mov	r4, r3
 8001160:	4b5e      	ldr	r3, [pc, #376]	; (80012dc <ValueDisplay+0x2fc>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4613      	mov	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f985 	bl	800047c <__aeabi_i2d>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4620      	mov	r0, r4
 8001178:	4629      	mov	r1, r5
 800117a:	f7ff f831 	bl	80001e0 <__aeabi_dsub>
 800117e:	4603      	mov	r3, r0
 8001180:	460c      	mov	r4, r1
 8001182:	4618      	mov	r0, r3
 8001184:	4621      	mov	r1, r4
 8001186:	f7ff fc93 	bl	8000ab0 <__aeabi_d2iz>
 800118a:	4602      	mov	r2, r0
 800118c:	4b54      	ldr	r3, [pc, #336]	; (80012e0 <ValueDisplay+0x300>)
 800118e:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001190:	4b4e      	ldr	r3, [pc, #312]	; (80012cc <ValueDisplay+0x2ec>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	4a4d      	ldr	r2, [pc, #308]	; (80012cc <ValueDisplay+0x2ec>)
 8001198:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800119a:	4b4e      	ldr	r3, [pc, #312]	; (80012d4 <ValueDisplay+0x2f4>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3330      	adds	r3, #48	; 0x30
 80011a0:	4a4c      	ldr	r2, [pc, #304]	; (80012d4 <ValueDisplay+0x2f4>)
 80011a2:	6013      	str	r3, [r2, #0]
				digit3 += 48;
 80011a4:	4b4d      	ldr	r3, [pc, #308]	; (80012dc <ValueDisplay+0x2fc>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3330      	adds	r3, #48	; 0x30
 80011aa:	4a4c      	ldr	r2, [pc, #304]	; (80012dc <ValueDisplay+0x2fc>)
 80011ac:	6013      	str	r3, [r2, #0]
				digit4 += 48;
 80011ae:	4b4c      	ldr	r3, [pc, #304]	; (80012e0 <ValueDisplay+0x300>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3330      	adds	r3, #48	; 0x30
 80011b4:	4a4a      	ldr	r2, [pc, #296]	; (80012e0 <ValueDisplay+0x300>)
 80011b6:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80011b8:	4b44      	ldr	r3, [pc, #272]	; (80012cc <ValueDisplay+0x2ec>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b40      	ldr	r3, [pc, #256]	; (80012c0 <ValueDisplay+0x2e0>)
 80011c0:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80011c2:	4b44      	ldr	r3, [pc, #272]	; (80012d4 <ValueDisplay+0x2f4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b3d      	ldr	r3, [pc, #244]	; (80012c0 <ValueDisplay+0x2e0>)
 80011ca:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) (digit3);
 80011cc:	4b43      	ldr	r3, [pc, #268]	; (80012dc <ValueDisplay+0x2fc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b3b      	ldr	r3, [pc, #236]	; (80012c0 <ValueDisplay+0x2e0>)
 80011d4:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) (digit4);
 80011d6:	4b42      	ldr	r3, [pc, #264]	; (80012e0 <ValueDisplay+0x300>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <ValueDisplay+0x2e0>)
 80011de:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 80011e0:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <ValueDisplay+0x2e0>)
 80011e2:	2248      	movs	r2, #72	; 0x48
 80011e4:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) ('z');
 80011e6:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <ValueDisplay+0x2e0>)
 80011e8:	227a      	movs	r2, #122	; 0x7a
 80011ea:	715a      	strb	r2, [r3, #5]
				break;
 80011ec:	e133      	b.n	8001456 <ValueDisplay+0x476>

			case 2:
				value = value * 2.23694 * 0.0141683;
 80011ee:	a330      	add	r3, pc, #192	; (adr r3, 80012b0 <ValueDisplay+0x2d0>)
 80011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f8:	f7ff f9aa 	bl	8000550 <__aeabi_dmul>
 80011fc:	4603      	mov	r3, r0
 80011fe:	460c      	mov	r4, r1
 8001200:	4618      	mov	r0, r3
 8001202:	4621      	mov	r1, r4
 8001204:	a32c      	add	r3, pc, #176	; (adr r3, 80012b8 <ValueDisplay+0x2d8>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff f9a1 	bl	8000550 <__aeabi_dmul>
 800120e:	4603      	mov	r3, r0
 8001210:	460c      	mov	r4, r1
 8001212:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <ValueDisplay+0x2f8>)
 800121c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001220:	f7ff fac0 	bl	80007a4 <__aeabi_ddiv>
 8001224:	4603      	mov	r3, r0
 8001226:	460c      	mov	r4, r1
 8001228:	4618      	mov	r0, r3
 800122a:	4621      	mov	r1, r4
 800122c:	f7ff fc40 	bl	8000ab0 <__aeabi_d2iz>
 8001230:	4602      	mov	r2, r0
 8001232:	4b26      	ldr	r3, [pc, #152]	; (80012cc <ValueDisplay+0x2ec>)
 8001234:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001236:	4b25      	ldr	r3, [pc, #148]	; (80012cc <ValueDisplay+0x2ec>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f91a 	bl	800047c <__aeabi_i2d>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	461a      	mov	r2, r3
 800124e:	4623      	mov	r3, r4
 8001250:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001254:	f7fe ffc4 	bl	80001e0 <__aeabi_dsub>
 8001258:	4603      	mov	r3, r0
 800125a:	460c      	mov	r4, r1
 800125c:	4618      	mov	r0, r3
 800125e:	4621      	mov	r1, r4
 8001260:	f7ff fc26 	bl	8000ab0 <__aeabi_d2iz>
 8001264:	4602      	mov	r2, r0
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <ValueDisplay+0x2f4>)
 8001268:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 800126a:	4b18      	ldr	r3, [pc, #96]	; (80012cc <ValueDisplay+0x2ec>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3330      	adds	r3, #48	; 0x30
 8001270:	4a16      	ldr	r2, [pc, #88]	; (80012cc <ValueDisplay+0x2ec>)
 8001272:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <ValueDisplay+0x2f4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3330      	adds	r3, #48	; 0x30
 800127a:	4a16      	ldr	r2, [pc, #88]	; (80012d4 <ValueDisplay+0x2f4>)
 800127c:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <ValueDisplay+0x2ec>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	b2da      	uxtb	r2, r3
 8001284:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <ValueDisplay+0x2e0>)
 8001286:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <ValueDisplay+0x2f4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <ValueDisplay+0x2e0>)
 8001290:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <ValueDisplay+0x2e0>)
 8001294:	224d      	movs	r2, #77	; 0x4d
 8001296:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('P');
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <ValueDisplay+0x2e0>)
 800129a:	2250      	movs	r2, #80	; 0x50
 800129c:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <ValueDisplay+0x2e0>)
 80012a0:	2248      	movs	r2, #72	; 0x48
 80012a2:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <ValueDisplay+0x2e0>)
 80012a6:	2220      	movs	r2, #32
 80012a8:	715a      	strb	r2, [r3, #5]
				break;
 80012aa:	e0d4      	b.n	8001456 <ValueDisplay+0x476>
 80012ac:	f3af 8000 	nop.w
 80012b0:	cc78e9f7 	.word	0xcc78e9f7
 80012b4:	4001e540 	.word	0x4001e540
 80012b8:	091e8cb3 	.word	0x091e8cb3
 80012bc:	3f8d0445 	.word	0x3f8d0445
 80012c0:	2000023c 	.word	0x2000023c
 80012c4:	20000000 	.word	0x20000000
 80012c8:	408f4000 	.word	0x408f4000
 80012cc:	20000244 	.word	0x20000244
 80012d0:	40590000 	.word	0x40590000
 80012d4:	20000248 	.word	0x20000248
 80012d8:	40240000 	.word	0x40240000
 80012dc:	2000024c 	.word	0x2000024c
 80012e0:	20000250 	.word	0x20000250
 80012e4:	00000000 	.word	0x00000000
 80012e8:	40977000 	.word	0x40977000

			case 3:
				value = value * 3.6 * 0.0141683;
 80012ec:	a364      	add	r3, pc, #400	; (adr r3, 8001480 <ValueDisplay+0x4a0>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012f6:	f7ff f92b 	bl	8000550 <__aeabi_dmul>
 80012fa:	4603      	mov	r3, r0
 80012fc:	460c      	mov	r4, r1
 80012fe:	4618      	mov	r0, r3
 8001300:	4621      	mov	r1, r4
 8001302:	a359      	add	r3, pc, #356	; (adr r3, 8001468 <ValueDisplay+0x488>)
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7ff f922 	bl	8000550 <__aeabi_dmul>
 800130c:	4603      	mov	r3, r0
 800130e:	460c      	mov	r4, r1
 8001310:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001314:	f04f 0200 	mov.w	r2, #0
 8001318:	4b55      	ldr	r3, [pc, #340]	; (8001470 <ValueDisplay+0x490>)
 800131a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800131e:	f7ff fa41 	bl	80007a4 <__aeabi_ddiv>
 8001322:	4603      	mov	r3, r0
 8001324:	460c      	mov	r4, r1
 8001326:	4618      	mov	r0, r3
 8001328:	4621      	mov	r1, r4
 800132a:	f7ff fbc1 	bl	8000ab0 <__aeabi_d2iz>
 800132e:	4602      	mov	r2, r0
 8001330:	4b50      	ldr	r3, [pc, #320]	; (8001474 <ValueDisplay+0x494>)
 8001332:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001334:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <ValueDisplay+0x494>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f89b 	bl	800047c <__aeabi_i2d>
 8001346:	4603      	mov	r3, r0
 8001348:	460c      	mov	r4, r1
 800134a:	461a      	mov	r2, r3
 800134c:	4623      	mov	r3, r4
 800134e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001352:	f7fe ff45 	bl	80001e0 <__aeabi_dsub>
 8001356:	4603      	mov	r3, r0
 8001358:	460c      	mov	r4, r1
 800135a:	4618      	mov	r0, r3
 800135c:	4621      	mov	r1, r4
 800135e:	f7ff fba7 	bl	8000ab0 <__aeabi_d2iz>
 8001362:	4602      	mov	r2, r0
 8001364:	4b44      	ldr	r3, [pc, #272]	; (8001478 <ValueDisplay+0x498>)
 8001366:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001368:	4b42      	ldr	r3, [pc, #264]	; (8001474 <ValueDisplay+0x494>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3330      	adds	r3, #48	; 0x30
 800136e:	4a41      	ldr	r2, [pc, #260]	; (8001474 <ValueDisplay+0x494>)
 8001370:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001372:	4b41      	ldr	r3, [pc, #260]	; (8001478 <ValueDisplay+0x498>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3330      	adds	r3, #48	; 0x30
 8001378:	4a3f      	ldr	r2, [pc, #252]	; (8001478 <ValueDisplay+0x498>)
 800137a:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800137c:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <ValueDisplay+0x494>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b3e      	ldr	r3, [pc, #248]	; (800147c <ValueDisplay+0x49c>)
 8001384:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001386:	4b3c      	ldr	r3, [pc, #240]	; (8001478 <ValueDisplay+0x498>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b3b      	ldr	r3, [pc, #236]	; (800147c <ValueDisplay+0x49c>)
 800138e:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('K');
 8001390:	4b3a      	ldr	r3, [pc, #232]	; (800147c <ValueDisplay+0x49c>)
 8001392:	224b      	movs	r2, #75	; 0x4b
 8001394:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('M');
 8001396:	4b39      	ldr	r3, [pc, #228]	; (800147c <ValueDisplay+0x49c>)
 8001398:	224d      	movs	r2, #77	; 0x4d
 800139a:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800139c:	4b37      	ldr	r3, [pc, #220]	; (800147c <ValueDisplay+0x49c>)
 800139e:	2248      	movs	r2, #72	; 0x48
 80013a0:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80013a2:	4b36      	ldr	r3, [pc, #216]	; (800147c <ValueDisplay+0x49c>)
 80013a4:	2220      	movs	r2, #32
 80013a6:	715a      	strb	r2, [r3, #5]
				break;
 80013a8:	e055      	b.n	8001456 <ValueDisplay+0x476>

			default:
				value = 0.0141683 * value;
 80013aa:	a32f      	add	r3, pc, #188	; (adr r3, 8001468 <ValueDisplay+0x488>)
 80013ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013b4:	f7ff f8cc 	bl	8000550 <__aeabi_dmul>
 80013b8:	4603      	mov	r3, r0
 80013ba:	460c      	mov	r4, r1
 80013bc:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	4b2a      	ldr	r3, [pc, #168]	; (8001470 <ValueDisplay+0x490>)
 80013c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013ca:	f7ff f9eb 	bl	80007a4 <__aeabi_ddiv>
 80013ce:	4603      	mov	r3, r0
 80013d0:	460c      	mov	r4, r1
 80013d2:	4618      	mov	r0, r3
 80013d4:	4621      	mov	r1, r4
 80013d6:	f7ff fb6b 	bl	8000ab0 <__aeabi_d2iz>
 80013da:	4602      	mov	r2, r0
 80013dc:	4b25      	ldr	r3, [pc, #148]	; (8001474 <ValueDisplay+0x494>)
 80013de:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <ValueDisplay+0x494>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f845 	bl	800047c <__aeabi_i2d>
 80013f2:	4603      	mov	r3, r0
 80013f4:	460c      	mov	r4, r1
 80013f6:	461a      	mov	r2, r3
 80013f8:	4623      	mov	r3, r4
 80013fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013fe:	f7fe feef 	bl	80001e0 <__aeabi_dsub>
 8001402:	4603      	mov	r3, r0
 8001404:	460c      	mov	r4, r1
 8001406:	4618      	mov	r0, r3
 8001408:	4621      	mov	r1, r4
 800140a:	f7ff fb51 	bl	8000ab0 <__aeabi_d2iz>
 800140e:	4602      	mov	r2, r0
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <ValueDisplay+0x498>)
 8001412:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001414:	4b17      	ldr	r3, [pc, #92]	; (8001474 <ValueDisplay+0x494>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	3330      	adds	r3, #48	; 0x30
 800141a:	4a16      	ldr	r2, [pc, #88]	; (8001474 <ValueDisplay+0x494>)
 800141c:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800141e:	4b16      	ldr	r3, [pc, #88]	; (8001478 <ValueDisplay+0x498>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3330      	adds	r3, #48	; 0x30
 8001424:	4a14      	ldr	r2, [pc, #80]	; (8001478 <ValueDisplay+0x498>)
 8001426:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <ValueDisplay+0x494>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <ValueDisplay+0x49c>)
 8001430:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <ValueDisplay+0x498>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <ValueDisplay+0x49c>)
 800143a:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <ValueDisplay+0x49c>)
 800143e:	224d      	movs	r2, #77	; 0x4d
 8001440:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('/');
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <ValueDisplay+0x49c>)
 8001444:	222f      	movs	r2, #47	; 0x2f
 8001446:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('S');
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <ValueDisplay+0x49c>)
 800144a:	2253      	movs	r2, #83	; 0x53
 800144c:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800144e:	4b0b      	ldr	r3, [pc, #44]	; (800147c <ValueDisplay+0x49c>)
 8001450:	2220      	movs	r2, #32
 8001452:	715a      	strb	r2, [r3, #5]
				break;
 8001454:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001456:	4809      	ldr	r0, [pc, #36]	; (800147c <ValueDisplay+0x49c>)
 8001458:	f001 f8d4 	bl	8002604 <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bdb0      	pop	{r4, r5, r7, pc}
 8001462:	bf00      	nop
 8001464:	f3af 8000 	nop.w
 8001468:	091e8cb3 	.word	0x091e8cb3
 800146c:	3f8d0445 	.word	0x3f8d0445
 8001470:	40240000 	.word	0x40240000
 8001474:	20000244 	.word	0x20000244
 8001478:	20000248 	.word	0x20000248
 800147c:	2000023c 	.word	0x2000023c
 8001480:	cccccccd 	.word	0xcccccccd
 8001484:	400ccccc 	.word	0x400ccccc

08001488 <UserInterface>:

int UserInterface(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 800148c:	f001 f85a 	bl	8002544 <BSP_JOY_GetState>
 8001490:	4603      	mov	r3, r0
 8001492:	3b01      	subs	r3, #1
 8001494:	2b04      	cmp	r3, #4
 8001496:	d826      	bhi.n	80014e6 <UserInterface+0x5e>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <UserInterface+0x18>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014d3 	.word	0x080014d3
 80014a4:	080014dd 	.word	0x080014dd
 80014a8:	080014c5 	.word	0x080014c5
 80014ac:	080014bb 	.word	0x080014bb
 80014b0:	080014b5 	.word	0x080014b5
	{
	case JOY_NONE:

		return -1;
 80014b4:	f04f 33ff 	mov.w	r3, #4294967295
 80014b8:	e015      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <UserInterface+0x64>)
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
		return 2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	e010      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <UserInterface+0x64>)
 80014c6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ca:	601a      	str	r2, [r3, #0]
		return -1;
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	e009      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <UserInterface+0x64>)
 80014d4:	2203      	movs	r2, #3
 80014d6:	601a      	str	r2, [r3, #0]
		return 3;
 80014d8:	2303      	movs	r3, #3
 80014da:	e004      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <UserInterface+0x64>)
 80014de:	2201      	movs	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]
		return 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e7ff      	b.n	80014e6 <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000000 	.word	0x20000000

080014f0 <initFFT>:
uint32_t maxIndex; /* Index in Output array where max value is */

float nyquistFrequency= 0.5*SAMPLE_RATE;
float hertzPerBin = 500.0/((float)FFT_SIZE/2);

void initFFT() {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	arm_cfft_radix4_init_f32(&S, FFT_SIZE, 0, 1);
 80014f4:	2301      	movs	r3, #1
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014fc:	4802      	ldr	r0, [pc, #8]	; (8001508 <initFFT+0x18>)
 80014fe:	f00a ff05 	bl	800c30c <arm_cfft_radix4_init_f32>
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200002e4 	.word	0x200002e4

0800150c <createFFTBuffer>:


void createFFTBuffer(uint32_t *_ADCBuffer) {
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	ADCBuffer = _ADCBuffer;
 8001514:	4a1b      	ldr	r2, [pc, #108]	; (8001584 <createFFTBuffer+0x78>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6013      	str	r3, [r2, #0]
	static uint16_t i;

	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 800151a:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <createFFTBuffer+0x7c>)
 800151c:	2200      	movs	r2, #0
 800151e:	801a      	strh	r2, [r3, #0]
 8001520:	e024      	b.n	800156c <createFFTBuffer+0x60>
		// set real to be the buffer value centred about 0
		Input[i] = ((float32_t)ADCBuffer[i])/4096.0; //  - 2048.0
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <createFFTBuffer+0x78>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	4b18      	ldr	r3, [pc, #96]	; (8001588 <createFFTBuffer+0x7c>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	ee07 3a90 	vmov	s15, r3
 8001534:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <createFFTBuffer+0x7c>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	eddf 6a13 	vldr	s13, [pc, #76]	; 800158c <createFFTBuffer+0x80>
 8001540:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001544:	4a12      	ldr	r2, [pc, #72]	; (8001590 <createFFTBuffer+0x84>)
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	edc3 7a00 	vstr	s15, [r3]

		// set the imaginary part to 0
		Input[i+1] = 0;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <createFFTBuffer+0x7c>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	3301      	adds	r3, #1
 8001554:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <createFFTBuffer+0x84>)
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <createFFTBuffer+0x7c>)
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	3302      	adds	r3, #2
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <createFFTBuffer+0x7c>)
 800156a:	801a      	strh	r2, [r3, #0]
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <createFFTBuffer+0x7c>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001574:	d3d5      	bcc.n	8001522 <createFFTBuffer+0x16>
	}
	return;
 8001576:	bf00      	nop
}
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	200006f8 	.word	0x200006f8
 8001588:	20000254 	.word	0x20000254
 800158c:	45800000 	.word	0x45800000
 8001590:	20000700 	.word	0x20000700

08001594 <getMaxHertz>:

void getMaxHertz(float *hertz) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	// calculate the fft of the buffer
	/* Process the data through the CFFT/CIFFT module */
	arm_cfft_radix4_f32(&S, &Input);
 800159c:	4912      	ldr	r1, [pc, #72]	; (80015e8 <getMaxHertz+0x54>)
 800159e:	4813      	ldr	r0, [pc, #76]	; (80015ec <getMaxHertz+0x58>)
 80015a0:	f00b fabc 	bl	800cb1c <arm_cfft_radix4_f32>
	/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
	arm_cmplx_mag_f32(&Input, &Output, FFT_SIZE);
 80015a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015a8:	4911      	ldr	r1, [pc, #68]	; (80015f0 <getMaxHertz+0x5c>)
 80015aa:	480f      	ldr	r0, [pc, #60]	; (80015e8 <getMaxHertz+0x54>)
 80015ac:	f00b fad6 	bl	800cb5c <arm_cmplx_mag_f32>
	// Remove the DC offset
	Output[0] = 0;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <getMaxHertz+0x5c>)
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
	/* Calculates maxValue and returns corresponding value */
	arm_max_f32(&Output, FFT_SIZE / 2, &maxValue, &maxIndex);
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <getMaxHertz+0x60>)
 80015ba:	4a0f      	ldr	r2, [pc, #60]	; (80015f8 <getMaxHertz+0x64>)
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	480c      	ldr	r0, [pc, #48]	; (80015f0 <getMaxHertz+0x5c>)
 80015c0:	f00a fe3c 	bl	800c23c <arm_max_f32>
	// find the max frequency
	*hertz = hertzPerBin * (float32_t)maxIndex;
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <getMaxHertz+0x60>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <getMaxHertz+0x68>)
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	edc3 7a00 	vstr	s15, [r3]
	return;
 80015e0:	bf00      	nop
}
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000700 	.word	0x20000700
 80015ec:	200002e4 	.word	0x200002e4
 80015f0:	200002f8 	.word	0x200002f8
 80015f4:	200006fc 	.word	0x200006fc
 80015f8:	200002e0 	.word	0x200002e0
 80015fc:	20000004 	.word	0x20000004

08001600 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 8001608:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <addToDoubleBuffer+0x88>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d006      	beq.n	8001624 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 8001616:	4b1d      	ldr	r3, [pc, #116]	; (800168c <addToDoubleBuffer+0x8c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	491d      	ldr	r1, [pc, #116]	; (8001690 <addToDoubleBuffer+0x90>)
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001622:	e005      	b.n	8001630 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 8001624:	4b19      	ldr	r3, [pc, #100]	; (800168c <addToDoubleBuffer+0x8c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	491a      	ldr	r1, [pc, #104]	; (8001694 <addToDoubleBuffer+0x94>)
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 8001630:	4b16      	ldr	r3, [pc, #88]	; (800168c <addToDoubleBuffer+0x8c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	4a15      	ldr	r2, [pc, #84]	; (800168c <addToDoubleBuffer+0x8c>)
 8001638:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <addToDoubleBuffer+0x8c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001642:	dd1b      	ble.n	800167c <addToDoubleBuffer+0x7c>
		// reset the index to write from the start and change to the next buffer

		bufferIndex = 0;
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <addToDoubleBuffer+0x8c>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
		if (!bufferReading) {
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <addToDoubleBuffer+0x98>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	f083 0301 	eor.w	r3, r3, #1
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d011      	beq.n	800167c <addToDoubleBuffer+0x7c>
			// currently not reading from buffer so rewrite other buffer
			bufferReady = 1;
 8001658:	4b10      	ldr	r3, [pc, #64]	; (800169c <addToDoubleBuffer+0x9c>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
			activeBuffer = !activeBuffer;
 800165e:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <addToDoubleBuffer+0x88>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	bf14      	ite	ne
 8001666:	2301      	movne	r3, #1
 8001668:	2300      	moveq	r3, #0
 800166a:	b2db      	uxtb	r3, r3
 800166c:	f083 0301 	eor.w	r3, r3, #1
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <addToDoubleBuffer+0x88>)
 800167a:	701a      	strb	r2, [r3, #0]
		}

	}
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	2000025c 	.word	0x2000025c
 800168c:	20000260 	.word	0x20000260
 8001690:	20002d44 	.word	0x20002d44
 8001694:	20000f40 	.word	0x20000f40
 8001698:	2000025e 	.word	0x2000025e
 800169c:	2000025d 	.word	0x2000025d

080016a0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80016a4:	2104      	movs	r1, #4
 80016a6:	480a      	ldr	r0, [pc, #40]	; (80016d0 <TIM4_IRQHandler+0x30>)
 80016a8:	f003 fdcc 	bl	8005244 <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 80016ac:	f7ff fbf8 	bl	8000ea0 <readADC>
 80016b0:	4602      	mov	r2, r0
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <TIM4_IRQHandler+0x34>)
 80016b4:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 80016b6:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <TIM4_IRQHandler+0x34>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffa0 	bl	8001600 <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <TIM4_IRQHandler+0x38>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f06f 0201 	mvn.w	r2, #1
 80016c8:	611a      	str	r2, [r3, #16]
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	48000400 	.word	0x48000400
 80016d4:	20000258 	.word	0x20000258
 80016d8:	200017c4 	.word	0x200017c4

080016dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016dc:	b590      	push	{r4, r7, lr}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e2:	f001 fccd 	bl	8003080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e6:	f000 f877 	bl	80017d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ea:	f000 fa8d 	bl	8001c08 <MX_GPIO_Init>
  ADC_Init();
 80016ee:	f7ff fbf5 	bl	8000edc <ADC_Init>
  MX_LCD_Init();
 80016f2:	f000 f953 	bl	800199c <MX_LCD_Init>
  MX_QUADSPI_Init();
 80016f6:	f000 f989 	bl	8001a0c <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80016fa:	f000 f9ad 	bl	8001a58 <MX_SAI1_Init>
  MX_USB_HOST_Init();
 80016fe:	f00a fae5 	bl	800bccc <MX_USB_HOST_Init>
  //MX_ADC1_Init();
  MX_TIM4_Init();
 8001702:	f000 f913 	bl	800192c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001706:	f000 fa4f 	bl	8001ba8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


	BSP_LCD_GLASS_Init();
 800170a:	f000 ff41 	bl	8002590 <BSP_LCD_GLASS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	float hertz = 0;
 800170e:	f04f 0300 	mov.w	r3, #0
 8001712:	603b      	str	r3, [r7, #0]

	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	initFFT();
 8001714:	f7ff feec 	bl	80014f0 <initFFT>

	long start_tick, duration;

	while (1) {
		TransmitValues(0x5,0x5);
 8001718:	2105      	movs	r1, #5
 800171a:	2005      	movs	r0, #5
 800171c:	f000 f83c 	bl	8001798 <TransmitValues>

		/* USER CODE END WHILE */
		start_tick = HAL_GetTick();
 8001720:	f001 fd1a 	bl	8003158 <HAL_GetTick>
 8001724:	4603      	mov	r3, r0
 8001726:	607b      	str	r3, [r7, #4]

		//createData(&Input);


		if (bufferReady) {
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <main+0xa8>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d01b      	beq.n	8001768 <main+0x8c>
			//hertz = getPeakFrequency();
			// set the buffer ready flag to false
			bufferReady = 0;
 8001730:	4b14      	ldr	r3, [pc, #80]	; (8001784 <main+0xa8>)
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]


			// create float buffer from adc buffer
			// this will then be passed into the fft
			bufferReading = 1;
 8001736:	4b14      	ldr	r3, [pc, #80]	; (8001788 <main+0xac>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
			if (activeBuffer) {
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <main+0xb0>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <main+0x70>
				createFFTBuffer(&ADCBuffer0);
 8001744:	4812      	ldr	r0, [pc, #72]	; (8001790 <main+0xb4>)
 8001746:	f7ff fee1 	bl	800150c <createFFTBuffer>
 800174a:	e002      	b.n	8001752 <main+0x76>
			} else {
				createFFTBuffer(&ADCBuffer1);
 800174c:	4811      	ldr	r0, [pc, #68]	; (8001794 <main+0xb8>)
 800174e:	f7ff fedd 	bl	800150c <createFFTBuffer>
			}
			bufferReading = 0;
 8001752:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <main+0xac>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
			}

			// calculate the fft of the buffer

			/* Process the data through the CFFT/CIFFT module */
			getMaxHertz(&hertz);
 8001758:	463b      	mov	r3, r7
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff ff1a 	bl	8001594 <getMaxHertz>
				transmitOutputBuffer();
			}

			if (TRANSMIT_BDC_VALUES) {
				// send value to display board
				TransmitValues(0xd,0xc);
 8001760:	210c      	movs	r1, #12
 8001762:	200d      	movs	r0, #13
 8001764:	f000 f818 	bl	8001798 <TransmitValues>

			}

		}

		UserInterface();
 8001768:	f7ff fe8e 	bl	8001488 <UserInterface>

		//duration = HAL_GetTick() - start_tick;
		ValueDisplay(hertz, 1);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fe96 	bl	80004a0 <__aeabi_f2d>
 8001774:	4603      	mov	r3, r0
 8001776:	460c      	mov	r4, r1
 8001778:	2001      	movs	r0, #1
 800177a:	ec44 3b10 	vmov	d0, r3, r4
 800177e:	f7ff fc2f 	bl	8000fe0 <ValueDisplay>
	while (1) {
 8001782:	e7c9      	b.n	8001718 <main+0x3c>
 8001784:	2000025d 	.word	0x2000025d
 8001788:	2000025e 	.word	0x2000025e
 800178c:	2000025c 	.word	0x2000025c
 8001790:	20002d44 	.word	0x20002d44
 8001794:	20000f40 	.word	0x20000f40

08001798 <TransmitValues>:
float ADCToVoltage(int ADCValue) {
	return 3.3 * (float) ADCValue / 4096.0;
}


void TransmitValues(uint8_t MSDigit, uint8_t LSDigit) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
	// send two 4-bit binary coded decimal numbers with the most
	//significant BCD digit being transmitted in the most significant bits of the serial data.
	uint8_t sendValue = (MSDigit << 4)|LSDigit;
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	011b      	lsls	r3, r3, #4
 80017ac:	b25a      	sxtb	r2, r3
 80017ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, &sendValue, sizeof(sendValue), HAL_MAX_DELAY); //HAL_MAX_DELAY
 80017ba:	f107 010f 	add.w	r1, r7, #15
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	2201      	movs	r2, #1
 80017c4:	4803      	ldr	r0, [pc, #12]	; (80017d4 <TransmitValues+0x3c>)
 80017c6:	f007 ff0d 	bl	80095e4 <HAL_UART_Transmit>
}
 80017ca:	bf00      	nop
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20001804 	.word	0x20001804

080017d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b0b8      	sub	sp, #224	; 0xe0
 80017dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017de:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017e2:	2244      	movs	r2, #68	; 0x44
 80017e4:	2100      	movs	r1, #0
 80017e6:	4618      	mov	r0, r3
 80017e8:	f00b fb55 	bl	800ce96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017ec:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017fc:	463b      	mov	r3, r7
 80017fe:	2288      	movs	r2, #136	; 0x88
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f00b fb47 	bl	800ce96 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001808:	f005 fb04 	bl	8006e14 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800180c:	4b44      	ldr	r3, [pc, #272]	; (8001920 <SystemClock_Config+0x148>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001812:	4a43      	ldr	r2, [pc, #268]	; (8001920 <SystemClock_Config+0x148>)
 8001814:	f023 0318 	bic.w	r3, r3, #24
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 800181c:	231c      	movs	r3, #28
 800181e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001822:	2301      	movs	r3, #1
 8001824:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001828:	2301      	movs	r3, #1
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800182e:	2301      	movs	r3, #1
 8001830:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800183a:	2360      	movs	r3, #96	; 0x60
 800183c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001840:	2302      	movs	r3, #2
 8001842:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001846:	2301      	movs	r3, #1
 8001848:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800184c:	2301      	movs	r3, #1
 800184e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001852:	2314      	movs	r3, #20
 8001854:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001858:	2307      	movs	r3, #7
 800185a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800185e:	2302      	movs	r3, #2
 8001860:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001864:	2302      	movs	r3, #2
 8001866:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800186e:	4618      	mov	r0, r3
 8001870:	f005 fc1c 	bl	80070ac <HAL_RCC_OscConfig>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800187a:	f000 fb41 	bl	8001f00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187e:	230f      	movs	r3, #15
 8001880:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001884:	2303      	movs	r3, #3
 8001886:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001890:	2300      	movs	r3, #0
 8001892:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001896:	2300      	movs	r3, #0
 8001898:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800189c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80018a0:	2101      	movs	r1, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f005 ffb2 	bl	800780c <HAL_RCC_ClockConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80018ae:	f000 fb27 	bl	8001f00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 80018b2:	4b1c      	ldr	r3, [pc, #112]	; (8001924 <SystemClock_Config+0x14c>)
 80018b4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018b6:	2300      	movs	r3, #0
 80018b8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80018be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018c2:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80018cc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80018d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80018d2:	2301      	movs	r3, #1
 80018d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80018d6:	2301      	movs	r3, #1
 80018d8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80018da:	2318      	movs	r3, #24
 80018dc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80018de:	2307      	movs	r3, #7
 80018e0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80018e2:	2302      	movs	r3, #2
 80018e4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <SystemClock_Config+0x150>)
 80018ec:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ee:	463b      	mov	r3, r7
 80018f0:	4618      	mov	r0, r3
 80018f2:	f006 f98f 	bl	8007c14 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <SystemClock_Config+0x128>
  {
    Error_Handler();
 80018fc:	f000 fb00 	bl	8001f00 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001900:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001904:	f005 faa4 	bl	8006e50 <HAL_PWREx_ControlVoltageScaling>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <SystemClock_Config+0x13a>
  {
    Error_Handler();
 800190e:	f000 faf7 	bl	8001f00 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001912:	f007 f8dd 	bl	8008ad0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001916:	bf00      	nop
 8001918:	37e0      	adds	r7, #224	; 0xe0
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	00026801 	.word	0x00026801
 8001928:	01110000 	.word	0x01110000

0800192c <MX_TIM4_Init>:

static void MX_TIM4_Init(void) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 8001932:	4b17      	ldr	r3, [pc, #92]	; (8001990 <MX_TIM4_Init+0x64>)
 8001934:	4a17      	ldr	r2, [pc, #92]	; (8001994 <MX_TIM4_Init+0x68>)
 8001936:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001938:	4b15      	ldr	r3, [pc, #84]	; (8001990 <MX_TIM4_Init+0x64>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 800193e:	4b14      	ldr	r3, [pc, #80]	; (8001990 <MX_TIM4_Init+0x64>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1; // should be 1 for normal operation
 8001944:	4b12      	ldr	r3, [pc, #72]	; (8001990 <MX_TIM4_Init+0x64>)
 8001946:	2201      	movs	r2, #1
 8001948:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000 / 0.8018; // 4Mhz/SAMPLING_RATE = 4000000/1000
 800194a:	4b11      	ldr	r3, [pc, #68]	; (8001990 <MX_TIM4_Init+0x64>)
 800194c:	f241 327c 	movw	r2, #4988	; 0x137c
 8001950:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <MX_TIM4_Init+0x6c>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001956:	4a10      	ldr	r2, [pc, #64]	; (8001998 <MX_TIM4_Init+0x6c>)
 8001958:	f043 0304 	orr.w	r3, r3, #4
 800195c:	6593      	str	r3, [r2, #88]	; 0x58
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <MX_TIM4_Init+0x6c>)
 8001960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001962:	f003 0304 	and.w	r3, r3, #4
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 800196a:	4809      	ldr	r0, [pc, #36]	; (8001990 <MX_TIM4_Init+0x64>)
 800196c:	f007 fcfc 	bl	8009368 <HAL_TIM_Base_Init>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001970:	2200      	movs	r2, #0
 8001972:	2107      	movs	r1, #7
 8001974:	201e      	movs	r0, #30
 8001976:	f003 fa56 	bl	8004e26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800197a:	201e      	movs	r0, #30
 800197c:	f003 fa6f 	bl	8004e5e <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001980:	4803      	ldr	r0, [pc, #12]	; (8001990 <MX_TIM4_Init+0x64>)
 8001982:	f007 fd1d 	bl	80093c0 <HAL_TIM_Base_Start_IT>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200017c4 	.word	0x200017c4
 8001994:	40000800 	.word	0x40000800
 8001998:	40021000 	.word	0x40021000

0800199c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80019a0:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <MX_LCD_Init+0x68>)
 80019a2:	4a19      	ldr	r2, [pc, #100]	; (8001a08 <MX_LCD_Init+0x6c>)
 80019a4:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <MX_LCD_Init+0x68>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80019ac:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <MX_LCD_Init+0x68>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80019b2:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <MX_LCD_Init+0x68>)
 80019b4:	220c      	movs	r2, #12
 80019b6:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <MX_LCD_Init+0x68>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <MX_LCD_Init+0x68>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <MX_LCD_Init+0x68>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <MX_LCD_Init+0x68>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80019d0:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <MX_LCD_Init+0x68>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80019d6:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <MX_LCD_Init+0x68>)
 80019d8:	2200      	movs	r2, #0
 80019da:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <MX_LCD_Init+0x68>)
 80019de:	2200      	movs	r2, #0
 80019e0:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80019e2:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <MX_LCD_Init+0x68>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80019e8:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <MX_LCD_Init+0x68>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80019ee:	4805      	ldr	r0, [pc, #20]	; (8001a04 <MX_LCD_Init+0x68>)
 80019f0:	f005 f844 	bl	8006a7c <HAL_LCD_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80019fa:	f000 fa81 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20001884 	.word	0x20001884
 8001a08:	40002400 	.word	0x40002400

08001a0c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a12:	4a10      	ldr	r2, [pc, #64]	; (8001a54 <MX_QUADSPI_Init+0x48>)
 8001a14:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a18:	22ff      	movs	r2, #255	; 0xff
 8001a1a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001a3a:	4805      	ldr	r0, [pc, #20]	; (8001a50 <MX_QUADSPI_Init+0x44>)
 8001a3c:	f005 fa6e 	bl	8006f1c <HAL_QSPI_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001a46:	f000 fa5b 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20003544 	.word	0x20003544
 8001a54:	a0001000 	.word	0xa0001000

08001a58 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001a5c:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a5e:	4a4e      	ldr	r2, [pc, #312]	; (8001b98 <MX_SAI1_Init+0x140>)
 8001a60:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001a62:	4b4c      	ldr	r3, [pc, #304]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001a68:	4b4a      	ldr	r3, [pc, #296]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8001a6e:	4b49      	ldr	r3, [pc, #292]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a70:	2240      	movs	r2, #64	; 0x40
 8001a72:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001a74:	4b47      	ldr	r3, [pc, #284]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001a7a:	4b46      	ldr	r3, [pc, #280]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001a80:	4b44      	ldr	r3, [pc, #272]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001a86:	4b43      	ldr	r3, [pc, #268]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001a8c:	4b41      	ldr	r3, [pc, #260]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001a92:	4b40      	ldr	r3, [pc, #256]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001a98:	4b3e      	ldr	r3, [pc, #248]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001a9a:	4a40      	ldr	r2, [pc, #256]	; (8001b9c <MX_SAI1_Init+0x144>)
 8001a9c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001a9e:	4b3d      	ldr	r3, [pc, #244]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001aa4:	4b3b      	ldr	r3, [pc, #236]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001aaa:	4b3a      	ldr	r3, [pc, #232]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001ab0:	4b38      	ldr	r3, [pc, #224]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8001ab6:	4b37      	ldr	r3, [pc, #220]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ab8:	2208      	movs	r2, #8
 8001aba:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001abc:	4b35      	ldr	r3, [pc, #212]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001ac2:	4b34      	ldr	r3, [pc, #208]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001ac8:	4b32      	ldr	r3, [pc, #200]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001ace:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001ad4:	4b2f      	ldr	r3, [pc, #188]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001ada:	4b2e      	ldr	r3, [pc, #184]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001ae0:	4b2c      	ldr	r3, [pc, #176]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001ae6:	4b2b      	ldr	r3, [pc, #172]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001aec:	4829      	ldr	r0, [pc, #164]	; (8001b94 <MX_SAI1_Init+0x13c>)
 8001aee:	f007 faa1 	bl	8009034 <HAL_SAI_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8001af8:	f000 fa02 	bl	8001f00 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001afc:	4b28      	ldr	r3, [pc, #160]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001afe:	4a29      	ldr	r2, [pc, #164]	; (8001ba4 <MX_SAI1_Init+0x14c>)
 8001b00:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001b02:	4b27      	ldr	r3, [pc, #156]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001b08:	4b25      	ldr	r3, [pc, #148]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001b0e:	4b24      	ldr	r3, [pc, #144]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b10:	2240      	movs	r2, #64	; 0x40
 8001b12:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001b14:	4b22      	ldr	r3, [pc, #136]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001b20:	4b1f      	ldr	r3, [pc, #124]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001b26:	4b1e      	ldr	r3, [pc, #120]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001b4a:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b4c:	2208      	movs	r2, #8
 8001b4e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001b50:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001b5c:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001b68:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001b74:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001b80:	4807      	ldr	r0, [pc, #28]	; (8001ba0 <MX_SAI1_Init+0x148>)
 8001b82:	f007 fa57 	bl	8009034 <HAL_SAI_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001b8c:	f000 f9b8 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20002cc0 	.word	0x20002cc0
 8001b98:	40015404 	.word	0x40015404
 8001b9c:	0002ee00 	.word	0x0002ee00
 8001ba0:	20001740 	.word	0x20001740
 8001ba4:	40015424 	.word	0x40015424

08001ba8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bae:	4a15      	ldr	r2, [pc, #84]	; (8001c04 <MX_USART1_UART_Init+0x5c>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001bb2:	4b13      	ldr	r3, [pc, #76]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bb4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001bb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b11      	ldr	r3, [pc, #68]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bde:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bea:	4805      	ldr	r0, [pc, #20]	; (8001c00 <MX_USART1_UART_Init+0x58>)
 8001bec:	f007 fcac 	bl	8009548 <HAL_UART_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001bf6:	f000 f983 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20001804 	.word	0x20001804
 8001c04:	40013800 	.word	0x40013800

08001c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08c      	sub	sp, #48	; 0x30
 8001c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c1e:	4bb2      	ldr	r3, [pc, #712]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c22:	4ab1      	ldr	r2, [pc, #708]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c24:	f043 0310 	orr.w	r3, r3, #16
 8001c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2a:	4baf      	ldr	r3, [pc, #700]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	61bb      	str	r3, [r7, #24]
 8001c34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c36:	4bac      	ldr	r3, [pc, #688]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3a:	4aab      	ldr	r2, [pc, #684]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c3c:	f043 0304 	orr.w	r3, r3, #4
 8001c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c42:	4ba9      	ldr	r3, [pc, #676]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c46:	f003 0304 	and.w	r3, r3, #4
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c4e:	4ba6      	ldr	r3, [pc, #664]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c52:	4aa5      	ldr	r2, [pc, #660]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5a:	4ba3      	ldr	r3, [pc, #652]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	4ba0      	ldr	r3, [pc, #640]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6a:	4a9f      	ldr	r2, [pc, #636]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c72:	4b9d      	ldr	r3, [pc, #628]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	4b9a      	ldr	r3, [pc, #616]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c82:	4a99      	ldr	r2, [pc, #612]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c8a:	4b97      	ldr	r3, [pc, #604]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c96:	4b94      	ldr	r3, [pc, #592]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9a:	4a93      	ldr	r2, [pc, #588]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001c9c:	f043 0308 	orr.w	r3, r3, #8
 8001ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ca2:	4b91      	ldr	r3, [pc, #580]	; (8001ee8 <MX_GPIO_Init+0x2e0>)
 8001ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f240 1109 	movw	r1, #265	; 0x109
 8001cb4:	488d      	ldr	r0, [pc, #564]	; (8001eec <MX_GPIO_Init+0x2e4>)
 8001cb6:	f003 faad 	bl	8005214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	210d      	movs	r1, #13
 8001cbe:	488c      	ldr	r0, [pc, #560]	; (8001ef0 <MX_GPIO_Init+0x2e8>)
 8001cc0:	f003 faa8 	bl	8005214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cca:	488a      	ldr	r0, [pc, #552]	; (8001ef4 <MX_GPIO_Init+0x2ec>)
 8001ccc:	f003 faa2 	bl	8005214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cd6:	4887      	ldr	r0, [pc, #540]	; (8001ef4 <MX_GPIO_Init+0x2ec>)
 8001cd8:	f003 fa9c 	bl	8005214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2180      	movs	r1, #128	; 0x80
 8001ce0:	4885      	ldr	r0, [pc, #532]	; (8001ef8 <MX_GPIO_Init+0x2f0>)
 8001ce2:	f003 fa97 	bl	8005214 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cea:	2303      	movs	r3, #3
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf6:	f107 031c 	add.w	r3, r7, #28
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d00:	f003 f8c8 	bl	8004e94 <HAL_GPIO_Init>


  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001d04:	2308      	movs	r3, #8
 8001d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d10:	2302      	movs	r3, #2
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4874      	ldr	r0, [pc, #464]	; (8001eec <MX_GPIO_Init+0x2e4>)
 8001d1c:	f003 f8ba 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001d20:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d26:	4b75      	ldr	r3, [pc, #468]	; (8001efc <MX_GPIO_Init+0x2f4>)
 8001d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2e:	f107 031c 	add.w	r3, r7, #28
 8001d32:	4619      	mov	r1, r3
 8001d34:	486f      	ldr	r0, [pc, #444]	; (8001ef4 <MX_GPIO_Init+0x2ec>)
 8001d36:	f003 f8ad 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001d3a:	2307      	movs	r3, #7
 8001d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d46:	f107 031c 	add.w	r3, r7, #28
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4869      	ldr	r0, [pc, #420]	; (8001ef4 <MX_GPIO_Init+0x2ec>)
 8001d4e:	f003 f8a1 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001d52:	232e      	movs	r3, #46	; 0x2e
 8001d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5e:	f107 031c 	add.w	r3, r7, #28
 8001d62:	4619      	mov	r1, r3
 8001d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d68:	f003 f894 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001d6c:	2310      	movs	r3, #16
 8001d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d70:	4b62      	ldr	r3, [pc, #392]	; (8001efc <MX_GPIO_Init+0x2f4>)
 8001d72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d82:	f003 f887 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001d86:	2309      	movs	r3, #9
 8001d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 031c 	add.w	r3, r7, #28
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4854      	ldr	r0, [pc, #336]	; (8001ef0 <MX_GPIO_Init+0x2e8>)
 8001d9e:	f003 f879 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001da2:	2304      	movs	r3, #4
 8001da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001daa:	2301      	movs	r3, #1
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001db2:	f107 031c 	add.w	r3, r7, #28
 8001db6:	4619      	mov	r1, r3
 8001db8:	484d      	ldr	r0, [pc, #308]	; (8001ef0 <MX_GPIO_Init+0x2e8>)
 8001dba:	f003 f86b 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001dd0:	f107 031c 	add.w	r3, r7, #28
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4845      	ldr	r0, [pc, #276]	; (8001eec <MX_GPIO_Init+0x2e4>)
 8001dd8:	f003 f85c 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001ddc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de2:	2312      	movs	r3, #18
 8001de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de6:	2301      	movs	r3, #1
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dea:	2303      	movs	r3, #3
 8001dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dee:	2304      	movs	r3, #4
 8001df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4619      	mov	r1, r3
 8001df8:	483d      	ldr	r0, [pc, #244]	; (8001ef0 <MX_GPIO_Init+0x2e8>)
 8001dfa:	f003 f84b 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001dfe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e04:	2301      	movs	r3, #1
 8001e06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e10:	f107 031c 	add.w	r3, r7, #28
 8001e14:	4619      	mov	r1, r3
 8001e16:	4837      	ldr	r0, [pc, #220]	; (8001ef4 <MX_GPIO_Init+0x2ec>)
 8001e18:	f003 f83c 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001e1c:	2305      	movs	r3, #5
 8001e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e20:	4b36      	ldr	r3, [pc, #216]	; (8001efc <MX_GPIO_Init+0x2f4>)
 8001e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4832      	ldr	r0, [pc, #200]	; (8001ef8 <MX_GPIO_Init+0x2f0>)
 8001e30:	f003 f830 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001e34:	231a      	movs	r3, #26
 8001e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e44:	2305      	movs	r3, #5
 8001e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	482a      	ldr	r0, [pc, #168]	; (8001ef8 <MX_GPIO_Init+0x2f0>)
 8001e50:	f003 f820 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e54:	2360      	movs	r3, #96	; 0x60
 8001e56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e64:	2307      	movs	r3, #7
 8001e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e68:	f107 031c 	add.w	r3, r7, #28
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4822      	ldr	r0, [pc, #136]	; (8001ef8 <MX_GPIO_Init+0x2f0>)
 8001e70:	f003 f810 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001e74:	2380      	movs	r3, #128	; 0x80
 8001e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001e84:	f107 031c 	add.w	r3, r7, #28
 8001e88:	4619      	mov	r1, r3
 8001e8a:	481b      	ldr	r0, [pc, #108]	; (8001ef8 <MX_GPIO_Init+0x2f0>)
 8001e8c:	f003 f802 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001e90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e96:	4b19      	ldr	r3, [pc, #100]	; (8001efc <MX_GPIO_Init+0x2f4>)
 8001e98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001e9e:	f107 031c 	add.w	r3, r7, #28
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4812      	ldr	r0, [pc, #72]	; (8001ef0 <MX_GPIO_Init+0x2e8>)
 8001ea6:	f002 fff5 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	480a      	ldr	r0, [pc, #40]	; (8001eec <MX_GPIO_Init+0x2e4>)
 8001ec2:	f002 ffe7 	bl	8004e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <MX_GPIO_Init+0x2f4>)
 8001ecc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001ed2:	f107 031c 	add.w	r3, r7, #28
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4804      	ldr	r0, [pc, #16]	; (8001eec <MX_GPIO_Init+0x2e4>)
 8001eda:	f002 ffdb 	bl	8004e94 <HAL_GPIO_Init>

}
 8001ede:	bf00      	nop
 8001ee0:	3730      	adds	r7, #48	; 0x30
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	48001000 	.word	0x48001000
 8001ef0:	48000400 	.word	0x48000400
 8001ef4:	48000800 	.word	0x48000800
 8001ef8:	48000c00 	.word	0x48000c00
 8001efc:	10120000 	.word	0x10120000

08001f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
	...

08001f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f16:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <HAL_MspInit+0x44>)
 8001f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f1a:	4a0e      	ldr	r2, [pc, #56]	; (8001f54 <HAL_MspInit+0x44>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6613      	str	r3, [r2, #96]	; 0x60
 8001f22:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <HAL_MspInit+0x44>)
 8001f24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	607b      	str	r3, [r7, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_MspInit+0x44>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f32:	4a08      	ldr	r2, [pc, #32]	; (8001f54 <HAL_MspInit+0x44>)
 8001f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f38:	6593      	str	r3, [r2, #88]	; 0x58
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <HAL_MspInit+0x44>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40021000 	.word	0x40021000

08001f58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	; (800200c <HAL_ADC_MspInit+0xb4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d144      	bne.n	8002004 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f7a:	4b25      	ldr	r3, [pc, #148]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7e:	4a24      	ldr	r2, [pc, #144]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001f80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f86:	4b22      	ldr	r3, [pc, #136]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	4b1f      	ldr	r3, [pc, #124]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f96:	4a1e      	ldr	r2, [pc, #120]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9e:	4b1c      	ldr	r3, [pc, #112]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001faa:	4b19      	ldr	r3, [pc, #100]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fae:	4a18      	ldr	r2, [pc, #96]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001fb0:	f043 0302 	orr.w	r3, r3, #2
 8001fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fb6:	4b16      	ldr	r3, [pc, #88]	; (8002010 <HAL_ADC_MspInit+0xb8>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fc6:	230b      	movs	r3, #11
 8001fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd8:	f002 ff5c 	bl	8004e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fe0:	230b      	movs	r3, #11
 8001fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4809      	ldr	r0, [pc, #36]	; (8002014 <HAL_ADC_MspInit+0xbc>)
 8001ff0:	f002 ff50 	bl	8004e94 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2012      	movs	r0, #18
 8001ffa:	f002 ff14 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001ffe:	2012      	movs	r0, #18
 8002000:	f002 ff2d 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002004:	bf00      	nop
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	50040000 	.word	0x50040000
 8002010:	40021000 	.word	0x40021000
 8002014:	48000400 	.word	0x48000400

08002018 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08c      	sub	sp, #48	; 0x30
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a44      	ldr	r2, [pc, #272]	; (8002148 <HAL_LCD_MspInit+0x130>)
 8002036:	4293      	cmp	r3, r2
 8002038:	f040 8081 	bne.w	800213e <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800203c:	4b43      	ldr	r3, [pc, #268]	; (800214c <HAL_LCD_MspInit+0x134>)
 800203e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002040:	4a42      	ldr	r2, [pc, #264]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002042:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002046:	6593      	str	r3, [r2, #88]	; 0x58
 8002048:	4b40      	ldr	r3, [pc, #256]	; (800214c <HAL_LCD_MspInit+0x134>)
 800204a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002054:	4b3d      	ldr	r3, [pc, #244]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002058:	4a3c      	ldr	r2, [pc, #240]	; (800214c <HAL_LCD_MspInit+0x134>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002060:	4b3a      	ldr	r3, [pc, #232]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206c:	4b37      	ldr	r3, [pc, #220]	; (800214c <HAL_LCD_MspInit+0x134>)
 800206e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002070:	4a36      	ldr	r2, [pc, #216]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002078:	4b34      	ldr	r3, [pc, #208]	; (800214c <HAL_LCD_MspInit+0x134>)
 800207a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002084:	4b31      	ldr	r3, [pc, #196]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002088:	4a30      	ldr	r2, [pc, #192]	; (800214c <HAL_LCD_MspInit+0x134>)
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002090:	4b2e      	ldr	r3, [pc, #184]	; (800214c <HAL_LCD_MspInit+0x134>)
 8002092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800209c:	4b2b      	ldr	r3, [pc, #172]	; (800214c <HAL_LCD_MspInit+0x134>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a0:	4a2a      	ldr	r2, [pc, #168]	; (800214c <HAL_LCD_MspInit+0x134>)
 80020a2:	f043 0308 	orr.w	r3, r3, #8
 80020a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020a8:	4b28      	ldr	r3, [pc, #160]	; (800214c <HAL_LCD_MspInit+0x134>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 80020b4:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80020b8:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020c6:	230b      	movs	r3, #11
 80020c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	4619      	mov	r1, r3
 80020d0:	481f      	ldr	r0, [pc, #124]	; (8002150 <HAL_LCD_MspInit+0x138>)
 80020d2:	f002 fedf 	bl	8004e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 80020d6:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80020da:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020e8:	230b      	movs	r3, #11
 80020ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	f107 031c 	add.w	r3, r7, #28
 80020f0:	4619      	mov	r1, r3
 80020f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f6:	f002 fecd 	bl	8004e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 80020fa:	f24f 2330 	movw	r3, #62000	; 0xf230
 80020fe:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002100:	2302      	movs	r3, #2
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2300      	movs	r3, #0
 800210a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800210c:	230b      	movs	r3, #11
 800210e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002110:	f107 031c 	add.w	r3, r7, #28
 8002114:	4619      	mov	r1, r3
 8002116:	480f      	ldr	r0, [pc, #60]	; (8002154 <HAL_LCD_MspInit+0x13c>)
 8002118:	f002 febc 	bl	8004e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 800211c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002120:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212a:	2300      	movs	r3, #0
 800212c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800212e:	230b      	movs	r3, #11
 8002130:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	4619      	mov	r1, r3
 8002138:	4807      	ldr	r0, [pc, #28]	; (8002158 <HAL_LCD_MspInit+0x140>)
 800213a:	f002 feab 	bl	8004e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800213e:	bf00      	nop
 8002140:	3730      	adds	r7, #48	; 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40002400 	.word	0x40002400
 800214c:	40021000 	.word	0x40021000
 8002150:	48000800 	.word	0x48000800
 8002154:	48000400 	.word	0x48000400
 8002158:	48000c00 	.word	0x48000c00

0800215c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	; 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a17      	ldr	r2, [pc, #92]	; (80021d8 <HAL_QSPI_MspInit+0x7c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d128      	bne.n	80021d0 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800217e:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 8002180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002182:	4a16      	ldr	r2, [pc, #88]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 8002184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002188:	6513      	str	r3, [r2, #80]	; 0x50
 800218a:	4b14      	ldr	r3, [pc, #80]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 800218c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800218e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002192:	613b      	str	r3, [r7, #16]
 8002194:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219a:	4a10      	ldr	r2, [pc, #64]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 800219c:	f043 0310 	orr.w	r3, r3, #16
 80021a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021a2:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <HAL_QSPI_MspInit+0x80>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 80021ae:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80021b2:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021bc:	2303      	movs	r3, #3
 80021be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80021c0:	230a      	movs	r3, #10
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	4805      	ldr	r0, [pc, #20]	; (80021e0 <HAL_QSPI_MspInit+0x84>)
 80021cc:	f002 fe62 	bl	8004e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	; 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	a0001000 	.word	0xa0001000
 80021dc:	40021000 	.word	0x40021000
 80021e0:	48001000 	.word	0x48001000

080021e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0d      	ldr	r2, [pc, #52]	; (8002228 <HAL_TIM_Base_MspInit+0x44>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d113      	bne.n	800221e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021f6:	4b0d      	ldr	r3, [pc, #52]	; (800222c <HAL_TIM_Base_MspInit+0x48>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	4a0c      	ldr	r2, [pc, #48]	; (800222c <HAL_TIM_Base_MspInit+0x48>)
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	6593      	str	r3, [r2, #88]	; 0x58
 8002202:	4b0a      	ldr	r3, [pc, #40]	; (800222c <HAL_TIM_Base_MspInit+0x48>)
 8002204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	201e      	movs	r0, #30
 8002214:	f002 fe07 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002218:	201e      	movs	r0, #30
 800221a:	f002 fe20 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40000800 	.word	0x40000800
 800222c:	40021000 	.word	0x40021000

08002230 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	; 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a17      	ldr	r2, [pc, #92]	; (80022ac <HAL_UART_MspInit+0x7c>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d127      	bne.n	80022a2 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002252:	4b17      	ldr	r3, [pc, #92]	; (80022b0 <HAL_UART_MspInit+0x80>)
 8002254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002256:	4a16      	ldr	r2, [pc, #88]	; (80022b0 <HAL_UART_MspInit+0x80>)
 8002258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800225c:	6613      	str	r3, [r2, #96]	; 0x60
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <HAL_UART_MspInit+0x80>)
 8002260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <HAL_UART_MspInit+0x80>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226e:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <HAL_UART_MspInit+0x80>)
 8002270:	f043 0302 	orr.w	r3, r3, #2
 8002274:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <HAL_UART_MspInit+0x80>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002282:	23c0      	movs	r3, #192	; 0xc0
 8002284:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002286:	2302      	movs	r3, #2
 8002288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228e:	2303      	movs	r3, #3
 8002290:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002292:	2307      	movs	r3, #7
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4619      	mov	r1, r3
 800229c:	4805      	ldr	r0, [pc, #20]	; (80022b4 <HAL_UART_MspInit+0x84>)
 800229e:	f002 fdf9 	bl	8004e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80022a2:	bf00      	nop
 80022a4:	3728      	adds	r7, #40	; 0x28
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40013800 	.word	0x40013800
 80022b0:	40021000 	.word	0x40021000
 80022b4:	48000400 	.word	0x48000400

080022b8 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b08a      	sub	sp, #40	; 0x28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a33      	ldr	r2, [pc, #204]	; (8002394 <HAL_SAI_MspInit+0xdc>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d135      	bne.n	8002336 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80022ca:	4b33      	ldr	r3, [pc, #204]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80022d2:	4b32      	ldr	r3, [pc, #200]	; (800239c <HAL_SAI_MspInit+0xe4>)
 80022d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d6:	4a31      	ldr	r2, [pc, #196]	; (800239c <HAL_SAI_MspInit+0xe4>)
 80022d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022dc:	6613      	str	r3, [r2, #96]	; 0x60
 80022de:	4b2f      	ldr	r3, [pc, #188]	; (800239c <HAL_SAI_MspInit+0xe4>)
 80022e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80022ea:	4b2b      	ldr	r3, [pc, #172]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	3301      	adds	r3, #1
 80022f0:	4a29      	ldr	r2, [pc, #164]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 80022f2:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80022f4:	2374      	movs	r3, #116	; 0x74
 80022f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f8:	2302      	movs	r3, #2
 80022fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002300:	2303      	movs	r3, #3
 8002302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002304:	230d      	movs	r3, #13
 8002306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	4619      	mov	r1, r3
 800230e:	4824      	ldr	r0, [pc, #144]	; (80023a0 <HAL_SAI_MspInit+0xe8>)
 8002310:	f002 fdc0 	bl	8004e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8002314:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002326:	230d      	movs	r3, #13
 8002328:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800232a:	f107 0314 	add.w	r3, r7, #20
 800232e:	4619      	mov	r1, r3
 8002330:	481b      	ldr	r0, [pc, #108]	; (80023a0 <HAL_SAI_MspInit+0xe8>)
 8002332:	f002 fdaf 	bl	8004e94 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a1a      	ldr	r2, [pc, #104]	; (80023a4 <HAL_SAI_MspInit+0xec>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d124      	bne.n	800238a <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002340:	4b15      	ldr	r3, [pc, #84]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d10b      	bne.n	8002360 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <HAL_SAI_MspInit+0xe4>)
 800234a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800234c:	4a13      	ldr	r2, [pc, #76]	; (800239c <HAL_SAI_MspInit+0xe4>)
 800234e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002352:	6613      	str	r3, [r2, #96]	; 0x60
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <HAL_SAI_MspInit+0xe4>)
 8002356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002360:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	3301      	adds	r3, #1
 8002366:	4a0c      	ldr	r2, [pc, #48]	; (8002398 <HAL_SAI_MspInit+0xe0>)
 8002368:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236e:	2302      	movs	r3, #2
 8002370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002376:	2303      	movs	r3, #3
 8002378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800237a:	230d      	movs	r3, #13
 800237c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	4619      	mov	r1, r3
 8002384:	4806      	ldr	r0, [pc, #24]	; (80023a0 <HAL_SAI_MspInit+0xe8>)
 8002386:	f002 fd85 	bl	8004e94 <HAL_GPIO_Init>

    }
}
 800238a:	bf00      	nop
 800238c:	3728      	adds	r7, #40	; 0x28
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40015404 	.word	0x40015404
 8002398:	20000264 	.word	0x20000264
 800239c:	40021000 	.word	0x40021000
 80023a0:	48001000 	.word	0x48001000
 80023a4:	40015424 	.word	0x40015424

080023a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <HardFault_Handler+0x4>

080023bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <MemManage_Handler+0x4>

080023c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c6:	e7fe      	b.n	80023c6 <BusFault_Handler+0x4>

080023c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <UsageFault_Handler+0x4>

080023ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023fc:	f000 fe9a 	bl	8003134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}

08002404 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002408:	4802      	ldr	r0, [pc, #8]	; (8002414 <ADC1_2_IRQHandler+0x10>)
 800240a:	f001 fc2b 	bl	8003c64 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	2000027c 	.word	0x2000027c

08002418 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800241c:	4802      	ldr	r0, [pc, #8]	; (8002428 <OTG_FS_IRQHandler+0x10>)
 800241e:	f003 f9ab 	bl	8005778 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	200039a4 	.word	0x200039a4

0800242c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002434:	4b11      	ldr	r3, [pc, #68]	; (800247c <_sbrk+0x50>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d102      	bne.n	8002442 <_sbrk+0x16>
		heap_end = &end;
 800243c:	4b0f      	ldr	r3, [pc, #60]	; (800247c <_sbrk+0x50>)
 800243e:	4a10      	ldr	r2, [pc, #64]	; (8002480 <_sbrk+0x54>)
 8002440:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002442:	4b0e      	ldr	r3, [pc, #56]	; (800247c <_sbrk+0x50>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002448:	4b0c      	ldr	r3, [pc, #48]	; (800247c <_sbrk+0x50>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	466a      	mov	r2, sp
 8002452:	4293      	cmp	r3, r2
 8002454:	d907      	bls.n	8002466 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002456:	f00a fcd9 	bl	800ce0c <__errno>
 800245a:	4602      	mov	r2, r0
 800245c:	230c      	movs	r3, #12
 800245e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002460:	f04f 33ff 	mov.w	r3, #4294967295
 8002464:	e006      	b.n	8002474 <_sbrk+0x48>
	}

	heap_end += incr;
 8002466:	4b05      	ldr	r3, [pc, #20]	; (800247c <_sbrk+0x50>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	4a03      	ldr	r2, [pc, #12]	; (800247c <_sbrk+0x50>)
 8002470:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002472:	68fb      	ldr	r3, [r7, #12]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000268 	.word	0x20000268
 8002480:	20003c70 	.word	0x20003c70

08002484 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002488:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <SystemInit+0x64>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248e:	4a16      	ldr	r2, [pc, #88]	; (80024e8 <SystemInit+0x64>)
 8002490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002498:	4b14      	ldr	r3, [pc, #80]	; (80024ec <SystemInit+0x68>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a13      	ldr	r2, [pc, #76]	; (80024ec <SystemInit+0x68>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <SystemInit+0x68>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80024aa:	4b10      	ldr	r3, [pc, #64]	; (80024ec <SystemInit+0x68>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a0f      	ldr	r2, [pc, #60]	; (80024ec <SystemInit+0x68>)
 80024b0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80024b4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80024b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <SystemInit+0x68>)
 80024bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024c0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <SystemInit+0x68>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <SystemInit+0x68>)
 80024c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80024ce:	4b07      	ldr	r3, [pc, #28]	; (80024ec <SystemInit+0x68>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024d4:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <SystemInit+0x64>)
 80024d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024da:	609a      	str	r2, [r3, #8]
#endif
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000ed00 	.word	0xe000ed00
 80024ec:	40021000 	.word	0x40021000

080024f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002528 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024f6:	e003      	b.n	8002500 <LoopCopyDataInit>

080024f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024f8:	4b0c      	ldr	r3, [pc, #48]	; (800252c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024fe:	3104      	adds	r1, #4

08002500 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002500:	480b      	ldr	r0, [pc, #44]	; (8002530 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002502:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002504:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002506:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002508:	d3f6      	bcc.n	80024f8 <CopyDataInit>
	ldr	r2, =_sbss
 800250a:	4a0b      	ldr	r2, [pc, #44]	; (8002538 <LoopForever+0x12>)
	b	LoopFillZerobss
 800250c:	e002      	b.n	8002514 <LoopFillZerobss>

0800250e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800250e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002510:	f842 3b04 	str.w	r3, [r2], #4

08002514 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002514:	4b09      	ldr	r3, [pc, #36]	; (800253c <LoopForever+0x16>)
	cmp	r2, r3
 8002516:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002518:	d3f9      	bcc.n	800250e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800251a:	f7ff ffb3 	bl	8002484 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800251e:	f00a fc7b 	bl	800ce18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002522:	f7ff f8db 	bl	80016dc <main>

08002526 <LoopForever>:

LoopForever:
    b LoopForever
 8002526:	e7fe      	b.n	8002526 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002528:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800252c:	08017510 	.word	0x08017510
	ldr	r0, =_sdata
 8002530:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002534:	2000021c 	.word	0x2000021c
	ldr	r2, =_sbss
 8002538:	2000021c 	.word	0x2000021c
	ldr	r3, = _ebss
 800253c:	20003c6c 	.word	0x20003c6c

08002540 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002540:	e7fe      	b.n	8002540 <ADC3_IRQHandler>
	...

08002544 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800254a:	2300      	movs	r3, #0
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e012      	b.n	8002576 <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	4a0d      	ldr	r2, [pc, #52]	; (8002588 <BSP_JOY_GetState+0x44>)
 8002554:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	4a0c      	ldr	r2, [pc, #48]	; (800258c <BSP_JOY_GetState+0x48>)
 800255c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002560:	4619      	mov	r1, r3
 8002562:	f002 fe3f 	bl	80051e4 <HAL_GPIO_ReadPin>
 8002566:	4603      	mov	r3, r0
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	e006      	b.n	800257e <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	3301      	adds	r3, #1
 8002574:	71fb      	strb	r3, [r7, #7]
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d9e9      	bls.n	8002550 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 800257c:	2305      	movs	r3, #5
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	2000000c 	.word	0x2000000c
 800258c:	0800ea7c 	.word	0x0800ea7c

08002590 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002594:	4b19      	ldr	r3, [pc, #100]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 8002596:	4a1a      	ldr	r2, [pc, #104]	; (8002600 <BSP_LCD_GLASS_Init+0x70>)
 8002598:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800259a:	4b18      	ldr	r3, [pc, #96]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 800259c:	2200      	movs	r2, #0
 800259e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80025a0:	4b16      	ldr	r3, [pc, #88]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025a2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80025a6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80025a8:	4b14      	ldr	r3, [pc, #80]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025aa:	220c      	movs	r2, #12
 80025ac:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80025ae:	4b13      	ldr	r3, [pc, #76]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025b0:	2240      	movs	r2, #64	; 0x40
 80025b2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80025ba:	4b10      	ldr	r3, [pc, #64]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025bc:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80025c0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80025c2:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025ca:	2240      	movs	r2, #64	; 0x40
 80025cc:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80025ce:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80025da:	4b08      	ldr	r3, [pc, #32]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025e0:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80025e8:	4804      	ldr	r0, [pc, #16]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025ea:	f000 f839 	bl	8002660 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80025ee:	4803      	ldr	r0, [pc, #12]	; (80025fc <BSP_LCD_GLASS_Init+0x6c>)
 80025f0:	f004 fa44 	bl	8006a7c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80025f4:	f000 f82a 	bl	800264c <BSP_LCD_GLASS_Clear>
}
 80025f8:	bf00      	nop
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20003598 	.word	0x20003598
 8002600:	40002400 	.word	0x40002400

08002604 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800260c:	2300      	movs	r3, #0
 800260e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002610:	e00b      	b.n	800262a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	2200      	movs	r2, #0
 8002616:	2100      	movs	r1, #0
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 f9b1 	bl	8002980 <WriteChar>

    /* Point on the next character */
    ptr++;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3301      	adds	r3, #1
 8002622:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	3301      	adds	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <BSP_LCD_GLASS_DisplayString+0x34>
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	2b05      	cmp	r3, #5
 8002636:	d9ec      	bls.n	8002612 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002638:	4803      	ldr	r0, [pc, #12]	; (8002648 <BSP_LCD_GLASS_DisplayString+0x44>)
 800263a:	f004 fb90 	bl	8006d5e <HAL_LCD_UpdateDisplayRequest>
}
 800263e:	bf00      	nop
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20003598 	.word	0x20003598

0800264c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002650:	4802      	ldr	r0, [pc, #8]	; (800265c <BSP_LCD_GLASS_Clear+0x10>)
 8002652:	f004 fb2e 	bl	8006cb2 <HAL_LCD_Clear>
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20003598 	.word	0x20003598

08002660 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b0c0      	sub	sp, #256	; 0x100
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002668:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002678:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800267c:	2244      	movs	r2, #68	; 0x44
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f00a fc08 	bl	800ce96 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002686:	f107 0320 	add.w	r3, r7, #32
 800268a:	2288      	movs	r2, #136	; 0x88
 800268c:	2100      	movs	r1, #0
 800268e:	4618      	mov	r0, r3
 8002690:	f00a fc01 	bl	800ce96 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002694:	4b51      	ldr	r3, [pc, #324]	; (80027dc <LCD_MspInit+0x17c>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002698:	4a50      	ldr	r2, [pc, #320]	; (80027dc <LCD_MspInit+0x17c>)
 800269a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800269e:	6593      	str	r3, [r2, #88]	; 0x58
 80026a0:	4b4e      	ldr	r3, [pc, #312]	; (80027dc <LCD_MspInit+0x17c>)
 80026a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026a8:	61fb      	str	r3, [r7, #28]
 80026aa:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80026ac:	2304      	movs	r3, #4
 80026ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80026b2:	2300      	movs	r3, #0
 80026b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80026b8:	2301      	movs	r3, #1
 80026ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80026be:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026c2:	4618      	mov	r0, r3
 80026c4:	f004 fcf2 	bl	80070ac <HAL_RCC_OscConfig>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d000      	beq.n	80026d0 <LCD_MspInit+0x70>
  {
    while (1);
 80026ce:	e7fe      	b.n	80026ce <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026d4:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80026d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80026de:	f107 0320 	add.w	r3, r7, #32
 80026e2:	4618      	mov	r0, r3
 80026e4:	f005 fa96 	bl	8007c14 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	4b3c      	ldr	r3, [pc, #240]	; (80027dc <LCD_MspInit+0x17c>)
 80026ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ec:	4a3b      	ldr	r2, [pc, #236]	; (80027dc <LCD_MspInit+0x17c>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026f4:	4b39      	ldr	r3, [pc, #228]	; (80027dc <LCD_MspInit+0x17c>)
 80026f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	61bb      	str	r3, [r7, #24]
 80026fe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002700:	4b36      	ldr	r3, [pc, #216]	; (80027dc <LCD_MspInit+0x17c>)
 8002702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002704:	4a35      	ldr	r2, [pc, #212]	; (80027dc <LCD_MspInit+0x17c>)
 8002706:	f043 0302 	orr.w	r3, r3, #2
 800270a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800270c:	4b33      	ldr	r3, [pc, #204]	; (80027dc <LCD_MspInit+0x17c>)
 800270e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002718:	4b30      	ldr	r3, [pc, #192]	; (80027dc <LCD_MspInit+0x17c>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	4a2f      	ldr	r2, [pc, #188]	; (80027dc <LCD_MspInit+0x17c>)
 800271e:	f043 0304 	orr.w	r3, r3, #4
 8002722:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002724:	4b2d      	ldr	r3, [pc, #180]	; (80027dc <LCD_MspInit+0x17c>)
 8002726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002730:	4b2a      	ldr	r3, [pc, #168]	; (80027dc <LCD_MspInit+0x17c>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002734:	4a29      	ldr	r2, [pc, #164]	; (80027dc <LCD_MspInit+0x17c>)
 8002736:	f043 0308 	orr.w	r3, r3, #8
 800273a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800273c:	4b27      	ldr	r3, [pc, #156]	; (80027dc <LCD_MspInit+0x17c>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002748:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800274c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002756:	2300      	movs	r3, #0
 8002758:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800275c:	2303      	movs	r3, #3
 800275e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002762:	230b      	movs	r3, #11
 8002764:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002768:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800276c:	4619      	mov	r1, r3
 800276e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002772:	f002 fb8f 	bl	8004e94 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002776:	f24f 2333 	movw	r3, #62003	; 0xf233
 800277a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800277e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002782:	4619      	mov	r1, r3
 8002784:	4816      	ldr	r0, [pc, #88]	; (80027e0 <LCD_MspInit+0x180>)
 8002786:	f002 fb85 	bl	8004e94 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800278a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800278e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002792:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002796:	4619      	mov	r1, r3
 8002798:	4812      	ldr	r0, [pc, #72]	; (80027e4 <LCD_MspInit+0x184>)
 800279a:	f002 fb7b 	bl	8004e94 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800279e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80027a2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80027a6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027aa:	4619      	mov	r1, r3
 80027ac:	480e      	ldr	r0, [pc, #56]	; (80027e8 <LCD_MspInit+0x188>)
 80027ae:	f002 fb71 	bl	8004e94 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80027b2:	2002      	movs	r0, #2
 80027b4:	f000 fcdc 	bl	8003170 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <LCD_MspInit+0x17c>)
 80027ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027bc:	4a07      	ldr	r2, [pc, #28]	; (80027dc <LCD_MspInit+0x17c>)
 80027be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027c2:	6593      	str	r3, [r2, #88]	; 0x58
 80027c4:	4b05      	ldr	r3, [pc, #20]	; (80027dc <LCD_MspInit+0x17c>)
 80027c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
}
 80027d0:	bf00      	nop
 80027d2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	48000400 	.word	0x48000400
 80027e4:	48000800 	.word	0x48000800
 80027e8:	48000c00 	.word	0x48000c00

080027ec <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	460b      	mov	r3, r1
 80027f6:	70fb      	strb	r3, [r7, #3]
 80027f8:	4613      	mov	r3, r2
 80027fa:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80027fc:	2300      	movs	r3, #0
 80027fe:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	737b      	strb	r3, [r7, #13]
 8002804:	2300      	movs	r3, #0
 8002806:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b2f      	cmp	r3, #47	; 0x2f
 800280e:	d04d      	beq.n	80028ac <Convert+0xc0>
 8002810:	2b2f      	cmp	r3, #47	; 0x2f
 8002812:	dc11      	bgt.n	8002838 <Convert+0x4c>
 8002814:	2b29      	cmp	r3, #41	; 0x29
 8002816:	d02e      	beq.n	8002876 <Convert+0x8a>
 8002818:	2b29      	cmp	r3, #41	; 0x29
 800281a:	dc06      	bgt.n	800282a <Convert+0x3e>
 800281c:	2b25      	cmp	r3, #37	; 0x25
 800281e:	d04c      	beq.n	80028ba <Convert+0xce>
 8002820:	2b28      	cmp	r3, #40	; 0x28
 8002822:	d025      	beq.n	8002870 <Convert+0x84>
 8002824:	2b20      	cmp	r3, #32
 8002826:	d01c      	beq.n	8002862 <Convert+0x76>
 8002828:	e057      	b.n	80028da <Convert+0xee>
 800282a:	2b2b      	cmp	r3, #43	; 0x2b
 800282c:	d03a      	beq.n	80028a4 <Convert+0xb8>
 800282e:	2b2b      	cmp	r3, #43	; 0x2b
 8002830:	db1a      	blt.n	8002868 <Convert+0x7c>
 8002832:	2b2d      	cmp	r3, #45	; 0x2d
 8002834:	d032      	beq.n	800289c <Convert+0xb0>
 8002836:	e050      	b.n	80028da <Convert+0xee>
 8002838:	2b6d      	cmp	r3, #109	; 0x6d
 800283a:	d023      	beq.n	8002884 <Convert+0x98>
 800283c:	2b6d      	cmp	r3, #109	; 0x6d
 800283e:	dc04      	bgt.n	800284a <Convert+0x5e>
 8002840:	2b39      	cmp	r3, #57	; 0x39
 8002842:	dd42      	ble.n	80028ca <Convert+0xde>
 8002844:	2b64      	cmp	r3, #100	; 0x64
 8002846:	d019      	beq.n	800287c <Convert+0x90>
 8002848:	e047      	b.n	80028da <Convert+0xee>
 800284a:	2bb0      	cmp	r3, #176	; 0xb0
 800284c:	d031      	beq.n	80028b2 <Convert+0xc6>
 800284e:	2bb0      	cmp	r3, #176	; 0xb0
 8002850:	dc02      	bgt.n	8002858 <Convert+0x6c>
 8002852:	2b6e      	cmp	r3, #110	; 0x6e
 8002854:	d01a      	beq.n	800288c <Convert+0xa0>
 8002856:	e040      	b.n	80028da <Convert+0xee>
 8002858:	2bb5      	cmp	r3, #181	; 0xb5
 800285a:	d01b      	beq.n	8002894 <Convert+0xa8>
 800285c:	2bff      	cmp	r3, #255	; 0xff
 800285e:	d030      	beq.n	80028c2 <Convert+0xd6>
 8002860:	e03b      	b.n	80028da <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002862:	2300      	movs	r3, #0
 8002864:	81fb      	strh	r3, [r7, #14]
      break;
 8002866:	e057      	b.n	8002918 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002868:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 800286c:	81fb      	strh	r3, [r7, #14]
      break;
 800286e:	e053      	b.n	8002918 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002870:	2328      	movs	r3, #40	; 0x28
 8002872:	81fb      	strh	r3, [r7, #14]
      break;
 8002874:	e050      	b.n	8002918 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002876:	2311      	movs	r3, #17
 8002878:	81fb      	strh	r3, [r7, #14]
      break;
 800287a:	e04d      	b.n	8002918 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 800287c:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002880:	81fb      	strh	r3, [r7, #14]
      break;
 8002882:	e049      	b.n	8002918 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002884:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002888:	81fb      	strh	r3, [r7, #14]
      break;
 800288a:	e045      	b.n	8002918 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 800288c:	f242 2310 	movw	r3, #8720	; 0x2210
 8002890:	81fb      	strh	r3, [r7, #14]
      break;
 8002892:	e041      	b.n	8002918 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002894:	f246 0384 	movw	r3, #24708	; 0x6084
 8002898:	81fb      	strh	r3, [r7, #14]
      break;
 800289a:	e03d      	b.n	8002918 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 800289c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80028a0:	81fb      	strh	r3, [r7, #14]
      break;
 80028a2:	e039      	b.n	8002918 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80028a4:	f24a 0314 	movw	r3, #40980	; 0xa014
 80028a8:	81fb      	strh	r3, [r7, #14]
      break;
 80028aa:	e035      	b.n	8002918 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80028ac:	23c0      	movs	r3, #192	; 0xc0
 80028ae:	81fb      	strh	r3, [r7, #14]
      break;
 80028b0:	e032      	b.n	8002918 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80028b2:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80028b6:	81fb      	strh	r3, [r7, #14]
      break;
 80028b8:	e02e      	b.n	8002918 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80028ba:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80028be:	81fb      	strh	r3, [r7, #14]
      break;
 80028c0:	e02a      	b.n	8002918 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80028c2:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80028c6:	81fb      	strh	r3, [r7, #14]
      break ;
 80028c8:	e026      	b.n	8002918 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	3b30      	subs	r3, #48	; 0x30
 80028d0:	4a28      	ldr	r2, [pc, #160]	; (8002974 <Convert+0x188>)
 80028d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028d6:	81fb      	strh	r3, [r7, #14]
      break;
 80028d8:	e01e      	b.n	8002918 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b5a      	cmp	r3, #90	; 0x5a
 80028e0:	d80a      	bhi.n	80028f8 <Convert+0x10c>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b40      	cmp	r3, #64	; 0x40
 80028e8:	d906      	bls.n	80028f8 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	3b41      	subs	r3, #65	; 0x41
 80028f0:	4a21      	ldr	r2, [pc, #132]	; (8002978 <Convert+0x18c>)
 80028f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028f6:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b7a      	cmp	r3, #122	; 0x7a
 80028fe:	d80a      	bhi.n	8002916 <Convert+0x12a>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b60      	cmp	r3, #96	; 0x60
 8002906:	d906      	bls.n	8002916 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	3b61      	subs	r3, #97	; 0x61
 800290e:	4a1a      	ldr	r2, [pc, #104]	; (8002978 <Convert+0x18c>)
 8002910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002914:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002916:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d103      	bne.n	8002926 <Convert+0x13a>
  {
    ch |= 0x0002;
 800291e:	89fb      	ldrh	r3, [r7, #14]
 8002920:	f043 0302 	orr.w	r3, r3, #2
 8002924:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002926:	78bb      	ldrb	r3, [r7, #2]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d103      	bne.n	8002934 <Convert+0x148>
  {
    ch |= 0x0020;
 800292c:	89fb      	ldrh	r3, [r7, #14]
 800292e:	f043 0320 	orr.w	r3, r3, #32
 8002932:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002934:	230c      	movs	r3, #12
 8002936:	737b      	strb	r3, [r7, #13]
 8002938:	2300      	movs	r3, #0
 800293a:	733b      	strb	r3, [r7, #12]
 800293c:	e010      	b.n	8002960 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800293e:	89fa      	ldrh	r2, [r7, #14]
 8002940:	7b7b      	ldrb	r3, [r7, #13]
 8002942:	fa42 f303 	asr.w	r3, r2, r3
 8002946:	461a      	mov	r2, r3
 8002948:	7b3b      	ldrb	r3, [r7, #12]
 800294a:	f002 020f 	and.w	r2, r2, #15
 800294e:	490b      	ldr	r1, [pc, #44]	; (800297c <Convert+0x190>)
 8002950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002954:	7b7b      	ldrb	r3, [r7, #13]
 8002956:	3b04      	subs	r3, #4
 8002958:	737b      	strb	r3, [r7, #13]
 800295a:	7b3b      	ldrb	r3, [r7, #12]
 800295c:	3301      	adds	r3, #1
 800295e:	733b      	strb	r3, [r7, #12]
 8002960:	7b3b      	ldrb	r3, [r7, #12]
 8002962:	2b03      	cmp	r3, #3
 8002964:	d9eb      	bls.n	800293e <Convert+0x152>
  }
}
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	0800eabc 	.word	0x0800eabc
 8002978:	0800ea88 	.word	0x0800ea88
 800297c:	20003588 	.word	0x20003588

08002980 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4603      	mov	r3, r0
 8002990:	70fb      	strb	r3, [r7, #3]
 8002992:	460b      	mov	r3, r1
 8002994:	70bb      	strb	r3, [r7, #2]
 8002996:	4613      	mov	r3, r2
 8002998:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800299e:	78ba      	ldrb	r2, [r7, #2]
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff21 	bl	80027ec <Convert>

  switch (Position)
 80029aa:	787b      	ldrb	r3, [r7, #1]
 80029ac:	2b05      	cmp	r3, #5
 80029ae:	f200 835b 	bhi.w	8003068 <WriteChar+0x6e8>
 80029b2:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <WriteChar+0x38>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	080029d1 	.word	0x080029d1
 80029bc:	08002acb 	.word	0x08002acb
 80029c0:	08002be5 	.word	0x08002be5
 80029c4:	08002ce7 	.word	0x08002ce7
 80029c8:	08002e15 	.word	0x08002e15
 80029cc:	08002f5f 	.word	0x08002f5f
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029d0:	4b80      	ldr	r3, [pc, #512]	; (8002bd4 <WriteChar+0x254>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	f003 0210 	and.w	r2, r3, #16
 80029da:	4b7e      	ldr	r3, [pc, #504]	; (8002bd4 <WriteChar+0x254>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	085b      	lsrs	r3, r3, #1
 80029e0:	05db      	lsls	r3, r3, #23
 80029e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029e6:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80029e8:	4b7a      	ldr	r3, [pc, #488]	; (8002bd4 <WriteChar+0x254>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	089b      	lsrs	r3, r3, #2
 80029ee:	059b      	lsls	r3, r3, #22
 80029f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029f4:	431a      	orrs	r2, r3
 80029f6:	4b77      	ldr	r3, [pc, #476]	; (8002bd4 <WriteChar+0x254>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a74      	ldr	r2, [pc, #464]	; (8002bd8 <WriteChar+0x258>)
 8002a06:	2100      	movs	r1, #0
 8002a08:	4874      	ldr	r0, [pc, #464]	; (8002bdc <WriteChar+0x25c>)
 8002a0a:	f004 f8f7 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a0e:	4b71      	ldr	r3, [pc, #452]	; (8002bd4 <WriteChar+0x254>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	f003 0210 	and.w	r2, r3, #16
 8002a18:	4b6e      	ldr	r3, [pc, #440]	; (8002bd4 <WriteChar+0x254>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	085b      	lsrs	r3, r3, #1
 8002a1e:	05db      	lsls	r3, r3, #23
 8002a20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a24:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a26:	4b6b      	ldr	r3, [pc, #428]	; (8002bd4 <WriteChar+0x254>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	089b      	lsrs	r3, r3, #2
 8002a2c:	059b      	lsls	r3, r3, #22
 8002a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a32:	431a      	orrs	r2, r3
 8002a34:	4b67      	ldr	r3, [pc, #412]	; (8002bd4 <WriteChar+0x254>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4a65      	ldr	r2, [pc, #404]	; (8002bd8 <WriteChar+0x258>)
 8002a44:	2102      	movs	r1, #2
 8002a46:	4865      	ldr	r0, [pc, #404]	; (8002bdc <WriteChar+0x25c>)
 8002a48:	f004 f8d8 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a4c:	4b61      	ldr	r3, [pc, #388]	; (8002bd4 <WriteChar+0x254>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	f003 0210 	and.w	r2, r3, #16
 8002a56:	4b5f      	ldr	r3, [pc, #380]	; (8002bd4 <WriteChar+0x254>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	085b      	lsrs	r3, r3, #1
 8002a5c:	05db      	lsls	r3, r3, #23
 8002a5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a62:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a64:	4b5b      	ldr	r3, [pc, #364]	; (8002bd4 <WriteChar+0x254>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	089b      	lsrs	r3, r3, #2
 8002a6a:	059b      	lsls	r3, r3, #22
 8002a6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a70:	431a      	orrs	r2, r3
 8002a72:	4b58      	ldr	r3, [pc, #352]	; (8002bd4 <WriteChar+0x254>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4a55      	ldr	r2, [pc, #340]	; (8002bd8 <WriteChar+0x258>)
 8002a82:	2104      	movs	r1, #4
 8002a84:	4855      	ldr	r0, [pc, #340]	; (8002bdc <WriteChar+0x25c>)
 8002a86:	f004 f8b9 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a8a:	4b52      	ldr	r3, [pc, #328]	; (8002bd4 <WriteChar+0x254>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	f003 0210 	and.w	r2, r3, #16
 8002a94:	4b4f      	ldr	r3, [pc, #316]	; (8002bd4 <WriteChar+0x254>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	085b      	lsrs	r3, r3, #1
 8002a9a:	05db      	lsls	r3, r3, #23
 8002a9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002aa0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002aa2:	4b4c      	ldr	r3, [pc, #304]	; (8002bd4 <WriteChar+0x254>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	089b      	lsrs	r3, r3, #2
 8002aa8:	059b      	lsls	r3, r3, #22
 8002aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	4b48      	ldr	r3, [pc, #288]	; (8002bd4 <WriteChar+0x254>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	4a46      	ldr	r2, [pc, #280]	; (8002bd8 <WriteChar+0x258>)
 8002ac0:	2106      	movs	r1, #6
 8002ac2:	4846      	ldr	r0, [pc, #280]	; (8002bdc <WriteChar+0x25c>)
 8002ac4:	f004 f89a 	bl	8006bfc <HAL_LCD_Write>
      break;
 8002ac8:	e2cf      	b.n	800306a <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002aca:	4b42      	ldr	r3, [pc, #264]	; (8002bd4 <WriteChar+0x254>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	019b      	lsls	r3, r3, #6
 8002ad0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ad4:	4b3f      	ldr	r3, [pc, #252]	; (8002bd4 <WriteChar+0x254>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	085b      	lsrs	r3, r3, #1
 8002ada:	035b      	lsls	r3, r3, #13
 8002adc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ae0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002ae2:	4b3c      	ldr	r3, [pc, #240]	; (8002bd4 <WriteChar+0x254>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	089b      	lsrs	r3, r3, #2
 8002ae8:	031b      	lsls	r3, r3, #12
 8002aea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aee:	431a      	orrs	r2, r3
 8002af0:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <WriteChar+0x254>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	08db      	lsrs	r3, r3, #3
 8002af6:	015b      	lsls	r3, r3, #5
 8002af8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4a37      	ldr	r2, [pc, #220]	; (8002be0 <WriteChar+0x260>)
 8002b04:	2100      	movs	r1, #0
 8002b06:	4835      	ldr	r0, [pc, #212]	; (8002bdc <WriteChar+0x25c>)
 8002b08:	f004 f878 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b0c:	4b31      	ldr	r3, [pc, #196]	; (8002bd4 <WriteChar+0x254>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	019b      	lsls	r3, r3, #6
 8002b12:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b16:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <WriteChar+0x254>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	035b      	lsls	r3, r3, #13
 8002b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b22:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b24:	4b2b      	ldr	r3, [pc, #172]	; (8002bd4 <WriteChar+0x254>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	031b      	lsls	r3, r3, #12
 8002b2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b30:	431a      	orrs	r2, r3
 8002b32:	4b28      	ldr	r3, [pc, #160]	; (8002bd4 <WriteChar+0x254>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	08db      	lsrs	r3, r3, #3
 8002b38:	015b      	lsls	r3, r3, #5
 8002b3a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	4a26      	ldr	r2, [pc, #152]	; (8002be0 <WriteChar+0x260>)
 8002b46:	2102      	movs	r1, #2
 8002b48:	4824      	ldr	r0, [pc, #144]	; (8002bdc <WriteChar+0x25c>)
 8002b4a:	f004 f857 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b4e:	4b21      	ldr	r3, [pc, #132]	; (8002bd4 <WriteChar+0x254>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	019b      	lsls	r3, r3, #6
 8002b54:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b58:	4b1e      	ldr	r3, [pc, #120]	; (8002bd4 <WriteChar+0x254>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	085b      	lsrs	r3, r3, #1
 8002b5e:	035b      	lsls	r3, r3, #13
 8002b60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b64:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b66:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <WriteChar+0x254>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	089b      	lsrs	r3, r3, #2
 8002b6c:	031b      	lsls	r3, r3, #12
 8002b6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b72:	431a      	orrs	r2, r3
 8002b74:	4b17      	ldr	r3, [pc, #92]	; (8002bd4 <WriteChar+0x254>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	08db      	lsrs	r3, r3, #3
 8002b7a:	015b      	lsls	r3, r3, #5
 8002b7c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <WriteChar+0x260>)
 8002b88:	2104      	movs	r1, #4
 8002b8a:	4814      	ldr	r0, [pc, #80]	; (8002bdc <WriteChar+0x25c>)
 8002b8c:	f004 f836 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b90:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <WriteChar+0x254>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	019b      	lsls	r3, r3, #6
 8002b96:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <WriteChar+0x254>)
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	085b      	lsrs	r3, r3, #1
 8002ba0:	035b      	lsls	r3, r3, #13
 8002ba2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ba6:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <WriteChar+0x254>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	089b      	lsrs	r3, r3, #2
 8002bae:	031b      	lsls	r3, r3, #12
 8002bb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <WriteChar+0x254>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	08db      	lsrs	r3, r3, #3
 8002bbc:	015b      	lsls	r3, r3, #5
 8002bbe:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	4a05      	ldr	r2, [pc, #20]	; (8002be0 <WriteChar+0x260>)
 8002bca:	2106      	movs	r1, #6
 8002bcc:	4803      	ldr	r0, [pc, #12]	; (8002bdc <WriteChar+0x25c>)
 8002bce:	f004 f815 	bl	8006bfc <HAL_LCD_Write>
      break;
 8002bd2:	e24a      	b.n	800306a <WriteChar+0x6ea>
 8002bd4:	20003588 	.word	0x20003588
 8002bd8:	ff3fffe7 	.word	0xff3fffe7
 8002bdc:	20003598 	.word	0x20003598
 8002be0:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002be4:	4b88      	ldr	r3, [pc, #544]	; (8002e08 <WriteChar+0x488>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	03db      	lsls	r3, r3, #15
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	4b86      	ldr	r3, [pc, #536]	; (8002e08 <WriteChar+0x488>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	085b      	lsrs	r3, r3, #1
 8002bf2:	075b      	lsls	r3, r3, #29
 8002bf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bf8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002bfa:	4b83      	ldr	r3, [pc, #524]	; (8002e08 <WriteChar+0x488>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	071b      	lsls	r3, r3, #28
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c06:	431a      	orrs	r2, r3
 8002c08:	4b7f      	ldr	r3, [pc, #508]	; (8002e08 <WriteChar+0x488>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	08db      	lsrs	r3, r3, #3
 8002c0e:	039b      	lsls	r3, r3, #14
 8002c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4a7c      	ldr	r2, [pc, #496]	; (8002e0c <WriteChar+0x48c>)
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	487c      	ldr	r0, [pc, #496]	; (8002e10 <WriteChar+0x490>)
 8002c20:	f003 ffec 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c24:	4b78      	ldr	r3, [pc, #480]	; (8002e08 <WriteChar+0x488>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	03db      	lsls	r3, r3, #15
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	4b76      	ldr	r3, [pc, #472]	; (8002e08 <WriteChar+0x488>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	085b      	lsrs	r3, r3, #1
 8002c32:	075b      	lsls	r3, r3, #29
 8002c34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c38:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c3a:	4b73      	ldr	r3, [pc, #460]	; (8002e08 <WriteChar+0x488>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	089b      	lsrs	r3, r3, #2
 8002c40:	071b      	lsls	r3, r3, #28
 8002c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c46:	431a      	orrs	r2, r3
 8002c48:	4b6f      	ldr	r3, [pc, #444]	; (8002e08 <WriteChar+0x488>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	08db      	lsrs	r3, r3, #3
 8002c4e:	039b      	lsls	r3, r3, #14
 8002c50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	4a6c      	ldr	r2, [pc, #432]	; (8002e0c <WriteChar+0x48c>)
 8002c5c:	2102      	movs	r1, #2
 8002c5e:	486c      	ldr	r0, [pc, #432]	; (8002e10 <WriteChar+0x490>)
 8002c60:	f003 ffcc 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c64:	4b68      	ldr	r3, [pc, #416]	; (8002e08 <WriteChar+0x488>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	03db      	lsls	r3, r3, #15
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	4b66      	ldr	r3, [pc, #408]	; (8002e08 <WriteChar+0x488>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	085b      	lsrs	r3, r3, #1
 8002c72:	075b      	lsls	r3, r3, #29
 8002c74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c78:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c7a:	4b63      	ldr	r3, [pc, #396]	; (8002e08 <WriteChar+0x488>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	089b      	lsrs	r3, r3, #2
 8002c80:	071b      	lsls	r3, r3, #28
 8002c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c86:	431a      	orrs	r2, r3
 8002c88:	4b5f      	ldr	r3, [pc, #380]	; (8002e08 <WriteChar+0x488>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	039b      	lsls	r3, r3, #14
 8002c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4a5c      	ldr	r2, [pc, #368]	; (8002e0c <WriteChar+0x48c>)
 8002c9c:	2104      	movs	r1, #4
 8002c9e:	485c      	ldr	r0, [pc, #368]	; (8002e10 <WriteChar+0x490>)
 8002ca0:	f003 ffac 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ca4:	4b58      	ldr	r3, [pc, #352]	; (8002e08 <WriteChar+0x488>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	03db      	lsls	r3, r3, #15
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	4b56      	ldr	r3, [pc, #344]	; (8002e08 <WriteChar+0x488>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	075b      	lsls	r3, r3, #29
 8002cb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cb8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002cba:	4b53      	ldr	r3, [pc, #332]	; (8002e08 <WriteChar+0x488>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	089b      	lsrs	r3, r3, #2
 8002cc0:	071b      	lsls	r3, r3, #28
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	4b4f      	ldr	r3, [pc, #316]	; (8002e08 <WriteChar+0x488>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	08db      	lsrs	r3, r3, #3
 8002cce:	039b      	lsls	r3, r3, #14
 8002cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4a4c      	ldr	r2, [pc, #304]	; (8002e0c <WriteChar+0x48c>)
 8002cdc:	2106      	movs	r1, #6
 8002cde:	484c      	ldr	r0, [pc, #304]	; (8002e10 <WriteChar+0x490>)
 8002ce0:	f003 ff8c 	bl	8006bfc <HAL_LCD_Write>
      break;
 8002ce4:	e1c1      	b.n	800306a <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002ce6:	4b48      	ldr	r3, [pc, #288]	; (8002e08 <WriteChar+0x488>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	07da      	lsls	r2, r3, #31
 8002cec:	4b46      	ldr	r3, [pc, #280]	; (8002e08 <WriteChar+0x488>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	079b      	lsls	r3, r3, #30
 8002cf4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d02:	2100      	movs	r1, #0
 8002d04:	4842      	ldr	r0, [pc, #264]	; (8002e10 <WriteChar+0x490>)
 8002d06:	f003 ff79 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d0a:	4b3f      	ldr	r3, [pc, #252]	; (8002e08 <WriteChar+0x488>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0202 	and.w	r2, r3, #2
 8002d12:	4b3d      	ldr	r3, [pc, #244]	; (8002e08 <WriteChar+0x488>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	089b      	lsrs	r3, r3, #2
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f06f 0203 	mvn.w	r2, #3
 8002d26:	2101      	movs	r1, #1
 8002d28:	4839      	ldr	r0, [pc, #228]	; (8002e10 <WriteChar+0x490>)
 8002d2a:	f003 ff67 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d2e:	4b36      	ldr	r3, [pc, #216]	; (8002e08 <WriteChar+0x488>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	07da      	lsls	r2, r3, #31
 8002d34:	4b34      	ldr	r3, [pc, #208]	; (8002e08 <WriteChar+0x488>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	08db      	lsrs	r3, r3, #3
 8002d3a:	079b      	lsls	r3, r3, #30
 8002d3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4830      	ldr	r0, [pc, #192]	; (8002e10 <WriteChar+0x490>)
 8002d4e:	f003 ff55 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d52:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <WriteChar+0x488>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 0202 	and.w	r2, r3, #2
 8002d5a:	4b2b      	ldr	r3, [pc, #172]	; (8002e08 <WriteChar+0x488>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	4313      	orrs	r3, r2
 8002d66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f06f 0203 	mvn.w	r2, #3
 8002d6e:	2103      	movs	r1, #3
 8002d70:	4827      	ldr	r0, [pc, #156]	; (8002e10 <WriteChar+0x490>)
 8002d72:	f003 ff43 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d76:	4b24      	ldr	r3, [pc, #144]	; (8002e08 <WriteChar+0x488>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	07da      	lsls	r2, r3, #31
 8002d7c:	4b22      	ldr	r3, [pc, #136]	; (8002e08 <WriteChar+0x488>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	08db      	lsrs	r3, r3, #3
 8002d82:	079b      	lsls	r3, r3, #30
 8002d84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d92:	2104      	movs	r1, #4
 8002d94:	481e      	ldr	r0, [pc, #120]	; (8002e10 <WriteChar+0x490>)
 8002d96:	f003 ff31 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d9a:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <WriteChar+0x488>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 0202 	and.w	r2, r3, #2
 8002da2:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <WriteChar+0x488>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	089b      	lsrs	r3, r3, #2
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f06f 0203 	mvn.w	r2, #3
 8002db6:	2105      	movs	r1, #5
 8002db8:	4815      	ldr	r0, [pc, #84]	; (8002e10 <WriteChar+0x490>)
 8002dba:	f003 ff1f 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002dbe:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <WriteChar+0x488>)
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	07da      	lsls	r2, r3, #31
 8002dc4:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <WriteChar+0x488>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	08db      	lsrs	r3, r3, #3
 8002dca:	079b      	lsls	r3, r3, #30
 8002dcc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002dda:	2106      	movs	r1, #6
 8002ddc:	480c      	ldr	r0, [pc, #48]	; (8002e10 <WriteChar+0x490>)
 8002dde:	f003 ff0d 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002de2:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <WriteChar+0x488>)
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f003 0202 	and.w	r2, r3, #2
 8002dea:	4b07      	ldr	r3, [pc, #28]	; (8002e08 <WriteChar+0x488>)
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	4313      	orrs	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f06f 0203 	mvn.w	r2, #3
 8002dfe:	2107      	movs	r1, #7
 8002e00:	4803      	ldr	r0, [pc, #12]	; (8002e10 <WriteChar+0x490>)
 8002e02:	f003 fefb 	bl	8006bfc <HAL_LCD_Write>
      break;
 8002e06:	e130      	b.n	800306a <WriteChar+0x6ea>
 8002e08:	20003588 	.word	0x20003588
 8002e0c:	cfff3fff 	.word	0xcfff3fff
 8002e10:	20003598 	.word	0x20003598

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e14:	4b97      	ldr	r3, [pc, #604]	; (8003074 <WriteChar+0x6f4>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	085b      	lsrs	r3, r3, #1
 8002e1a:	065b      	lsls	r3, r3, #25
 8002e1c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e20:	4b94      	ldr	r3, [pc, #592]	; (8003074 <WriteChar+0x6f4>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	089b      	lsrs	r3, r3, #2
 8002e26:	061b      	lsls	r3, r3, #24
 8002e28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e36:	2100      	movs	r1, #0
 8002e38:	488f      	ldr	r0, [pc, #572]	; (8003078 <WriteChar+0x6f8>)
 8002e3a:	f003 fedf 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e3e:	4b8d      	ldr	r3, [pc, #564]	; (8003074 <WriteChar+0x6f4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	f003 0208 	and.w	r2, r3, #8
 8002e48:	4b8a      	ldr	r3, [pc, #552]	; (8003074 <WriteChar+0x6f4>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	08db      	lsrs	r3, r3, #3
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f06f 020c 	mvn.w	r2, #12
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4885      	ldr	r0, [pc, #532]	; (8003078 <WriteChar+0x6f8>)
 8002e62:	f003 fecb 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e66:	4b83      	ldr	r3, [pc, #524]	; (8003074 <WriteChar+0x6f4>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	085b      	lsrs	r3, r3, #1
 8002e6c:	065b      	lsls	r3, r3, #25
 8002e6e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e72:	4b80      	ldr	r3, [pc, #512]	; (8003074 <WriteChar+0x6f4>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	089b      	lsrs	r3, r3, #2
 8002e78:	061b      	lsls	r3, r3, #24
 8002e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e88:	2102      	movs	r1, #2
 8002e8a:	487b      	ldr	r0, [pc, #492]	; (8003078 <WriteChar+0x6f8>)
 8002e8c:	f003 feb6 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e90:	4b78      	ldr	r3, [pc, #480]	; (8003074 <WriteChar+0x6f4>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	f003 0208 	and.w	r2, r3, #8
 8002e9a:	4b76      	ldr	r3, [pc, #472]	; (8003074 <WriteChar+0x6f4>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	08db      	lsrs	r3, r3, #3
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f06f 020c 	mvn.w	r2, #12
 8002eb0:	2103      	movs	r1, #3
 8002eb2:	4871      	ldr	r0, [pc, #452]	; (8003078 <WriteChar+0x6f8>)
 8002eb4:	f003 fea2 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002eb8:	4b6e      	ldr	r3, [pc, #440]	; (8003074 <WriteChar+0x6f4>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	065b      	lsls	r3, r3, #25
 8002ec0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002ec4:	4b6b      	ldr	r3, [pc, #428]	; (8003074 <WriteChar+0x6f4>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	089b      	lsrs	r3, r3, #2
 8002eca:	061b      	lsls	r3, r3, #24
 8002ecc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002eda:	2104      	movs	r1, #4
 8002edc:	4866      	ldr	r0, [pc, #408]	; (8003078 <WriteChar+0x6f8>)
 8002ede:	f003 fe8d 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ee2:	4b64      	ldr	r3, [pc, #400]	; (8003074 <WriteChar+0x6f4>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	f003 0208 	and.w	r2, r3, #8
 8002eec:	4b61      	ldr	r3, [pc, #388]	; (8003074 <WriteChar+0x6f4>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	08db      	lsrs	r3, r3, #3
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f06f 020c 	mvn.w	r2, #12
 8002f02:	2105      	movs	r1, #5
 8002f04:	485c      	ldr	r0, [pc, #368]	; (8003078 <WriteChar+0x6f8>)
 8002f06:	f003 fe79 	bl	8006bfc <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f0a:	4b5a      	ldr	r3, [pc, #360]	; (8003074 <WriteChar+0x6f4>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	085b      	lsrs	r3, r3, #1
 8002f10:	065b      	lsls	r3, r3, #25
 8002f12:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f16:	4b57      	ldr	r3, [pc, #348]	; (8003074 <WriteChar+0x6f4>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	089b      	lsrs	r3, r3, #2
 8002f1c:	061b      	lsls	r3, r3, #24
 8002f1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f2c:	2106      	movs	r1, #6
 8002f2e:	4852      	ldr	r0, [pc, #328]	; (8003078 <WriteChar+0x6f8>)
 8002f30:	f003 fe64 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f34:	4b4f      	ldr	r3, [pc, #316]	; (8003074 <WriteChar+0x6f4>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	f003 0208 	and.w	r2, r3, #8
 8002f3e:	4b4d      	ldr	r3, [pc, #308]	; (8003074 <WriteChar+0x6f4>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	08db      	lsrs	r3, r3, #3
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	f003 0304 	and.w	r3, r3, #4
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f06f 020c 	mvn.w	r2, #12
 8002f54:	2107      	movs	r1, #7
 8002f56:	4848      	ldr	r0, [pc, #288]	; (8003078 <WriteChar+0x6f8>)
 8002f58:	f003 fe50 	bl	8006bfc <HAL_LCD_Write>
      break;
 8002f5c:	e085      	b.n	800306a <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f5e:	4b45      	ldr	r3, [pc, #276]	; (8003074 <WriteChar+0x6f4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	045b      	lsls	r3, r3, #17
 8002f64:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002f68:	4b42      	ldr	r3, [pc, #264]	; (8003074 <WriteChar+0x6f4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	021b      	lsls	r3, r3, #8
 8002f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f74:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002f76:	4b3f      	ldr	r3, [pc, #252]	; (8003074 <WriteChar+0x6f4>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	089b      	lsrs	r3, r3, #2
 8002f7c:	025b      	lsls	r3, r3, #9
 8002f7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f82:	431a      	orrs	r2, r3
 8002f84:	4b3b      	ldr	r3, [pc, #236]	; (8003074 <WriteChar+0x6f4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	08db      	lsrs	r3, r3, #3
 8002f8a:	069b      	lsls	r3, r3, #26
 8002f8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4a39      	ldr	r2, [pc, #228]	; (800307c <WriteChar+0x6fc>)
 8002f98:	2100      	movs	r1, #0
 8002f9a:	4837      	ldr	r0, [pc, #220]	; (8003078 <WriteChar+0x6f8>)
 8002f9c:	f003 fe2e 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fa0:	4b34      	ldr	r3, [pc, #208]	; (8003074 <WriteChar+0x6f4>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	045b      	lsls	r3, r3, #17
 8002fa6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002faa:	4b32      	ldr	r3, [pc, #200]	; (8003074 <WriteChar+0x6f4>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	085b      	lsrs	r3, r3, #1
 8002fb0:	021b      	lsls	r3, r3, #8
 8002fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002fb8:	4b2e      	ldr	r3, [pc, #184]	; (8003074 <WriteChar+0x6f4>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	025b      	lsls	r3, r3, #9
 8002fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	4b2b      	ldr	r3, [pc, #172]	; (8003074 <WriteChar+0x6f4>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	08db      	lsrs	r3, r3, #3
 8002fcc:	069b      	lsls	r3, r3, #26
 8002fce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	4a28      	ldr	r2, [pc, #160]	; (800307c <WriteChar+0x6fc>)
 8002fda:	2102      	movs	r1, #2
 8002fdc:	4826      	ldr	r0, [pc, #152]	; (8003078 <WriteChar+0x6f8>)
 8002fde:	f003 fe0d 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fe2:	4b24      	ldr	r3, [pc, #144]	; (8003074 <WriteChar+0x6f4>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	045b      	lsls	r3, r3, #17
 8002fe8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002fec:	4b21      	ldr	r3, [pc, #132]	; (8003074 <WriteChar+0x6f4>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	085b      	lsrs	r3, r3, #1
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff8:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002ffa:	4b1e      	ldr	r3, [pc, #120]	; (8003074 <WriteChar+0x6f4>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	025b      	lsls	r3, r3, #9
 8003002:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003006:	431a      	orrs	r2, r3
 8003008:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <WriteChar+0x6f4>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	08db      	lsrs	r3, r3, #3
 800300e:	069b      	lsls	r3, r3, #26
 8003010:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003014:	4313      	orrs	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a18      	ldr	r2, [pc, #96]	; (800307c <WriteChar+0x6fc>)
 800301c:	2104      	movs	r1, #4
 800301e:	4816      	ldr	r0, [pc, #88]	; (8003078 <WriteChar+0x6f8>)
 8003020:	f003 fdec 	bl	8006bfc <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003024:	4b13      	ldr	r3, [pc, #76]	; (8003074 <WriteChar+0x6f4>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	045b      	lsls	r3, r3, #17
 800302a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800302e:	4b11      	ldr	r3, [pc, #68]	; (8003074 <WriteChar+0x6f4>)
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	085b      	lsrs	r3, r3, #1
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800303c:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <WriteChar+0x6f4>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	089b      	lsrs	r3, r3, #2
 8003042:	025b      	lsls	r3, r3, #9
 8003044:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003048:	431a      	orrs	r2, r3
 800304a:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <WriteChar+0x6f4>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	08db      	lsrs	r3, r3, #3
 8003050:	069b      	lsls	r3, r3, #26
 8003052:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	4a07      	ldr	r2, [pc, #28]	; (800307c <WriteChar+0x6fc>)
 800305e:	2106      	movs	r1, #6
 8003060:	4805      	ldr	r0, [pc, #20]	; (8003078 <WriteChar+0x6f8>)
 8003062:	f003 fdcb 	bl	8006bfc <HAL_LCD_Write>
      break;
 8003066:	e000      	b.n	800306a <WriteChar+0x6ea>

    default:
      break;
 8003068:	bf00      	nop
  }
}
 800306a:	bf00      	nop
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20003588 	.word	0x20003588
 8003078:	20003598 	.word	0x20003598
 800307c:	fbfdfcff 	.word	0xfbfdfcff

08003080 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003086:	2300      	movs	r3, #0
 8003088:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800308a:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <HAL_Init+0x3c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a0b      	ldr	r2, [pc, #44]	; (80030bc <HAL_Init+0x3c>)
 8003090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003094:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003096:	2003      	movs	r0, #3
 8003098:	f001 feba 	bl	8004e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800309c:	2000      	movs	r0, #0
 800309e:	f000 f80f 	bl	80030c0 <HAL_InitTick>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	71fb      	strb	r3, [r7, #7]
 80030ac:	e001      	b.n	80030b2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030ae:	f7fe ff2f 	bl	8001f10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030b2:	79fb      	ldrb	r3, [r7, #7]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40022000 	.word	0x40022000

080030c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030c8:	2300      	movs	r3, #0
 80030ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80030cc:	4b16      	ldr	r3, [pc, #88]	; (8003128 <HAL_InitTick+0x68>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d022      	beq.n	800311a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80030d4:	4b15      	ldr	r3, [pc, #84]	; (800312c <HAL_InitTick+0x6c>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	4b13      	ldr	r3, [pc, #76]	; (8003128 <HAL_InitTick+0x68>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e8:	4618      	mov	r0, r3
 80030ea:	f001 fec6 	bl	8004e7a <HAL_SYSTICK_Config>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10f      	bne.n	8003114 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b0f      	cmp	r3, #15
 80030f8:	d809      	bhi.n	800310e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030fa:	2200      	movs	r2, #0
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003102:	f001 fe90 	bl	8004e26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <HAL_InitTick+0x70>)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6013      	str	r3, [r2, #0]
 800310c:	e007      	b.n	800311e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
 8003112:	e004      	b.n	800311e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	e001      	b.n	800311e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000024 	.word	0x20000024
 800312c:	20000008 	.word	0x20000008
 8003130:	20000020 	.word	0x20000020

08003134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <HAL_IncTick+0x1c>)
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	4b05      	ldr	r3, [pc, #20]	; (8003154 <HAL_IncTick+0x20>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4413      	add	r3, r2
 8003142:	4a03      	ldr	r2, [pc, #12]	; (8003150 <HAL_IncTick+0x1c>)
 8003144:	6013      	str	r3, [r2, #0]
}
 8003146:	bf00      	nop
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	200035d4 	.word	0x200035d4
 8003154:	20000024 	.word	0x20000024

08003158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return uwTick;
 800315c:	4b03      	ldr	r3, [pc, #12]	; (800316c <HAL_GetTick+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	200035d4 	.word	0x200035d4

08003170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff ffee 	bl	8003158 <HAL_GetTick>
 800317c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d004      	beq.n	8003194 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800318a:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <HAL_Delay+0x40>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4413      	add	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003194:	bf00      	nop
 8003196:	f7ff ffdf 	bl	8003158 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d8f7      	bhi.n	8003196 <HAL_Delay+0x26>
  {
  }
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20000024 	.word	0x20000024

080031b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	431a      	orrs	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	609a      	str	r2, [r3, #8]
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
 80031e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	431a      	orrs	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	609a      	str	r2, [r3, #8]
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003210:	4618      	mov	r0, r3
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800321c:	b490      	push	{r4, r7}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
 8003228:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	3360      	adds	r3, #96	; 0x60
 800322e:	461a      	mov	r2, r3
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003238:	6822      	ldr	r2, [r4, #0]
 800323a:	4b08      	ldr	r3, [pc, #32]	; (800325c <LL_ADC_SetOffset+0x40>)
 800323c:	4013      	ands	r3, r2
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	4313      	orrs	r3, r2
 800324a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800324e:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003250:	bf00      	nop
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bc90      	pop	{r4, r7}
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	03fff000 	.word	0x03fff000

08003260 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003260:	b490      	push	{r4, r7}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3360      	adds	r3, #96	; 0x60
 800326e:	461a      	mov	r2, r3
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	4413      	add	r3, r2
 8003276:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bc90      	pop	{r4, r7}
 8003286:	4770      	bx	lr

08003288 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003288:	b490      	push	{r4, r7}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	3360      	adds	r3, #96	; 0x60
 8003298:	461a      	mov	r2, r3
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4413      	add	r3, r2
 80032a0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc90      	pop	{r4, r7}
 80032b6:	4770      	bx	lr

080032b8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032cc:	2301      	movs	r3, #1
 80032ce:	e000      	b.n	80032d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032de:	b490      	push	{r4, r7}
 80032e0:	b084      	sub	sp, #16
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	3330      	adds	r3, #48	; 0x30
 80032ee:	461a      	mov	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	4413      	add	r3, r2
 80032fc:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032fe:	6822      	ldr	r2, [r4, #0]
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f003 031f 	and.w	r3, r3, #31
 8003306:	211f      	movs	r1, #31
 8003308:	fa01 f303 	lsl.w	r3, r1, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	401a      	ands	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	0e9b      	lsrs	r3, r3, #26
 8003314:	f003 011f 	and.w	r1, r3, #31
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f003 031f 	and.w	r3, r3, #31
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	4313      	orrs	r3, r2
 8003324:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bc90      	pop	{r4, r7}
 800332e:	4770      	bx	lr

08003330 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003344:	2301      	movs	r3, #1
 8003346:	e000      	b.n	800334a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003356:	b490      	push	{r4, r7}
 8003358:	b084      	sub	sp, #16
 800335a:	af00      	add	r7, sp, #0
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	3314      	adds	r3, #20
 8003366:	461a      	mov	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	0e5b      	lsrs	r3, r3, #25
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	4413      	add	r3, r2
 8003374:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003376:	6822      	ldr	r2, [r4, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	0d1b      	lsrs	r3, r3, #20
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	2107      	movs	r1, #7
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	401a      	ands	r2, r3
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	0d1b      	lsrs	r3, r3, #20
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	fa01 f303 	lsl.w	r3, r1, r3
 8003398:	4313      	orrs	r3, r2
 800339a:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800339c:	bf00      	nop
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc90      	pop	{r4, r7}
 80033a4:	4770      	bx	lr
	...

080033a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c0:	43db      	mvns	r3, r3
 80033c2:	401a      	ands	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f003 0318 	and.w	r3, r3, #24
 80033ca:	4908      	ldr	r1, [pc, #32]	; (80033ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80033cc:	40d9      	lsrs	r1, r3
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	400b      	ands	r3, r1
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	431a      	orrs	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033de:	bf00      	nop
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	0007ffff 	.word	0x0007ffff

080033f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 031f 	and.w	r3, r3, #31
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800341c:	4618      	mov	r0, r3
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003438:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6093      	str	r3, [r2, #8]
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800345c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003460:	d101      	bne.n	8003466 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003484:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003488:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034b0:	d101      	bne.n	80034b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034b2:	2301      	movs	r3, #1
 80034b4:	e000      	b.n	80034b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034d8:	f043 0201 	orr.w	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003500:	f043 0202 	orr.w	r2, r3, #2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <LL_ADC_IsEnabled+0x18>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <LL_ADC_IsEnabled+0x1a>
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b02      	cmp	r3, #2
 800354c:	d101      	bne.n	8003552 <LL_ADC_IsDisableOngoing+0x18>
 800354e:	2301      	movs	r3, #1
 8003550:	e000      	b.n	8003554 <LL_ADC_IsDisableOngoing+0x1a>
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003570:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003574:	f043 0204 	orr.w	r2, r3, #4
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003598:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800359c:	f043 0210 	orr.w	r2, r3, #16
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d101      	bne.n	80035c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035ea:	f043 0220 	orr.w	r2, r3, #32
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b08      	cmp	r3, #8
 8003610:	d101      	bne.n	8003616 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003624:	b590      	push	{r4, r7, lr}
 8003626:	b089      	sub	sp, #36	; 0x24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800362c:	2300      	movs	r3, #0
 800362e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003630:	2300      	movs	r3, #0
 8003632:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e134      	b.n	80038a8 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003648:	2b00      	cmp	r3, #0
 800364a:	d109      	bne.n	8003660 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f7fe fc83 	bl	8001f58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fef1 	bl	800344c <LL_ADC_IsDeepPowerDownEnabled>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d004      	beq.n	800367a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fed7 	bl	8003428 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff ff0c 	bl	800349c <LL_ADC_IsInternalRegulatorEnabled>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d113      	bne.n	80036b2 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff fef0 	bl	8003474 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003694:	4b86      	ldr	r3, [pc, #536]	; (80038b0 <HAL_ADC_Init+0x28c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	099b      	lsrs	r3, r3, #6
 800369a:	4a86      	ldr	r2, [pc, #536]	; (80038b4 <HAL_ADC_Init+0x290>)
 800369c:	fba2 2303 	umull	r2, r3, r2, r3
 80036a0:	099b      	lsrs	r3, r3, #6
 80036a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036a4:	e002      	b.n	80036ac <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	3b01      	subs	r3, #1
 80036aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f9      	bne.n	80036a6 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fef0 	bl	800349c <LL_ADC_IsInternalRegulatorEnabled>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c6:	f043 0210 	orr.w	r2, r3, #16
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	f043 0201 	orr.w	r2, r3, #1
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff ff64 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 80036e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ee:	f003 0310 	and.w	r3, r3, #16
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f040 80cf 	bne.w	8003896 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f040 80cb 	bne.w	8003896 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003704:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003708:	f043 0202 	orr.w	r2, r3, #2
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff fefd 	bl	8003514 <LL_ADC_IsEnabled>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d115      	bne.n	800374c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003720:	4865      	ldr	r0, [pc, #404]	; (80038b8 <HAL_ADC_Init+0x294>)
 8003722:	f7ff fef7 	bl	8003514 <LL_ADC_IsEnabled>
 8003726:	4604      	mov	r4, r0
 8003728:	4864      	ldr	r0, [pc, #400]	; (80038bc <HAL_ADC_Init+0x298>)
 800372a:	f7ff fef3 	bl	8003514 <LL_ADC_IsEnabled>
 800372e:	4603      	mov	r3, r0
 8003730:	431c      	orrs	r4, r3
 8003732:	4863      	ldr	r0, [pc, #396]	; (80038c0 <HAL_ADC_Init+0x29c>)
 8003734:	f7ff feee 	bl	8003514 <LL_ADC_IsEnabled>
 8003738:	4603      	mov	r3, r0
 800373a:	4323      	orrs	r3, r4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d105      	bne.n	800374c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	4619      	mov	r1, r3
 8003746:	485f      	ldr	r0, [pc, #380]	; (80038c4 <HAL_ADC_Init+0x2a0>)
 8003748:	f7ff fd34 	bl	80031b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	7e5b      	ldrb	r3, [r3, #25]
 8003750:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003756:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800375c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003762:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 3020 	ldrb.w	r3, [r3, #32]
 800376a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800376c:	4313      	orrs	r3, r2
 800376e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d106      	bne.n	8003788 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	3b01      	subs	r3, #1
 8003780:	045b      	lsls	r3, r3, #17
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378c:	2b00      	cmp	r3, #0
 800378e:	d009      	beq.n	80037a4 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003794:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	4b47      	ldr	r3, [pc, #284]	; (80038c8 <HAL_ADC_Init+0x2a4>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6812      	ldr	r2, [r2, #0]
 80037b2:	69b9      	ldr	r1, [r7, #24]
 80037b4:	430b      	orrs	r3, r1
 80037b6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fef7 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 80037c2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff ff18 	bl	80035fe <LL_ADC_INJ_IsConversionOngoing>
 80037ce:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d13d      	bne.n	8003852 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d13a      	bne.n	8003852 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037e0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037e8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037ea:	4313      	orrs	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037f8:	f023 0302 	bic.w	r3, r3, #2
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	69b9      	ldr	r1, [r7, #24]
 8003802:	430b      	orrs	r3, r1
 8003804:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800380c:	2b01      	cmp	r3, #1
 800380e:	d118      	bne.n	8003842 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800381a:	f023 0304 	bic.w	r3, r3, #4
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003826:	4311      	orrs	r1, r2
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800382c:	4311      	orrs	r1, r2
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003832:	430a      	orrs	r2, r1
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	611a      	str	r2, [r3, #16]
 8003840:	e007      	b.n	8003852 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0201 	bic.w	r2, r2, #1
 8003850:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d10c      	bne.n	8003874 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003860:	f023 010f 	bic.w	r1, r3, #15
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	1e5a      	subs	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	631a      	str	r2, [r3, #48]	; 0x30
 8003872:	e007      	b.n	8003884 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 020f 	bic.w	r2, r2, #15
 8003882:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	f023 0303 	bic.w	r3, r3, #3
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	655a      	str	r2, [r3, #84]	; 0x54
 8003894:	e007      	b.n	80038a6 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389a:	f043 0210 	orr.w	r2, r3, #16
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3724      	adds	r7, #36	; 0x24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd90      	pop	{r4, r7, pc}
 80038b0:	20000008 	.word	0x20000008
 80038b4:	053e2d63 	.word	0x053e2d63
 80038b8:	50040000 	.word	0x50040000
 80038bc:	50040100 	.word	0x50040100
 80038c0:	50040200 	.word	0x50040200
 80038c4:	50040300 	.word	0x50040300
 80038c8:	fff0c007 	.word	0xfff0c007

080038cc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038d4:	4857      	ldr	r0, [pc, #348]	; (8003a34 <HAL_ADC_Start+0x168>)
 80038d6:	f7ff fd8b 	bl	80033f0 <LL_ADC_GetMultimode>
 80038da:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fe65 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f040 809c 	bne.w	8003a26 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_ADC_Start+0x30>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e097      	b.n	8003a2c <HAL_ADC_Start+0x160>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fffd 	bl	8004904 <ADC_Enable>
 800390a:	4603      	mov	r3, r0
 800390c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	2b00      	cmp	r3, #0
 8003912:	f040 8083 	bne.w	8003a1c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800391e:	f023 0301 	bic.w	r3, r3, #1
 8003922:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a42      	ldr	r2, [pc, #264]	; (8003a38 <HAL_ADC_Start+0x16c>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d002      	beq.n	800393a <HAL_ADC_Start+0x6e>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	e000      	b.n	800393c <HAL_ADC_Start+0x70>
 800393a:	4b40      	ldr	r3, [pc, #256]	; (8003a3c <HAL_ADC_Start+0x170>)
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	6812      	ldr	r2, [r2, #0]
 8003940:	4293      	cmp	r3, r2
 8003942:	d002      	beq.n	800394a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d105      	bne.n	8003956 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800395e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003962:	d106      	bne.n	8003972 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003968:	f023 0206 	bic.w	r2, r3, #6
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	659a      	str	r2, [r3, #88]	; 0x58
 8003970:	e002      	b.n	8003978 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	221c      	movs	r2, #28
 800397e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a2a      	ldr	r2, [pc, #168]	; (8003a38 <HAL_ADC_Start+0x16c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d002      	beq.n	8003998 <HAL_ADC_Start+0xcc>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	e000      	b.n	800399a <HAL_ADC_Start+0xce>
 8003998:	4b28      	ldr	r3, [pc, #160]	; (8003a3c <HAL_ADC_Start+0x170>)
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6812      	ldr	r2, [r2, #0]
 800399e:	4293      	cmp	r3, r2
 80039a0:	d008      	beq.n	80039b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	2b05      	cmp	r3, #5
 80039ac:	d002      	beq.n	80039b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	2b09      	cmp	r3, #9
 80039b2:	d114      	bne.n	80039de <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d007      	beq.n	80039d2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff fdc2 	bl	8003560 <LL_ADC_REG_StartConversion>
 80039dc:	e025      	b.n	8003a2a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <HAL_ADC_Start+0x16c>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d002      	beq.n	80039fa <HAL_ADC_Start+0x12e>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	e000      	b.n	80039fc <HAL_ADC_Start+0x130>
 80039fa:	4b10      	ldr	r3, [pc, #64]	; (8003a3c <HAL_ADC_Start+0x170>)
 80039fc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00f      	beq.n	8003a2a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a12:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	655a      	str	r2, [r3, #84]	; 0x54
 8003a1a:	e006      	b.n	8003a2a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003a24:	e001      	b.n	8003a2a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
 8003a28:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	50040300 	.word	0x50040300
 8003a38:	50040100 	.word	0x50040100
 8003a3c:	50040000 	.word	0x50040000

08003a40 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_ADC_Stop+0x16>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e023      	b.n	8003a9e <HAL_ADC_Stop+0x5e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003a5e:	2103      	movs	r1, #3
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 fe9b 	bl	800479c <ADC_ConversionStop>
 8003a66:	4603      	mov	r3, r0
 8003a68:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d111      	bne.n	8003a94 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 ffa1 	bl	80049b8 <ADC_Disable>
 8003a76:	4603      	mov	r3, r0
 8003a78:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d109      	bne.n	8003a94 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	f043 0201 	orr.w	r2, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab2:	4862      	ldr	r0, [pc, #392]	; (8003c3c <HAL_ADC_PollForConversion+0x194>)
 8003ab4:	f7ff fc9c 	bl	80033f0 <LL_ADC_GetMultimode>
 8003ab8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d102      	bne.n	8003ac8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003ac2:	2308      	movs	r3, #8
 8003ac4:	61fb      	str	r3, [r7, #28]
 8003ac6:	e02a      	b.n	8003b1e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b05      	cmp	r3, #5
 8003ad2:	d002      	beq.n	8003ada <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b09      	cmp	r3, #9
 8003ad8:	d111      	bne.n	8003afe <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d007      	beq.n	8003af8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e09d      	b.n	8003c34 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003af8:	2304      	movs	r3, #4
 8003afa:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003afc:	e00f      	b.n	8003b1e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003afe:	484f      	ldr	r0, [pc, #316]	; (8003c3c <HAL_ADC_PollForConversion+0x194>)
 8003b00:	f7ff fc84 	bl	800340c <LL_ADC_GetMultiDMATransfer>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0e:	f043 0220 	orr.w	r2, r3, #32
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e08c      	b.n	8003c34 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b1a:	2304      	movs	r3, #4
 8003b1c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003b1e:	f7ff fb1b 	bl	8003158 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b24:	e01a      	b.n	8003b5c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d016      	beq.n	8003b5c <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003b2e:	f7ff fb13 	bl	8003158 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d302      	bcc.n	8003b44 <HAL_ADC_PollForConversion+0x9c>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10b      	bne.n	8003b5c <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b48:	f043 0204 	orr.w	r2, r3, #4
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e06b      	b.n	8003c34 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0dd      	beq.n	8003b26 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff fb9c 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d01c      	beq.n	8003bc0 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	7e5b      	ldrb	r3, [r3, #25]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d118      	bne.n	8003bc0 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d111      	bne.n	8003bc0 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d105      	bne.n	8003bc0 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb8:	f043 0201 	orr.w	r2, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1e      	ldr	r2, [pc, #120]	; (8003c40 <HAL_ADC_PollForConversion+0x198>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d002      	beq.n	8003bd0 <HAL_ADC_PollForConversion+0x128>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	e000      	b.n	8003bd2 <HAL_ADC_PollForConversion+0x12a>
 8003bd0:	4b1c      	ldr	r3, [pc, #112]	; (8003c44 <HAL_ADC_PollForConversion+0x19c>)
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6812      	ldr	r2, [r2, #0]
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d008      	beq.n	8003bec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	d002      	beq.n	8003bec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b09      	cmp	r3, #9
 8003bea:	d104      	bne.n	8003bf6 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	61bb      	str	r3, [r7, #24]
 8003bf4:	e00c      	b.n	8003c10 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a11      	ldr	r2, [pc, #68]	; (8003c40 <HAL_ADC_PollForConversion+0x198>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d002      	beq.n	8003c06 <HAL_ADC_PollForConversion+0x15e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	e000      	b.n	8003c08 <HAL_ADC_PollForConversion+0x160>
 8003c06:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <HAL_ADC_PollForConversion+0x19c>)
 8003c08:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d104      	bne.n	8003c20 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2208      	movs	r2, #8
 8003c1c:	601a      	str	r2, [r3, #0]
 8003c1e:	e008      	b.n	8003c32 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d103      	bne.n	8003c32 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	220c      	movs	r2, #12
 8003c30:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3720      	adds	r7, #32
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	50040300 	.word	0x50040300
 8003c40:	50040100 	.word	0x50040100
 8003c44:	50040000 	.word	0x50040000

08003c48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
	...

08003c64 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b08a      	sub	sp, #40	; 0x28
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c80:	4882      	ldr	r0, [pc, #520]	; (8003e8c <HAL_ADC_IRQHandler+0x228>)
 8003c82:	f7ff fbb5 	bl	80033f0 <LL_ADC_GetMultimode>
 8003c86:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d017      	beq.n	8003cc2 <HAL_ADC_IRQHandler+0x5e>
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d012      	beq.n	8003cc2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d105      	bne.n	8003cb4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cac:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 ff25 	bl	8004b04 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d004      	beq.n	8003cd6 <HAL_ADC_IRQHandler+0x72>
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10a      	bne.n	8003cec <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8083 	beq.w	8003de8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d07d      	beq.n	8003de8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf0:	f003 0310 	and.w	r3, r3, #16
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d105      	bne.n	8003d04 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff fad5 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d062      	beq.n	8003dda <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a5d      	ldr	r2, [pc, #372]	; (8003e90 <HAL_ADC_IRQHandler+0x22c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d002      	beq.n	8003d24 <HAL_ADC_IRQHandler+0xc0>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	e000      	b.n	8003d26 <HAL_ADC_IRQHandler+0xc2>
 8003d24:	4b5b      	ldr	r3, [pc, #364]	; (8003e94 <HAL_ADC_IRQHandler+0x230>)
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6812      	ldr	r2, [r2, #0]
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d008      	beq.n	8003d40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2b05      	cmp	r3, #5
 8003d38:	d002      	beq.n	8003d40 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	2b09      	cmp	r3, #9
 8003d3e:	d104      	bne.n	8003d4a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	623b      	str	r3, [r7, #32]
 8003d48:	e00c      	b.n	8003d64 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a50      	ldr	r2, [pc, #320]	; (8003e90 <HAL_ADC_IRQHandler+0x22c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d002      	beq.n	8003d5a <HAL_ADC_IRQHandler+0xf6>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	e000      	b.n	8003d5c <HAL_ADC_IRQHandler+0xf8>
 8003d5a:	4b4e      	ldr	r3, [pc, #312]	; (8003e94 <HAL_ADC_IRQHandler+0x230>)
 8003d5c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d135      	bne.n	8003dda <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d12e      	bne.n	8003dda <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff fc15 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d11a      	bne.n	8003dc2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 020c 	bic.w	r2, r2, #12
 8003d9a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d112      	bne.n	8003dda <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db8:	f043 0201 	orr.w	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	655a      	str	r2, [r3, #84]	; 0x54
 8003dc0:	e00b      	b.n	8003dda <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc6:	f043 0210 	orr.w	r2, r3, #16
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd2:	f043 0201 	orr.w	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f95c 	bl	8004098 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	220c      	movs	r2, #12
 8003de6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f003 0320 	and.w	r3, r3, #32
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <HAL_ADC_IRQHandler+0x198>
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	f003 0320 	and.w	r3, r3, #32
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10b      	bne.n	8003e14 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 809f 	beq.w	8003f46 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 8099 	beq.w	8003f46 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d105      	bne.n	8003e2c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e24:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fa7d 	bl	8003330 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003e36:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff fa3b 	bl	80032b8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e42:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a11      	ldr	r2, [pc, #68]	; (8003e90 <HAL_ADC_IRQHandler+0x22c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d002      	beq.n	8003e54 <HAL_ADC_IRQHandler+0x1f0>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	e000      	b.n	8003e56 <HAL_ADC_IRQHandler+0x1f2>
 8003e54:	4b0f      	ldr	r3, [pc, #60]	; (8003e94 <HAL_ADC_IRQHandler+0x230>)
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6812      	ldr	r2, [r2, #0]
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d008      	beq.n	8003e70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d005      	beq.n	8003e70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	2b06      	cmp	r3, #6
 8003e68:	d002      	beq.n	8003e70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	2b07      	cmp	r3, #7
 8003e6e:	d104      	bne.n	8003e7a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	623b      	str	r3, [r7, #32]
 8003e78:	e013      	b.n	8003ea2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a04      	ldr	r2, [pc, #16]	; (8003e90 <HAL_ADC_IRQHandler+0x22c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d009      	beq.n	8003e98 <HAL_ADC_IRQHandler+0x234>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	e007      	b.n	8003e9a <HAL_ADC_IRQHandler+0x236>
 8003e8a:	bf00      	nop
 8003e8c:	50040300 	.word	0x50040300
 8003e90:	50040100 	.word	0x50040100
 8003e94:	50040000 	.word	0x50040000
 8003e98:	4b7d      	ldr	r3, [pc, #500]	; (8004090 <HAL_ADC_IRQHandler+0x42c>)
 8003e9a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10c      	bne.n	8003ec2 <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d142      	bne.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d03f      	beq.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d13a      	bne.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ecc:	2b40      	cmp	r3, #64	; 0x40
 8003ece:	d133      	bne.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d12e      	bne.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff fb8d 	bl	80035fe <LL_ADC_INJ_IsConversionOngoing>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d11a      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ef8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d112      	bne.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	f043 0201 	orr.w	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	655a      	str	r2, [r3, #84]	; 0x54
 8003f1e:	e00b      	b.n	8003f38 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f24:	f043 0210 	orr.w	r2, r3, #16
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	f043 0201 	orr.w	r2, r3, #1
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fdbb 	bl	8004ab4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2260      	movs	r2, #96	; 0x60
 8003f44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d011      	beq.n	8003f74 <HAL_ADC_IRQHandler+0x310>
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00c      	beq.n	8003f74 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f8a0 	bl	80040ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2280      	movs	r2, #128	; 0x80
 8003f72:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d012      	beq.n	8003fa4 <HAL_ADC_IRQHandler+0x340>
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00d      	beq.n	8003fa4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 fda1 	bl	8004adc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fa2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d012      	beq.n	8003fd4 <HAL_ADC_IRQHandler+0x370>
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00d      	beq.n	8003fd4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 fd93 	bl	8004af0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fd2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d036      	beq.n	800404c <HAL_ADC_IRQHandler+0x3e8>
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d031      	beq.n	800404c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d102      	bne.n	8003ff6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ff4:	e014      	b.n	8004020 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ffc:	4825      	ldr	r0, [pc, #148]	; (8004094 <HAL_ADC_IRQHandler+0x430>)
 8003ffe:	f7ff fa05 	bl	800340c <LL_ADC_GetMultiDMATransfer>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00b      	beq.n	8004020 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004008:	2301      	movs	r3, #1
 800400a:	627b      	str	r3, [r7, #36]	; 0x24
 800400c:	e008      	b.n	8004020 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004022:	2b01      	cmp	r3, #1
 8004024:	d10e      	bne.n	8004044 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004036:	f043 0202 	orr.w	r2, r3, #2
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f83e 	bl	80040c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2210      	movs	r2, #16
 800404a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004052:	2b00      	cmp	r3, #0
 8004054:	d018      	beq.n	8004088 <HAL_ADC_IRQHandler+0x424>
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405c:	2b00      	cmp	r3, #0
 800405e:	d013      	beq.n	8004088 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004064:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004070:	f043 0208 	orr.w	r2, r3, #8
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004080:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fd20 	bl	8004ac8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004088:	bf00      	nop
 800408a:	3728      	adds	r7, #40	; 0x28
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	50040000 	.word	0x50040000
 8004094:	50040300 	.word	0x50040300

08004098 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b0a6      	sub	sp, #152	; 0x98
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80040e4:	2300      	movs	r3, #0
 80040e6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d101      	bne.n	80040f6 <HAL_ADC_ConfigChannel+0x22>
 80040f2:	2302      	movs	r3, #2
 80040f4:	e348      	b.n	8004788 <HAL_ADC_ConfigChannel+0x6b4>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fa54 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	f040 8329 	bne.w	8004762 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b05      	cmp	r3, #5
 8004116:	d824      	bhi.n	8004162 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	3b02      	subs	r3, #2
 800411e:	2b03      	cmp	r3, #3
 8004120:	d81b      	bhi.n	800415a <HAL_ADC_ConfigChannel+0x86>
 8004122:	a201      	add	r2, pc, #4	; (adr r2, 8004128 <HAL_ADC_ConfigChannel+0x54>)
 8004124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004128:	08004139 	.word	0x08004139
 800412c:	08004141 	.word	0x08004141
 8004130:	08004149 	.word	0x08004149
 8004134:	08004151 	.word	0x08004151
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	220c      	movs	r2, #12
 800413c:	605a      	str	r2, [r3, #4]
 800413e:	e011      	b.n	8004164 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2212      	movs	r2, #18
 8004144:	605a      	str	r2, [r3, #4]
 8004146:	e00d      	b.n	8004164 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2218      	movs	r2, #24
 800414c:	605a      	str	r2, [r3, #4]
 800414e:	e009      	b.n	8004164 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004156:	605a      	str	r2, [r3, #4]
 8004158:	e004      	b.n	8004164 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2206      	movs	r2, #6
 800415e:	605a      	str	r2, [r3, #4]
 8004160:	e000      	b.n	8004164 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004162:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	6859      	ldr	r1, [r3, #4]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	461a      	mov	r2, r3
 8004172:	f7ff f8b4 	bl	80032de <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff fa18 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 8004180:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff fa38 	bl	80035fe <LL_ADC_INJ_IsConversionOngoing>
 800418e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004192:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004196:	2b00      	cmp	r3, #0
 8004198:	f040 8148 	bne.w	800442c <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800419c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f040 8143 	bne.w	800442c <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6818      	ldr	r0, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	6819      	ldr	r1, [r3, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f7ff f8cf 	bl	8003356 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	695a      	ldr	r2, [r3, #20]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	08db      	lsrs	r3, r3, #3
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d00a      	beq.n	80041f0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6818      	ldr	r0, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	6919      	ldr	r1, [r3, #16]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041ea:	f7ff f817 	bl	800321c <LL_ADC_SetOffset>
 80041ee:	e11d      	b.n	800442c <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2100      	movs	r1, #0
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff f832 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80041fc:	4603      	mov	r3, r0
 80041fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10a      	bne.n	800421c <HAL_ADC_ConfigChannel+0x148>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2100      	movs	r1, #0
 800420c:	4618      	mov	r0, r3
 800420e:	f7ff f827 	bl	8003260 <LL_ADC_GetOffsetChannel>
 8004212:	4603      	mov	r3, r0
 8004214:	0e9b      	lsrs	r3, r3, #26
 8004216:	f003 021f 	and.w	r2, r3, #31
 800421a:	e012      	b.n	8004242 <HAL_ADC_ConfigChannel+0x16e>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2100      	movs	r1, #0
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff f81c 	bl	8003260 <LL_ADC_GetOffsetChannel>
 8004228:	4603      	mov	r3, r0
 800422a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004232:	fa93 f3a3 	rbit	r3, r3
 8004236:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004238:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800423a:	fab3 f383 	clz	r3, r3
 800423e:	b2db      	uxtb	r3, r3
 8004240:	461a      	mov	r2, r3
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800424a:	2b00      	cmp	r3, #0
 800424c:	d105      	bne.n	800425a <HAL_ADC_ConfigChannel+0x186>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	0e9b      	lsrs	r3, r3, #26
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	e00a      	b.n	8004270 <HAL_ADC_ConfigChannel+0x19c>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004260:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004262:	fa93 f3a3 	rbit	r3, r3
 8004266:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004268:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800426a:	fab3 f383 	clz	r3, r3
 800426e:	b2db      	uxtb	r3, r3
 8004270:	429a      	cmp	r2, r3
 8004272:	d106      	bne.n	8004282 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2200      	movs	r2, #0
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff f803 	bl	8003288 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2101      	movs	r1, #1
 8004288:	4618      	mov	r0, r3
 800428a:	f7fe ffe9 	bl	8003260 <LL_ADC_GetOffsetChannel>
 800428e:	4603      	mov	r3, r0
 8004290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <HAL_ADC_ConfigChannel+0x1da>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2101      	movs	r1, #1
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fe ffde 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80042a4:	4603      	mov	r3, r0
 80042a6:	0e9b      	lsrs	r3, r3, #26
 80042a8:	f003 021f 	and.w	r2, r3, #31
 80042ac:	e010      	b.n	80042d0 <HAL_ADC_ConfigChannel+0x1fc>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2101      	movs	r1, #1
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fe ffd3 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80042ba:	4603      	mov	r3, r0
 80042bc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042c0:	fa93 f3a3 	rbit	r3, r3
 80042c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80042c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042c8:	fab3 f383 	clz	r3, r3
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d105      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x214>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	0e9b      	lsrs	r3, r3, #26
 80042e2:	f003 031f 	and.w	r3, r3, #31
 80042e6:	e00a      	b.n	80042fe <HAL_ADC_ConfigChannel+0x22a>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042f0:	fa93 f3a3 	rbit	r3, r3
 80042f4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80042f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042f8:	fab3 f383 	clz	r3, r3
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	429a      	cmp	r2, r3
 8004300:	d106      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	2101      	movs	r1, #1
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe ffbc 	bl	8003288 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2102      	movs	r1, #2
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe ffa2 	bl	8003260 <LL_ADC_GetOffsetChannel>
 800431c:	4603      	mov	r3, r0
 800431e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <HAL_ADC_ConfigChannel+0x268>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2102      	movs	r1, #2
 800432c:	4618      	mov	r0, r3
 800432e:	f7fe ff97 	bl	8003260 <LL_ADC_GetOffsetChannel>
 8004332:	4603      	mov	r3, r0
 8004334:	0e9b      	lsrs	r3, r3, #26
 8004336:	f003 021f 	and.w	r2, r3, #31
 800433a:	e010      	b.n	800435e <HAL_ADC_ConfigChannel+0x28a>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2102      	movs	r1, #2
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe ff8c 	bl	8003260 <LL_ADC_GetOffsetChannel>
 8004348:	4603      	mov	r3, r0
 800434a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800434e:	fa93 f3a3 	rbit	r3, r3
 8004352:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8004354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004356:	fab3 f383 	clz	r3, r3
 800435a:	b2db      	uxtb	r3, r3
 800435c:	461a      	mov	r2, r3
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004366:	2b00      	cmp	r3, #0
 8004368:	d105      	bne.n	8004376 <HAL_ADC_ConfigChannel+0x2a2>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	0e9b      	lsrs	r3, r3, #26
 8004370:	f003 031f 	and.w	r3, r3, #31
 8004374:	e00a      	b.n	800438c <HAL_ADC_ConfigChannel+0x2b8>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800437e:	fa93 f3a3 	rbit	r3, r3
 8004382:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004384:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004386:	fab3 f383 	clz	r3, r3
 800438a:	b2db      	uxtb	r3, r3
 800438c:	429a      	cmp	r2, r3
 800438e:	d106      	bne.n	800439e <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	2102      	movs	r1, #2
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe ff75 	bl	8003288 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2103      	movs	r1, #3
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fe ff5b 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10a      	bne.n	80043ca <HAL_ADC_ConfigChannel+0x2f6>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2103      	movs	r1, #3
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fe ff50 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80043c0:	4603      	mov	r3, r0
 80043c2:	0e9b      	lsrs	r3, r3, #26
 80043c4:	f003 021f 	and.w	r2, r3, #31
 80043c8:	e010      	b.n	80043ec <HAL_ADC_ConfigChannel+0x318>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2103      	movs	r1, #3
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7fe ff45 	bl	8003260 <LL_ADC_GetOffsetChannel>
 80043d6:	4603      	mov	r3, r0
 80043d8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043dc:	fa93 f3a3 	rbit	r3, r3
 80043e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80043e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043e4:	fab3 f383 	clz	r3, r3
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	461a      	mov	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d105      	bne.n	8004404 <HAL_ADC_ConfigChannel+0x330>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	0e9b      	lsrs	r3, r3, #26
 80043fe:	f003 031f 	and.w	r3, r3, #31
 8004402:	e00a      	b.n	800441a <HAL_ADC_ConfigChannel+0x346>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800440c:	fa93 f3a3 	rbit	r3, r3
 8004410:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8004412:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004414:	fab3 f383 	clz	r3, r3
 8004418:	b2db      	uxtb	r3, r3
 800441a:	429a      	cmp	r2, r3
 800441c:	d106      	bne.n	800442c <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2200      	movs	r2, #0
 8004424:	2103      	movs	r1, #3
 8004426:	4618      	mov	r0, r3
 8004428:	f7fe ff2e 	bl	8003288 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff f86f 	bl	8003514 <LL_ADC_IsEnabled>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	f040 810c 	bne.w	8004656 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6818      	ldr	r0, [r3, #0]
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	461a      	mov	r2, r3
 800444c:	f7fe ffac 	bl	80033a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	4aad      	ldr	r2, [pc, #692]	; (800470c <HAL_ADC_ConfigChannel+0x638>)
 8004456:	4293      	cmp	r3, r2
 8004458:	f040 80fd 	bne.w	8004656 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10b      	bne.n	8004484 <HAL_ADC_ConfigChannel+0x3b0>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	0e9b      	lsrs	r3, r3, #26
 8004472:	3301      	adds	r3, #1
 8004474:	f003 031f 	and.w	r3, r3, #31
 8004478:	2b09      	cmp	r3, #9
 800447a:	bf94      	ite	ls
 800447c:	2301      	movls	r3, #1
 800447e:	2300      	movhi	r3, #0
 8004480:	b2db      	uxtb	r3, r3
 8004482:	e012      	b.n	80044aa <HAL_ADC_ConfigChannel+0x3d6>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800448c:	fa93 f3a3 	rbit	r3, r3
 8004490:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004494:	fab3 f383 	clz	r3, r3
 8004498:	b2db      	uxtb	r3, r3
 800449a:	3301      	adds	r3, #1
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	2b09      	cmp	r3, #9
 80044a2:	bf94      	ite	ls
 80044a4:	2301      	movls	r3, #1
 80044a6:	2300      	movhi	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d064      	beq.n	8004578 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d107      	bne.n	80044ca <HAL_ADC_ConfigChannel+0x3f6>
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	0e9b      	lsrs	r3, r3, #26
 80044c0:	3301      	adds	r3, #1
 80044c2:	069b      	lsls	r3, r3, #26
 80044c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044c8:	e00e      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x414>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d2:	fa93 f3a3 	rbit	r3, r3
 80044d6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80044d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044da:	fab3 f383 	clz	r3, r3
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	3301      	adds	r3, #1
 80044e2:	069b      	lsls	r3, r3, #26
 80044e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d109      	bne.n	8004508 <HAL_ADC_ConfigChannel+0x434>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	0e9b      	lsrs	r3, r3, #26
 80044fa:	3301      	adds	r3, #1
 80044fc:	f003 031f 	and.w	r3, r3, #31
 8004500:	2101      	movs	r1, #1
 8004502:	fa01 f303 	lsl.w	r3, r1, r3
 8004506:	e010      	b.n	800452a <HAL_ADC_ConfigChannel+0x456>
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004510:	fa93 f3a3 	rbit	r3, r3
 8004514:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004518:	fab3 f383 	clz	r3, r3
 800451c:	b2db      	uxtb	r3, r3
 800451e:	3301      	adds	r3, #1
 8004520:	f003 031f 	and.w	r3, r3, #31
 8004524:	2101      	movs	r1, #1
 8004526:	fa01 f303 	lsl.w	r3, r1, r3
 800452a:	ea42 0103 	orr.w	r1, r2, r3
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10a      	bne.n	8004550 <HAL_ADC_ConfigChannel+0x47c>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	0e9b      	lsrs	r3, r3, #26
 8004540:	3301      	adds	r3, #1
 8004542:	f003 021f 	and.w	r2, r3, #31
 8004546:	4613      	mov	r3, r2
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	4413      	add	r3, r2
 800454c:	051b      	lsls	r3, r3, #20
 800454e:	e011      	b.n	8004574 <HAL_ADC_ConfigChannel+0x4a0>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004558:	fa93 f3a3 	rbit	r3, r3
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	fab3 f383 	clz	r3, r3
 8004564:	b2db      	uxtb	r3, r3
 8004566:	3301      	adds	r3, #1
 8004568:	f003 021f 	and.w	r2, r3, #31
 800456c:	4613      	mov	r3, r2
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	4413      	add	r3, r2
 8004572:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004574:	430b      	orrs	r3, r1
 8004576:	e069      	b.n	800464c <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004580:	2b00      	cmp	r3, #0
 8004582:	d107      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x4c0>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	0e9b      	lsrs	r3, r3, #26
 800458a:	3301      	adds	r3, #1
 800458c:	069b      	lsls	r3, r3, #26
 800458e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004592:	e00e      	b.n	80045b2 <HAL_ADC_ConfigChannel+0x4de>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459a:	6a3b      	ldr	r3, [r7, #32]
 800459c:	fa93 f3a3 	rbit	r3, r3
 80045a0:	61fb      	str	r3, [r7, #28]
  return result;
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	fab3 f383 	clz	r3, r3
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	3301      	adds	r3, #1
 80045ac:	069b      	lsls	r3, r3, #26
 80045ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d109      	bne.n	80045d2 <HAL_ADC_ConfigChannel+0x4fe>
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	0e9b      	lsrs	r3, r3, #26
 80045c4:	3301      	adds	r3, #1
 80045c6:	f003 031f 	and.w	r3, r3, #31
 80045ca:	2101      	movs	r1, #1
 80045cc:	fa01 f303 	lsl.w	r3, r1, r3
 80045d0:	e010      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x520>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	fa93 f3a3 	rbit	r3, r3
 80045de:	617b      	str	r3, [r7, #20]
  return result;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	fab3 f383 	clz	r3, r3
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	3301      	adds	r3, #1
 80045ea:	f003 031f 	and.w	r3, r3, #31
 80045ee:	2101      	movs	r1, #1
 80045f0:	fa01 f303 	lsl.w	r3, r1, r3
 80045f4:	ea42 0103 	orr.w	r1, r2, r3
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10d      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x54c>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	3301      	adds	r3, #1
 800460c:	f003 021f 	and.w	r2, r3, #31
 8004610:	4613      	mov	r3, r2
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	4413      	add	r3, r2
 8004616:	3b1e      	subs	r3, #30
 8004618:	051b      	lsls	r3, r3, #20
 800461a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800461e:	e014      	b.n	800464a <HAL_ADC_ConfigChannel+0x576>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	fa93 f3a3 	rbit	r3, r3
 800462c:	60fb      	str	r3, [r7, #12]
  return result;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	fab3 f383 	clz	r3, r3
 8004634:	b2db      	uxtb	r3, r3
 8004636:	3301      	adds	r3, #1
 8004638:	f003 021f 	and.w	r2, r3, #31
 800463c:	4613      	mov	r3, r2
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	4413      	add	r3, r2
 8004642:	3b1e      	subs	r3, #30
 8004644:	051b      	lsls	r3, r3, #20
 8004646:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800464a:	430b      	orrs	r3, r1
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	6892      	ldr	r2, [r2, #8]
 8004650:	4619      	mov	r1, r3
 8004652:	f7fe fe80 	bl	8003356 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	4b2d      	ldr	r3, [pc, #180]	; (8004710 <HAL_ADC_ConfigChannel+0x63c>)
 800465c:	4013      	ands	r3, r2
 800465e:	2b00      	cmp	r3, #0
 8004660:	f000 808c 	beq.w	800477c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004664:	482b      	ldr	r0, [pc, #172]	; (8004714 <HAL_ADC_ConfigChannel+0x640>)
 8004666:	f7fe fdcb 	bl	8003200 <LL_ADC_GetCommonPathInternalCh>
 800466a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a29      	ldr	r2, [pc, #164]	; (8004718 <HAL_ADC_ConfigChannel+0x644>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d12b      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x5fc>
 8004678:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800467c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d125      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a24      	ldr	r2, [pc, #144]	; (800471c <HAL_ADC_ConfigChannel+0x648>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d004      	beq.n	8004698 <HAL_ADC_ConfigChannel+0x5c4>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a23      	ldr	r2, [pc, #140]	; (8004720 <HAL_ADC_ConfigChannel+0x64c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d16e      	bne.n	8004776 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004698:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800469c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80046a0:	4619      	mov	r1, r3
 80046a2:	481c      	ldr	r0, [pc, #112]	; (8004714 <HAL_ADC_ConfigChannel+0x640>)
 80046a4:	f7fe fd99 	bl	80031da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80046a8:	4b1e      	ldr	r3, [pc, #120]	; (8004724 <HAL_ADC_ConfigChannel+0x650>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	099b      	lsrs	r3, r3, #6
 80046ae:	4a1e      	ldr	r2, [pc, #120]	; (8004728 <HAL_ADC_ConfigChannel+0x654>)
 80046b0:	fba2 2303 	umull	r2, r3, r2, r3
 80046b4:	099a      	lsrs	r2, r3, #6
 80046b6:	4613      	mov	r3, r2
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80046c0:	e002      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	3b01      	subs	r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f9      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046ce:	e052      	b.n	8004776 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a15      	ldr	r2, [pc, #84]	; (800472c <HAL_ADC_ConfigChannel+0x658>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d12a      	bne.n	8004730 <HAL_ADC_ConfigChannel+0x65c>
 80046da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d124      	bne.n	8004730 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a0c      	ldr	r2, [pc, #48]	; (800471c <HAL_ADC_ConfigChannel+0x648>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d004      	beq.n	80046fa <HAL_ADC_ConfigChannel+0x626>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a0a      	ldr	r2, [pc, #40]	; (8004720 <HAL_ADC_ConfigChannel+0x64c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d13f      	bne.n	800477a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004702:	4619      	mov	r1, r3
 8004704:	4803      	ldr	r0, [pc, #12]	; (8004714 <HAL_ADC_ConfigChannel+0x640>)
 8004706:	f7fe fd68 	bl	80031da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800470a:	e036      	b.n	800477a <HAL_ADC_ConfigChannel+0x6a6>
 800470c:	407f0000 	.word	0x407f0000
 8004710:	80080000 	.word	0x80080000
 8004714:	50040300 	.word	0x50040300
 8004718:	c7520000 	.word	0xc7520000
 800471c:	50040000 	.word	0x50040000
 8004720:	50040200 	.word	0x50040200
 8004724:	20000008 	.word	0x20000008
 8004728:	053e2d63 	.word	0x053e2d63
 800472c:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a16      	ldr	r2, [pc, #88]	; (8004790 <HAL_ADC_ConfigChannel+0x6bc>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d120      	bne.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800473a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800473e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d11a      	bne.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a12      	ldr	r2, [pc, #72]	; (8004794 <HAL_ADC_ConfigChannel+0x6c0>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d115      	bne.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004750:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004754:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004758:	4619      	mov	r1, r3
 800475a:	480f      	ldr	r0, [pc, #60]	; (8004798 <HAL_ADC_ConfigChannel+0x6c4>)
 800475c:	f7fe fd3d 	bl	80031da <LL_ADC_SetCommonPathInternalCh>
 8004760:	e00c      	b.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004774:	e002      	b.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004776:	bf00      	nop
 8004778:	e000      	b.n	800477c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800477a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004784:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004788:	4618      	mov	r0, r3
 800478a:	3798      	adds	r7, #152	; 0x98
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	80000001 	.word	0x80000001
 8004794:	50040000 	.word	0x50040000
 8004798:	50040300 	.word	0x50040300

0800479c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe fefc 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 80047b8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fe ff1d 	bl	80035fe <LL_ADC_INJ_IsConversionOngoing>
 80047c4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d103      	bne.n	80047d4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 8090 	beq.w	80048f4 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d02a      	beq.n	8004838 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	7e5b      	ldrb	r3, [r3, #25]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d126      	bne.n	8004838 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	7e1b      	ldrb	r3, [r3, #24]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d122      	bne.n	8004838 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80047f2:	2301      	movs	r3, #1
 80047f4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047f6:	e014      	b.n	8004822 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	4a41      	ldr	r2, [pc, #260]	; (8004900 <ADC_ConversionStop+0x164>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d90d      	bls.n	800481c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004804:	f043 0210 	orr.w	r2, r3, #16
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004810:	f043 0201 	orr.w	r2, r3, #1
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e06c      	b.n	80048f6 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	3301      	adds	r3, #1
 8004820:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482c:	2b40      	cmp	r3, #64	; 0x40
 800482e:	d1e3      	bne.n	80047f8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2240      	movs	r2, #64	; 0x40
 8004836:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d014      	beq.n	8004868 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f7fe feb4 	bl	80035b0 <LL_ADC_REG_IsConversionOngoing>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00c      	beq.n	8004868 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe fe71 	bl	800353a <LL_ADC_IsDisableOngoing>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d104      	bne.n	8004868 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f7fe fe90 	bl	8003588 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d014      	beq.n	8004898 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f7fe fec3 	bl	80035fe <LL_ADC_INJ_IsConversionOngoing>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00c      	beq.n	8004898 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4618      	mov	r0, r3
 8004884:	f7fe fe59 	bl	800353a <LL_ADC_IsDisableOngoing>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d104      	bne.n	8004898 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe fe9f 	bl	80035d6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d004      	beq.n	80048a8 <ADC_ConversionStop+0x10c>
 800489e:	2b03      	cmp	r3, #3
 80048a0:	d105      	bne.n	80048ae <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80048a2:	230c      	movs	r3, #12
 80048a4:	617b      	str	r3, [r7, #20]
        break;
 80048a6:	e005      	b.n	80048b4 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80048a8:	2308      	movs	r3, #8
 80048aa:	617b      	str	r3, [r7, #20]
        break;
 80048ac:	e002      	b.n	80048b4 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80048ae:	2304      	movs	r3, #4
 80048b0:	617b      	str	r3, [r7, #20]
        break;
 80048b2:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80048b4:	f7fe fc50 	bl	8003158 <HAL_GetTick>
 80048b8:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048ba:	e014      	b.n	80048e6 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80048bc:	f7fe fc4c 	bl	8003158 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b05      	cmp	r3, #5
 80048c8:	d90d      	bls.n	80048e6 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ce:	f043 0210 	orr.w	r2, r3, #16
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048da:	f043 0201 	orr.w	r2, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e007      	b.n	80048f6 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	4013      	ands	r3, r2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1e3      	bne.n	80048bc <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3720      	adds	r7, #32
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	a33fffff 	.word	0xa33fffff

08004904 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4618      	mov	r0, r3
 8004912:	f7fe fdff 	bl	8003514 <LL_ADC_IsEnabled>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d146      	bne.n	80049aa <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689a      	ldr	r2, [r3, #8]
 8004922:	4b24      	ldr	r3, [pc, #144]	; (80049b4 <ADC_Enable+0xb0>)
 8004924:	4013      	ands	r3, r2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00d      	beq.n	8004946 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492e:	f043 0210 	orr.w	r2, r3, #16
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493a:	f043 0201 	orr.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e032      	b.n	80049ac <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7fe fdba 	bl	80034c4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004950:	f7fe fc02 	bl	8003158 <HAL_GetTick>
 8004954:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004956:	e021      	b.n	800499c <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4618      	mov	r0, r3
 800495e:	f7fe fdd9 	bl	8003514 <LL_ADC_IsEnabled>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d104      	bne.n	8004972 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4618      	mov	r0, r3
 800496e:	f7fe fda9 	bl	80034c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004972:	f7fe fbf1 	bl	8003158 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d90d      	bls.n	800499c <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004984:	f043 0210 	orr.w	r2, r3, #16
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004990:	f043 0201 	orr.w	r2, r3, #1
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e007      	b.n	80049ac <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d1d6      	bne.n	8004958 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	8000003f 	.word	0x8000003f

080049b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe fdb8 	bl	800353a <LL_ADC_IsDisableOngoing>
 80049ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7fe fd9f 	bl	8003514 <LL_ADC_IsEnabled>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d040      	beq.n	8004a5e <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d13d      	bne.n	8004a5e <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f003 030d 	and.w	r3, r3, #13
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d10c      	bne.n	8004a0a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7fe fd79 	bl	80034ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2203      	movs	r2, #3
 8004a00:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a02:	f7fe fba9 	bl	8003158 <HAL_GetTick>
 8004a06:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a08:	e022      	b.n	8004a50 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0e:	f043 0210 	orr.w	r2, r3, #16
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1a:	f043 0201 	orr.w	r2, r3, #1
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e01c      	b.n	8004a60 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a26:	f7fe fb97 	bl	8003158 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d90d      	bls.n	8004a50 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a38:	f043 0210 	orr.w	r2, r3, #16
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a44:	f043 0201 	orr.w	r2, r3, #1
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e007      	b.n	8004a60 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e3      	bne.n	8004a26 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <LL_ADC_IsEnabled>:
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d101      	bne.n	8004a80 <LL_ADC_IsEnabled+0x18>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e000      	b.n	8004a82 <LL_ADC_IsEnabled+0x1a>
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <LL_ADC_REG_IsConversionOngoing>:
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d101      	bne.n	8004aa6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e000      	b.n	8004aa8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b18:	b590      	push	{r4, r7, lr}
 8004b1a:	b09f      	sub	sp, #124	; 0x7c
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b22:	2300      	movs	r3, #0
 8004b24:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b32:	2302      	movs	r3, #2
 8004b34:	e08f      	b.n	8004c56 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a47      	ldr	r2, [pc, #284]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d102      	bne.n	8004b4e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004b48:	4b46      	ldr	r3, [pc, #280]	; (8004c64 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004b4a:	60bb      	str	r3, [r7, #8]
 8004b4c:	e001      	b.n	8004b52 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10b      	bne.n	8004b70 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5c:	f043 0220 	orr.w	r2, r3, #32
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e072      	b.n	8004c56 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff ff8b 	bl	8004a8e <LL_ADC_REG_IsConversionOngoing>
 8004b78:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff ff85 	bl	8004a8e <LL_ADC_REG_IsConversionOngoing>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d154      	bne.n	8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d151      	bne.n	8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004b90:	4b35      	ldr	r3, [pc, #212]	; (8004c68 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004b92:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d02c      	beq.n	8004bf6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	6859      	ldr	r1, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004bae:	035b      	lsls	r3, r3, #13
 8004bb0:	430b      	orrs	r3, r1
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bb8:	4829      	ldr	r0, [pc, #164]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004bba:	f7ff ff55 	bl	8004a68 <LL_ADC_IsEnabled>
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	4828      	ldr	r0, [pc, #160]	; (8004c64 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004bc2:	f7ff ff51 	bl	8004a68 <LL_ADC_IsEnabled>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	431c      	orrs	r4, r3
 8004bca:	4828      	ldr	r0, [pc, #160]	; (8004c6c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004bcc:	f7ff ff4c 	bl	8004a68 <LL_ADC_IsEnabled>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4323      	orrs	r3, r4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d137      	bne.n	8004c48 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004be0:	f023 030f 	bic.w	r3, r3, #15
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	6811      	ldr	r1, [r2, #0]
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	6892      	ldr	r2, [r2, #8]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bf2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bf4:	e028      	b.n	8004c48 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004bf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c00:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c02:	4817      	ldr	r0, [pc, #92]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004c04:	f7ff ff30 	bl	8004a68 <LL_ADC_IsEnabled>
 8004c08:	4604      	mov	r4, r0
 8004c0a:	4816      	ldr	r0, [pc, #88]	; (8004c64 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004c0c:	f7ff ff2c 	bl	8004a68 <LL_ADC_IsEnabled>
 8004c10:	4603      	mov	r3, r0
 8004c12:	431c      	orrs	r4, r3
 8004c14:	4815      	ldr	r0, [pc, #84]	; (8004c6c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004c16:	f7ff ff27 	bl	8004a68 <LL_ADC_IsEnabled>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	4323      	orrs	r3, r4
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d112      	bne.n	8004c48 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004c2a:	f023 030f 	bic.w	r3, r3, #15
 8004c2e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c30:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c32:	e009      	b.n	8004c48 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c38:	f043 0220 	orr.w	r2, r3, #32
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004c46:	e000      	b.n	8004c4a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c48:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c52:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	377c      	adds	r7, #124	; 0x7c
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd90      	pop	{r4, r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	50040000 	.word	0x50040000
 8004c64:	50040100 	.word	0x50040100
 8004c68:	50040300 	.word	0x50040300
 8004c6c:	50040200 	.word	0x50040200

08004c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c80:	4b0c      	ldr	r3, [pc, #48]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ca2:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	60d3      	str	r3, [r2, #12]
}
 8004ca8:	bf00      	nop
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	e000ed00 	.word	0xe000ed00

08004cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cbc:	4b04      	ldr	r3, [pc, #16]	; (8004cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	0a1b      	lsrs	r3, r3, #8
 8004cc2:	f003 0307 	and.w	r3, r3, #7
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	db0b      	blt.n	8004cfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ce6:	79fb      	ldrb	r3, [r7, #7]
 8004ce8:	f003 021f 	and.w	r2, r3, #31
 8004cec:	4907      	ldr	r1, [pc, #28]	; (8004d0c <__NVIC_EnableIRQ+0x38>)
 8004cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8004cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	e000e100 	.word	0xe000e100

08004d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	6039      	str	r1, [r7, #0]
 8004d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	db0a      	blt.n	8004d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	490c      	ldr	r1, [pc, #48]	; (8004d5c <__NVIC_SetPriority+0x4c>)
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	0112      	lsls	r2, r2, #4
 8004d30:	b2d2      	uxtb	r2, r2
 8004d32:	440b      	add	r3, r1
 8004d34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d38:	e00a      	b.n	8004d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	4908      	ldr	r1, [pc, #32]	; (8004d60 <__NVIC_SetPriority+0x50>)
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	3b04      	subs	r3, #4
 8004d48:	0112      	lsls	r2, r2, #4
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	761a      	strb	r2, [r3, #24]
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	e000e100 	.word	0xe000e100
 8004d60:	e000ed00 	.word	0xe000ed00

08004d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b089      	sub	sp, #36	; 0x24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f1c3 0307 	rsb	r3, r3, #7
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	bf28      	it	cs
 8004d82:	2304      	movcs	r3, #4
 8004d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	2b06      	cmp	r3, #6
 8004d8c:	d902      	bls.n	8004d94 <NVIC_EncodePriority+0x30>
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	3b03      	subs	r3, #3
 8004d92:	e000      	b.n	8004d96 <NVIC_EncodePriority+0x32>
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d98:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	43da      	mvns	r2, r3
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	401a      	ands	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dac:	f04f 31ff 	mov.w	r1, #4294967295
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	fa01 f303 	lsl.w	r3, r1, r3
 8004db6:	43d9      	mvns	r1, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dbc:	4313      	orrs	r3, r2
         );
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3724      	adds	r7, #36	; 0x24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ddc:	d301      	bcc.n	8004de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dde:	2301      	movs	r3, #1
 8004de0:	e00f      	b.n	8004e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004de2:	4a0a      	ldr	r2, [pc, #40]	; (8004e0c <SysTick_Config+0x40>)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dea:	210f      	movs	r1, #15
 8004dec:	f04f 30ff 	mov.w	r0, #4294967295
 8004df0:	f7ff ff8e 	bl	8004d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004df4:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <SysTick_Config+0x40>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dfa:	4b04      	ldr	r3, [pc, #16]	; (8004e0c <SysTick_Config+0x40>)
 8004dfc:	2207      	movs	r2, #7
 8004dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	e000e010 	.word	0xe000e010

08004e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ff29 	bl	8004c70 <__NVIC_SetPriorityGrouping>
}
 8004e1e:	bf00      	nop
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b086      	sub	sp, #24
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
 8004e32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e34:	2300      	movs	r3, #0
 8004e36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e38:	f7ff ff3e 	bl	8004cb8 <__NVIC_GetPriorityGrouping>
 8004e3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	6978      	ldr	r0, [r7, #20]
 8004e44:	f7ff ff8e 	bl	8004d64 <NVIC_EncodePriority>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e4e:	4611      	mov	r1, r2
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff ff5d 	bl	8004d10 <__NVIC_SetPriority>
}
 8004e56:	bf00      	nop
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b082      	sub	sp, #8
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	4603      	mov	r3, r0
 8004e66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff ff31 	bl	8004cd4 <__NVIC_EnableIRQ>
}
 8004e72:	bf00      	nop
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b082      	sub	sp, #8
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff ffa2 	bl	8004dcc <SysTick_Config>
 8004e88:	4603      	mov	r3, r0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ea2:	e17f      	b.n	80051a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 8171 	beq.w	800519e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d003      	beq.n	8004ecc <HAL_GPIO_Init+0x38>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2b12      	cmp	r3, #18
 8004eca:	d123      	bne.n	8004f14 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	08da      	lsrs	r2, r3, #3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3208      	adds	r2, #8
 8004ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f003 0307 	and.w	r3, r3, #7
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	220f      	movs	r2, #15
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	4013      	ands	r3, r2
 8004eee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	691a      	ldr	r2, [r3, #16]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	fa02 f303 	lsl.w	r3, r2, r3
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	08da      	lsrs	r2, r3, #3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	3208      	adds	r2, #8
 8004f0e:	6939      	ldr	r1, [r7, #16]
 8004f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	005b      	lsls	r3, r3, #1
 8004f1e:	2203      	movs	r2, #3
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	43db      	mvns	r3, r3
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f003 0203 	and.w	r2, r3, #3
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d00b      	beq.n	8004f68 <HAL_GPIO_Init+0xd4>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d007      	beq.n	8004f68 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f5c:	2b11      	cmp	r3, #17
 8004f5e:	d003      	beq.n	8004f68 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2b12      	cmp	r3, #18
 8004f66:	d130      	bne.n	8004fca <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	2203      	movs	r2, #3
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa6:	43db      	mvns	r3, r3
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4013      	ands	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	091b      	lsrs	r3, r3, #4
 8004fb4:	f003 0201 	and.w	r2, r3, #1
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d118      	bne.n	8005008 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004fdc:	2201      	movs	r2, #1
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	08db      	lsrs	r3, r3, #3
 8004ff2:	f003 0201 	and.w	r2, r3, #1
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	2203      	movs	r2, #3
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43db      	mvns	r3, r3
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4013      	ands	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 80ac 	beq.w	800519e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005046:	4b5e      	ldr	r3, [pc, #376]	; (80051c0 <HAL_GPIO_Init+0x32c>)
 8005048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800504a:	4a5d      	ldr	r2, [pc, #372]	; (80051c0 <HAL_GPIO_Init+0x32c>)
 800504c:	f043 0301 	orr.w	r3, r3, #1
 8005050:	6613      	str	r3, [r2, #96]	; 0x60
 8005052:	4b5b      	ldr	r3, [pc, #364]	; (80051c0 <HAL_GPIO_Init+0x32c>)
 8005054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800505e:	4a59      	ldr	r2, [pc, #356]	; (80051c4 <HAL_GPIO_Init+0x330>)
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	089b      	lsrs	r3, r3, #2
 8005064:	3302      	adds	r3, #2
 8005066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800506a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f003 0303 	and.w	r3, r3, #3
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	220f      	movs	r2, #15
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4013      	ands	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005088:	d025      	beq.n	80050d6 <HAL_GPIO_Init+0x242>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a4e      	ldr	r2, [pc, #312]	; (80051c8 <HAL_GPIO_Init+0x334>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d01f      	beq.n	80050d2 <HAL_GPIO_Init+0x23e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a4d      	ldr	r2, [pc, #308]	; (80051cc <HAL_GPIO_Init+0x338>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d019      	beq.n	80050ce <HAL_GPIO_Init+0x23a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a4c      	ldr	r2, [pc, #304]	; (80051d0 <HAL_GPIO_Init+0x33c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <HAL_GPIO_Init+0x236>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a4b      	ldr	r2, [pc, #300]	; (80051d4 <HAL_GPIO_Init+0x340>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00d      	beq.n	80050c6 <HAL_GPIO_Init+0x232>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a4a      	ldr	r2, [pc, #296]	; (80051d8 <HAL_GPIO_Init+0x344>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d007      	beq.n	80050c2 <HAL_GPIO_Init+0x22e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a49      	ldr	r2, [pc, #292]	; (80051dc <HAL_GPIO_Init+0x348>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d101      	bne.n	80050be <HAL_GPIO_Init+0x22a>
 80050ba:	2306      	movs	r3, #6
 80050bc:	e00c      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050be:	2307      	movs	r3, #7
 80050c0:	e00a      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050c2:	2305      	movs	r3, #5
 80050c4:	e008      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050c6:	2304      	movs	r3, #4
 80050c8:	e006      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050ca:	2303      	movs	r3, #3
 80050cc:	e004      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050ce:	2302      	movs	r3, #2
 80050d0:	e002      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050d2:	2301      	movs	r3, #1
 80050d4:	e000      	b.n	80050d8 <HAL_GPIO_Init+0x244>
 80050d6:	2300      	movs	r3, #0
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	f002 0203 	and.w	r2, r2, #3
 80050de:	0092      	lsls	r2, r2, #2
 80050e0:	4093      	lsls	r3, r2
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050e8:	4936      	ldr	r1, [pc, #216]	; (80051c4 <HAL_GPIO_Init+0x330>)
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	089b      	lsrs	r3, r3, #2
 80050ee:	3302      	adds	r3, #2
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050f6:	4b3a      	ldr	r3, [pc, #232]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	43db      	mvns	r3, r3
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	4013      	ands	r3, r2
 8005104:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4313      	orrs	r3, r2
 8005118:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800511a:	4a31      	ldr	r2, [pc, #196]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005120:	4b2f      	ldr	r3, [pc, #188]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	43db      	mvns	r3, r3
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4013      	ands	r3, r2
 800512e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	4313      	orrs	r3, r2
 8005142:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005144:	4a26      	ldr	r2, [pc, #152]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800514a:	4b25      	ldr	r3, [pc, #148]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	43db      	mvns	r3, r3
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4013      	ands	r3, r2
 8005158:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800516e:	4a1c      	ldr	r2, [pc, #112]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005174:	4b1a      	ldr	r3, [pc, #104]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	43db      	mvns	r3, r3
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	4013      	ands	r3, r2
 8005182:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4313      	orrs	r3, r2
 8005196:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005198:	4a11      	ldr	r2, [pc, #68]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	3301      	adds	r3, #1
 80051a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	fa22 f303 	lsr.w	r3, r2, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f47f ae78 	bne.w	8004ea4 <HAL_GPIO_Init+0x10>
  }
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	40021000 	.word	0x40021000
 80051c4:	40010000 	.word	0x40010000
 80051c8:	48000400 	.word	0x48000400
 80051cc:	48000800 	.word	0x48000800
 80051d0:	48000c00 	.word	0x48000c00
 80051d4:	48001000 	.word	0x48001000
 80051d8:	48001400 	.word	0x48001400
 80051dc:	48001800 	.word	0x48001800
 80051e0:	40010400 	.word	0x40010400

080051e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	460b      	mov	r3, r1
 80051ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	887b      	ldrh	r3, [r7, #2]
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
 8005200:	e001      	b.n	8005206 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005202:	2300      	movs	r3, #0
 8005204:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005206:	7bfb      	ldrb	r3, [r7, #15]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	460b      	mov	r3, r1
 800521e:	807b      	strh	r3, [r7, #2]
 8005220:	4613      	mov	r3, r2
 8005222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005224:	787b      	ldrb	r3, [r7, #1]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800522a:	887a      	ldrh	r2, [r7, #2]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005230:	e002      	b.n	8005238 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005232:	887a      	ldrh	r2, [r7, #2]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	460b      	mov	r3, r1
 800524e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	695a      	ldr	r2, [r3, #20]
 8005254:	887b      	ldrh	r3, [r7, #2]
 8005256:	4013      	ands	r3, r2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800525c:	887a      	ldrh	r2, [r7, #2]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005262:	e002      	b.n	800526a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005264:	887a      	ldrh	r2, [r7, #2]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	619a      	str	r2, [r3, #24]
}
 800526a:	bf00      	nop
 800526c:	370c      	adds	r7, #12
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr

08005276 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005276:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005278:	b08f      	sub	sp, #60	; 0x3c
 800527a:	af0a      	add	r7, sp, #40	; 0x28
 800527c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e054      	b.n	8005332 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d106      	bne.n	80052a8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f006 fd66 	bl	800bd74 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2203      	movs	r2, #3
 80052ac:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d102      	bne.n	80052c2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4618      	mov	r0, r3
 80052c8:	f004 fefa 	bl	800a0c0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	687e      	ldr	r6, [r7, #4]
 80052d4:	466d      	mov	r5, sp
 80052d6:	f106 0410 	add.w	r4, r6, #16
 80052da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80052ea:	1d33      	adds	r3, r6, #4
 80052ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052ee:	6838      	ldr	r0, [r7, #0]
 80052f0:	f004 fe83 	bl	8009ffa <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2101      	movs	r1, #1
 80052fa:	4618      	mov	r0, r3
 80052fc:	f004 fef1 	bl	800a0e2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	603b      	str	r3, [r7, #0]
 8005306:	687e      	ldr	r6, [r7, #4]
 8005308:	466d      	mov	r5, sp
 800530a:	f106 0410 	add.w	r4, r6, #16
 800530e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005316:	e894 0003 	ldmia.w	r4, {r0, r1}
 800531a:	e885 0003 	stmia.w	r5, {r0, r1}
 800531e:	1d33      	adds	r3, r6, #4
 8005320:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005322:	6838      	ldr	r0, [r7, #0]
 8005324:	f005 f800 	bl	800a328 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800533a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800533a:	b590      	push	{r4, r7, lr}
 800533c:	b089      	sub	sp, #36	; 0x24
 800533e:	af04      	add	r7, sp, #16
 8005340:	6078      	str	r0, [r7, #4]
 8005342:	4608      	mov	r0, r1
 8005344:	4611      	mov	r1, r2
 8005346:	461a      	mov	r2, r3
 8005348:	4603      	mov	r3, r0
 800534a:	70fb      	strb	r3, [r7, #3]
 800534c:	460b      	mov	r3, r1
 800534e:	70bb      	strb	r3, [r7, #2]
 8005350:	4613      	mov	r3, r2
 8005352:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800535a:	2b01      	cmp	r3, #1
 800535c:	d101      	bne.n	8005362 <HAL_HCD_HC_Init+0x28>
 800535e:	2302      	movs	r3, #2
 8005360:	e07f      	b.n	8005462 <HAL_HCD_HC_Init+0x128>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800536a:	78fa      	ldrb	r2, [r7, #3]
 800536c:	6879      	ldr	r1, [r7, #4]
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	440b      	add	r3, r1
 8005378:	333d      	adds	r3, #61	; 0x3d
 800537a:	2200      	movs	r2, #0
 800537c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4413      	add	r3, r2
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	440b      	add	r3, r1
 800538c:	3338      	adds	r3, #56	; 0x38
 800538e:	787a      	ldrb	r2, [r7, #1]
 8005390:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005392:	78fa      	ldrb	r2, [r7, #3]
 8005394:	6879      	ldr	r1, [r7, #4]
 8005396:	4613      	mov	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	440b      	add	r3, r1
 80053a0:	3340      	adds	r3, #64	; 0x40
 80053a2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80053a4:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80053a6:	78fa      	ldrb	r2, [r7, #3]
 80053a8:	6879      	ldr	r1, [r7, #4]
 80053aa:	4613      	mov	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	4413      	add	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	440b      	add	r3, r1
 80053b4:	3339      	adds	r3, #57	; 0x39
 80053b6:	78fa      	ldrb	r2, [r7, #3]
 80053b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80053ba:	78fa      	ldrb	r2, [r7, #3]
 80053bc:	6879      	ldr	r1, [r7, #4]
 80053be:	4613      	mov	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	440b      	add	r3, r1
 80053c8:	333f      	adds	r3, #63	; 0x3f
 80053ca:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80053ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80053d0:	78fa      	ldrb	r2, [r7, #3]
 80053d2:	78bb      	ldrb	r3, [r7, #2]
 80053d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053d8:	b2d8      	uxtb	r0, r3
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	440b      	add	r3, r1
 80053e6:	333a      	adds	r3, #58	; 0x3a
 80053e8:	4602      	mov	r2, r0
 80053ea:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80053ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	da0a      	bge.n	800540a <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80053f4:	78fa      	ldrb	r2, [r7, #3]
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	4613      	mov	r3, r2
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	440b      	add	r3, r1
 8005402:	333b      	adds	r3, #59	; 0x3b
 8005404:	2201      	movs	r2, #1
 8005406:	701a      	strb	r2, [r3, #0]
 8005408:	e009      	b.n	800541e <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800540a:	78fa      	ldrb	r2, [r7, #3]
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	4613      	mov	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	00db      	lsls	r3, r3, #3
 8005416:	440b      	add	r3, r1
 8005418:	333b      	adds	r3, #59	; 0x3b
 800541a:	2200      	movs	r2, #0
 800541c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	4413      	add	r3, r2
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	440b      	add	r3, r1
 800542c:	333c      	adds	r3, #60	; 0x3c
 800542e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005432:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	787c      	ldrb	r4, [r7, #1]
 800543a:	78ba      	ldrb	r2, [r7, #2]
 800543c:	78f9      	ldrb	r1, [r7, #3]
 800543e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005440:	9302      	str	r3, [sp, #8]
 8005442:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005446:	9301      	str	r3, [sp, #4]
 8005448:	f897 3020 	ldrb.w	r3, [r7, #32]
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	4623      	mov	r3, r4
 8005450:	f005 f86c 	bl	800a52c <USB_HC_Init>
 8005454:	4603      	mov	r3, r0
 8005456:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005460:	7bfb      	ldrb	r3, [r7, #15]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	bd90      	pop	{r4, r7, pc}

0800546a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b084      	sub	sp, #16
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	460b      	mov	r3, r1
 8005474:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_HCD_HC_Halt+0x1e>
 8005484:	2302      	movs	r3, #2
 8005486:	e00f      	b.n	80054a8 <HAL_HCD_HC_Halt+0x3e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	78fa      	ldrb	r2, [r7, #3]
 8005496:	4611      	mov	r1, r2
 8005498:	4618      	mov	r0, r3
 800549a:	f005 fa4a 	bl	800a932 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	4608      	mov	r0, r1
 80054ba:	4611      	mov	r1, r2
 80054bc:	461a      	mov	r2, r3
 80054be:	4603      	mov	r3, r0
 80054c0:	70fb      	strb	r3, [r7, #3]
 80054c2:	460b      	mov	r3, r1
 80054c4:	70bb      	strb	r3, [r7, #2]
 80054c6:	4613      	mov	r3, r2
 80054c8:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80054ca:	78fa      	ldrb	r2, [r7, #3]
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4413      	add	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	440b      	add	r3, r1
 80054d8:	333b      	adds	r3, #59	; 0x3b
 80054da:	78ba      	ldrb	r2, [r7, #2]
 80054dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80054de:	78fa      	ldrb	r2, [r7, #3]
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	440b      	add	r3, r1
 80054ec:	333f      	adds	r3, #63	; 0x3f
 80054ee:	787a      	ldrb	r2, [r7, #1]
 80054f0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80054f2:	7c3b      	ldrb	r3, [r7, #16]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10a      	bne.n	800550e <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80054f8:	78fa      	ldrb	r2, [r7, #3]
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	4613      	mov	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	440b      	add	r3, r1
 8005506:	3342      	adds	r3, #66	; 0x42
 8005508:	2203      	movs	r2, #3
 800550a:	701a      	strb	r2, [r3, #0]
 800550c:	e009      	b.n	8005522 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800550e:	78fa      	ldrb	r2, [r7, #3]
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4413      	add	r3, r2
 8005518:	00db      	lsls	r3, r3, #3
 800551a:	440b      	add	r3, r1
 800551c:	3342      	adds	r3, #66	; 0x42
 800551e:	2202      	movs	r2, #2
 8005520:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005522:	787b      	ldrb	r3, [r7, #1]
 8005524:	2b03      	cmp	r3, #3
 8005526:	f200 80d6 	bhi.w	80056d6 <HAL_HCD_HC_SubmitRequest+0x226>
 800552a:	a201      	add	r2, pc, #4	; (adr r2, 8005530 <HAL_HCD_HC_SubmitRequest+0x80>)
 800552c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005530:	08005541 	.word	0x08005541
 8005534:	080056c1 	.word	0x080056c1
 8005538:	080055ad 	.word	0x080055ad
 800553c:	08005637 	.word	0x08005637
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005540:	7c3b      	ldrb	r3, [r7, #16]
 8005542:	2b01      	cmp	r3, #1
 8005544:	f040 80c9 	bne.w	80056da <HAL_HCD_HC_SubmitRequest+0x22a>
 8005548:	78bb      	ldrb	r3, [r7, #2]
 800554a:	2b00      	cmp	r3, #0
 800554c:	f040 80c5 	bne.w	80056da <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8005550:	8b3b      	ldrh	r3, [r7, #24]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d109      	bne.n	800556a <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005556:	78fa      	ldrb	r2, [r7, #3]
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	4613      	mov	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	440b      	add	r3, r1
 8005564:	3351      	adds	r3, #81	; 0x51
 8005566:	2201      	movs	r2, #1
 8005568:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800556a:	78fa      	ldrb	r2, [r7, #3]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	440b      	add	r3, r1
 8005578:	3351      	adds	r3, #81	; 0x51
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d10a      	bne.n	8005596 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005580:	78fa      	ldrb	r2, [r7, #3]
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	4413      	add	r3, r2
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	440b      	add	r3, r1
 800558e:	3342      	adds	r3, #66	; 0x42
 8005590:	2200      	movs	r2, #0
 8005592:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005594:	e0a1      	b.n	80056da <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005596:	78fa      	ldrb	r2, [r7, #3]
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4413      	add	r3, r2
 80055a0:	00db      	lsls	r3, r3, #3
 80055a2:	440b      	add	r3, r1
 80055a4:	3342      	adds	r3, #66	; 0x42
 80055a6:	2202      	movs	r2, #2
 80055a8:	701a      	strb	r2, [r3, #0]
      break;
 80055aa:	e096      	b.n	80056da <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80055ac:	78bb      	ldrb	r3, [r7, #2]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d120      	bne.n	80055f4 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80055b2:	78fa      	ldrb	r2, [r7, #3]
 80055b4:	6879      	ldr	r1, [r7, #4]
 80055b6:	4613      	mov	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
 80055bc:	00db      	lsls	r3, r3, #3
 80055be:	440b      	add	r3, r1
 80055c0:	3351      	adds	r3, #81	; 0x51
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10a      	bne.n	80055de <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80055c8:	78fa      	ldrb	r2, [r7, #3]
 80055ca:	6879      	ldr	r1, [r7, #4]
 80055cc:	4613      	mov	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	4413      	add	r3, r2
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	440b      	add	r3, r1
 80055d6:	3342      	adds	r3, #66	; 0x42
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80055dc:	e07e      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055de:	78fa      	ldrb	r2, [r7, #3]
 80055e0:	6879      	ldr	r1, [r7, #4]
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	00db      	lsls	r3, r3, #3
 80055ea:	440b      	add	r3, r1
 80055ec:	3342      	adds	r3, #66	; 0x42
 80055ee:	2202      	movs	r2, #2
 80055f0:	701a      	strb	r2, [r3, #0]
      break;
 80055f2:	e073      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80055f4:	78fa      	ldrb	r2, [r7, #3]
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	4613      	mov	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	4413      	add	r3, r2
 80055fe:	00db      	lsls	r3, r3, #3
 8005600:	440b      	add	r3, r1
 8005602:	3350      	adds	r3, #80	; 0x50
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800560a:	78fa      	ldrb	r2, [r7, #3]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4413      	add	r3, r2
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	440b      	add	r3, r1
 8005618:	3342      	adds	r3, #66	; 0x42
 800561a:	2200      	movs	r2, #0
 800561c:	701a      	strb	r2, [r3, #0]
      break;
 800561e:	e05d      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005620:	78fa      	ldrb	r2, [r7, #3]
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	440b      	add	r3, r1
 800562e:	3342      	adds	r3, #66	; 0x42
 8005630:	2202      	movs	r2, #2
 8005632:	701a      	strb	r2, [r3, #0]
      break;
 8005634:	e052      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005636:	78bb      	ldrb	r3, [r7, #2]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d120      	bne.n	800567e <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800563c:	78fa      	ldrb	r2, [r7, #3]
 800563e:	6879      	ldr	r1, [r7, #4]
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	440b      	add	r3, r1
 800564a:	3351      	adds	r3, #81	; 0x51
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10a      	bne.n	8005668 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005652:	78fa      	ldrb	r2, [r7, #3]
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	00db      	lsls	r3, r3, #3
 800565e:	440b      	add	r3, r1
 8005660:	3342      	adds	r3, #66	; 0x42
 8005662:	2200      	movs	r2, #0
 8005664:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005666:	e039      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005668:	78fa      	ldrb	r2, [r7, #3]
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	4613      	mov	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	440b      	add	r3, r1
 8005676:	3342      	adds	r3, #66	; 0x42
 8005678:	2202      	movs	r2, #2
 800567a:	701a      	strb	r2, [r3, #0]
      break;
 800567c:	e02e      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800567e:	78fa      	ldrb	r2, [r7, #3]
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	4613      	mov	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	440b      	add	r3, r1
 800568c:	3350      	adds	r3, #80	; 0x50
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005694:	78fa      	ldrb	r2, [r7, #3]
 8005696:	6879      	ldr	r1, [r7, #4]
 8005698:	4613      	mov	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	440b      	add	r3, r1
 80056a2:	3342      	adds	r3, #66	; 0x42
 80056a4:	2200      	movs	r2, #0
 80056a6:	701a      	strb	r2, [r3, #0]
      break;
 80056a8:	e018      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80056aa:	78fa      	ldrb	r2, [r7, #3]
 80056ac:	6879      	ldr	r1, [r7, #4]
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	00db      	lsls	r3, r3, #3
 80056b6:	440b      	add	r3, r1
 80056b8:	3342      	adds	r3, #66	; 0x42
 80056ba:	2202      	movs	r2, #2
 80056bc:	701a      	strb	r2, [r3, #0]
      break;
 80056be:	e00d      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056c0:	78fa      	ldrb	r2, [r7, #3]
 80056c2:	6879      	ldr	r1, [r7, #4]
 80056c4:	4613      	mov	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	00db      	lsls	r3, r3, #3
 80056cc:	440b      	add	r3, r1
 80056ce:	3342      	adds	r3, #66	; 0x42
 80056d0:	2200      	movs	r2, #0
 80056d2:	701a      	strb	r2, [r3, #0]
      break;
 80056d4:	e002      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 80056d6:	bf00      	nop
 80056d8:	e000      	b.n	80056dc <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 80056da:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80056dc:	78fa      	ldrb	r2, [r7, #3]
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	440b      	add	r3, r1
 80056ea:	3344      	adds	r3, #68	; 0x44
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80056f0:	78fa      	ldrb	r2, [r7, #3]
 80056f2:	8b39      	ldrh	r1, [r7, #24]
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	4613      	mov	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	4403      	add	r3, r0
 8005700:	3348      	adds	r3, #72	; 0x48
 8005702:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	440b      	add	r3, r1
 8005712:	335c      	adds	r3, #92	; 0x5c
 8005714:	2200      	movs	r2, #0
 8005716:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005718:	78fa      	ldrb	r2, [r7, #3]
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	4613      	mov	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	440b      	add	r3, r1
 8005726:	334c      	adds	r3, #76	; 0x4c
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800572c:	78fa      	ldrb	r2, [r7, #3]
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	4613      	mov	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4413      	add	r3, r2
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	440b      	add	r3, r1
 800573a:	3339      	adds	r3, #57	; 0x39
 800573c:	78fa      	ldrb	r2, [r7, #3]
 800573e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005740:	78fa      	ldrb	r2, [r7, #3]
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	440b      	add	r3, r1
 800574e:	335d      	adds	r3, #93	; 0x5d
 8005750:	2200      	movs	r2, #0
 8005752:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6818      	ldr	r0, [r3, #0]
 8005758:	78fa      	ldrb	r2, [r7, #3]
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	00db      	lsls	r3, r3, #3
 8005762:	3338      	adds	r3, #56	; 0x38
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	4413      	add	r3, r2
 8005768:	4619      	mov	r1, r3
 800576a:	f004 ffd1 	bl	800a710 <USB_HC_StartXfer>
 800576e:	4603      	mov	r3, r0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4618      	mov	r0, r3
 8005790:	f004 fd87 	bl	800a2a2 <USB_GetMode>
 8005794:	4603      	mov	r3, r0
 8005796:	2b01      	cmp	r3, #1
 8005798:	f040 80f1 	bne.w	800597e <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f004 fd6b 	bl	800a27c <USB_ReadInterrupts>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 80e7 	beq.w	800597c <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f004 fd62 	bl	800a27c <USB_ReadInterrupts>
 80057b8:	4603      	mov	r3, r0
 80057ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80057c2:	d104      	bne.n	80057ce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80057cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f004 fd52 	bl	800a27c <USB_ReadInterrupts>
 80057d8:	4603      	mov	r3, r0
 80057da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057e2:	d104      	bne.n	80057ee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f004 fd42 	bl	800a27c <USB_ReadInterrupts>
 80057f8:	4603      	mov	r3, r0
 80057fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005802:	d104      	bne.n	800580e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800580c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4618      	mov	r0, r3
 8005814:	f004 fd32 	bl	800a27c <USB_ReadInterrupts>
 8005818:	4603      	mov	r3, r0
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b02      	cmp	r3, #2
 8005820:	d103      	bne.n	800582a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2202      	movs	r2, #2
 8005828:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f004 fd24 	bl	800a27c <USB_ReadInterrupts>
 8005834:	4603      	mov	r3, r0
 8005836:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800583a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800583e:	d117      	bne.n	8005870 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800584e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005852:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f006 fb0f 	bl	800be78 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2101      	movs	r1, #1
 8005860:	4618      	mov	r0, r3
 8005862:	f004 fddf 	bl	800a424 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800586e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f004 fd01 	bl	800a27c <USB_ReadInterrupts>
 800587a:	4603      	mov	r3, r0
 800587c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005884:	d102      	bne.n	800588c <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f001 f868 	bl	800695c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f004 fcf3 	bl	800a27c <USB_ReadInterrupts>
 8005896:	4603      	mov	r3, r0
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b08      	cmp	r3, #8
 800589e:	d106      	bne.n	80058ae <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f006 facd 	bl	800be40 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2208      	movs	r2, #8
 80058ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f004 fce2 	bl	800a27c <USB_ReadInterrupts>
 80058b8:	4603      	mov	r3, r0
 80058ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80058c2:	d138      	bne.n	8005936 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f005 f821 	bl	800a910 <USB_HC_ReadInterrupt>
 80058ce:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	e025      	b.n	8005922 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f003 030f 	and.w	r3, r3, #15
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	fa22 f303 	lsr.w	r3, r2, r3
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d018      	beq.n	800591c <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005900:	d106      	bne.n	8005910 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	b2db      	uxtb	r3, r3
 8005906:	4619      	mov	r1, r3
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f8b3 	bl	8005a74 <HCD_HC_IN_IRQHandler>
 800590e:	e005      	b.n	800591c <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	b2db      	uxtb	r3, r3
 8005914:	4619      	mov	r1, r3
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 fc1f 	bl	800615a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	3301      	adds	r3, #1
 8005920:	617b      	str	r3, [r7, #20]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	697a      	ldr	r2, [r7, #20]
 8005928:	429a      	cmp	r2, r3
 800592a:	d3d4      	bcc.n	80058d6 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005934:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4618      	mov	r0, r3
 800593c:	f004 fc9e 	bl	800a27c <USB_ReadInterrupts>
 8005940:	4603      	mov	r3, r0
 8005942:	f003 0310 	and.w	r3, r3, #16
 8005946:	2b10      	cmp	r3, #16
 8005948:	d101      	bne.n	800594e <HAL_HCD_IRQHandler+0x1d6>
 800594a:	2301      	movs	r3, #1
 800594c:	e000      	b.n	8005950 <HAL_HCD_IRQHandler+0x1d8>
 800594e:	2300      	movs	r3, #0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d014      	beq.n	800597e <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	699a      	ldr	r2, [r3, #24]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f022 0210 	bic.w	r2, r2, #16
 8005962:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 ff4d 	bl	8006804 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699a      	ldr	r2, [r3, #24]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f042 0210 	orr.w	r2, r2, #16
 8005978:	619a      	str	r2, [r3, #24]
 800597a:	e000      	b.n	800597e <HAL_HCD_IRQHandler+0x206>
      return;
 800597c:	bf00      	nop
    }
  }
}
 800597e:	3718      	adds	r7, #24
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005992:	2b01      	cmp	r3, #1
 8005994:	d101      	bne.n	800599a <HAL_HCD_Start+0x16>
 8005996:	2302      	movs	r3, #2
 8005998:	e013      	b.n	80059c2 <HAL_HCD_Start+0x3e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f004 fb79 	bl	800a09e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2101      	movs	r1, #1
 80059b2:	4618      	mov	r0, r3
 80059b4:	f004 fd70 	bl	800a498 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b082      	sub	sp, #8
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_HCD_Stop+0x16>
 80059dc:	2302      	movs	r3, #2
 80059de:	e00d      	b.n	80059fc <HAL_HCD_Stop+0x32>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f005 f89f 	bl	800ab30 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005a10:	78fa      	ldrb	r2, [r7, #3]
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	4613      	mov	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	4413      	add	r3, r2
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	440b      	add	r3, r1
 8005a1e:	335c      	adds	r3, #92	; 0x5c
 8005a20:	781b      	ldrb	r3, [r3, #0]
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	460b      	mov	r3, r1
 8005a38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005a3a:	78fa      	ldrb	r2, [r7, #3]
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	00db      	lsls	r3, r3, #3
 8005a46:	440b      	add	r3, r1
 8005a48:	334c      	adds	r3, #76	; 0x4c
 8005a4a:	681b      	ldr	r3, [r3, #0]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f004 fd50 	bl	800a50a <USB_GetCurrentFrame>
 8005a6a:	4603      	mov	r3, r0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005a8a:	78fb      	ldrb	r3, [r7, #3]
 8005a8c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	015a      	lsls	r2, r3, #5
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	4413      	add	r3, r2
 8005a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d119      	bne.n	8005ad8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	2304      	movs	r3, #4
 8005ab4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	0151      	lsls	r1, r2, #5
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	440a      	add	r2, r1
 8005acc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ad0:	f043 0302 	orr.w	r3, r3, #2
 8005ad4:	60d3      	str	r3, [r2, #12]
 8005ad6:	e095      	b.n	8005c04 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 0320 	and.w	r3, r3, #32
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d109      	bne.n	8005b02 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	015a      	lsls	r2, r3, #5
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005afa:	461a      	mov	r2, r3
 8005afc:	2320      	movs	r3, #32
 8005afe:	6093      	str	r3, [r2, #8]
 8005b00:	e080      	b.n	8005c04 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	015a      	lsls	r2, r3, #5
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f003 0308 	and.w	r3, r3, #8
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d134      	bne.n	8005b82 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	0151      	lsls	r1, r2, #5
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	440a      	add	r2, r1
 8005b2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b32:	f043 0302 	orr.w	r3, r3, #2
 8005b36:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4413      	add	r3, r2
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	440b      	add	r3, r1
 8005b46:	335d      	adds	r3, #93	; 0x5d
 8005b48:	2205      	movs	r2, #5
 8005b4a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b58:	461a      	mov	r2, r3
 8005b5a:	2310      	movs	r3, #16
 8005b5c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	2308      	movs	r3, #8
 8005b6e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	4611      	mov	r1, r2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f004 fed9 	bl	800a932 <USB_HC_Halt>
 8005b80:	e040      	b.n	8005c04 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	015a      	lsls	r2, r3, #5
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	4413      	add	r3, r2
 8005b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b98:	d134      	bne.n	8005c04 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	0151      	lsls	r1, r2, #5
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	440a      	add	r2, r1
 8005bb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bb4:	f043 0302 	orr.w	r3, r3, #2
 8005bb8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	4611      	mov	r1, r2
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f004 feb4 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	015a      	lsls	r2, r3, #5
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	2310      	movs	r3, #16
 8005bda:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	4613      	mov	r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	4413      	add	r3, r2
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	440b      	add	r3, r1
 8005bea:	335d      	adds	r3, #93	; 0x5d
 8005bec:	2208      	movs	r2, #8
 8005bee:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	015a      	lsls	r2, r3, #5
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c02:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c1a:	d122      	bne.n	8005c62 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	015a      	lsls	r2, r3, #5
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	4413      	add	r3, r2
 8005c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	0151      	lsls	r1, r2, #5
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	440a      	add	r2, r1
 8005c32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c36:	f043 0302 	orr.w	r3, r3, #2
 8005c3a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	4611      	mov	r1, r2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f004 fe73 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c58:	461a      	mov	r2, r3
 8005c5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c5e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005c60:	e277      	b.n	8006152 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	f040 80a1 	bne.w	8005dbc <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	00db      	lsls	r3, r3, #3
 8005c86:	440b      	add	r3, r1
 8005c88:	335d      	adds	r3, #93	; 0x5d
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4613      	mov	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	4413      	add	r3, r2
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	440b      	add	r3, r1
 8005c9c:	3358      	adds	r3, #88	; 0x58
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cae:	461a      	mov	r2, r3
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4413      	add	r3, r2
 8005cbe:	00db      	lsls	r3, r3, #3
 8005cc0:	440b      	add	r3, r1
 8005cc2:	333f      	adds	r3, #63	; 0x3f
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4413      	add	r3, r2
 8005cd4:	00db      	lsls	r3, r3, #3
 8005cd6:	440b      	add	r3, r1
 8005cd8:	333f      	adds	r3, #63	; 0x3f
 8005cda:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d121      	bne.n	8005d24 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	0151      	lsls	r1, r2, #5
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	440a      	add	r2, r1
 8005cf6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cfa:	f043 0302 	orr.w	r3, r3, #2
 8005cfe:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	4611      	mov	r1, r2
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f004 fe11 	bl	800a932 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	2310      	movs	r3, #16
 8005d20:	6093      	str	r3, [r2, #8]
 8005d22:	e034      	b.n	8005d8e <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	440b      	add	r3, r1
 8005d32:	333f      	adds	r3, #63	; 0x3f
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d129      	bne.n	8005d8e <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	015a      	lsls	r2, r3, #5
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	0151      	lsls	r1, r2, #5
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	440a      	add	r2, r1
 8005d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d58:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005d5a:	6879      	ldr	r1, [r7, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	440b      	add	r3, r1
 8005d68:	335c      	adds	r3, #92	; 0x5c
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	b2d8      	uxtb	r0, r3
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4613      	mov	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	440b      	add	r3, r1
 8005d80:	335c      	adds	r3, #92	; 0x5c
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	461a      	mov	r2, r3
 8005d86:	4601      	mov	r1, r0
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f006 f883 	bl	800be94 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	4613      	mov	r3, r2
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	4413      	add	r3, r2
 8005d98:	00db      	lsls	r3, r3, #3
 8005d9a:	440b      	add	r3, r1
 8005d9c:	3350      	adds	r3, #80	; 0x50
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	f083 0301 	eor.w	r3, r3, #1
 8005da4:	b2d8      	uxtb	r0, r3
 8005da6:	6879      	ldr	r1, [r7, #4]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4613      	mov	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	440b      	add	r3, r1
 8005db4:	3350      	adds	r3, #80	; 0x50
 8005db6:	4602      	mov	r2, r0
 8005db8:	701a      	strb	r2, [r3, #0]
}
 8005dba:	e1ca      	b.n	8006152 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	f040 80f1 	bne.w	8005fb6 <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	0151      	lsls	r1, r2, #5
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	440a      	add	r2, r1
 8005dea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dee:	f023 0302 	bic.w	r3, r3, #2
 8005df2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005df4:	6879      	ldr	r1, [r7, #4]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	4613      	mov	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	4413      	add	r3, r2
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	440b      	add	r3, r1
 8005e02:	335d      	adds	r3, #93	; 0x5d
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d10a      	bne.n	8005e20 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4413      	add	r3, r2
 8005e14:	00db      	lsls	r3, r3, #3
 8005e16:	440b      	add	r3, r1
 8005e18:	335c      	adds	r3, #92	; 0x5c
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	e0b0      	b.n	8005f82 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005e20:	6879      	ldr	r1, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	440b      	add	r3, r1
 8005e2e:	335d      	adds	r3, #93	; 0x5d
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b05      	cmp	r3, #5
 8005e34:	d10a      	bne.n	8005e4c <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005e36:	6879      	ldr	r1, [r7, #4]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	440b      	add	r3, r1
 8005e44:	335c      	adds	r3, #92	; 0x5c
 8005e46:	2205      	movs	r2, #5
 8005e48:	701a      	strb	r2, [r3, #0]
 8005e4a:	e09a      	b.n	8005f82 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e4c:	6879      	ldr	r1, [r7, #4]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	4613      	mov	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	00db      	lsls	r3, r3, #3
 8005e58:	440b      	add	r3, r1
 8005e5a:	335d      	adds	r3, #93	; 0x5d
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	2b06      	cmp	r3, #6
 8005e60:	d00a      	beq.n	8005e78 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	4613      	mov	r3, r2
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	4413      	add	r3, r2
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	440b      	add	r3, r1
 8005e70:	335d      	adds	r3, #93	; 0x5d
 8005e72:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	d156      	bne.n	8005f26 <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	4413      	add	r3, r2
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	440b      	add	r3, r1
 8005e86:	3358      	adds	r3, #88	; 0x58
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	1c59      	adds	r1, r3, #1
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	4403      	add	r3, r0
 8005e9a:	3358      	adds	r3, #88	; 0x58
 8005e9c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	4413      	add	r3, r2
 8005ea8:	00db      	lsls	r3, r3, #3
 8005eaa:	440b      	add	r3, r1
 8005eac:	3358      	adds	r3, #88	; 0x58
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b03      	cmp	r3, #3
 8005eb2:	d914      	bls.n	8005ede <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005eb4:	6879      	ldr	r1, [r7, #4]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	4413      	add	r3, r2
 8005ebe:	00db      	lsls	r3, r3, #3
 8005ec0:	440b      	add	r3, r1
 8005ec2:	3358      	adds	r3, #88	; 0x58
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	4413      	add	r3, r2
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	440b      	add	r3, r1
 8005ed6:	335c      	adds	r3, #92	; 0x5c
 8005ed8:	2204      	movs	r2, #4
 8005eda:	701a      	strb	r2, [r3, #0]
 8005edc:	e009      	b.n	8005ef2 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ede:	6879      	ldr	r1, [r7, #4]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	440b      	add	r3, r1
 8005eec:	335c      	adds	r3, #92	; 0x5c
 8005eee:	2202      	movs	r2, #2
 8005ef0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	015a      	lsls	r2, r3, #5
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	4413      	add	r3, r2
 8005efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f08:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f10:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	015a      	lsls	r2, r3, #5
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	4413      	add	r3, r2
 8005f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f1e:	461a      	mov	r2, r3
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	6013      	str	r3, [r2, #0]
 8005f24:	e02d      	b.n	8005f82 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	00db      	lsls	r3, r3, #3
 8005f32:	440b      	add	r3, r1
 8005f34:	335d      	adds	r3, #93	; 0x5d
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d122      	bne.n	8005f82 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	440b      	add	r3, r1
 8005f4a:	335c      	adds	r3, #92	; 0x5c
 8005f4c:	2202      	movs	r2, #2
 8005f4e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f66:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f6e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	015a      	lsls	r2, r3, #5
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	4413      	add	r3, r2
 8005f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f8e:	461a      	mov	r2, r3
 8005f90:	2302      	movs	r3, #2
 8005f92:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	b2d8      	uxtb	r0, r3
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	440b      	add	r3, r1
 8005fa6:	335c      	adds	r3, #92	; 0x5c
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	461a      	mov	r2, r3
 8005fac:	4601      	mov	r1, r0
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f005 ff70 	bl	800be94 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005fb4:	e0cd      	b.n	8006152 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fc8:	2b80      	cmp	r3, #128	; 0x80
 8005fca:	d13e      	bne.n	800604a <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	015a      	lsls	r2, r3, #5
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	0151      	lsls	r1, r2, #5
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	440a      	add	r2, r1
 8005fe2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fe6:	f043 0302 	orr.w	r3, r3, #2
 8005fea:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	440b      	add	r3, r1
 8005ffa:	3358      	adds	r3, #88	; 0x58
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	1c59      	adds	r1, r3, #1
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	4613      	mov	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	4413      	add	r3, r2
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	4403      	add	r3, r0
 800600e:	3358      	adds	r3, #88	; 0x58
 8006010:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006012:	6879      	ldr	r1, [r7, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	440b      	add	r3, r1
 8006020:	335d      	adds	r3, #93	; 0x5d
 8006022:	2206      	movs	r2, #6
 8006024:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	b2d2      	uxtb	r2, r2
 800602e:	4611      	mov	r1, r2
 8006030:	4618      	mov	r0, r3
 8006032:	f004 fc7e 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	015a      	lsls	r2, r3, #5
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	4413      	add	r3, r2
 800603e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006042:	461a      	mov	r2, r3
 8006044:	2380      	movs	r3, #128	; 0x80
 8006046:	6093      	str	r3, [r2, #8]
}
 8006048:	e083      	b.n	8006152 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	015a      	lsls	r2, r3, #5
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	4413      	add	r3, r2
 8006052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f003 0310 	and.w	r3, r3, #16
 800605c:	2b10      	cmp	r3, #16
 800605e:	d178      	bne.n	8006152 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006060:	6879      	ldr	r1, [r7, #4]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	4613      	mov	r3, r2
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	4413      	add	r3, r2
 800606a:	00db      	lsls	r3, r3, #3
 800606c:	440b      	add	r3, r1
 800606e:	333f      	adds	r3, #63	; 0x3f
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	2b03      	cmp	r3, #3
 8006074:	d122      	bne.n	80060bc <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4613      	mov	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	00db      	lsls	r3, r3, #3
 8006082:	440b      	add	r3, r1
 8006084:	3358      	adds	r3, #88	; 0x58
 8006086:	2200      	movs	r2, #0
 8006088:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	015a      	lsls	r2, r3, #5
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	4413      	add	r3, r2
 8006092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	0151      	lsls	r1, r2, #5
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	440a      	add	r2, r1
 80060a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060a4:	f043 0302 	orr.w	r3, r3, #2
 80060a8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	4611      	mov	r1, r2
 80060b4:	4618      	mov	r0, r3
 80060b6:	f004 fc3c 	bl	800a932 <USB_HC_Halt>
 80060ba:	e041      	b.n	8006140 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	4613      	mov	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	4413      	add	r3, r2
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	440b      	add	r3, r1
 80060ca:	333f      	adds	r3, #63	; 0x3f
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00a      	beq.n	80060e8 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4613      	mov	r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4413      	add	r3, r2
 80060dc:	00db      	lsls	r3, r3, #3
 80060de:	440b      	add	r3, r1
 80060e0:	333f      	adds	r3, #63	; 0x3f
 80060e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d12b      	bne.n	8006140 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4613      	mov	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	440b      	add	r3, r1
 80060f6:	3358      	adds	r3, #88	; 0x58
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80060fc:	6879      	ldr	r1, [r7, #4]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	4613      	mov	r3, r2
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	4413      	add	r3, r2
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	440b      	add	r3, r1
 800610a:	335d      	adds	r3, #93	; 0x5d
 800610c:	2203      	movs	r2, #3
 800610e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	015a      	lsls	r2, r3, #5
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4413      	add	r3, r2
 8006118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	0151      	lsls	r1, r2, #5
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	440a      	add	r2, r1
 8006126:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800612a:	f043 0302 	orr.w	r3, r3, #2
 800612e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f004 fbf9 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	015a      	lsls	r2, r3, #5
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	4413      	add	r3, r2
 8006148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800614c:	461a      	mov	r2, r3
 800614e:	2310      	movs	r3, #16
 8006150:	6093      	str	r3, [r2, #8]
}
 8006152:	bf00      	nop
 8006154:	3718      	adds	r7, #24
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800615a:	b580      	push	{r7, lr}
 800615c:	b086      	sub	sp, #24
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
 8006162:	460b      	mov	r3, r1
 8006164:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006170:	78fb      	ldrb	r3, [r7, #3]
 8006172:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4413      	add	r3, r2
 800617c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 0304 	and.w	r3, r3, #4
 8006186:	2b04      	cmp	r3, #4
 8006188:	d119      	bne.n	80061be <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	4413      	add	r3, r2
 8006192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006196:	461a      	mov	r2, r3
 8006198:	2304      	movs	r3, #4
 800619a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	0151      	lsls	r1, r2, #5
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	440a      	add	r2, r1
 80061b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061b6:	f043 0302 	orr.w	r3, r3, #2
 80061ba:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80061bc:	e31e      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	015a      	lsls	r2, r3, #5
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	4413      	add	r3, r2
 80061c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d141      	bne.n	8006258 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e0:	461a      	mov	r2, r3
 80061e2:	2320      	movs	r3, #32
 80061e4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80061e6:	6879      	ldr	r1, [r7, #4]
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	4613      	mov	r3, r2
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4413      	add	r3, r2
 80061f0:	00db      	lsls	r3, r3, #3
 80061f2:	440b      	add	r3, r1
 80061f4:	333d      	adds	r3, #61	; 0x3d
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	f040 82ff 	bne.w	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80061fe:	6879      	ldr	r1, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4613      	mov	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	440b      	add	r3, r1
 800620c:	333d      	adds	r3, #61	; 0x3d
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006212:	6879      	ldr	r1, [r7, #4]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	00db      	lsls	r3, r3, #3
 800621e:	440b      	add	r3, r1
 8006220:	335c      	adds	r3, #92	; 0x5c
 8006222:	2202      	movs	r2, #2
 8006224:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	015a      	lsls	r2, r3, #5
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	4413      	add	r3, r2
 800622e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	0151      	lsls	r1, r2, #5
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	440a      	add	r2, r1
 800623c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006240:	f043 0302 	orr.w	r3, r3, #2
 8006244:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	4611      	mov	r1, r2
 8006250:	4618      	mov	r0, r3
 8006252:	f004 fb6e 	bl	800a932 <USB_HC_Halt>
}
 8006256:	e2d1      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	4413      	add	r3, r2
 8006260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626a:	2b40      	cmp	r3, #64	; 0x40
 800626c:	d13f      	bne.n	80062ee <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800626e:	6879      	ldr	r1, [r7, #4]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4613      	mov	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	00db      	lsls	r3, r3, #3
 800627a:	440b      	add	r3, r1
 800627c:	335d      	adds	r3, #93	; 0x5d
 800627e:	2204      	movs	r2, #4
 8006280:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	4613      	mov	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4413      	add	r3, r2
 800628c:	00db      	lsls	r3, r3, #3
 800628e:	440b      	add	r3, r1
 8006290:	333d      	adds	r3, #61	; 0x3d
 8006292:	2201      	movs	r2, #1
 8006294:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006296:	6879      	ldr	r1, [r7, #4]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4613      	mov	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	00db      	lsls	r3, r3, #3
 80062a2:	440b      	add	r3, r1
 80062a4:	3358      	adds	r3, #88	; 0x58
 80062a6:	2200      	movs	r2, #0
 80062a8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	015a      	lsls	r2, r3, #5
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	0151      	lsls	r1, r2, #5
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	440a      	add	r2, r1
 80062c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062c4:	f043 0302 	orr.w	r3, r3, #2
 80062c8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	b2d2      	uxtb	r2, r2
 80062d2:	4611      	mov	r1, r2
 80062d4:	4618      	mov	r0, r3
 80062d6:	f004 fb2c 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	015a      	lsls	r2, r3, #5
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	4413      	add	r3, r2
 80062e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e6:	461a      	mov	r2, r3
 80062e8:	2340      	movs	r3, #64	; 0x40
 80062ea:	6093      	str	r3, [r2, #8]
}
 80062ec:	e286      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	015a      	lsls	r2, r3, #5
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006304:	d122      	bne.n	800634c <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	4413      	add	r3, r2
 800630e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	0151      	lsls	r1, r2, #5
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	440a      	add	r2, r1
 800631c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006320:	f043 0302 	orr.w	r3, r3, #2
 8006324:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	b2d2      	uxtb	r2, r2
 800632e:	4611      	mov	r1, r2
 8006330:	4618      	mov	r0, r3
 8006332:	f004 fafe 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	4413      	add	r3, r2
 800633e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006342:	461a      	mov	r2, r3
 8006344:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006348:	6093      	str	r3, [r2, #8]
}
 800634a:	e257      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	015a      	lsls	r2, r3, #5
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	4413      	add	r3, r2
 8006354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b01      	cmp	r3, #1
 8006360:	d135      	bne.n	80063ce <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006362:	6879      	ldr	r1, [r7, #4]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	4613      	mov	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4413      	add	r3, r2
 800636c:	00db      	lsls	r3, r3, #3
 800636e:	440b      	add	r3, r1
 8006370:	3358      	adds	r3, #88	; 0x58
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	4413      	add	r3, r2
 800637e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	0151      	lsls	r1, r2, #5
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	440a      	add	r2, r1
 800638c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006390:	f043 0302 	orr.w	r3, r3, #2
 8006394:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	4611      	mov	r1, r2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f004 fac6 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b2:	461a      	mov	r2, r3
 80063b4:	2301      	movs	r3, #1
 80063b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	00db      	lsls	r3, r3, #3
 80063c4:	440b      	add	r3, r1
 80063c6:	335d      	adds	r3, #93	; 0x5d
 80063c8:	2201      	movs	r2, #1
 80063ca:	701a      	strb	r2, [r3, #0]
}
 80063cc:	e216      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d12b      	bne.n	800643c <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063f0:	461a      	mov	r2, r3
 80063f2:	2308      	movs	r3, #8
 80063f4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	0151      	lsls	r1, r2, #5
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	440a      	add	r2, r1
 800640c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006410:	f043 0302 	orr.w	r3, r3, #2
 8006414:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	b2d2      	uxtb	r2, r2
 800641e:	4611      	mov	r1, r2
 8006420:	4618      	mov	r0, r3
 8006422:	f004 fa86 	bl	800a932 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8006426:	6879      	ldr	r1, [r7, #4]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4613      	mov	r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4413      	add	r3, r2
 8006430:	00db      	lsls	r3, r3, #3
 8006432:	440b      	add	r3, r1
 8006434:	335d      	adds	r3, #93	; 0x5d
 8006436:	2205      	movs	r2, #5
 8006438:	701a      	strb	r2, [r3, #0]
}
 800643a:	e1df      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	4413      	add	r3, r2
 8006444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f003 0310 	and.w	r3, r3, #16
 800644e:	2b10      	cmp	r3, #16
 8006450:	d135      	bne.n	80064be <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006452:	6879      	ldr	r1, [r7, #4]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	4613      	mov	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	00db      	lsls	r3, r3, #3
 800645e:	440b      	add	r3, r1
 8006460:	3358      	adds	r3, #88	; 0x58
 8006462:	2200      	movs	r2, #0
 8006464:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006466:	6879      	ldr	r1, [r7, #4]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	4613      	mov	r3, r2
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	4413      	add	r3, r2
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	440b      	add	r3, r1
 8006474:	335d      	adds	r3, #93	; 0x5d
 8006476:	2203      	movs	r2, #3
 8006478:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	4413      	add	r3, r2
 8006482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	0151      	lsls	r1, r2, #5
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	440a      	add	r2, r1
 8006490:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006494:	f043 0302 	orr.w	r3, r3, #2
 8006498:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	b2d2      	uxtb	r2, r2
 80064a2:	4611      	mov	r1, r2
 80064a4:	4618      	mov	r0, r3
 80064a6:	f004 fa44 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b6:	461a      	mov	r2, r3
 80064b8:	2310      	movs	r3, #16
 80064ba:	6093      	str	r3, [r2, #8]
}
 80064bc:	e19e      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064d0:	2b80      	cmp	r3, #128	; 0x80
 80064d2:	d12b      	bne.n	800652c <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	015a      	lsls	r2, r3, #5
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	0151      	lsls	r1, r2, #5
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	440a      	add	r2, r1
 80064ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064ee:	f043 0302 	orr.w	r3, r3, #2
 80064f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	b2d2      	uxtb	r2, r2
 80064fc:	4611      	mov	r1, r2
 80064fe:	4618      	mov	r0, r3
 8006500:	f004 fa17 	bl	800a932 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006504:	6879      	ldr	r1, [r7, #4]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	4613      	mov	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	00db      	lsls	r3, r3, #3
 8006510:	440b      	add	r3, r1
 8006512:	335d      	adds	r3, #93	; 0x5d
 8006514:	2206      	movs	r2, #6
 8006516:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	4413      	add	r3, r2
 8006520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006524:	461a      	mov	r2, r3
 8006526:	2380      	movs	r3, #128	; 0x80
 8006528:	6093      	str	r3, [r2, #8]
}
 800652a:	e167      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4413      	add	r3, r2
 8006534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800653e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006542:	d135      	bne.n	80065b0 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	4413      	add	r3, r2
 800654c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	0151      	lsls	r1, r2, #5
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	440a      	add	r2, r1
 800655a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800655e:	f043 0302 	orr.w	r3, r3, #2
 8006562:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	4611      	mov	r1, r2
 800656e:	4618      	mov	r0, r3
 8006570:	f004 f9df 	bl	800a932 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	4413      	add	r3, r2
 800657c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006580:	461a      	mov	r2, r3
 8006582:	2310      	movs	r3, #16
 8006584:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4413      	add	r3, r2
 800658e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006592:	461a      	mov	r2, r3
 8006594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006598:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800659a:	6879      	ldr	r1, [r7, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	4613      	mov	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4413      	add	r3, r2
 80065a4:	00db      	lsls	r3, r3, #3
 80065a6:	440b      	add	r3, r1
 80065a8:	335d      	adds	r3, #93	; 0x5d
 80065aa:	2208      	movs	r2, #8
 80065ac:	701a      	strb	r2, [r3, #0]
}
 80065ae:	e125      	b.n	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	f040 811a 	bne.w	80067fc <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	0151      	lsls	r1, r2, #5
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	440a      	add	r2, r1
 80065de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065e2:	f023 0302 	bic.w	r3, r3, #2
 80065e6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80065e8:	6879      	ldr	r1, [r7, #4]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	4613      	mov	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	4413      	add	r3, r2
 80065f2:	00db      	lsls	r3, r3, #3
 80065f4:	440b      	add	r3, r1
 80065f6:	335d      	adds	r3, #93	; 0x5d
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d137      	bne.n	800666e <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80065fe:	6879      	ldr	r1, [r7, #4]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	4613      	mov	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	00db      	lsls	r3, r3, #3
 800660a:	440b      	add	r3, r1
 800660c:	335c      	adds	r3, #92	; 0x5c
 800660e:	2201      	movs	r2, #1
 8006610:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006612:	6879      	ldr	r1, [r7, #4]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	4613      	mov	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	440b      	add	r3, r1
 8006620:	333f      	adds	r3, #63	; 0x3f
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	2b02      	cmp	r3, #2
 8006626:	d00b      	beq.n	8006640 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	4613      	mov	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	00db      	lsls	r3, r3, #3
 8006634:	440b      	add	r3, r1
 8006636:	333f      	adds	r3, #63	; 0x3f
 8006638:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800663a:	2b03      	cmp	r3, #3
 800663c:	f040 80c5 	bne.w	80067ca <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006640:	6879      	ldr	r1, [r7, #4]
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	4613      	mov	r3, r2
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	440b      	add	r3, r1
 800664e:	3351      	adds	r3, #81	; 0x51
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	f083 0301 	eor.w	r3, r3, #1
 8006656:	b2d8      	uxtb	r0, r3
 8006658:	6879      	ldr	r1, [r7, #4]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	4613      	mov	r3, r2
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	4413      	add	r3, r2
 8006662:	00db      	lsls	r3, r3, #3
 8006664:	440b      	add	r3, r1
 8006666:	3351      	adds	r3, #81	; 0x51
 8006668:	4602      	mov	r2, r0
 800666a:	701a      	strb	r2, [r3, #0]
 800666c:	e0ad      	b.n	80067ca <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800666e:	6879      	ldr	r1, [r7, #4]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4613      	mov	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4413      	add	r3, r2
 8006678:	00db      	lsls	r3, r3, #3
 800667a:	440b      	add	r3, r1
 800667c:	335d      	adds	r3, #93	; 0x5d
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	2b03      	cmp	r3, #3
 8006682:	d10a      	bne.n	800669a <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006684:	6879      	ldr	r1, [r7, #4]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4613      	mov	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	440b      	add	r3, r1
 8006692:	335c      	adds	r3, #92	; 0x5c
 8006694:	2202      	movs	r2, #2
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	e097      	b.n	80067ca <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	4613      	mov	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4413      	add	r3, r2
 80066a4:	00db      	lsls	r3, r3, #3
 80066a6:	440b      	add	r3, r1
 80066a8:	335d      	adds	r3, #93	; 0x5d
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d10a      	bne.n	80066c6 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80066b0:	6879      	ldr	r1, [r7, #4]
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	4613      	mov	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4413      	add	r3, r2
 80066ba:	00db      	lsls	r3, r3, #3
 80066bc:	440b      	add	r3, r1
 80066be:	335c      	adds	r3, #92	; 0x5c
 80066c0:	2202      	movs	r2, #2
 80066c2:	701a      	strb	r2, [r3, #0]
 80066c4:	e081      	b.n	80067ca <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80066c6:	6879      	ldr	r1, [r7, #4]
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	4613      	mov	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	4413      	add	r3, r2
 80066d0:	00db      	lsls	r3, r3, #3
 80066d2:	440b      	add	r3, r1
 80066d4:	335d      	adds	r3, #93	; 0x5d
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	2b05      	cmp	r3, #5
 80066da:	d10a      	bne.n	80066f2 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	4613      	mov	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	4413      	add	r3, r2
 80066e6:	00db      	lsls	r3, r3, #3
 80066e8:	440b      	add	r3, r1
 80066ea:	335c      	adds	r3, #92	; 0x5c
 80066ec:	2205      	movs	r2, #5
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	e06b      	b.n	80067ca <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80066f2:	6879      	ldr	r1, [r7, #4]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	4613      	mov	r3, r2
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	4413      	add	r3, r2
 80066fc:	00db      	lsls	r3, r3, #3
 80066fe:	440b      	add	r3, r1
 8006700:	335d      	adds	r3, #93	; 0x5d
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	2b06      	cmp	r3, #6
 8006706:	d00a      	beq.n	800671e <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006708:	6879      	ldr	r1, [r7, #4]
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	440b      	add	r3, r1
 8006716:	335d      	adds	r3, #93	; 0x5d
 8006718:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800671a:	2b08      	cmp	r3, #8
 800671c:	d155      	bne.n	80067ca <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 800671e:	6879      	ldr	r1, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	4613      	mov	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	4413      	add	r3, r2
 8006728:	00db      	lsls	r3, r3, #3
 800672a:	440b      	add	r3, r1
 800672c:	3358      	adds	r3, #88	; 0x58
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	1c59      	adds	r1, r3, #1
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	00db      	lsls	r3, r3, #3
 800673e:	4403      	add	r3, r0
 8006740:	3358      	adds	r3, #88	; 0x58
 8006742:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006744:	6879      	ldr	r1, [r7, #4]
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	4613      	mov	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	4413      	add	r3, r2
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	440b      	add	r3, r1
 8006752:	3358      	adds	r3, #88	; 0x58
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b03      	cmp	r3, #3
 8006758:	d914      	bls.n	8006784 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800675a:	6879      	ldr	r1, [r7, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	4613      	mov	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	440b      	add	r3, r1
 8006768:	3358      	adds	r3, #88	; 0x58
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800676e:	6879      	ldr	r1, [r7, #4]
 8006770:	68fa      	ldr	r2, [r7, #12]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	440b      	add	r3, r1
 800677c:	335c      	adds	r3, #92	; 0x5c
 800677e:	2204      	movs	r2, #4
 8006780:	701a      	strb	r2, [r3, #0]
 8006782:	e009      	b.n	8006798 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4613      	mov	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	00db      	lsls	r3, r3, #3
 8006790:	440b      	add	r3, r1
 8006792:	335c      	adds	r3, #92	; 0x5c
 8006794:	2202      	movs	r2, #2
 8006796:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80067ae:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067b6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067c4:	461a      	mov	r2, r3
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	015a      	lsls	r2, r3, #5
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d6:	461a      	mov	r2, r3
 80067d8:	2302      	movs	r3, #2
 80067da:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	b2d8      	uxtb	r0, r3
 80067e0:	6879      	ldr	r1, [r7, #4]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	4613      	mov	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	4413      	add	r3, r2
 80067ea:	00db      	lsls	r3, r3, #3
 80067ec:	440b      	add	r3, r1
 80067ee:	335c      	adds	r3, #92	; 0x5c
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	461a      	mov	r2, r3
 80067f4:	4601      	mov	r1, r0
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f005 fb4c 	bl	800be94 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80067fc:	bf00      	nop
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b08a      	sub	sp, #40	; 0x28
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006814:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	f003 030f 	and.w	r3, r3, #15
 8006824:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	0c5b      	lsrs	r3, r3, #17
 800682a:	f003 030f 	and.w	r3, r3, #15
 800682e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	091b      	lsrs	r3, r3, #4
 8006834:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006838:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	2b02      	cmp	r3, #2
 800683e:	d003      	beq.n	8006848 <HCD_RXQLVL_IRQHandler+0x44>
 8006840:	2b05      	cmp	r3, #5
 8006842:	f000 8082 	beq.w	800694a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006846:	e083      	b.n	8006950 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d07f      	beq.n	800694e <HCD_RXQLVL_IRQHandler+0x14a>
 800684e:	6879      	ldr	r1, [r7, #4]
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	4613      	mov	r3, r2
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	4413      	add	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	440b      	add	r3, r1
 800685c:	3344      	adds	r3, #68	; 0x44
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d074      	beq.n	800694e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	69ba      	ldr	r2, [r7, #24]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	440b      	add	r3, r1
 8006876:	3344      	adds	r3, #68	; 0x44
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	b292      	uxth	r2, r2
 800687e:	4619      	mov	r1, r3
 8006880:	f003 fcd3 	bl	800a22a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	00db      	lsls	r3, r3, #3
 8006890:	440b      	add	r3, r1
 8006892:	3344      	adds	r3, #68	; 0x44
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	18d1      	adds	r1, r2, r3
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	00db      	lsls	r3, r3, #3
 80068a6:	4403      	add	r3, r0
 80068a8:	3344      	adds	r3, #68	; 0x44
 80068aa:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	4613      	mov	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	440b      	add	r3, r1
 80068ba:	334c      	adds	r3, #76	; 0x4c
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	18d1      	adds	r1, r2, r3
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	4613      	mov	r3, r2
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	4413      	add	r3, r2
 80068cc:	00db      	lsls	r3, r3, #3
 80068ce:	4403      	add	r3, r0
 80068d0:	334c      	adds	r3, #76	; 0x4c
 80068d2:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	6a3b      	ldr	r3, [r7, #32]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	4b1d      	ldr	r3, [pc, #116]	; (8006958 <HCD_RXQLVL_IRQHandler+0x154>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d031      	beq.n	800694e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	015a      	lsls	r2, r3, #5
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	4413      	add	r3, r2
 80068f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006900:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006908:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	015a      	lsls	r2, r3, #5
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	4413      	add	r3, r2
 8006912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006916:	461a      	mov	r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 800691c:	6879      	ldr	r1, [r7, #4]
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	4613      	mov	r3, r2
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	00db      	lsls	r3, r3, #3
 8006928:	440b      	add	r3, r1
 800692a:	3350      	adds	r3, #80	; 0x50
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	f083 0301 	eor.w	r3, r3, #1
 8006932:	b2d8      	uxtb	r0, r3
 8006934:	6879      	ldr	r1, [r7, #4]
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	4613      	mov	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4413      	add	r3, r2
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	440b      	add	r3, r1
 8006942:	3350      	adds	r3, #80	; 0x50
 8006944:	4602      	mov	r2, r0
 8006946:	701a      	strb	r2, [r3, #0]
      break;
 8006948:	e001      	b.n	800694e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800694a:	bf00      	nop
 800694c:	e000      	b.n	8006950 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800694e:	bf00      	nop
  }
}
 8006950:	bf00      	nop
 8006952:	3728      	adds	r7, #40	; 0x28
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	1ff80000 	.word	0x1ff80000

0800695c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006988:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b02      	cmp	r3, #2
 8006992:	d113      	bne.n	80069bc <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	2b01      	cmp	r3, #1
 800699c:	d10a      	bne.n	80069b4 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	699a      	ldr	r2, [r3, #24]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80069ac:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f005 fa54 	bl	800be5c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f043 0302 	orr.w	r3, r3, #2
 80069ba:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	d147      	bne.n	8006a56 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	f043 0308 	orr.w	r3, r3, #8
 80069cc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f003 0304 	and.w	r3, r3, #4
 80069d4:	2b04      	cmp	r3, #4
 80069d6:	d129      	bne.n	8006a2c <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	2b02      	cmp	r3, #2
 80069de:	d113      	bne.n	8006a08 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80069e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80069ea:	d106      	bne.n	80069fa <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2102      	movs	r1, #2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f003 fd16 	bl	800a424 <USB_InitFSLSPClkSel>
 80069f8:	e011      	b.n	8006a1e <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2101      	movs	r1, #1
 8006a00:	4618      	mov	r0, r3
 8006a02:	f003 fd0f 	bl	800a424 <USB_InitFSLSPClkSel>
 8006a06:	e00a      	b.n	8006a1e <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d106      	bne.n	8006a1e <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a16:	461a      	mov	r2, r3
 8006a18:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006a1c:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f005 fa46 	bl	800beb0 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f005 fa19 	bl	800be5c <HAL_HCD_Connect_Callback>
 8006a2a:	e014      	b.n	8006a56 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f005 fa4d 	bl	800becc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006a40:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a44:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	699a      	ldr	r2, [r3, #24]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006a54:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f003 0320 	and.w	r3, r3, #32
 8006a5c:	2b20      	cmp	r3, #32
 8006a5e:	d103      	bne.n	8006a68 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f043 0320 	orr.w	r3, r3, #32
 8006a66:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a6e:	461a      	mov	r2, r3
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	6013      	str	r3, [r2, #0]
}
 8006a74:	bf00      	nop
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e0af      	b.n	8006bee <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d106      	bne.n	8006aa8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7fb fab8 	bl	8002018 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f022 0201 	bic.w	r2, r2, #1
 8006abe:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	617b      	str	r3, [r7, #20]
 8006ac4:	e00a      	b.n	8006adc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	3304      	adds	r3, #4
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	4413      	add	r3, r2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	617b      	str	r3, [r7, #20]
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b0f      	cmp	r3, #15
 8006ae0:	d9f1      	bls.n	8006ac6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689a      	ldr	r2, [r3, #8]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f042 0204 	orr.w	r2, r2, #4
 8006af0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	4b3f      	ldr	r3, [pc, #252]	; (8006bf8 <HAL_LCD_Init+0x17c>)
 8006afa:	4013      	ands	r3, r2
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	6851      	ldr	r1, [r2, #4]
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6892      	ldr	r2, [r2, #8]
 8006b04:	4311      	orrs	r1, r2
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006b0a:	4311      	orrs	r1, r2
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006b10:	4311      	orrs	r1, r2
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	69d2      	ldr	r2, [r2, #28]
 8006b16:	4311      	orrs	r1, r2
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	6a12      	ldr	r2, [r2, #32]
 8006b1c:	4311      	orrs	r1, r2
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	6992      	ldr	r2, [r2, #24]
 8006b22:	4311      	orrs	r1, r2
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b28:	4311      	orrs	r1, r2
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	6812      	ldr	r2, [r2, #0]
 8006b2e:	430b      	orrs	r3, r1
 8006b30:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f94c 	bl	8006dd0 <LCD_WaitForSynchro>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006b3c:	7cfb      	ldrb	r3, [r7, #19]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <HAL_LCD_Init+0xca>
  {
    return status;
 8006b42:	7cfb      	ldrb	r3, [r7, #19]
 8006b44:	e053      	b.n	8006bee <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b64:	431a      	orrs	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f042 0201 	orr.w	r2, r2, #1
 8006b7c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006b7e:	f7fc faeb 	bl	8003158 <HAL_GetTick>
 8006b82:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006b84:	e00c      	b.n	8006ba0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006b86:	f7fc fae7 	bl	8003158 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b94:	d904      	bls.n	8006ba0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2208      	movs	r2, #8
 8006b9a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e026      	b.n	8006bee <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d1eb      	bne.n	8006b86 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006bae:	f7fc fad3 	bl	8003158 <HAL_GetTick>
 8006bb2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006bb4:	e00c      	b.n	8006bd0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006bb6:	f7fc facf 	bl	8003158 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bc4:	d904      	bls.n	8006bd0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2210      	movs	r2, #16
 8006bca:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e00e      	b.n	8006bee <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 0310 	and.w	r3, r3, #16
 8006bda:	2b10      	cmp	r3, #16
 8006bdc:	d1eb      	bne.n	8006bb6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006bec:	7cfb      	ldrb	r3, [r7, #19]
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3718      	adds	r7, #24
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	fc00000e 	.word	0xfc00000e

08006bfc <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c10:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006c12:	7dfb      	ldrb	r3, [r7, #23]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d002      	beq.n	8006c1e <HAL_LCD_Write+0x22>
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d144      	bne.n	8006ca8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d12a      	bne.n	8006c80 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_LCD_Write+0x3c>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e038      	b.n	8006caa <HAL_LCD_Write+0xae>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006c48:	f7fc fa86 	bl	8003158 <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006c4e:	e010      	b.n	8006c72 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006c50:	f7fc fa82 	bl	8003158 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c5e:	d908      	bls.n	8006c72 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2202      	movs	r2, #2
 8006c64:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006c6e:	2303      	movs	r3, #3
 8006c70:	e01b      	b.n	8006caa <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f003 0304 	and.w	r3, r3, #4
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	d0e7      	beq.n	8006c50 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	3304      	adds	r3, #4
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	401a      	ands	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6819      	ldr	r1, [r3, #0]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	431a      	orrs	r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	440b      	add	r3, r1
 8006ca2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	e000      	b.n	8006caa <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
  }
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b086      	sub	sp, #24
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cc4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006cc6:	7cbb      	ldrb	r3, [r7, #18]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d002      	beq.n	8006cd2 <HAL_LCD_Clear+0x20>
 8006ccc:	7cbb      	ldrb	r3, [r7, #18]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d140      	bne.n	8006d54 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d101      	bne.n	8006ce0 <HAL_LCD_Clear+0x2e>
 8006cdc:	2302      	movs	r3, #2
 8006cde:	e03a      	b.n	8006d56 <HAL_LCD_Clear+0xa4>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006cf0:	f7fc fa32 	bl	8003158 <HAL_GetTick>
 8006cf4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006cf6:	e010      	b.n	8006d1a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006cf8:	f7fc fa2e 	bl	8003158 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d06:	d908      	bls.n	8006d1a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e01d      	b.n	8006d56 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	2b04      	cmp	r3, #4
 8006d26:	d0e7      	beq.n	8006cf8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006d28:	2300      	movs	r3, #0
 8006d2a:	617b      	str	r3, [r7, #20]
 8006d2c:	e00a      	b.n	8006d44 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	3304      	adds	r3, #4
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	4413      	add	r3, r2
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	3301      	adds	r3, #1
 8006d42:	617b      	str	r3, [r7, #20]
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	2b0f      	cmp	r3, #15
 8006d48:	d9f1      	bls.n	8006d2e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f807 	bl	8006d5e <HAL_LCD_UpdateDisplayRequest>
 8006d50:	4603      	mov	r3, r0
 8006d52:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006d54:	7cfb      	ldrb	r3, [r7, #19]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b084      	sub	sp, #16
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2208      	movs	r2, #8
 8006d6c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689a      	ldr	r2, [r3, #8]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f042 0204 	orr.w	r2, r2, #4
 8006d7c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006d7e:	f7fc f9eb 	bl	8003158 <HAL_GetTick>
 8006d82:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006d84:	e010      	b.n	8006da8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006d86:	f7fc f9e7 	bl	8003158 <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d94:	d908      	bls.n	8006da8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2204      	movs	r2, #4
 8006d9a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e00f      	b.n	8006dc8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f003 0308 	and.w	r3, r3, #8
 8006db2:	2b08      	cmp	r3, #8
 8006db4:	d1e7      	bne.n	8006d86 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b084      	sub	sp, #16
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006dd8:	f7fc f9be 	bl	8003158 <HAL_GetTick>
 8006ddc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006dde:	e00c      	b.n	8006dfa <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006de0:	f7fc f9ba 	bl	8003158 <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dee:	d904      	bls.n	8006dfa <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e007      	b.n	8006e0a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	2b20      	cmp	r3, #32
 8006e06:	d1eb      	bne.n	8006de0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e18:	4b05      	ldr	r3, [pc, #20]	; (8006e30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a04      	ldr	r2, [pc, #16]	; (8006e30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e22:	6013      	str	r3, [r2, #0]
}
 8006e24:	bf00      	nop
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	40007000 	.word	0x40007000

08006e34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006e38:	4b04      	ldr	r3, [pc, #16]	; (8006e4c <HAL_PWREx_GetVoltageRange+0x18>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	40007000 	.word	0x40007000

08006e50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e5e:	d130      	bne.n	8006ec2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e60:	4b23      	ldr	r3, [pc, #140]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e6c:	d038      	beq.n	8006ee0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e6e:	4b20      	ldr	r3, [pc, #128]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006e76:	4a1e      	ldr	r2, [pc, #120]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006e7e:	4b1d      	ldr	r3, [pc, #116]	; (8006ef4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2232      	movs	r2, #50	; 0x32
 8006e84:	fb02 f303 	mul.w	r3, r2, r3
 8006e88:	4a1b      	ldr	r2, [pc, #108]	; (8006ef8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8e:	0c9b      	lsrs	r3, r3, #18
 8006e90:	3301      	adds	r3, #1
 8006e92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e94:	e002      	b.n	8006e9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e9c:	4b14      	ldr	r3, [pc, #80]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ea4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ea8:	d102      	bne.n	8006eb0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d1f2      	bne.n	8006e96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006eb0:	4b0f      	ldr	r3, [pc, #60]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ebc:	d110      	bne.n	8006ee0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e00f      	b.n	8006ee2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ec2:	4b0b      	ldr	r3, [pc, #44]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ece:	d007      	beq.n	8006ee0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006ed0:	4b07      	ldr	r3, [pc, #28]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ed8:	4a05      	ldr	r2, [pc, #20]	; (8006ef0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ede:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3714      	adds	r7, #20
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	40007000 	.word	0x40007000
 8006ef4:	20000008 	.word	0x20000008
 8006ef8:	431bde83 	.word	0x431bde83

08006efc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006f00:	4b05      	ldr	r3, [pc, #20]	; (8006f18 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	4a04      	ldr	r2, [pc, #16]	; (8006f18 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f0a:	6053      	str	r3, [r2, #4]
}
 8006f0c:	bf00      	nop
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	40007000 	.word	0x40007000

08006f1c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af02      	add	r7, sp, #8
 8006f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006f24:	f7fc f918 	bl	8003158 <HAL_GetTick>
 8006f28:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e06f      	b.n	8007014 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_QSPI_Init+0x28>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e067      	b.n	8007014 <HAL_QSPI_Init+0xf8>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10b      	bne.n	8006f70 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f7fb f8fb 	bl	800215c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006f66:	f241 3188 	movw	r1, #5000	; 0x1388
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f858 	bl	8007020 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	021a      	lsls	r2, r3, #8
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	430a      	orrs	r2, r1
 8006f88:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	2120      	movs	r1, #32
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f850 	bl	800703c <QSPI_WaitFlagStateUntilTimeout>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006fa0:	7afb      	ldrb	r3, [r7, #11]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d131      	bne.n	800700a <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006fb0:	f023 0310 	bic.w	r3, r3, #16
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	6852      	ldr	r2, [r2, #4]
 8006fb8:	0611      	lsls	r1, r2, #24
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	68d2      	ldr	r2, [r2, #12]
 8006fbe:	4311      	orrs	r1, r2
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685a      	ldr	r2, [r3, #4]
 8006fce:	4b13      	ldr	r3, [pc, #76]	; (800701c <HAL_QSPI_Init+0x100>)
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	6912      	ldr	r2, [r2, #16]
 8006fd6:	0411      	lsls	r1, r2, #16
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	6952      	ldr	r2, [r2, #20]
 8006fdc:	4311      	orrs	r1, r2
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	6992      	ldr	r2, [r2, #24]
 8006fe2:	4311      	orrs	r1, r2
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	6812      	ldr	r2, [r2, #0]
 8006fe8:	430b      	orrs	r3, r1
 8006fea:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f042 0201 	orr.w	r2, r2, #1
 8006ffa:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2201      	movs	r2, #1
 8007006:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007012:	7afb      	ldrb	r3, [r7, #11]
}
 8007014:	4618      	mov	r0, r3
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	ffe0f8fe 	.word	0xffe0f8fe

08007020 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	683a      	ldr	r2, [r7, #0]
 800702e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	603b      	str	r3, [r7, #0]
 8007048:	4613      	mov	r3, r2
 800704a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800704c:	e01a      	b.n	8007084 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007054:	d016      	beq.n	8007084 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007056:	f7fc f87f 	bl	8003158 <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	429a      	cmp	r2, r3
 8007064:	d302      	bcc.n	800706c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10b      	bne.n	8007084 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2204      	movs	r2, #4
 8007070:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007078:	f043 0201 	orr.w	r2, r3, #1
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e00e      	b.n	80070a2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	689a      	ldr	r2, [r3, #8]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	4013      	ands	r3, r2
 800708e:	2b00      	cmp	r3, #0
 8007090:	bf14      	ite	ne
 8007092:	2301      	movne	r3, #1
 8007094:	2300      	moveq	r3, #0
 8007096:	b2db      	uxtb	r3, r3
 8007098:	461a      	mov	r2, r3
 800709a:	79fb      	ldrb	r3, [r7, #7]
 800709c:	429a      	cmp	r2, r3
 800709e:	d1d6      	bne.n	800704e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e39d      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070be:	4ba4      	ldr	r3, [pc, #656]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 030c 	and.w	r3, r3, #12
 80070c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070c8:	4ba1      	ldr	r3, [pc, #644]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f003 0303 	and.w	r3, r3, #3
 80070d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0310 	and.w	r3, r3, #16
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 80e1 	beq.w	80072a2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d007      	beq.n	80070f6 <HAL_RCC_OscConfig+0x4a>
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	2b0c      	cmp	r3, #12
 80070ea:	f040 8088 	bne.w	80071fe <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	f040 8084 	bne.w	80071fe <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80070f6:	4b96      	ldr	r3, [pc, #600]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0302 	and.w	r3, r3, #2
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d005      	beq.n	800710e <HAL_RCC_OscConfig+0x62>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d101      	bne.n	800710e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e375      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1a      	ldr	r2, [r3, #32]
 8007112:	4b8f      	ldr	r3, [pc, #572]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0308 	and.w	r3, r3, #8
 800711a:	2b00      	cmp	r3, #0
 800711c:	d004      	beq.n	8007128 <HAL_RCC_OscConfig+0x7c>
 800711e:	4b8c      	ldr	r3, [pc, #560]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007126:	e005      	b.n	8007134 <HAL_RCC_OscConfig+0x88>
 8007128:	4b89      	ldr	r3, [pc, #548]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800712a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800712e:	091b      	lsrs	r3, r3, #4
 8007130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007134:	4293      	cmp	r3, r2
 8007136:	d223      	bcs.n	8007180 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fd09 	bl	8007b54 <RCC_SetFlashLatencyFromMSIRange>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d001      	beq.n	800714c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e356      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800714c:	4b80      	ldr	r3, [pc, #512]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a7f      	ldr	r2, [pc, #508]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007152:	f043 0308 	orr.w	r3, r3, #8
 8007156:	6013      	str	r3, [r2, #0]
 8007158:	4b7d      	ldr	r3, [pc, #500]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	497a      	ldr	r1, [pc, #488]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007166:	4313      	orrs	r3, r2
 8007168:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800716a:	4b79      	ldr	r3, [pc, #484]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	021b      	lsls	r3, r3, #8
 8007178:	4975      	ldr	r1, [pc, #468]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800717a:	4313      	orrs	r3, r2
 800717c:	604b      	str	r3, [r1, #4]
 800717e:	e022      	b.n	80071c6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007180:	4b73      	ldr	r3, [pc, #460]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a72      	ldr	r2, [pc, #456]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007186:	f043 0308 	orr.w	r3, r3, #8
 800718a:	6013      	str	r3, [r2, #0]
 800718c:	4b70      	ldr	r3, [pc, #448]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	496d      	ldr	r1, [pc, #436]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800719a:	4313      	orrs	r3, r2
 800719c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800719e:	4b6c      	ldr	r3, [pc, #432]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	021b      	lsls	r3, r3, #8
 80071ac:	4968      	ldr	r1, [pc, #416]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 fccc 	bl	8007b54 <RCC_SetFlashLatencyFromMSIRange>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e319      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071c6:	f000 fc03 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 80071ca:	4601      	mov	r1, r0
 80071cc:	4b60      	ldr	r3, [pc, #384]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	091b      	lsrs	r3, r3, #4
 80071d2:	f003 030f 	and.w	r3, r3, #15
 80071d6:	4a5f      	ldr	r2, [pc, #380]	; (8007354 <HAL_RCC_OscConfig+0x2a8>)
 80071d8:	5cd3      	ldrb	r3, [r2, r3]
 80071da:	f003 031f 	and.w	r3, r3, #31
 80071de:	fa21 f303 	lsr.w	r3, r1, r3
 80071e2:	4a5d      	ldr	r2, [pc, #372]	; (8007358 <HAL_RCC_OscConfig+0x2ac>)
 80071e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80071e6:	4b5d      	ldr	r3, [pc, #372]	; (800735c <HAL_RCC_OscConfig+0x2b0>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fb ff68 	bl	80030c0 <HAL_InitTick>
 80071f0:	4603      	mov	r3, r0
 80071f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80071f4:	7bfb      	ldrb	r3, [r7, #15]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d052      	beq.n	80072a0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80071fa:	7bfb      	ldrb	r3, [r7, #15]
 80071fc:	e2fd      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d032      	beq.n	800726c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007206:	4b52      	ldr	r3, [pc, #328]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a51      	ldr	r2, [pc, #324]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800720c:	f043 0301 	orr.w	r3, r3, #1
 8007210:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007212:	f7fb ffa1 	bl	8003158 <HAL_GetTick>
 8007216:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007218:	e008      	b.n	800722c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800721a:	f7fb ff9d 	bl	8003158 <HAL_GetTick>
 800721e:	4602      	mov	r2, r0
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	2b02      	cmp	r3, #2
 8007226:	d901      	bls.n	800722c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8007228:	2303      	movs	r3, #3
 800722a:	e2e6      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800722c:	4b48      	ldr	r3, [pc, #288]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b00      	cmp	r3, #0
 8007236:	d0f0      	beq.n	800721a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007238:	4b45      	ldr	r3, [pc, #276]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a44      	ldr	r2, [pc, #272]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800723e:	f043 0308 	orr.w	r3, r3, #8
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	4b42      	ldr	r3, [pc, #264]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	493f      	ldr	r1, [pc, #252]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007252:	4313      	orrs	r3, r2
 8007254:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007256:	4b3e      	ldr	r3, [pc, #248]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	021b      	lsls	r3, r3, #8
 8007264:	493a      	ldr	r1, [pc, #232]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007266:	4313      	orrs	r3, r2
 8007268:	604b      	str	r3, [r1, #4]
 800726a:	e01a      	b.n	80072a2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800726c:	4b38      	ldr	r3, [pc, #224]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a37      	ldr	r2, [pc, #220]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007272:	f023 0301 	bic.w	r3, r3, #1
 8007276:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007278:	f7fb ff6e 	bl	8003158 <HAL_GetTick>
 800727c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800727e:	e008      	b.n	8007292 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007280:	f7fb ff6a 	bl	8003158 <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	2b02      	cmp	r3, #2
 800728c:	d901      	bls.n	8007292 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e2b3      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007292:	4b2f      	ldr	r3, [pc, #188]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1f0      	bne.n	8007280 <HAL_RCC_OscConfig+0x1d4>
 800729e:	e000      	b.n	80072a2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80072a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0301 	and.w	r3, r3, #1
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d074      	beq.n	8007398 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	d005      	beq.n	80072c0 <HAL_RCC_OscConfig+0x214>
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	2b0c      	cmp	r3, #12
 80072b8:	d10e      	bne.n	80072d8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b03      	cmp	r3, #3
 80072be:	d10b      	bne.n	80072d8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072c0:	4b23      	ldr	r3, [pc, #140]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d064      	beq.n	8007396 <HAL_RCC_OscConfig+0x2ea>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d160      	bne.n	8007396 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e290      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072e0:	d106      	bne.n	80072f0 <HAL_RCC_OscConfig+0x244>
 80072e2:	4b1b      	ldr	r3, [pc, #108]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a1a      	ldr	r2, [pc, #104]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80072e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	e01d      	b.n	800732c <HAL_RCC_OscConfig+0x280>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072f8:	d10c      	bne.n	8007314 <HAL_RCC_OscConfig+0x268>
 80072fa:	4b15      	ldr	r3, [pc, #84]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a14      	ldr	r2, [pc, #80]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007304:	6013      	str	r3, [r2, #0]
 8007306:	4b12      	ldr	r3, [pc, #72]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a11      	ldr	r2, [pc, #68]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800730c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007310:	6013      	str	r3, [r2, #0]
 8007312:	e00b      	b.n	800732c <HAL_RCC_OscConfig+0x280>
 8007314:	4b0e      	ldr	r3, [pc, #56]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a0d      	ldr	r2, [pc, #52]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 800731a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	4b0b      	ldr	r3, [pc, #44]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a0a      	ldr	r2, [pc, #40]	; (8007350 <HAL_RCC_OscConfig+0x2a4>)
 8007326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800732a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d01c      	beq.n	800736e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007334:	f7fb ff10 	bl	8003158 <HAL_GetTick>
 8007338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800733a:	e011      	b.n	8007360 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800733c:	f7fb ff0c 	bl	8003158 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b64      	cmp	r3, #100	; 0x64
 8007348:	d90a      	bls.n	8007360 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e255      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
 800734e:	bf00      	nop
 8007350:	40021000 	.word	0x40021000
 8007354:	0800ea34 	.word	0x0800ea34
 8007358:	20000008 	.word	0x20000008
 800735c:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007360:	4bae      	ldr	r3, [pc, #696]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d0e7      	beq.n	800733c <HAL_RCC_OscConfig+0x290>
 800736c:	e014      	b.n	8007398 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800736e:	f7fb fef3 	bl	8003158 <HAL_GetTick>
 8007372:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007374:	e008      	b.n	8007388 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007376:	f7fb feef 	bl	8003158 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b64      	cmp	r3, #100	; 0x64
 8007382:	d901      	bls.n	8007388 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e238      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007388:	4ba4      	ldr	r3, [pc, #656]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1f0      	bne.n	8007376 <HAL_RCC_OscConfig+0x2ca>
 8007394:	e000      	b.n	8007398 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007396:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d060      	beq.n	8007466 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	2b04      	cmp	r3, #4
 80073a8:	d005      	beq.n	80073b6 <HAL_RCC_OscConfig+0x30a>
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	2b0c      	cmp	r3, #12
 80073ae:	d119      	bne.n	80073e4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d116      	bne.n	80073e4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073b6:	4b99      	ldr	r3, [pc, #612]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <HAL_RCC_OscConfig+0x322>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e215      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073ce:	4b93      	ldr	r3, [pc, #588]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	061b      	lsls	r3, r3, #24
 80073dc:	498f      	ldr	r1, [pc, #572]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073e2:	e040      	b.n	8007466 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d023      	beq.n	8007434 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073ec:	4b8b      	ldr	r3, [pc, #556]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a8a      	ldr	r2, [pc, #552]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80073f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073f8:	f7fb feae 	bl	8003158 <HAL_GetTick>
 80073fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073fe:	e008      	b.n	8007412 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007400:	f7fb feaa 	bl	8003158 <HAL_GetTick>
 8007404:	4602      	mov	r2, r0
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	1ad3      	subs	r3, r2, r3
 800740a:	2b02      	cmp	r3, #2
 800740c:	d901      	bls.n	8007412 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e1f3      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007412:	4b82      	ldr	r3, [pc, #520]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800741a:	2b00      	cmp	r3, #0
 800741c:	d0f0      	beq.n	8007400 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800741e:	4b7f      	ldr	r3, [pc, #508]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	061b      	lsls	r3, r3, #24
 800742c:	497b      	ldr	r1, [pc, #492]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800742e:	4313      	orrs	r3, r2
 8007430:	604b      	str	r3, [r1, #4]
 8007432:	e018      	b.n	8007466 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007434:	4b79      	ldr	r3, [pc, #484]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a78      	ldr	r2, [pc, #480]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800743a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800743e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007440:	f7fb fe8a 	bl	8003158 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007446:	e008      	b.n	800745a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007448:	f7fb fe86 	bl	8003158 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	2b02      	cmp	r3, #2
 8007454:	d901      	bls.n	800745a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e1cf      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800745a:	4b70      	ldr	r3, [pc, #448]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1f0      	bne.n	8007448 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0308 	and.w	r3, r3, #8
 800746e:	2b00      	cmp	r3, #0
 8007470:	d03c      	beq.n	80074ec <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d01c      	beq.n	80074b4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800747a:	4b68      	ldr	r3, [pc, #416]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800747c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007480:	4a66      	ldr	r2, [pc, #408]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007482:	f043 0301 	orr.w	r3, r3, #1
 8007486:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800748a:	f7fb fe65 	bl	8003158 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007492:	f7fb fe61 	bl	8003158 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e1aa      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80074a4:	4b5d      	ldr	r3, [pc, #372]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80074a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074aa:	f003 0302 	and.w	r3, r3, #2
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0ef      	beq.n	8007492 <HAL_RCC_OscConfig+0x3e6>
 80074b2:	e01b      	b.n	80074ec <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074b4:	4b59      	ldr	r3, [pc, #356]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80074b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074ba:	4a58      	ldr	r2, [pc, #352]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80074bc:	f023 0301 	bic.w	r3, r3, #1
 80074c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074c4:	f7fb fe48 	bl	8003158 <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074cc:	f7fb fe44 	bl	8003158 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e18d      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074de:	4b4f      	ldr	r3, [pc, #316]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80074e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1ef      	bne.n	80074cc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0304 	and.w	r3, r3, #4
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 80a5 	beq.w	8007644 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074fa:	2300      	movs	r3, #0
 80074fc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80074fe:	4b47      	ldr	r3, [pc, #284]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10d      	bne.n	8007526 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800750a:	4b44      	ldr	r3, [pc, #272]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800750c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800750e:	4a43      	ldr	r2, [pc, #268]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007514:	6593      	str	r3, [r2, #88]	; 0x58
 8007516:	4b41      	ldr	r3, [pc, #260]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800751a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800751e:	60bb      	str	r3, [r7, #8]
 8007520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007522:	2301      	movs	r3, #1
 8007524:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007526:	4b3e      	ldr	r3, [pc, #248]	; (8007620 <HAL_RCC_OscConfig+0x574>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800752e:	2b00      	cmp	r3, #0
 8007530:	d118      	bne.n	8007564 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007532:	4b3b      	ldr	r3, [pc, #236]	; (8007620 <HAL_RCC_OscConfig+0x574>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a3a      	ldr	r2, [pc, #232]	; (8007620 <HAL_RCC_OscConfig+0x574>)
 8007538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800753c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800753e:	f7fb fe0b 	bl	8003158 <HAL_GetTick>
 8007542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007544:	e008      	b.n	8007558 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007546:	f7fb fe07 	bl	8003158 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d901      	bls.n	8007558 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e150      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007558:	4b31      	ldr	r3, [pc, #196]	; (8007620 <HAL_RCC_OscConfig+0x574>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007560:	2b00      	cmp	r3, #0
 8007562:	d0f0      	beq.n	8007546 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d108      	bne.n	800757e <HAL_RCC_OscConfig+0x4d2>
 800756c:	4b2b      	ldr	r3, [pc, #172]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800756e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007572:	4a2a      	ldr	r2, [pc, #168]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007574:	f043 0301 	orr.w	r3, r3, #1
 8007578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800757c:	e024      	b.n	80075c8 <HAL_RCC_OscConfig+0x51c>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b05      	cmp	r3, #5
 8007584:	d110      	bne.n	80075a8 <HAL_RCC_OscConfig+0x4fc>
 8007586:	4b25      	ldr	r3, [pc, #148]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800758c:	4a23      	ldr	r2, [pc, #140]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800758e:	f043 0304 	orr.w	r3, r3, #4
 8007592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007596:	4b21      	ldr	r3, [pc, #132]	; (800761c <HAL_RCC_OscConfig+0x570>)
 8007598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800759c:	4a1f      	ldr	r2, [pc, #124]	; (800761c <HAL_RCC_OscConfig+0x570>)
 800759e:	f043 0301 	orr.w	r3, r3, #1
 80075a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80075a6:	e00f      	b.n	80075c8 <HAL_RCC_OscConfig+0x51c>
 80075a8:	4b1c      	ldr	r3, [pc, #112]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80075aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ae:	4a1b      	ldr	r2, [pc, #108]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80075b0:	f023 0301 	bic.w	r3, r3, #1
 80075b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80075b8:	4b18      	ldr	r3, [pc, #96]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075be:	4a17      	ldr	r2, [pc, #92]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80075c0:	f023 0304 	bic.w	r3, r3, #4
 80075c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d016      	beq.n	80075fe <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075d0:	f7fb fdc2 	bl	8003158 <HAL_GetTick>
 80075d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075d6:	e00a      	b.n	80075ee <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d8:	f7fb fdbe 	bl	8003158 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d901      	bls.n	80075ee <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e105      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ee:	4b0b      	ldr	r3, [pc, #44]	; (800761c <HAL_RCC_OscConfig+0x570>)
 80075f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d0ed      	beq.n	80075d8 <HAL_RCC_OscConfig+0x52c>
 80075fc:	e019      	b.n	8007632 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fb fdab 	bl	8003158 <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007604:	e00e      	b.n	8007624 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007606:	f7fb fda7 	bl	8003158 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	f241 3288 	movw	r2, #5000	; 0x1388
 8007614:	4293      	cmp	r3, r2
 8007616:	d905      	bls.n	8007624 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e0ee      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
 800761c:	40021000 	.word	0x40021000
 8007620:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007624:	4b77      	ldr	r3, [pc, #476]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e9      	bne.n	8007606 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007632:	7ffb      	ldrb	r3, [r7, #31]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d105      	bne.n	8007644 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007638:	4b72      	ldr	r3, [pc, #456]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 800763a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800763c:	4a71      	ldr	r2, [pc, #452]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 800763e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007642:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 80d5 	beq.w	80077f8 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	2b0c      	cmp	r3, #12
 8007652:	f000 808e 	beq.w	8007772 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765a:	2b02      	cmp	r3, #2
 800765c:	d15b      	bne.n	8007716 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800765e:	4b69      	ldr	r3, [pc, #420]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a68      	ldr	r2, [pc, #416]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007664:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766a:	f7fb fd75 	bl	8003158 <HAL_GetTick>
 800766e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007670:	e008      	b.n	8007684 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007672:	f7fb fd71 	bl	8003158 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	2b02      	cmp	r3, #2
 800767e:	d901      	bls.n	8007684 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8007680:	2303      	movs	r3, #3
 8007682:	e0ba      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007684:	4b5f      	ldr	r3, [pc, #380]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1f0      	bne.n	8007672 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007690:	4b5c      	ldr	r3, [pc, #368]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007692:	68da      	ldr	r2, [r3, #12]
 8007694:	4b5c      	ldr	r3, [pc, #368]	; (8007808 <HAL_RCC_OscConfig+0x75c>)
 8007696:	4013      	ands	r3, r2
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80076a0:	3a01      	subs	r2, #1
 80076a2:	0112      	lsls	r2, r2, #4
 80076a4:	4311      	orrs	r1, r2
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076aa:	0212      	lsls	r2, r2, #8
 80076ac:	4311      	orrs	r1, r2
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076b2:	0852      	lsrs	r2, r2, #1
 80076b4:	3a01      	subs	r2, #1
 80076b6:	0552      	lsls	r2, r2, #21
 80076b8:	4311      	orrs	r1, r2
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80076be:	0852      	lsrs	r2, r2, #1
 80076c0:	3a01      	subs	r2, #1
 80076c2:	0652      	lsls	r2, r2, #25
 80076c4:	4311      	orrs	r1, r2
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076ca:	0912      	lsrs	r2, r2, #4
 80076cc:	0452      	lsls	r2, r2, #17
 80076ce:	430a      	orrs	r2, r1
 80076d0:	494c      	ldr	r1, [pc, #304]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076d6:	4b4b      	ldr	r3, [pc, #300]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a4a      	ldr	r2, [pc, #296]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 80076dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076e0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076e2:	4b48      	ldr	r3, [pc, #288]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	4a47      	ldr	r2, [pc, #284]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 80076e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076ec:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076ee:	f7fb fd33 	bl	8003158 <HAL_GetTick>
 80076f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076f4:	e008      	b.n	8007708 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076f6:	f7fb fd2f 	bl	8003158 <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	2b02      	cmp	r3, #2
 8007702:	d901      	bls.n	8007708 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e078      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007708:	4b3e      	ldr	r3, [pc, #248]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d0f0      	beq.n	80076f6 <HAL_RCC_OscConfig+0x64a>
 8007714:	e070      	b.n	80077f8 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007716:	4b3b      	ldr	r3, [pc, #236]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a3a      	ldr	r2, [pc, #232]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 800771c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007720:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007722:	4b38      	ldr	r3, [pc, #224]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d105      	bne.n	800773a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800772e:	4b35      	ldr	r3, [pc, #212]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	4a34      	ldr	r2, [pc, #208]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007734:	f023 0303 	bic.w	r3, r3, #3
 8007738:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800773a:	4b32      	ldr	r3, [pc, #200]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	4a31      	ldr	r2, [pc, #196]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007740:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007744:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007748:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800774a:	f7fb fd05 	bl	8003158 <HAL_GetTick>
 800774e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007750:	e008      	b.n	8007764 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007752:	f7fb fd01 	bl	8003158 <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	2b02      	cmp	r3, #2
 800775e:	d901      	bls.n	8007764 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e04a      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007764:	4b27      	ldr	r3, [pc, #156]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1f0      	bne.n	8007752 <HAL_RCC_OscConfig+0x6a6>
 8007770:	e042      	b.n	80077f8 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e03d      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800777e:	4b21      	ldr	r3, [pc, #132]	; (8007804 <HAL_RCC_OscConfig+0x758>)
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	f003 0203 	and.w	r2, r3, #3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800778e:	429a      	cmp	r2, r3
 8007790:	d130      	bne.n	80077f4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800779c:	3b01      	subs	r3, #1
 800779e:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d127      	bne.n	80077f4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ae:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d11f      	bne.n	80077f4 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077be:	2a07      	cmp	r2, #7
 80077c0:	bf14      	ite	ne
 80077c2:	2201      	movne	r2, #1
 80077c4:	2200      	moveq	r2, #0
 80077c6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d113      	bne.n	80077f4 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077d6:	085b      	lsrs	r3, r3, #1
 80077d8:	3b01      	subs	r3, #1
 80077da:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80077dc:	429a      	cmp	r2, r3
 80077de:	d109      	bne.n	80077f4 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ea:	085b      	lsrs	r3, r3, #1
 80077ec:	3b01      	subs	r3, #1
 80077ee:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d001      	beq.n	80077f8 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e000      	b.n	80077fa <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3720      	adds	r7, #32
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	40021000 	.word	0x40021000
 8007808:	f99d808c 	.word	0xf99d808c

0800780c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d101      	bne.n	8007820 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0c8      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007820:	4b66      	ldr	r3, [pc, #408]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0307 	and.w	r3, r3, #7
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d910      	bls.n	8007850 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800782e:	4b63      	ldr	r3, [pc, #396]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f023 0207 	bic.w	r2, r3, #7
 8007836:	4961      	ldr	r1, [pc, #388]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	4313      	orrs	r3, r2
 800783c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800783e:	4b5f      	ldr	r3, [pc, #380]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d001      	beq.n	8007850 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e0b0      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d04c      	beq.n	80078f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	2b03      	cmp	r3, #3
 8007862:	d107      	bne.n	8007874 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007864:	4b56      	ldr	r3, [pc, #344]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800786c:	2b00      	cmp	r3, #0
 800786e:	d121      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e09e      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2b02      	cmp	r3, #2
 800787a:	d107      	bne.n	800788c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800787c:	4b50      	ldr	r3, [pc, #320]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007884:	2b00      	cmp	r3, #0
 8007886:	d115      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e092      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d107      	bne.n	80078a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007894:	4b4a      	ldr	r3, [pc, #296]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	2b00      	cmp	r3, #0
 800789e:	d109      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e086      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078a4:	4b46      	ldr	r3, [pc, #280]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e07e      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80078b4:	4b42      	ldr	r3, [pc, #264]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f023 0203 	bic.w	r2, r3, #3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	493f      	ldr	r1, [pc, #252]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 80078c2:	4313      	orrs	r3, r2
 80078c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c6:	f7fb fc47 	bl	8003158 <HAL_GetTick>
 80078ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078cc:	e00a      	b.n	80078e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078ce:	f7fb fc43 	bl	8003158 <HAL_GetTick>
 80078d2:	4602      	mov	r2, r0
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	1ad3      	subs	r3, r2, r3
 80078d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80078dc:	4293      	cmp	r3, r2
 80078de:	d901      	bls.n	80078e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e066      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078e4:	4b36      	ldr	r3, [pc, #216]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	f003 020c 	and.w	r2, r3, #12
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d1eb      	bne.n	80078ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0302 	and.w	r3, r3, #2
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d008      	beq.n	8007914 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007902:	4b2f      	ldr	r3, [pc, #188]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	492c      	ldr	r1, [pc, #176]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007910:	4313      	orrs	r3, r2
 8007912:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007914:	4b29      	ldr	r3, [pc, #164]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0307 	and.w	r3, r3, #7
 800791c:	683a      	ldr	r2, [r7, #0]
 800791e:	429a      	cmp	r2, r3
 8007920:	d210      	bcs.n	8007944 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007922:	4b26      	ldr	r3, [pc, #152]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f023 0207 	bic.w	r2, r3, #7
 800792a:	4924      	ldr	r1, [pc, #144]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	4313      	orrs	r3, r2
 8007930:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007932:	4b22      	ldr	r3, [pc, #136]	; (80079bc <HAL_RCC_ClockConfig+0x1b0>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0307 	and.w	r3, r3, #7
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	429a      	cmp	r2, r3
 800793e:	d001      	beq.n	8007944 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	e036      	b.n	80079b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 0304 	and.w	r3, r3, #4
 800794c:	2b00      	cmp	r3, #0
 800794e:	d008      	beq.n	8007962 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007950:	4b1b      	ldr	r3, [pc, #108]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	4918      	ldr	r1, [pc, #96]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 800795e:	4313      	orrs	r3, r2
 8007960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0308 	and.w	r3, r3, #8
 800796a:	2b00      	cmp	r3, #0
 800796c:	d009      	beq.n	8007982 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800796e:	4b14      	ldr	r3, [pc, #80]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	00db      	lsls	r3, r3, #3
 800797c:	4910      	ldr	r1, [pc, #64]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 800797e:	4313      	orrs	r3, r2
 8007980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007982:	f000 f825 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8007986:	4601      	mov	r1, r0
 8007988:	4b0d      	ldr	r3, [pc, #52]	; (80079c0 <HAL_RCC_ClockConfig+0x1b4>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	091b      	lsrs	r3, r3, #4
 800798e:	f003 030f 	and.w	r3, r3, #15
 8007992:	4a0c      	ldr	r2, [pc, #48]	; (80079c4 <HAL_RCC_ClockConfig+0x1b8>)
 8007994:	5cd3      	ldrb	r3, [r2, r3]
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	fa21 f303 	lsr.w	r3, r1, r3
 800799e:	4a0a      	ldr	r2, [pc, #40]	; (80079c8 <HAL_RCC_ClockConfig+0x1bc>)
 80079a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80079a2:	4b0a      	ldr	r3, [pc, #40]	; (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fb fb8a 	bl	80030c0 <HAL_InitTick>
 80079ac:	4603      	mov	r3, r0
 80079ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80079b0:	7afb      	ldrb	r3, [r7, #11]
}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3710      	adds	r7, #16
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	40022000 	.word	0x40022000
 80079c0:	40021000 	.word	0x40021000
 80079c4:	0800ea34 	.word	0x0800ea34
 80079c8:	20000008 	.word	0x20000008
 80079cc:	20000020 	.word	0x20000020

080079d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b089      	sub	sp, #36	; 0x24
 80079d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80079d6:	2300      	movs	r3, #0
 80079d8:	61fb      	str	r3, [r7, #28]
 80079da:	2300      	movs	r3, #0
 80079dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079de:	4b3d      	ldr	r3, [pc, #244]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	f003 030c 	and.w	r3, r3, #12
 80079e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079e8:	4b3a      	ldr	r3, [pc, #232]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	f003 0303 	and.w	r3, r3, #3
 80079f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d005      	beq.n	8007a04 <HAL_RCC_GetSysClockFreq+0x34>
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	2b0c      	cmp	r3, #12
 80079fc:	d121      	bne.n	8007a42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d11e      	bne.n	8007a42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007a04:	4b33      	ldr	r3, [pc, #204]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d107      	bne.n	8007a20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007a10:	4b30      	ldr	r3, [pc, #192]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a16:	0a1b      	lsrs	r3, r3, #8
 8007a18:	f003 030f 	and.w	r3, r3, #15
 8007a1c:	61fb      	str	r3, [r7, #28]
 8007a1e:	e005      	b.n	8007a2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007a20:	4b2c      	ldr	r3, [pc, #176]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	091b      	lsrs	r3, r3, #4
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007a2c:	4a2a      	ldr	r2, [pc, #168]	; (8007ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d10d      	bne.n	8007a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007a40:	e00a      	b.n	8007a58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d102      	bne.n	8007a4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007a48:	4b24      	ldr	r3, [pc, #144]	; (8007adc <HAL_RCC_GetSysClockFreq+0x10c>)
 8007a4a:	61bb      	str	r3, [r7, #24]
 8007a4c:	e004      	b.n	8007a58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	2b08      	cmp	r3, #8
 8007a52:	d101      	bne.n	8007a58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007a54:	4b22      	ldr	r3, [pc, #136]	; (8007ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007a56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	2b0c      	cmp	r3, #12
 8007a5c:	d133      	bne.n	8007ac6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007a5e:	4b1d      	ldr	r3, [pc, #116]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f003 0303 	and.w	r3, r3, #3
 8007a66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d002      	beq.n	8007a74 <HAL_RCC_GetSysClockFreq+0xa4>
 8007a6e:	2b03      	cmp	r3, #3
 8007a70:	d003      	beq.n	8007a7a <HAL_RCC_GetSysClockFreq+0xaa>
 8007a72:	e005      	b.n	8007a80 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007a74:	4b19      	ldr	r3, [pc, #100]	; (8007adc <HAL_RCC_GetSysClockFreq+0x10c>)
 8007a76:	617b      	str	r3, [r7, #20]
      break;
 8007a78:	e005      	b.n	8007a86 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007a7a:	4b19      	ldr	r3, [pc, #100]	; (8007ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8007a7c:	617b      	str	r3, [r7, #20]
      break;
 8007a7e:	e002      	b.n	8007a86 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	617b      	str	r3, [r7, #20]
      break;
 8007a84:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007a86:	4b13      	ldr	r3, [pc, #76]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	091b      	lsrs	r3, r3, #4
 8007a8c:	f003 0307 	and.w	r3, r3, #7
 8007a90:	3301      	adds	r3, #1
 8007a92:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007a94:	4b0f      	ldr	r3, [pc, #60]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	0a1b      	lsrs	r3, r3, #8
 8007a9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	fb02 f203 	mul.w	r2, r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aaa:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007aac:	4b09      	ldr	r3, [pc, #36]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x104>)
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	0e5b      	lsrs	r3, r3, #25
 8007ab2:	f003 0303 	and.w	r3, r3, #3
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	005b      	lsls	r3, r3, #1
 8007aba:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007abc:	697a      	ldr	r2, [r7, #20]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ac4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007ac6:	69bb      	ldr	r3, [r7, #24]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3724      	adds	r7, #36	; 0x24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr
 8007ad4:	40021000 	.word	0x40021000
 8007ad8:	0800ea4c 	.word	0x0800ea4c
 8007adc:	00f42400 	.word	0x00f42400
 8007ae0:	007a1200 	.word	0x007a1200

08007ae4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ae8:	4b03      	ldr	r3, [pc, #12]	; (8007af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007aea:	681b      	ldr	r3, [r3, #0]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	20000008 	.word	0x20000008

08007afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007b00:	f7ff fff0 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b04:	4601      	mov	r1, r0
 8007b06:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	0a1b      	lsrs	r3, r3, #8
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	4a04      	ldr	r2, [pc, #16]	; (8007b24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b12:	5cd3      	ldrb	r3, [r2, r3]
 8007b14:	f003 031f 	and.w	r3, r3, #31
 8007b18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	40021000 	.word	0x40021000
 8007b24:	0800ea44 	.word	0x0800ea44

08007b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b2c:	f7ff ffda 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b30:	4601      	mov	r1, r0
 8007b32:	4b06      	ldr	r3, [pc, #24]	; (8007b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	0adb      	lsrs	r3, r3, #11
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	4a04      	ldr	r2, [pc, #16]	; (8007b50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b3e:	5cd3      	ldrb	r3, [r2, r3]
 8007b40:	f003 031f 	and.w	r3, r3, #31
 8007b44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	40021000 	.word	0x40021000
 8007b50:	0800ea44 	.word	0x0800ea44

08007b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007b60:	4b2a      	ldr	r3, [pc, #168]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d003      	beq.n	8007b74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007b6c:	f7ff f962 	bl	8006e34 <HAL_PWREx_GetVoltageRange>
 8007b70:	6178      	str	r0, [r7, #20]
 8007b72:	e014      	b.n	8007b9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b74:	4b25      	ldr	r3, [pc, #148]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b78:	4a24      	ldr	r2, [pc, #144]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8007b80:	4b22      	ldr	r3, [pc, #136]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b88:	60fb      	str	r3, [r7, #12]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007b8c:	f7ff f952 	bl	8006e34 <HAL_PWREx_GetVoltageRange>
 8007b90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007b92:	4b1e      	ldr	r3, [pc, #120]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b96:	4a1d      	ldr	r2, [pc, #116]	; (8007c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ba4:	d10b      	bne.n	8007bbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2b80      	cmp	r3, #128	; 0x80
 8007baa:	d919      	bls.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2ba0      	cmp	r3, #160	; 0xa0
 8007bb0:	d902      	bls.n	8007bb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	613b      	str	r3, [r7, #16]
 8007bb6:	e013      	b.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007bb8:	2301      	movs	r3, #1
 8007bba:	613b      	str	r3, [r7, #16]
 8007bbc:	e010      	b.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b80      	cmp	r3, #128	; 0x80
 8007bc2:	d902      	bls.n	8007bca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	613b      	str	r3, [r7, #16]
 8007bc8:	e00a      	b.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b80      	cmp	r3, #128	; 0x80
 8007bce:	d102      	bne.n	8007bd6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	613b      	str	r3, [r7, #16]
 8007bd4:	e004      	b.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b70      	cmp	r3, #112	; 0x70
 8007bda:	d101      	bne.n	8007be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007bdc:	2301      	movs	r3, #1
 8007bde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007be0:	4b0b      	ldr	r3, [pc, #44]	; (8007c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f023 0207 	bic.w	r2, r3, #7
 8007be8:	4909      	ldr	r1, [pc, #36]	; (8007c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007bf0:	4b07      	ldr	r3, [pc, #28]	; (8007c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0307 	and.w	r3, r3, #7
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d001      	beq.n	8007c02 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e000      	b.n	8007c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3718      	adds	r7, #24
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	40021000 	.word	0x40021000
 8007c10:	40022000 	.word	0x40022000

08007c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c20:	2300      	movs	r3, #0
 8007c22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d03f      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c38:	d01c      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007c3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c3e:	d802      	bhi.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00e      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8007c44:	e01f      	b.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007c46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007c4a:	d003      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007c4c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007c50:	d01c      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8007c52:	e018      	b.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007c54:	4b85      	ldr	r3, [pc, #532]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	4a84      	ldr	r2, [pc, #528]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c5e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007c60:	e015      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	3304      	adds	r3, #4
 8007c66:	2100      	movs	r1, #0
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f000 ff41 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007c72:	e00c      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	3320      	adds	r3, #32
 8007c78:	2100      	movs	r1, #0
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f001 f828 	bl	8008cd0 <RCCEx_PLLSAI2_Config>
 8007c80:	4603      	mov	r3, r0
 8007c82:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007c84:	e003      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	74fb      	strb	r3, [r7, #19]
      break;
 8007c8a:	e000      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007c8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c8e:	7cfb      	ldrb	r3, [r7, #19]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d10b      	bne.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c94:	4b75      	ldr	r3, [pc, #468]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ca2:	4972      	ldr	r1, [pc, #456]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007caa:	e001      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cac:	7cfb      	ldrb	r3, [r7, #19]
 8007cae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d03f      	beq.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007cc4:	d01c      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007cc6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007cca:	d802      	bhi.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00e      	beq.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007cd0:	e01f      	b.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007cd2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007cd6:	d003      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007cd8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007cdc:	d01c      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007cde:	e018      	b.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007ce0:	4b62      	ldr	r3, [pc, #392]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	4a61      	ldr	r2, [pc, #388]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ce6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007cec:	e015      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f000 fefb 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007cfe:	e00c      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	3320      	adds	r3, #32
 8007d04:	2100      	movs	r1, #0
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 ffe2 	bl	8008cd0 <RCCEx_PLLSAI2_Config>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007d10:	e003      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	74fb      	strb	r3, [r7, #19]
      break;
 8007d16:	e000      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007d18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d1a:	7cfb      	ldrb	r3, [r7, #19]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d10b      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007d20:	4b52      	ldr	r3, [pc, #328]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d2e:	494f      	ldr	r1, [pc, #316]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d30:	4313      	orrs	r3, r2
 8007d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007d36:	e001      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d38:	7cfb      	ldrb	r3, [r7, #19]
 8007d3a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 80a0 	beq.w	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007d4e:	4b47      	ldr	r3, [pc, #284]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e000      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00d      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d64:	4b41      	ldr	r3, [pc, #260]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d68:	4a40      	ldr	r2, [pc, #256]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d6e:	6593      	str	r3, [r2, #88]	; 0x58
 8007d70:	4b3e      	ldr	r3, [pc, #248]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d78:	60bb      	str	r3, [r7, #8]
 8007d7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d80:	4b3b      	ldr	r3, [pc, #236]	; (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a3a      	ldr	r2, [pc, #232]	; (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d8c:	f7fb f9e4 	bl	8003158 <HAL_GetTick>
 8007d90:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007d92:	e009      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d94:	f7fb f9e0 	bl	8003158 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d902      	bls.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	74fb      	strb	r3, [r7, #19]
        break;
 8007da6:	e005      	b.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007da8:	4b31      	ldr	r3, [pc, #196]	; (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d0ef      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8007db4:	7cfb      	ldrb	r3, [r7, #19]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d15c      	bne.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007dba:	4b2c      	ldr	r3, [pc, #176]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dc4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d01f      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d019      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007dd8:	4b24      	ldr	r3, [pc, #144]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007de2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007de4:	4b21      	ldr	r3, [pc, #132]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dea:	4a20      	ldr	r2, [pc, #128]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007df4:	4b1d      	ldr	r3, [pc, #116]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dfa:	4a1c      	ldr	r2, [pc, #112]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e04:	4a19      	ldr	r2, [pc, #100]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d016      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e16:	f7fb f99f 	bl	8003158 <HAL_GetTick>
 8007e1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e1c:	e00b      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e1e:	f7fb f99b 	bl	8003158 <HAL_GetTick>
 8007e22:	4602      	mov	r2, r0
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d902      	bls.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	74fb      	strb	r3, [r7, #19]
            break;
 8007e34:	e006      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e36:	4b0d      	ldr	r3, [pc, #52]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d0ec      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8007e44:	7cfb      	ldrb	r3, [r7, #19]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10c      	bne.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e4a:	4b08      	ldr	r3, [pc, #32]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e5a:	4904      	ldr	r1, [pc, #16]	; (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007e62:	e009      	b.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e64:	7cfb      	ldrb	r3, [r7, #19]
 8007e66:	74bb      	strb	r3, [r7, #18]
 8007e68:	e006      	b.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007e6a:	bf00      	nop
 8007e6c:	40021000 	.word	0x40021000
 8007e70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e74:	7cfb      	ldrb	r3, [r7, #19]
 8007e76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e78:	7c7b      	ldrb	r3, [r7, #17]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d105      	bne.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e7e:	4b9e      	ldr	r3, [pc, #632]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e82:	4a9d      	ldr	r2, [pc, #628]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00a      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e96:	4b98      	ldr	r3, [pc, #608]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e9c:	f023 0203 	bic.w	r2, r3, #3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea4:	4994      	ldr	r1, [pc, #592]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00a      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007eb8:	4b8f      	ldr	r3, [pc, #572]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ebe:	f023 020c 	bic.w	r2, r3, #12
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec6:	498c      	ldr	r1, [pc, #560]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00a      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007eda:	4b87      	ldr	r3, [pc, #540]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ee0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee8:	4983      	ldr	r1, [pc, #524]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007eea:	4313      	orrs	r3, r2
 8007eec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0308 	and.w	r3, r3, #8
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00a      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007efc:	4b7e      	ldr	r3, [pc, #504]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0a:	497b      	ldr	r1, [pc, #492]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 0310 	and.w	r3, r3, #16
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00a      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f1e:	4b76      	ldr	r3, [pc, #472]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f2c:	4972      	ldr	r1, [pc, #456]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 0320 	and.w	r3, r3, #32
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00a      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f40:	4b6d      	ldr	r3, [pc, #436]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f46:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f4e:	496a      	ldr	r1, [pc, #424]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f50:	4313      	orrs	r3, r2
 8007f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00a      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f62:	4b65      	ldr	r3, [pc, #404]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f70:	4961      	ldr	r1, [pc, #388]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00a      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f84:	4b5c      	ldr	r3, [pc, #368]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f92:	4959      	ldr	r1, [pc, #356]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fa6:	4b54      	ldr	r3, [pc, #336]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb4:	4950      	ldr	r1, [pc, #320]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007fc8:	4b4b      	ldr	r3, [pc, #300]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fd6:	4948      	ldr	r1, [pc, #288]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007fea:	4b43      	ldr	r3, [pc, #268]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff8:	493f      	ldr	r1, [pc, #252]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008008:	2b00      	cmp	r3, #0
 800800a:	d028      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800800c:	4b3a      	ldr	r3, [pc, #232]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800800e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008012:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800801a:	4937      	ldr	r1, [pc, #220]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800801c:	4313      	orrs	r3, r2
 800801e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008026:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800802a:	d106      	bne.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800802c:	4b32      	ldr	r3, [pc, #200]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	4a31      	ldr	r2, [pc, #196]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008032:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008036:	60d3      	str	r3, [r2, #12]
 8008038:	e011      	b.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800803e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008042:	d10c      	bne.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3304      	adds	r3, #4
 8008048:	2101      	movs	r1, #1
 800804a:	4618      	mov	r0, r3
 800804c:	f000 fd50 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 8008050:	4603      	mov	r3, r0
 8008052:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008054:	7cfb      	ldrb	r3, [r7, #19]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800805a:	7cfb      	ldrb	r3, [r7, #19]
 800805c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008066:	2b00      	cmp	r3, #0
 8008068:	d028      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800806a:	4b23      	ldr	r3, [pc, #140]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800806c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008070:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008078:	491f      	ldr	r1, [pc, #124]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800807a:	4313      	orrs	r3, r2
 800807c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008084:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008088:	d106      	bne.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800808a:	4b1b      	ldr	r3, [pc, #108]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	4a1a      	ldr	r2, [pc, #104]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008090:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008094:	60d3      	str	r3, [r2, #12]
 8008096:	e011      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800809c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080a0:	d10c      	bne.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	3304      	adds	r3, #4
 80080a6:	2101      	movs	r1, #1
 80080a8:	4618      	mov	r0, r3
 80080aa:	f000 fd21 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 80080ae:	4603      	mov	r3, r0
 80080b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80080b2:	7cfb      	ldrb	r3, [r7, #19]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d001      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80080b8:	7cfb      	ldrb	r3, [r7, #19]
 80080ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d02b      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080c8:	4b0b      	ldr	r3, [pc, #44]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080d6:	4908      	ldr	r1, [pc, #32]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080d8:	4313      	orrs	r3, r2
 80080da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080e6:	d109      	bne.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080e8:	4b03      	ldr	r3, [pc, #12]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	4a02      	ldr	r2, [pc, #8]	; (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080f2:	60d3      	str	r3, [r2, #12]
 80080f4:	e014      	b.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80080f6:	bf00      	nop
 80080f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008100:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008104:	d10c      	bne.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	3304      	adds	r3, #4
 800810a:	2101      	movs	r1, #1
 800810c:	4618      	mov	r0, r3
 800810e:	f000 fcef 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 8008112:	4603      	mov	r3, r0
 8008114:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008116:	7cfb      	ldrb	r3, [r7, #19]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800811c:	7cfb      	ldrb	r3, [r7, #19]
 800811e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d02f      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800812c:	4b2b      	ldr	r3, [pc, #172]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800812e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008132:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800813a:	4928      	ldr	r1, [pc, #160]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800813c:	4313      	orrs	r3, r2
 800813e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800814a:	d10d      	bne.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	3304      	adds	r3, #4
 8008150:	2102      	movs	r1, #2
 8008152:	4618      	mov	r0, r3
 8008154:	f000 fccc 	bl	8008af0 <RCCEx_PLLSAI1_Config>
 8008158:	4603      	mov	r3, r0
 800815a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800815c:	7cfb      	ldrb	r3, [r7, #19]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d014      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008162:	7cfb      	ldrb	r3, [r7, #19]
 8008164:	74bb      	strb	r3, [r7, #18]
 8008166:	e011      	b.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800816c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008170:	d10c      	bne.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	3320      	adds	r3, #32
 8008176:	2102      	movs	r1, #2
 8008178:	4618      	mov	r0, r3
 800817a:	f000 fda9 	bl	8008cd0 <RCCEx_PLLSAI2_Config>
 800817e:	4603      	mov	r3, r0
 8008180:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008182:	7cfb      	ldrb	r3, [r7, #19]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d001      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008188:	7cfb      	ldrb	r3, [r7, #19]
 800818a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00a      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008198:	4b10      	ldr	r3, [pc, #64]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800819a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800819e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081a6:	490d      	ldr	r1, [pc, #52]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00b      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80081ba:	4b08      	ldr	r3, [pc, #32]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081ca:	4904      	ldr	r1, [pc, #16]	; (80081dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80081cc:	4313      	orrs	r3, r2
 80081ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80081d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3718      	adds	r7, #24
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}
 80081dc:	40021000 	.word	0x40021000

080081e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b088      	sub	sp, #32
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80081e8:	2300      	movs	r3, #0
 80081ea:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081f2:	d137      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80081f4:	4bb8      	ldr	r3, [pc, #736]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80081f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081fe:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008206:	d014      	beq.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008208:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800820c:	d01e      	beq.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800820e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008212:	d001      	beq.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8008214:	f000 bc53 	b.w	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008218:	4baf      	ldr	r3, [pc, #700]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800821a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b02      	cmp	r3, #2
 8008224:	f040 8446 	bne.w	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8008228:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800822c:	61fb      	str	r3, [r7, #28]
      break;
 800822e:	f000 bc41 	b.w	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008232:	4ba9      	ldr	r3, [pc, #676]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b02      	cmp	r3, #2
 800823e:	f040 843b 	bne.w	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8008242:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008246:	61fb      	str	r3, [r7, #28]
      break;
 8008248:	f000 bc36 	b.w	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800824c:	4ba2      	ldr	r3, [pc, #648]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008254:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008258:	f040 8430 	bne.w	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 800825c:	4b9f      	ldr	r3, [pc, #636]	; (80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800825e:	61fb      	str	r3, [r7, #28]
      break;
 8008260:	f000 bc2c 	b.w	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008264:	4b9c      	ldr	r3, [pc, #624]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	f003 0303 	and.w	r3, r3, #3
 800826c:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	2b02      	cmp	r3, #2
 8008272:	d023      	beq.n	80082bc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008274:	2b03      	cmp	r3, #3
 8008276:	d02e      	beq.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8008278:	2b01      	cmp	r3, #1
 800827a:	d139      	bne.n	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800827c:	4b96      	ldr	r3, [pc, #600]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0302 	and.w	r3, r3, #2
 8008284:	2b02      	cmp	r3, #2
 8008286:	d116      	bne.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008288:	4b93      	ldr	r3, [pc, #588]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f003 0308 	and.w	r3, r3, #8
 8008290:	2b00      	cmp	r3, #0
 8008292:	d005      	beq.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8008294:	4b90      	ldr	r3, [pc, #576]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	091b      	lsrs	r3, r3, #4
 800829a:	f003 030f 	and.w	r3, r3, #15
 800829e:	e005      	b.n	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80082a0:	4b8d      	ldr	r3, [pc, #564]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80082a6:	0a1b      	lsrs	r3, r3, #8
 80082a8:	f003 030f 	and.w	r3, r3, #15
 80082ac:	4a8c      	ldr	r2, [pc, #560]	; (80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80082ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082b2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80082b4:	e01f      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	61bb      	str	r3, [r7, #24]
      break;
 80082ba:	e01c      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80082bc:	4b86      	ldr	r3, [pc, #536]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c8:	d102      	bne.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80082ca:	4b86      	ldr	r3, [pc, #536]	; (80084e4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80082cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80082ce:	e012      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80082d0:	2300      	movs	r3, #0
 80082d2:	61bb      	str	r3, [r7, #24]
      break;
 80082d4:	e00f      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80082d6:	4b80      	ldr	r3, [pc, #512]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082e2:	d102      	bne.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80082e4:	4b80      	ldr	r3, [pc, #512]	; (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80082e6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80082e8:	e005      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80082ea:	2300      	movs	r3, #0
 80082ec:	61bb      	str	r3, [r7, #24]
      break;
 80082ee:	e002      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80082f0:	2300      	movs	r3, #0
 80082f2:	61bb      	str	r3, [r7, #24]
      break;
 80082f4:	bf00      	nop
    }

    switch(PeriphClk)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082fc:	f000 8337 	beq.w	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8008300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008304:	d825      	bhi.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8008306:	2b10      	cmp	r3, #16
 8008308:	f000 81df 	beq.w	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800830c:	2b10      	cmp	r3, #16
 800830e:	d80f      	bhi.n	8008330 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8008310:	2b02      	cmp	r3, #2
 8008312:	f000 8128 	beq.w	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8008316:	2b02      	cmp	r3, #2
 8008318:	d803      	bhi.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800831a:	2b01      	cmp	r3, #1
 800831c:	f000 80ec 	beq.w	80084f8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8008320:	e3cd      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008322:	2b04      	cmp	r3, #4
 8008324:	f000 8169 	beq.w	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8008328:	2b08      	cmp	r3, #8
 800832a:	f000 819a 	beq.w	8008662 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 800832e:	e3c6      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008330:	2b40      	cmp	r3, #64	; 0x40
 8008332:	f000 82b3 	beq.w	800889c <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8008336:	2b40      	cmp	r3, #64	; 0x40
 8008338:	d803      	bhi.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800833a:	2b20      	cmp	r3, #32
 800833c:	f000 81fd 	beq.w	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8008340:	e3bd      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008342:	2b80      	cmp	r3, #128	; 0x80
 8008344:	f000 82cd 	beq.w	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8008348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800834c:	f000 82ec 	beq.w	8008928 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8008350:	e3b5      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008352:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008356:	f000 822d 	beq.w	80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800835a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800835e:	d811      	bhi.n	8008384 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008364:	d021      	beq.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8008366:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800836a:	d804      	bhi.n	8008376 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800836c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008370:	f000 833e 	beq.w	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8008374:	e3a3      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800837a:	d01d      	beq.n	80083b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800837c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008380:	d021      	beq.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8008382:	e39c      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008388:	f000 8277 	beq.w	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 800838c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008390:	d804      	bhi.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8008392:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008396:	f000 8371 	beq.w	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 800839a:	e390      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800839c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80083a0:	d011      	beq.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80083a2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80083a6:	d00e      	beq.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 80083a8:	e389      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80083aa:	69b9      	ldr	r1, [r7, #24]
 80083ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80083b0:	f000 fd68 	bl	8008e84 <RCCEx_GetSAIxPeriphCLKFreq>
 80083b4:	61f8      	str	r0, [r7, #28]
      break;
 80083b6:	e382      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80083b8:	69b9      	ldr	r1, [r7, #24]
 80083ba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80083be:	f000 fd61 	bl	8008e84 <RCCEx_GetSAIxPeriphCLKFreq>
 80083c2:	61f8      	str	r0, [r7, #28]
      break;
 80083c4:	e37b      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80083c6:	4b44      	ldr	r3, [pc, #272]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80083c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083cc:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80083d0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083d8:	d023      	beq.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 80083da:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80083de:	d003      	beq.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80083e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80083e4:	d04a      	beq.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 80083e6:	e086      	b.n	80084f6 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80083e8:	4b3b      	ldr	r3, [pc, #236]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0302 	and.w	r3, r3, #2
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d17b      	bne.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80083f4:	4b38      	ldr	r3, [pc, #224]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 0308 	and.w	r3, r3, #8
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d005      	beq.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8008400:	4b35      	ldr	r3, [pc, #212]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	091b      	lsrs	r3, r3, #4
 8008406:	f003 030f 	and.w	r3, r3, #15
 800840a:	e005      	b.n	8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800840c:	4b32      	ldr	r3, [pc, #200]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800840e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008412:	0a1b      	lsrs	r3, r3, #8
 8008414:	f003 030f 	and.w	r3, r3, #15
 8008418:	4a31      	ldr	r2, [pc, #196]	; (80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800841a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800841e:	61fb      	str	r3, [r7, #28]
          break;
 8008420:	e064      	b.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008422:	4b2d      	ldr	r3, [pc, #180]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800842a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800842e:	d15f      	bne.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8008430:	4b29      	ldr	r3, [pc, #164]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008438:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800843c:	d158      	bne.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800843e:	4b26      	ldr	r3, [pc, #152]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	0a1b      	lsrs	r3, r3, #8
 8008444:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008448:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	fb02 f203 	mul.w	r2, r2, r3
 8008452:	4b21      	ldr	r3, [pc, #132]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	091b      	lsrs	r3, r3, #4
 8008458:	f003 0307 	and.w	r3, r3, #7
 800845c:	3301      	adds	r3, #1
 800845e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008462:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8008464:	4b1c      	ldr	r3, [pc, #112]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	0d5b      	lsrs	r3, r3, #21
 800846a:	f003 0303 	and.w	r3, r3, #3
 800846e:	3301      	adds	r3, #1
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	69ba      	ldr	r2, [r7, #24]
 8008474:	fbb2 f3f3 	udiv	r3, r2, r3
 8008478:	61fb      	str	r3, [r7, #28]
          break;
 800847a:	e039      	b.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800847c:	4b16      	ldr	r3, [pc, #88]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008484:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008488:	d134      	bne.n	80084f4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800848a:	4b13      	ldr	r3, [pc, #76]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008492:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008496:	d12d      	bne.n	80084f4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008498:	4b0f      	ldr	r3, [pc, #60]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	0a1b      	lsrs	r3, r3, #8
 800849e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084a2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	fb02 f203 	mul.w	r2, r2, r3
 80084ac:	4b0a      	ldr	r3, [pc, #40]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	091b      	lsrs	r3, r3, #4
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	3301      	adds	r3, #1
 80084b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084bc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80084be:	4b06      	ldr	r3, [pc, #24]	; (80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	0d5b      	lsrs	r3, r3, #21
 80084c4:	f003 0303 	and.w	r3, r3, #3
 80084c8:	3301      	adds	r3, #1
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	69ba      	ldr	r2, [r7, #24]
 80084ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d2:	61fb      	str	r3, [r7, #28]
          break;
 80084d4:	e00e      	b.n	80084f4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80084d6:	bf00      	nop
 80084d8:	40021000 	.word	0x40021000
 80084dc:	0003d090 	.word	0x0003d090
 80084e0:	0800ea4c 	.word	0x0800ea4c
 80084e4:	00f42400 	.word	0x00f42400
 80084e8:	007a1200 	.word	0x007a1200
          break;
 80084ec:	bf00      	nop
 80084ee:	e2e6      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80084f0:	bf00      	nop
 80084f2:	e2e4      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80084f4:	bf00      	nop
        break;
 80084f6:	e2e2      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80084f8:	4bac      	ldr	r3, [pc, #688]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80084fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084fe:	f003 0303 	and.w	r3, r3, #3
 8008502:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2b03      	cmp	r3, #3
 8008508:	d827      	bhi.n	800855a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800850a:	a201      	add	r2, pc, #4	; (adr r2, 8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800850c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008510:	08008521 	.word	0x08008521
 8008514:	08008529 	.word	0x08008529
 8008518:	08008531 	.word	0x08008531
 800851c:	08008545 	.word	0x08008545
          frequency = HAL_RCC_GetPCLK2Freq();
 8008520:	f7ff fb02 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 8008524:	61f8      	str	r0, [r7, #28]
          break;
 8008526:	e01d      	b.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8008528:	f7ff fa52 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 800852c:	61f8      	str	r0, [r7, #28]
          break;
 800852e:	e019      	b.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008530:	4b9e      	ldr	r3, [pc, #632]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800853c:	d10f      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800853e:	4b9c      	ldr	r3, [pc, #624]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008540:	61fb      	str	r3, [r7, #28]
          break;
 8008542:	e00c      	b.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008544:	4b99      	ldr	r3, [pc, #612]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b02      	cmp	r3, #2
 8008550:	d107      	bne.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8008552:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008556:	61fb      	str	r3, [r7, #28]
          break;
 8008558:	e003      	b.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800855a:	bf00      	nop
 800855c:	e2af      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800855e:	bf00      	nop
 8008560:	e2ad      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008562:	bf00      	nop
        break;
 8008564:	e2ab      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008566:	4b91      	ldr	r3, [pc, #580]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800856c:	f003 030c 	and.w	r3, r3, #12
 8008570:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	2b0c      	cmp	r3, #12
 8008576:	d83a      	bhi.n	80085ee <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8008578:	a201      	add	r2, pc, #4	; (adr r2, 8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800857a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800857e:	bf00      	nop
 8008580:	080085b5 	.word	0x080085b5
 8008584:	080085ef 	.word	0x080085ef
 8008588:	080085ef 	.word	0x080085ef
 800858c:	080085ef 	.word	0x080085ef
 8008590:	080085bd 	.word	0x080085bd
 8008594:	080085ef 	.word	0x080085ef
 8008598:	080085ef 	.word	0x080085ef
 800859c:	080085ef 	.word	0x080085ef
 80085a0:	080085c5 	.word	0x080085c5
 80085a4:	080085ef 	.word	0x080085ef
 80085a8:	080085ef 	.word	0x080085ef
 80085ac:	080085ef 	.word	0x080085ef
 80085b0:	080085d9 	.word	0x080085d9
          frequency = HAL_RCC_GetPCLK1Freq();
 80085b4:	f7ff faa2 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 80085b8:	61f8      	str	r0, [r7, #28]
          break;
 80085ba:	e01d      	b.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 80085bc:	f7ff fa08 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 80085c0:	61f8      	str	r0, [r7, #28]
          break;
 80085c2:	e019      	b.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085c4:	4b79      	ldr	r3, [pc, #484]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085d0:	d10f      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 80085d2:	4b77      	ldr	r3, [pc, #476]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80085d4:	61fb      	str	r3, [r7, #28]
          break;
 80085d6:	e00c      	b.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085d8:	4b74      	ldr	r3, [pc, #464]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085de:	f003 0302 	and.w	r3, r3, #2
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d107      	bne.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 80085e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085ea:	61fb      	str	r3, [r7, #28]
          break;
 80085ec:	e003      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 80085ee:	bf00      	nop
 80085f0:	e265      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80085f2:	bf00      	nop
 80085f4:	e263      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80085f6:	bf00      	nop
        break;
 80085f8:	e261      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80085fa:	4b6c      	ldr	r3, [pc, #432]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80085fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008600:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008604:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	2b10      	cmp	r3, #16
 800860a:	d00d      	beq.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 800860c:	2b10      	cmp	r3, #16
 800860e:	d802      	bhi.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008610:	2b00      	cmp	r3, #0
 8008612:	d005      	beq.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8008614:	e024      	b.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8008616:	2b20      	cmp	r3, #32
 8008618:	d00a      	beq.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800861a:	2b30      	cmp	r3, #48	; 0x30
 800861c:	d012      	beq.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 800861e:	e01f      	b.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008620:	f7ff fa6c 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8008624:	61f8      	str	r0, [r7, #28]
          break;
 8008626:	e01b      	b.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8008628:	f7ff f9d2 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 800862c:	61f8      	str	r0, [r7, #28]
          break;
 800862e:	e017      	b.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008630:	4b5e      	ldr	r3, [pc, #376]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800863c:	d10d      	bne.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800863e:	4b5c      	ldr	r3, [pc, #368]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008640:	61fb      	str	r3, [r7, #28]
          break;
 8008642:	e00a      	b.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008644:	4b59      	ldr	r3, [pc, #356]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800864a:	f003 0302 	and.w	r3, r3, #2
 800864e:	2b02      	cmp	r3, #2
 8008650:	d105      	bne.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8008652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008656:	61fb      	str	r3, [r7, #28]
          break;
 8008658:	e001      	b.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800865a:	bf00      	nop
 800865c:	e22f      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800865e:	bf00      	nop
        break;
 8008660:	e22d      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008662:	4b52      	ldr	r3, [pc, #328]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008668:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800866c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	2b40      	cmp	r3, #64	; 0x40
 8008672:	d00d      	beq.n	8008690 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8008674:	2b40      	cmp	r3, #64	; 0x40
 8008676:	d802      	bhi.n	800867e <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008678:	2b00      	cmp	r3, #0
 800867a:	d005      	beq.n	8008688 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800867c:	e024      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800867e:	2b80      	cmp	r3, #128	; 0x80
 8008680:	d00a      	beq.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8008682:	2bc0      	cmp	r3, #192	; 0xc0
 8008684:	d012      	beq.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8008686:	e01f      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008688:	f7ff fa38 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800868c:	61f8      	str	r0, [r7, #28]
          break;
 800868e:	e01b      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008690:	f7ff f99e 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8008694:	61f8      	str	r0, [r7, #28]
          break;
 8008696:	e017      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008698:	4b44      	ldr	r3, [pc, #272]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086a4:	d10d      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 80086a6:	4b42      	ldr	r3, [pc, #264]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80086a8:	61fb      	str	r3, [r7, #28]
          break;
 80086aa:	e00a      	b.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086ac:	4b3f      	ldr	r3, [pc, #252]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80086ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086b2:	f003 0302 	and.w	r3, r3, #2
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d105      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 80086ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086be:	61fb      	str	r3, [r7, #28]
          break;
 80086c0:	e001      	b.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 80086c2:	bf00      	nop
 80086c4:	e1fb      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80086c6:	bf00      	nop
        break;
 80086c8:	e1f9      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80086ca:	4b38      	ldr	r3, [pc, #224]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80086cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086d4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086dc:	d010      	beq.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 80086de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086e2:	d802      	bhi.n	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d007      	beq.n	80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 80086e8:	e026      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 80086ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086ee:	d00b      	beq.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80086f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086f4:	d012      	beq.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 80086f6:	e01f      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 80086f8:	f7ff fa00 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 80086fc:	61f8      	str	r0, [r7, #28]
          break;
 80086fe:	e01b      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8008700:	f7ff f966 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8008704:	61f8      	str	r0, [r7, #28]
          break;
 8008706:	e017      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008708:	4b28      	ldr	r3, [pc, #160]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008714:	d10d      	bne.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8008716:	4b26      	ldr	r3, [pc, #152]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008718:	61fb      	str	r3, [r7, #28]
          break;
 800871a:	e00a      	b.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800871c:	4b23      	ldr	r3, [pc, #140]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800871e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b02      	cmp	r3, #2
 8008728:	d105      	bne.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 800872a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800872e:	61fb      	str	r3, [r7, #28]
          break;
 8008730:	e001      	b.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8008732:	bf00      	nop
 8008734:	e1c3      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008736:	bf00      	nop
        break;
 8008738:	e1c1      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800873a:	4b1c      	ldr	r3, [pc, #112]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800873c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008740:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008744:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800874c:	d010      	beq.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800874e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008752:	d802      	bhi.n	800875a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008754:	2b00      	cmp	r3, #0
 8008756:	d007      	beq.n	8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8008758:	e026      	b.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800875a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800875e:	d00b      	beq.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8008760:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008764:	d012      	beq.n	800878c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8008766:	e01f      	b.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008768:	f7ff f9c8 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800876c:	61f8      	str	r0, [r7, #28]
          break;
 800876e:	e01b      	b.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008770:	f7ff f92e 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8008774:	61f8      	str	r0, [r7, #28]
          break;
 8008776:	e017      	b.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008778:	4b0c      	ldr	r3, [pc, #48]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008784:	d10d      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8008786:	4b0a      	ldr	r3, [pc, #40]	; (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008788:	61fb      	str	r3, [r7, #28]
          break;
 800878a:	e00a      	b.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800878c:	4b07      	ldr	r3, [pc, #28]	; (80087ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800878e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008792:	f003 0302 	and.w	r3, r3, #2
 8008796:	2b02      	cmp	r3, #2
 8008798:	d105      	bne.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 800879a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800879e:	61fb      	str	r3, [r7, #28]
          break;
 80087a0:	e001      	b.n	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 80087a2:	bf00      	nop
 80087a4:	e18b      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80087a6:	bf00      	nop
        break;
 80087a8:	e189      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80087aa:	bf00      	nop
 80087ac:	40021000 	.word	0x40021000
 80087b0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80087b4:	4bae      	ldr	r3, [pc, #696]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80087b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80087be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087c6:	d02f      	beq.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 80087c8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80087cc:	d003      	beq.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80087ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80087d2:	d004      	beq.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 80087d4:	e050      	b.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 80087d6:	f7ff f8fb 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 80087da:	61f8      	str	r0, [r7, #28]
          break;
 80087dc:	e04c      	b.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 80087de:	4ba4      	ldr	r3, [pc, #656]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d043      	beq.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80087ea:	4ba1      	ldr	r3, [pc, #644]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80087ec:	691b      	ldr	r3, [r3, #16]
 80087ee:	0a1b      	lsrs	r3, r3, #8
 80087f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087f4:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	fb02 f203 	mul.w	r2, r2, r3
 80087fe:	4b9c      	ldr	r3, [pc, #624]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	091b      	lsrs	r3, r3, #4
 8008804:	f003 0307 	and.w	r3, r3, #7
 8008808:	3301      	adds	r3, #1
 800880a:	fbb2 f3f3 	udiv	r3, r2, r3
 800880e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8008810:	4b97      	ldr	r3, [pc, #604]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008812:	691b      	ldr	r3, [r3, #16]
 8008814:	0e5b      	lsrs	r3, r3, #25
 8008816:	f003 0303 	and.w	r3, r3, #3
 800881a:	3301      	adds	r3, #1
 800881c:	005b      	lsls	r3, r3, #1
 800881e:	69ba      	ldr	r2, [r7, #24]
 8008820:	fbb2 f3f3 	udiv	r3, r2, r3
 8008824:	61fb      	str	r3, [r7, #28]
          break;
 8008826:	e024      	b.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8008828:	4b91      	ldr	r3, [pc, #580]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008830:	2b00      	cmp	r3, #0
 8008832:	d020      	beq.n	8008876 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008834:	4b8e      	ldr	r3, [pc, #568]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	0a1b      	lsrs	r3, r3, #8
 800883a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800883e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	fb02 f203 	mul.w	r2, r2, r3
 8008848:	4b89      	ldr	r3, [pc, #548]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	091b      	lsrs	r3, r3, #4
 800884e:	f003 0307 	and.w	r3, r3, #7
 8008852:	3301      	adds	r3, #1
 8008854:	fbb2 f3f3 	udiv	r3, r2, r3
 8008858:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800885a:	4b85      	ldr	r3, [pc, #532]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800885c:	695b      	ldr	r3, [r3, #20]
 800885e:	0e5b      	lsrs	r3, r3, #25
 8008860:	f003 0303 	and.w	r3, r3, #3
 8008864:	3301      	adds	r3, #1
 8008866:	005b      	lsls	r3, r3, #1
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	fbb2 f3f3 	udiv	r3, r2, r3
 800886e:	61fb      	str	r3, [r7, #28]
          break;
 8008870:	e001      	b.n	8008876 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8008872:	bf00      	nop
 8008874:	e123      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008876:	bf00      	nop
        break;
 8008878:	e121      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800887a:	4b7d      	ldr	r3, [pc, #500]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800887c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008880:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008884:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d103      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 800888c:	f7ff f94c 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 8008890:	61f8      	str	r0, [r7, #28]
        break;
 8008892:	e114      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8008894:	f7ff f89c 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8008898:	61f8      	str	r0, [r7, #28]
        break;
 800889a:	e110      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800889c:	4b74      	ldr	r3, [pc, #464]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800889e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80088a6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ae:	d009      	beq.n	80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 80088b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088b4:	d00a      	beq.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d000      	beq.n	80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 80088ba:	e011      	b.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 80088bc:	f7ff f91e 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 80088c0:	61f8      	str	r0, [r7, #28]
          break;
 80088c2:	e00d      	b.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 80088c4:	f7ff f884 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 80088c8:	61f8      	str	r0, [r7, #28]
          break;
 80088ca:	e009      	b.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088cc:	4b68      	ldr	r3, [pc, #416]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088d8:	d101      	bne.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 80088da:	4b66      	ldr	r3, [pc, #408]	; (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80088dc:	61fb      	str	r3, [r7, #28]
          break;
 80088de:	bf00      	nop
        break;
 80088e0:	e0ed      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80088e2:	4b63      	ldr	r3, [pc, #396]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80088e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80088ec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088f4:	d009      	beq.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 80088f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088fa:	d00a      	beq.n	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d000      	beq.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008900:	e011      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008902:	f7ff f8fb 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8008906:	61f8      	str	r0, [r7, #28]
          break;
 8008908:	e00d      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 800890a:	f7ff f861 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 800890e:	61f8      	str	r0, [r7, #28]
          break;
 8008910:	e009      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008912:	4b57      	ldr	r3, [pc, #348]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800891a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800891e:	d101      	bne.n	8008924 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008920:	4b54      	ldr	r3, [pc, #336]	; (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008922:	61fb      	str	r3, [r7, #28]
          break;
 8008924:	bf00      	nop
        break;
 8008926:	e0ca      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008928:	4b51      	ldr	r3, [pc, #324]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800892a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800892e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008932:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800893a:	d009      	beq.n	8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800893c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008940:	d00a      	beq.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8008942:	2b00      	cmp	r3, #0
 8008944:	d000      	beq.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8008946:	e011      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008948:	f7ff f8d8 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800894c:	61f8      	str	r0, [r7, #28]
          break;
 800894e:	e00d      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008950:	f7ff f83e 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8008954:	61f8      	str	r0, [r7, #28]
          break;
 8008956:	e009      	b.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008958:	4b45      	ldr	r3, [pc, #276]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008964:	d101      	bne.n	800896a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8008966:	4b43      	ldr	r3, [pc, #268]	; (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008968:	61fb      	str	r3, [r7, #28]
          break;
 800896a:	bf00      	nop
        break;
 800896c:	e0a7      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800896e:	4b40      	ldr	r3, [pc, #256]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008974:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008978:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008980:	d010      	beq.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8008982:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008986:	d802      	bhi.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008988:	2b00      	cmp	r3, #0
 800898a:	d007      	beq.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 800898c:	e02f      	b.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 800898e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008992:	d012      	beq.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8008994:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008998:	d019      	beq.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800899a:	e028      	b.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800899c:	f7ff f8ae 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 80089a0:	61f8      	str	r0, [r7, #28]
          break;
 80089a2:	e024      	b.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80089a4:	4b32      	ldr	r3, [pc, #200]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d118      	bne.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 80089b2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80089b6:	61fb      	str	r3, [r7, #28]
          break;
 80089b8:	e014      	b.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80089ba:	4b2d      	ldr	r3, [pc, #180]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089c6:	d10f      	bne.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 80089c8:	4b2a      	ldr	r3, [pc, #168]	; (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80089ca:	61fb      	str	r3, [r7, #28]
          break;
 80089cc:	e00c      	b.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80089ce:	4b28      	ldr	r3, [pc, #160]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089d4:	f003 0302 	and.w	r3, r3, #2
 80089d8:	2b02      	cmp	r3, #2
 80089da:	d107      	bne.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 80089dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089e0:	61fb      	str	r3, [r7, #28]
          break;
 80089e2:	e003      	b.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 80089e4:	bf00      	nop
 80089e6:	e06a      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80089e8:	bf00      	nop
 80089ea:	e068      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80089ec:	bf00      	nop
        break;
 80089ee:	e066      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80089f0:	4b1f      	ldr	r3, [pc, #124]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80089fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a02:	d010      	beq.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8008a04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a08:	d802      	bhi.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d007      	beq.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008a0e:	e034      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008a10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a14:	d012      	beq.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8008a16:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008a1a:	d019      	beq.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008a1c:	e02d      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a1e:	f7ff f86d 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8008a22:	61f8      	str	r0, [r7, #28]
          break;
 8008a24:	e029      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008a26:	4b12      	ldr	r3, [pc, #72]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a2c:	f003 0302 	and.w	r3, r3, #2
 8008a30:	2b02      	cmp	r3, #2
 8008a32:	d118      	bne.n	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8008a34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008a38:	61fb      	str	r3, [r7, #28]
          break;
 8008a3a:	e014      	b.n	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a3c:	4b0c      	ldr	r3, [pc, #48]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a48:	d10f      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008a4a:	4b0a      	ldr	r3, [pc, #40]	; (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008a4c:	61fb      	str	r3, [r7, #28]
          break;
 8008a4e:	e00c      	b.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008a50:	4b07      	ldr	r3, [pc, #28]	; (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d10c      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008a5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a62:	61fb      	str	r3, [r7, #28]
          break;
 8008a64:	e008      	b.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8008a66:	bf00      	nop
 8008a68:	e029      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008a6a:	bf00      	nop
 8008a6c:	e027      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008a6e:	bf00      	nop
 8008a70:	40021000 	.word	0x40021000
 8008a74:	00f42400 	.word	0x00f42400
          break;
 8008a78:	bf00      	nop
        break;
 8008a7a:	e020      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8008a7c:	4b12      	ldr	r3, [pc, #72]	; (8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a82:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008a86:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d003      	beq.n	8008a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8008a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a92:	d004      	beq.n	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8008a94:	e00d      	b.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a96:	f7ff f831 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8008a9a:	61f8      	str	r0, [r7, #28]
          break;
 8008a9c:	e009      	b.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a9e:	4b0a      	ldr	r3, [pc, #40]	; (8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008aaa:	d101      	bne.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008aac:	4b07      	ldr	r3, [pc, #28]	; (8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008aae:	61fb      	str	r3, [r7, #28]
          break;
 8008ab0:	bf00      	nop
        break;
 8008ab2:	e004      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008ab4:	bf00      	nop
 8008ab6:	e002      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008ab8:	bf00      	nop
 8008aba:	e000      	b.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008abc:	bf00      	nop
    }
  }

  return(frequency);
 8008abe:	69fb      	ldr	r3, [r7, #28]
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3720      	adds	r7, #32
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	40021000 	.word	0x40021000
 8008acc:	00f42400 	.word	0x00f42400

08008ad0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008ad4:	4b05      	ldr	r3, [pc, #20]	; (8008aec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a04      	ldr	r2, [pc, #16]	; (8008aec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008ada:	f043 0304 	orr.w	r3, r3, #4
 8008ade:	6013      	str	r3, [r2, #0]
}
 8008ae0:	bf00      	nop
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop
 8008aec:	40021000 	.word	0x40021000

08008af0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008afa:	2300      	movs	r3, #0
 8008afc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008afe:	4b73      	ldr	r3, [pc, #460]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	f003 0303 	and.w	r3, r3, #3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d018      	beq.n	8008b3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008b0a:	4b70      	ldr	r3, [pc, #448]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f003 0203 	and.w	r2, r3, #3
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d10d      	bne.n	8008b36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
       ||
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d009      	beq.n	8008b36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008b22:	4b6a      	ldr	r3, [pc, #424]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	091b      	lsrs	r3, r3, #4
 8008b28:	f003 0307 	and.w	r3, r3, #7
 8008b2c:	1c5a      	adds	r2, r3, #1
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	685b      	ldr	r3, [r3, #4]
       ||
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d044      	beq.n	8008bc0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	73fb      	strb	r3, [r7, #15]
 8008b3a:	e041      	b.n	8008bc0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d00c      	beq.n	8008b5e <RCCEx_PLLSAI1_Config+0x6e>
 8008b44:	2b03      	cmp	r3, #3
 8008b46:	d013      	beq.n	8008b70 <RCCEx_PLLSAI1_Config+0x80>
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d120      	bne.n	8008b8e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008b4c:	4b5f      	ldr	r3, [pc, #380]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 0302 	and.w	r3, r3, #2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d11d      	bne.n	8008b94 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b5c:	e01a      	b.n	8008b94 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008b5e:	4b5b      	ldr	r3, [pc, #364]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d116      	bne.n	8008b98 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008b6e:	e013      	b.n	8008b98 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008b70:	4b56      	ldr	r3, [pc, #344]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d10f      	bne.n	8008b9c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008b7c:	4b53      	ldr	r3, [pc, #332]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d109      	bne.n	8008b9c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b8c:	e006      	b.n	8008b9c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	73fb      	strb	r3, [r7, #15]
      break;
 8008b92:	e004      	b.n	8008b9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008b94:	bf00      	nop
 8008b96:	e002      	b.n	8008b9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008b98:	bf00      	nop
 8008b9a:	e000      	b.n	8008b9e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008b9c:	bf00      	nop
    }

    if(status == HAL_OK)
 8008b9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d10d      	bne.n	8008bc0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008ba4:	4b49      	ldr	r3, [pc, #292]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6819      	ldr	r1, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	3b01      	subs	r3, #1
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	430b      	orrs	r3, r1
 8008bba:	4944      	ldr	r1, [pc, #272]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d17d      	bne.n	8008cc2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008bc6:	4b41      	ldr	r3, [pc, #260]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a40      	ldr	r2, [pc, #256]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bcc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bd2:	f7fa fac1 	bl	8003158 <HAL_GetTick>
 8008bd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008bd8:	e009      	b.n	8008bee <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008bda:	f7fa fabd 	bl	8003158 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b02      	cmp	r3, #2
 8008be6:	d902      	bls.n	8008bee <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	73fb      	strb	r3, [r7, #15]
        break;
 8008bec:	e005      	b.n	8008bfa <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008bee:	4b37      	ldr	r3, [pc, #220]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1ef      	bne.n	8008bda <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d160      	bne.n	8008cc2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d111      	bne.n	8008c2a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c06:	4b31      	ldr	r3, [pc, #196]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008c0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	6892      	ldr	r2, [r2, #8]
 8008c16:	0211      	lsls	r1, r2, #8
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	68d2      	ldr	r2, [r2, #12]
 8008c1c:	0912      	lsrs	r2, r2, #4
 8008c1e:	0452      	lsls	r2, r2, #17
 8008c20:	430a      	orrs	r2, r1
 8008c22:	492a      	ldr	r1, [pc, #168]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c24:	4313      	orrs	r3, r2
 8008c26:	610b      	str	r3, [r1, #16]
 8008c28:	e027      	b.n	8008c7a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d112      	bne.n	8008c56 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c30:	4b26      	ldr	r3, [pc, #152]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008c38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	6892      	ldr	r2, [r2, #8]
 8008c40:	0211      	lsls	r1, r2, #8
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	6912      	ldr	r2, [r2, #16]
 8008c46:	0852      	lsrs	r2, r2, #1
 8008c48:	3a01      	subs	r2, #1
 8008c4a:	0552      	lsls	r2, r2, #21
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	491f      	ldr	r1, [pc, #124]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c50:	4313      	orrs	r3, r2
 8008c52:	610b      	str	r3, [r1, #16]
 8008c54:	e011      	b.n	8008c7a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c56:	4b1d      	ldr	r3, [pc, #116]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008c5e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	6892      	ldr	r2, [r2, #8]
 8008c66:	0211      	lsls	r1, r2, #8
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	6952      	ldr	r2, [r2, #20]
 8008c6c:	0852      	lsrs	r2, r2, #1
 8008c6e:	3a01      	subs	r2, #1
 8008c70:	0652      	lsls	r2, r2, #25
 8008c72:	430a      	orrs	r2, r1
 8008c74:	4915      	ldr	r1, [pc, #84]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c76:	4313      	orrs	r3, r2
 8008c78:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008c7a:	4b14      	ldr	r3, [pc, #80]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a13      	ldr	r2, [pc, #76]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008c80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008c84:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c86:	f7fa fa67 	bl	8003158 <HAL_GetTick>
 8008c8a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008c8c:	e009      	b.n	8008ca2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008c8e:	f7fa fa63 	bl	8003158 <HAL_GetTick>
 8008c92:	4602      	mov	r2, r0
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d902      	bls.n	8008ca2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	73fb      	strb	r3, [r7, #15]
          break;
 8008ca0:	e005      	b.n	8008cae <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008ca2:	4b0a      	ldr	r3, [pc, #40]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d0ef      	beq.n	8008c8e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008cae:	7bfb      	ldrb	r3, [r7, #15]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d106      	bne.n	8008cc2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008cb4:	4b05      	ldr	r3, [pc, #20]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008cb6:	691a      	ldr	r2, [r3, #16]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	4903      	ldr	r1, [pc, #12]	; (8008ccc <RCCEx_PLLSAI1_Config+0x1dc>)
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	40021000 	.word	0x40021000

08008cd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008cde:	4b68      	ldr	r3, [pc, #416]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d018      	beq.n	8008d1c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008cea:	4b65      	ldr	r3, [pc, #404]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	f003 0203 	and.w	r2, r3, #3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d10d      	bne.n	8008d16 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
       ||
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d009      	beq.n	8008d16 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008d02:	4b5f      	ldr	r3, [pc, #380]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	091b      	lsrs	r3, r3, #4
 8008d08:	f003 0307 	and.w	r3, r3, #7
 8008d0c:	1c5a      	adds	r2, r3, #1
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
       ||
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d044      	beq.n	8008da0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	73fb      	strb	r3, [r7, #15]
 8008d1a:	e041      	b.n	8008da0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b02      	cmp	r3, #2
 8008d22:	d00c      	beq.n	8008d3e <RCCEx_PLLSAI2_Config+0x6e>
 8008d24:	2b03      	cmp	r3, #3
 8008d26:	d013      	beq.n	8008d50 <RCCEx_PLLSAI2_Config+0x80>
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d120      	bne.n	8008d6e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008d2c:	4b54      	ldr	r3, [pc, #336]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 0302 	and.w	r3, r3, #2
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d11d      	bne.n	8008d74 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d3c:	e01a      	b.n	8008d74 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008d3e:	4b50      	ldr	r3, [pc, #320]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d116      	bne.n	8008d78 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d4e:	e013      	b.n	8008d78 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008d50:	4b4b      	ldr	r3, [pc, #300]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10f      	bne.n	8008d7c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008d5c:	4b48      	ldr	r3, [pc, #288]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d109      	bne.n	8008d7c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008d6c:	e006      	b.n	8008d7c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	73fb      	strb	r3, [r7, #15]
      break;
 8008d72:	e004      	b.n	8008d7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008d74:	bf00      	nop
 8008d76:	e002      	b.n	8008d7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008d78:	bf00      	nop
 8008d7a:	e000      	b.n	8008d7e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008d7c:	bf00      	nop
    }

    if(status == HAL_OK)
 8008d7e:	7bfb      	ldrb	r3, [r7, #15]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10d      	bne.n	8008da0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008d84:	4b3e      	ldr	r3, [pc, #248]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6819      	ldr	r1, [r3, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	3b01      	subs	r3, #1
 8008d96:	011b      	lsls	r3, r3, #4
 8008d98:	430b      	orrs	r3, r1
 8008d9a:	4939      	ldr	r1, [pc, #228]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008da0:	7bfb      	ldrb	r3, [r7, #15]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d167      	bne.n	8008e76 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008da6:	4b36      	ldr	r3, [pc, #216]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a35      	ldr	r2, [pc, #212]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008dac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008db0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008db2:	f7fa f9d1 	bl	8003158 <HAL_GetTick>
 8008db6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008db8:	e009      	b.n	8008dce <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008dba:	f7fa f9cd 	bl	8003158 <HAL_GetTick>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	1ad3      	subs	r3, r2, r3
 8008dc4:	2b02      	cmp	r3, #2
 8008dc6:	d902      	bls.n	8008dce <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	73fb      	strb	r3, [r7, #15]
        break;
 8008dcc:	e005      	b.n	8008dda <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008dce:	4b2c      	ldr	r3, [pc, #176]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1ef      	bne.n	8008dba <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008dda:	7bfb      	ldrb	r3, [r7, #15]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d14a      	bne.n	8008e76 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d111      	bne.n	8008e0a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008de6:	4b26      	ldr	r3, [pc, #152]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	6892      	ldr	r2, [r2, #8]
 8008df6:	0211      	lsls	r1, r2, #8
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	68d2      	ldr	r2, [r2, #12]
 8008dfc:	0912      	lsrs	r2, r2, #4
 8008dfe:	0452      	lsls	r2, r2, #17
 8008e00:	430a      	orrs	r2, r1
 8008e02:	491f      	ldr	r1, [pc, #124]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e04:	4313      	orrs	r3, r2
 8008e06:	614b      	str	r3, [r1, #20]
 8008e08:	e011      	b.n	8008e2e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008e0a:	4b1d      	ldr	r3, [pc, #116]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e0c:	695b      	ldr	r3, [r3, #20]
 8008e0e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008e12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	6892      	ldr	r2, [r2, #8]
 8008e1a:	0211      	lsls	r1, r2, #8
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	6912      	ldr	r2, [r2, #16]
 8008e20:	0852      	lsrs	r2, r2, #1
 8008e22:	3a01      	subs	r2, #1
 8008e24:	0652      	lsls	r2, r2, #25
 8008e26:	430a      	orrs	r2, r1
 8008e28:	4915      	ldr	r1, [pc, #84]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008e2e:	4b14      	ldr	r3, [pc, #80]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a13      	ldr	r2, [pc, #76]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e38:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e3a:	f7fa f98d 	bl	8003158 <HAL_GetTick>
 8008e3e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008e40:	e009      	b.n	8008e56 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008e42:	f7fa f989 	bl	8003158 <HAL_GetTick>
 8008e46:	4602      	mov	r2, r0
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	1ad3      	subs	r3, r2, r3
 8008e4c:	2b02      	cmp	r3, #2
 8008e4e:	d902      	bls.n	8008e56 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8008e50:	2303      	movs	r3, #3
 8008e52:	73fb      	strb	r3, [r7, #15]
          break;
 8008e54:	e005      	b.n	8008e62 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008e56:	4b0a      	ldr	r3, [pc, #40]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d0ef      	beq.n	8008e42 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8008e62:	7bfb      	ldrb	r3, [r7, #15]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d106      	bne.n	8008e76 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008e68:	4b05      	ldr	r3, [pc, #20]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e6a:	695a      	ldr	r2, [r3, #20]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	695b      	ldr	r3, [r3, #20]
 8008e70:	4903      	ldr	r1, [pc, #12]	; (8008e80 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008e72:	4313      	orrs	r3, r2
 8008e74:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	40021000 	.word	0x40021000

08008e84 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b089      	sub	sp, #36	; 0x24
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8008e96:	2300      	movs	r3, #0
 8008e98:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ea0:	d10c      	bne.n	8008ebc <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8008ea2:	4b62      	ldr	r3, [pc, #392]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ea8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008eac:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008eb4:	d112      	bne.n	8008edc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008eb6:	4b5e      	ldr	r3, [pc, #376]	; (8009030 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008eb8:	61fb      	str	r3, [r7, #28]
 8008eba:	e00f      	b.n	8008edc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ec2:	d10b      	bne.n	8008edc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008ec4:	4b59      	ldr	r3, [pc, #356]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008eca:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8008ece:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008ed6:	d101      	bne.n	8008edc <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008ed8:	4b55      	ldr	r3, [pc, #340]	; (8009030 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008eda:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f040 809c 	bne.w	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008eee:	d003      	beq.n	8008ef8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ef6:	d12d      	bne.n	8008f54 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008ef8:	4b4c      	ldr	r3, [pc, #304]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 808b 	beq.w	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008f06:	4b49      	ldr	r3, [pc, #292]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	091b      	lsrs	r3, r3, #4
 8008f0c:	f003 0307 	and.w	r3, r3, #7
 8008f10:	3301      	adds	r3, #1
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f18:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008f1a:	4b44      	ldr	r3, [pc, #272]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	0a1b      	lsrs	r3, r3, #8
 8008f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f24:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d10a      	bne.n	8008f42 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008f2c:	4b3f      	ldr	r3, [pc, #252]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d002      	beq.n	8008f3e <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8008f38:	2311      	movs	r3, #17
 8008f3a:	617b      	str	r3, [r7, #20]
 8008f3c:	e001      	b.n	8008f42 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8008f3e:	2307      	movs	r3, #7
 8008f40:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	fb02 f203 	mul.w	r2, r2, r3
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f50:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008f52:	e063      	b.n	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8008f54:	69bb      	ldr	r3, [r7, #24]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d12c      	bne.n	8008fb4 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8008f5a:	4b34      	ldr	r3, [pc, #208]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d05a      	beq.n	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008f66:	4b31      	ldr	r3, [pc, #196]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	091b      	lsrs	r3, r3, #4
 8008f6c:	f003 0307 	and.w	r3, r3, #7
 8008f70:	3301      	adds	r3, #1
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f78:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008f7a:	4b2c      	ldr	r3, [pc, #176]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	0a1b      	lsrs	r3, r3, #8
 8008f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f84:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d10a      	bne.n	8008fa2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8008f8c:	4b27      	ldr	r3, [pc, #156]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d002      	beq.n	8008f9e <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8008f98:	2311      	movs	r3, #17
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	e001      	b.n	8008fa2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8008f9e:	2307      	movs	r3, #7
 8008fa0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	68fa      	ldr	r2, [r7, #12]
 8008fa6:	fb02 f203 	mul.w	r2, r2, r3
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb0:	61fb      	str	r3, [r7, #28]
 8008fb2:	e033      	b.n	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8008fb4:	69bb      	ldr	r3, [r7, #24]
 8008fb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008fba:	d003      	beq.n	8008fc4 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008fc2:	d12b      	bne.n	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8008fc4:	4b19      	ldr	r3, [pc, #100]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d025      	beq.n	800901c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008fd0:	4b16      	ldr	r3, [pc, #88]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	091b      	lsrs	r3, r3, #4
 8008fd6:	f003 0307 	and.w	r3, r3, #7
 8008fda:	3301      	adds	r3, #1
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008fe4:	4b11      	ldr	r3, [pc, #68]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	0a1b      	lsrs	r3, r3, #8
 8008fea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fee:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10a      	bne.n	800900c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8008ff6:	4b0d      	ldr	r3, [pc, #52]	; (800902c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d002      	beq.n	8009008 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8009002:	2311      	movs	r3, #17
 8009004:	617b      	str	r3, [r7, #20]
 8009006:	e001      	b.n	800900c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8009008:	2307      	movs	r3, #7
 800900a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	fb02 f203 	mul.w	r2, r2, r3
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	fbb2 f3f3 	udiv	r3, r2, r3
 800901a:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800901c:	69fb      	ldr	r3, [r7, #28]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3724      	adds	r7, #36	; 0x24
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr
 800902a:	bf00      	nop
 800902c:	40021000 	.word	0x40021000
 8009030:	001fff68 	.word	0x001fff68

08009034 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b088      	sub	sp, #32
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d101      	bne.n	8009046 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e14a      	b.n	80092dc <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800904c:	b2db      	uxtb	r3, r3
 800904e:	2b00      	cmp	r3, #0
 8009050:	d106      	bne.n	8009060 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f7f9 f92c 	bl	80022b8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f94d 	bl	8009300 <SAI_Disable>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e135      	b.n	80092dc <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2202      	movs	r2, #2
 8009074:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	2b01      	cmp	r3, #1
 800907e:	d007      	beq.n	8009090 <HAL_SAI_Init+0x5c>
 8009080:	2b01      	cmp	r3, #1
 8009082:	d302      	bcc.n	800908a <HAL_SAI_Init+0x56>
 8009084:	2b02      	cmp	r3, #2
 8009086:	d006      	beq.n	8009096 <HAL_SAI_Init+0x62>
 8009088:	e008      	b.n	800909c <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800908a:	2300      	movs	r3, #0
 800908c:	61fb      	str	r3, [r7, #28]
      break;
 800908e:	e008      	b.n	80090a2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009090:	2310      	movs	r3, #16
 8009092:	61fb      	str	r3, [r7, #28]
      break;
 8009094:	e005      	b.n	80090a2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009096:	2320      	movs	r3, #32
 8009098:	61fb      	str	r3, [r7, #28]
      break;
 800909a:	e002      	b.n	80090a2 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 800909c:	2300      	movs	r3, #0
 800909e:	61fb      	str	r3, [r7, #28]
      break;
 80090a0:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	2b03      	cmp	r3, #3
 80090a8:	d81d      	bhi.n	80090e6 <HAL_SAI_Init+0xb2>
 80090aa:	a201      	add	r2, pc, #4	; (adr r2, 80090b0 <HAL_SAI_Init+0x7c>)
 80090ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b0:	080090c1 	.word	0x080090c1
 80090b4:	080090c7 	.word	0x080090c7
 80090b8:	080090cf 	.word	0x080090cf
 80090bc:	080090d7 	.word	0x080090d7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80090c0:	2300      	movs	r3, #0
 80090c2:	617b      	str	r3, [r7, #20]
      break;
 80090c4:	e012      	b.n	80090ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80090c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090ca:	617b      	str	r3, [r7, #20]
      break;
 80090cc:	e00e      	b.n	80090ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80090ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090d2:	617b      	str	r3, [r7, #20]
      break;
 80090d4:	e00a      	b.n	80090ec <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80090d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090da:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	f043 0301 	orr.w	r3, r3, #1
 80090e2:	61fb      	str	r3, [r7, #28]
      break;
 80090e4:	e002      	b.n	80090ec <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	617b      	str	r3, [r7, #20]
      break;
 80090ea:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a7c      	ldr	r2, [pc, #496]	; (80092e4 <HAL_SAI_Init+0x2b0>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d004      	beq.n	8009100 <HAL_SAI_Init+0xcc>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a7b      	ldr	r2, [pc, #492]	; (80092e8 <HAL_SAI_Init+0x2b4>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d103      	bne.n	8009108 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009100:	4a7a      	ldr	r2, [pc, #488]	; (80092ec <HAL_SAI_Init+0x2b8>)
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	6013      	str	r3, [r2, #0]
 8009106:	e002      	b.n	800910e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009108:	4a79      	ldr	r2, [pc, #484]	; (80092f0 <HAL_SAI_Init+0x2bc>)
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d038      	beq.n	8009188 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a72      	ldr	r2, [pc, #456]	; (80092e4 <HAL_SAI_Init+0x2b0>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d004      	beq.n	800912a <HAL_SAI_Init+0xf6>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a70      	ldr	r2, [pc, #448]	; (80092e8 <HAL_SAI_Init+0x2b4>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d105      	bne.n	8009136 <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800912a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800912e:	f7ff f857 	bl	80081e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009132:	6138      	str	r0, [r7, #16]
 8009134:	e004      	b.n	8009140 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009136:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800913a:	f7ff f851 	bl	80081e0 <HAL_RCCEx_GetPeriphCLKFreq>
 800913e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8009140:	693a      	ldr	r2, [r7, #16]
 8009142:	4613      	mov	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	4413      	add	r3, r2
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	461a      	mov	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	025b      	lsls	r3, r3, #9
 8009152:	fbb2 f3f3 	udiv	r3, r2, r3
 8009156:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	4a66      	ldr	r2, [pc, #408]	; (80092f4 <HAL_SAI_Init+0x2c0>)
 800915c:	fba2 2303 	umull	r2, r3, r2, r3
 8009160:	08da      	lsrs	r2, r3, #3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009166:	68f9      	ldr	r1, [r7, #12]
 8009168:	4b62      	ldr	r3, [pc, #392]	; (80092f4 <HAL_SAI_Init+0x2c0>)
 800916a:	fba3 2301 	umull	r2, r3, r3, r1
 800916e:	08da      	lsrs	r2, r3, #3
 8009170:	4613      	mov	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	4413      	add	r3, r2
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	1aca      	subs	r2, r1, r3
 800917a:	2a08      	cmp	r2, #8
 800917c:	d904      	bls.n	8009188 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6a1b      	ldr	r3, [r3, #32]
 8009182:	1c5a      	adds	r2, r3, #1
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d003      	beq.n	8009198 <HAL_SAI_Init+0x164>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2b02      	cmp	r3, #2
 8009196:	d109      	bne.n	80091ac <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800919c:	2b01      	cmp	r3, #1
 800919e:	d101      	bne.n	80091a4 <HAL_SAI_Init+0x170>
 80091a0:	2300      	movs	r3, #0
 80091a2:	e001      	b.n	80091a8 <HAL_SAI_Init+0x174>
 80091a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091a8:	61bb      	str	r3, [r7, #24]
 80091aa:	e008      	b.n	80091be <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d102      	bne.n	80091ba <HAL_SAI_Init+0x186>
 80091b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091b8:	e000      	b.n	80091bc <HAL_SAI_Init+0x188>
 80091ba:	2300      	movs	r3, #0
 80091bc:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	6819      	ldr	r1, [r3, #0]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	4b4b      	ldr	r3, [pc, #300]	; (80092f8 <HAL_SAI_Init+0x2c4>)
 80091ca:	400b      	ands	r3, r1
 80091cc:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	6819      	ldr	r1, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685a      	ldr	r2, [r3, #4]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091dc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80091e2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e8:	431a      	orrs	r2, r3
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 80091f6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	691b      	ldr	r3, [r3, #16]
 80091fc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009202:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6a1b      	ldr	r3, [r3, #32]
 8009208:	051b      	lsls	r3, r3, #20
 800920a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	430a      	orrs	r2, r1
 8009212:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	6812      	ldr	r2, [r2, #0]
 800921e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009222:	f023 030f 	bic.w	r3, r3, #15
 8009226:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6859      	ldr	r1, [r3, #4]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009236:	431a      	orrs	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800923c:	431a      	orrs	r2, r3
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	430a      	orrs	r2, r1
 8009244:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6899      	ldr	r1, [r3, #8]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	4b2a      	ldr	r3, [pc, #168]	; (80092fc <HAL_SAI_Init+0x2c8>)
 8009252:	400b      	ands	r3, r1
 8009254:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	6899      	ldr	r1, [r3, #8]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009260:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009266:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800926c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8009272:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009278:	3b01      	subs	r3, #1
 800927a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800927c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	430a      	orrs	r2, r1
 8009284:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	68d9      	ldr	r1, [r3, #12]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681a      	ldr	r2, [r3, #0]
 8009290:	f24f 0320 	movw	r3, #61472	; 0xf020
 8009294:	400b      	ands	r3, r1
 8009296:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	68d9      	ldr	r1, [r3, #12]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092a6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ac:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80092ae:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092b4:	3b01      	subs	r3, #1
 80092b6:	021b      	lsls	r3, r3, #8
 80092b8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	430a      	orrs	r2, r1
 80092c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80092da:	2300      	movs	r3, #0
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3720      	adds	r7, #32
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}
 80092e4:	40015404 	.word	0x40015404
 80092e8:	40015424 	.word	0x40015424
 80092ec:	40015400 	.word	0x40015400
 80092f0:	40015800 	.word	0x40015800
 80092f4:	cccccccd 	.word	0xcccccccd
 80092f8:	ff05c010 	.word	0xff05c010
 80092fc:	fff88000 	.word	0xfff88000

08009300 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009300:	b490      	push	{r4, r7}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009308:	4b15      	ldr	r3, [pc, #84]	; (8009360 <SAI_Disable+0x60>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a15      	ldr	r2, [pc, #84]	; (8009364 <SAI_Disable+0x64>)
 800930e:	fba2 2303 	umull	r2, r3, r2, r3
 8009312:	0b1b      	lsrs	r3, r3, #12
 8009314:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8009316:	2300      	movs	r3, #0
 8009318:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	681a      	ldr	r2, [r3, #0]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009328:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800932a:	2c00      	cmp	r4, #0
 800932c:	d10a      	bne.n	8009344 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009334:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800933e:	2303      	movs	r3, #3
 8009340:	73fb      	strb	r3, [r7, #15]
      break;
 8009342:	e007      	b.n	8009354 <SAI_Disable+0x54>
    }
    count--;
 8009344:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1ea      	bne.n	800932a <SAI_Disable+0x2a>

  return status;
 8009354:	7bfb      	ldrb	r3, [r7, #15]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bc90      	pop	{r4, r7}
 800935e:	4770      	bx	lr
 8009360:	20000008 	.word	0x20000008
 8009364:	95cbec1b 	.word	0x95cbec1b

08009368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e01d      	b.n	80093b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009380:	b2db      	uxtb	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	d106      	bne.n	8009394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7f8 ff28 	bl	80021e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2202      	movs	r2, #2
 8009398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4619      	mov	r1, r3
 80093a6:	4610      	mov	r0, r2
 80093a8:	f000 f834 	bl	8009414 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2201      	movs	r2, #1
 80093b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
	...

080093c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68da      	ldr	r2, [r3, #12]
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f042 0201 	orr.w	r2, r2, #1
 80093d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	689a      	ldr	r2, [r3, #8]
 80093de:	4b0c      	ldr	r3, [pc, #48]	; (8009410 <HAL_TIM_Base_Start_IT+0x50>)
 80093e0:	4013      	ands	r3, r2
 80093e2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2b06      	cmp	r3, #6
 80093e8:	d00b      	beq.n	8009402 <HAL_TIM_Base_Start_IT+0x42>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093f0:	d007      	beq.n	8009402 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f042 0201 	orr.w	r2, r2, #1
 8009400:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009402:	2300      	movs	r3, #0
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr
 8009410:	00010007 	.word	0x00010007

08009414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009414:	b480      	push	{r7}
 8009416:	b085      	sub	sp, #20
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a40      	ldr	r2, [pc, #256]	; (8009528 <TIM_Base_SetConfig+0x114>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d013      	beq.n	8009454 <TIM_Base_SetConfig+0x40>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009432:	d00f      	beq.n	8009454 <TIM_Base_SetConfig+0x40>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a3d      	ldr	r2, [pc, #244]	; (800952c <TIM_Base_SetConfig+0x118>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d00b      	beq.n	8009454 <TIM_Base_SetConfig+0x40>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a3c      	ldr	r2, [pc, #240]	; (8009530 <TIM_Base_SetConfig+0x11c>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d007      	beq.n	8009454 <TIM_Base_SetConfig+0x40>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a3b      	ldr	r2, [pc, #236]	; (8009534 <TIM_Base_SetConfig+0x120>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d003      	beq.n	8009454 <TIM_Base_SetConfig+0x40>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a3a      	ldr	r2, [pc, #232]	; (8009538 <TIM_Base_SetConfig+0x124>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d108      	bne.n	8009466 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800945a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	4313      	orrs	r3, r2
 8009464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4a2f      	ldr	r2, [pc, #188]	; (8009528 <TIM_Base_SetConfig+0x114>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d01f      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009474:	d01b      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a2c      	ldr	r2, [pc, #176]	; (800952c <TIM_Base_SetConfig+0x118>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d017      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a2b      	ldr	r2, [pc, #172]	; (8009530 <TIM_Base_SetConfig+0x11c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d013      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a2a      	ldr	r2, [pc, #168]	; (8009534 <TIM_Base_SetConfig+0x120>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d00f      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a29      	ldr	r2, [pc, #164]	; (8009538 <TIM_Base_SetConfig+0x124>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d00b      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a28      	ldr	r2, [pc, #160]	; (800953c <TIM_Base_SetConfig+0x128>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d007      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	4a27      	ldr	r2, [pc, #156]	; (8009540 <TIM_Base_SetConfig+0x12c>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d003      	beq.n	80094ae <TIM_Base_SetConfig+0x9a>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4a26      	ldr	r2, [pc, #152]	; (8009544 <TIM_Base_SetConfig+0x130>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d108      	bne.n	80094c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	68fa      	ldr	r2, [r7, #12]
 80094bc:	4313      	orrs	r3, r2
 80094be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	689a      	ldr	r2, [r3, #8]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a10      	ldr	r2, [pc, #64]	; (8009528 <TIM_Base_SetConfig+0x114>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d00f      	beq.n	800950c <TIM_Base_SetConfig+0xf8>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a12      	ldr	r2, [pc, #72]	; (8009538 <TIM_Base_SetConfig+0x124>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d00b      	beq.n	800950c <TIM_Base_SetConfig+0xf8>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a11      	ldr	r2, [pc, #68]	; (800953c <TIM_Base_SetConfig+0x128>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d007      	beq.n	800950c <TIM_Base_SetConfig+0xf8>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a10      	ldr	r2, [pc, #64]	; (8009540 <TIM_Base_SetConfig+0x12c>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d003      	beq.n	800950c <TIM_Base_SetConfig+0xf8>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	4a0f      	ldr	r2, [pc, #60]	; (8009544 <TIM_Base_SetConfig+0x130>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d103      	bne.n	8009514 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	691a      	ldr	r2, [r3, #16]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	615a      	str	r2, [r3, #20]
}
 800951a:	bf00      	nop
 800951c:	3714      	adds	r7, #20
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	40012c00 	.word	0x40012c00
 800952c:	40000400 	.word	0x40000400
 8009530:	40000800 	.word	0x40000800
 8009534:	40000c00 	.word	0x40000c00
 8009538:	40013400 	.word	0x40013400
 800953c:	40014000 	.word	0x40014000
 8009540:	40014400 	.word	0x40014400
 8009544:	40014800 	.word	0x40014800

08009548 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d101      	bne.n	800955a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009556:	2301      	movs	r3, #1
 8009558:	e040      	b.n	80095dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800955e:	2b00      	cmp	r3, #0
 8009560:	d106      	bne.n	8009570 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f7f8 fe60 	bl	8002230 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2224      	movs	r2, #36	; 0x24
 8009574:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f022 0201 	bic.w	r2, r2, #1
 8009584:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f8c0 	bl	800970c <UART_SetConfig>
 800958c:	4603      	mov	r3, r0
 800958e:	2b01      	cmp	r3, #1
 8009590:	d101      	bne.n	8009596 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e022      	b.n	80095dc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800959a:	2b00      	cmp	r3, #0
 800959c:	d002      	beq.n	80095a4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 fbfc 	bl	8009d9c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80095b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	689a      	ldr	r2, [r3, #8]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f042 0201 	orr.w	r2, r2, #1
 80095d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 fc83 	bl	8009ee0 <UART_CheckIdleState>
 80095da:	4603      	mov	r3, r0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3708      	adds	r7, #8
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b08a      	sub	sp, #40	; 0x28
 80095e8:	af02      	add	r7, sp, #8
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	603b      	str	r3, [r7, #0]
 80095f0:	4613      	mov	r3, r2
 80095f2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80095f8:	2b20      	cmp	r3, #32
 80095fa:	f040 8081 	bne.w	8009700 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d002      	beq.n	800960a <HAL_UART_Transmit+0x26>
 8009604:	88fb      	ldrh	r3, [r7, #6]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d101      	bne.n	800960e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	e079      	b.n	8009702 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009614:	2b01      	cmp	r3, #1
 8009616:	d101      	bne.n	800961c <HAL_UART_Transmit+0x38>
 8009618:	2302      	movs	r3, #2
 800961a:	e072      	b.n	8009702 <HAL_UART_Transmit+0x11e>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2201      	movs	r2, #1
 8009620:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2221      	movs	r2, #33	; 0x21
 800962e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009630:	f7f9 fd92 	bl	8003158 <HAL_GetTick>
 8009634:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	88fa      	ldrh	r2, [r7, #6]
 800963a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	88fa      	ldrh	r2, [r7, #6]
 8009642:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800964e:	d108      	bne.n	8009662 <HAL_UART_Transmit+0x7e>
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d104      	bne.n	8009662 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8009658:	2300      	movs	r3, #0
 800965a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	61bb      	str	r3, [r7, #24]
 8009660:	e003      	b.n	800966a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009666:	2300      	movs	r3, #0
 8009668:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800966a:	e02d      	b.n	80096c8 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	2200      	movs	r2, #0
 8009674:	2180      	movs	r1, #128	; 0x80
 8009676:	68f8      	ldr	r0, [r7, #12]
 8009678:	f000 fc77 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e03d      	b.n	8009702 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009686:	69fb      	ldr	r3, [r7, #28]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10b      	bne.n	80096a4 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	881a      	ldrh	r2, [r3, #0]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009698:	b292      	uxth	r2, r2
 800969a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	3302      	adds	r3, #2
 80096a0:	61bb      	str	r3, [r7, #24]
 80096a2:	e008      	b.n	80096b6 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	781a      	ldrb	r2, [r3, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	b292      	uxth	r2, r2
 80096ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	3301      	adds	r3, #1
 80096b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1cb      	bne.n	800966c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	2200      	movs	r2, #0
 80096dc:	2140      	movs	r1, #64	; 0x40
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 fc43 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d001      	beq.n	80096ee <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80096ea:	2303      	movs	r3, #3
 80096ec:	e009      	b.n	8009702 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2220      	movs	r2, #32
 80096f2:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80096fc:	2300      	movs	r3, #0
 80096fe:	e000      	b.n	8009702 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009700:	2302      	movs	r3, #2
  }
}
 8009702:	4618      	mov	r0, r3
 8009704:	3720      	adds	r7, #32
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
	...

0800970c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800970c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009710:	b088      	sub	sp, #32
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009716:	2300      	movs	r3, #0
 8009718:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800971e:	2300      	movs	r3, #0
 8009720:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689a      	ldr	r2, [r3, #8]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	691b      	ldr	r3, [r3, #16]
 800972a:	431a      	orrs	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	431a      	orrs	r2, r3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	69db      	ldr	r3, [r3, #28]
 8009736:	4313      	orrs	r3, r2
 8009738:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	4bac      	ldr	r3, [pc, #688]	; (80099f4 <UART_SetConfig+0x2e8>)
 8009742:	4013      	ands	r3, r2
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	6812      	ldr	r2, [r2, #0]
 8009748:	69f9      	ldr	r1, [r7, #28]
 800974a:	430b      	orrs	r3, r1
 800974c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	68da      	ldr	r2, [r3, #12]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	430a      	orrs	r2, r1
 8009762:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	699b      	ldr	r3, [r3, #24]
 8009768:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4aa2      	ldr	r2, [pc, #648]	; (80099f8 <UART_SetConfig+0x2ec>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d004      	beq.n	800977e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6a1b      	ldr	r3, [r3, #32]
 8009778:	69fa      	ldr	r2, [r7, #28]
 800977a:	4313      	orrs	r3, r2
 800977c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	69fa      	ldr	r2, [r7, #28]
 800978e:	430a      	orrs	r2, r1
 8009790:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a99      	ldr	r2, [pc, #612]	; (80099fc <UART_SetConfig+0x2f0>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d121      	bne.n	80097e0 <UART_SetConfig+0xd4>
 800979c:	4b98      	ldr	r3, [pc, #608]	; (8009a00 <UART_SetConfig+0x2f4>)
 800979e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097a2:	f003 0303 	and.w	r3, r3, #3
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d816      	bhi.n	80097d8 <UART_SetConfig+0xcc>
 80097aa:	a201      	add	r2, pc, #4	; (adr r2, 80097b0 <UART_SetConfig+0xa4>)
 80097ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b0:	080097c1 	.word	0x080097c1
 80097b4:	080097cd 	.word	0x080097cd
 80097b8:	080097c7 	.word	0x080097c7
 80097bc:	080097d3 	.word	0x080097d3
 80097c0:	2301      	movs	r3, #1
 80097c2:	76fb      	strb	r3, [r7, #27]
 80097c4:	e0e8      	b.n	8009998 <UART_SetConfig+0x28c>
 80097c6:	2302      	movs	r3, #2
 80097c8:	76fb      	strb	r3, [r7, #27]
 80097ca:	e0e5      	b.n	8009998 <UART_SetConfig+0x28c>
 80097cc:	2304      	movs	r3, #4
 80097ce:	76fb      	strb	r3, [r7, #27]
 80097d0:	e0e2      	b.n	8009998 <UART_SetConfig+0x28c>
 80097d2:	2308      	movs	r3, #8
 80097d4:	76fb      	strb	r3, [r7, #27]
 80097d6:	e0df      	b.n	8009998 <UART_SetConfig+0x28c>
 80097d8:	2310      	movs	r3, #16
 80097da:	76fb      	strb	r3, [r7, #27]
 80097dc:	bf00      	nop
 80097de:	e0db      	b.n	8009998 <UART_SetConfig+0x28c>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a87      	ldr	r2, [pc, #540]	; (8009a04 <UART_SetConfig+0x2f8>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d134      	bne.n	8009854 <UART_SetConfig+0x148>
 80097ea:	4b85      	ldr	r3, [pc, #532]	; (8009a00 <UART_SetConfig+0x2f4>)
 80097ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097f0:	f003 030c 	and.w	r3, r3, #12
 80097f4:	2b0c      	cmp	r3, #12
 80097f6:	d829      	bhi.n	800984c <UART_SetConfig+0x140>
 80097f8:	a201      	add	r2, pc, #4	; (adr r2, 8009800 <UART_SetConfig+0xf4>)
 80097fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097fe:	bf00      	nop
 8009800:	08009835 	.word	0x08009835
 8009804:	0800984d 	.word	0x0800984d
 8009808:	0800984d 	.word	0x0800984d
 800980c:	0800984d 	.word	0x0800984d
 8009810:	08009841 	.word	0x08009841
 8009814:	0800984d 	.word	0x0800984d
 8009818:	0800984d 	.word	0x0800984d
 800981c:	0800984d 	.word	0x0800984d
 8009820:	0800983b 	.word	0x0800983b
 8009824:	0800984d 	.word	0x0800984d
 8009828:	0800984d 	.word	0x0800984d
 800982c:	0800984d 	.word	0x0800984d
 8009830:	08009847 	.word	0x08009847
 8009834:	2300      	movs	r3, #0
 8009836:	76fb      	strb	r3, [r7, #27]
 8009838:	e0ae      	b.n	8009998 <UART_SetConfig+0x28c>
 800983a:	2302      	movs	r3, #2
 800983c:	76fb      	strb	r3, [r7, #27]
 800983e:	e0ab      	b.n	8009998 <UART_SetConfig+0x28c>
 8009840:	2304      	movs	r3, #4
 8009842:	76fb      	strb	r3, [r7, #27]
 8009844:	e0a8      	b.n	8009998 <UART_SetConfig+0x28c>
 8009846:	2308      	movs	r3, #8
 8009848:	76fb      	strb	r3, [r7, #27]
 800984a:	e0a5      	b.n	8009998 <UART_SetConfig+0x28c>
 800984c:	2310      	movs	r3, #16
 800984e:	76fb      	strb	r3, [r7, #27]
 8009850:	bf00      	nop
 8009852:	e0a1      	b.n	8009998 <UART_SetConfig+0x28c>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a6b      	ldr	r2, [pc, #428]	; (8009a08 <UART_SetConfig+0x2fc>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d120      	bne.n	80098a0 <UART_SetConfig+0x194>
 800985e:	4b68      	ldr	r3, [pc, #416]	; (8009a00 <UART_SetConfig+0x2f4>)
 8009860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009864:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009868:	2b10      	cmp	r3, #16
 800986a:	d00f      	beq.n	800988c <UART_SetConfig+0x180>
 800986c:	2b10      	cmp	r3, #16
 800986e:	d802      	bhi.n	8009876 <UART_SetConfig+0x16a>
 8009870:	2b00      	cmp	r3, #0
 8009872:	d005      	beq.n	8009880 <UART_SetConfig+0x174>
 8009874:	e010      	b.n	8009898 <UART_SetConfig+0x18c>
 8009876:	2b20      	cmp	r3, #32
 8009878:	d005      	beq.n	8009886 <UART_SetConfig+0x17a>
 800987a:	2b30      	cmp	r3, #48	; 0x30
 800987c:	d009      	beq.n	8009892 <UART_SetConfig+0x186>
 800987e:	e00b      	b.n	8009898 <UART_SetConfig+0x18c>
 8009880:	2300      	movs	r3, #0
 8009882:	76fb      	strb	r3, [r7, #27]
 8009884:	e088      	b.n	8009998 <UART_SetConfig+0x28c>
 8009886:	2302      	movs	r3, #2
 8009888:	76fb      	strb	r3, [r7, #27]
 800988a:	e085      	b.n	8009998 <UART_SetConfig+0x28c>
 800988c:	2304      	movs	r3, #4
 800988e:	76fb      	strb	r3, [r7, #27]
 8009890:	e082      	b.n	8009998 <UART_SetConfig+0x28c>
 8009892:	2308      	movs	r3, #8
 8009894:	76fb      	strb	r3, [r7, #27]
 8009896:	e07f      	b.n	8009998 <UART_SetConfig+0x28c>
 8009898:	2310      	movs	r3, #16
 800989a:	76fb      	strb	r3, [r7, #27]
 800989c:	bf00      	nop
 800989e:	e07b      	b.n	8009998 <UART_SetConfig+0x28c>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a59      	ldr	r2, [pc, #356]	; (8009a0c <UART_SetConfig+0x300>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d120      	bne.n	80098ec <UART_SetConfig+0x1e0>
 80098aa:	4b55      	ldr	r3, [pc, #340]	; (8009a00 <UART_SetConfig+0x2f4>)
 80098ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098b0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80098b4:	2b40      	cmp	r3, #64	; 0x40
 80098b6:	d00f      	beq.n	80098d8 <UART_SetConfig+0x1cc>
 80098b8:	2b40      	cmp	r3, #64	; 0x40
 80098ba:	d802      	bhi.n	80098c2 <UART_SetConfig+0x1b6>
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d005      	beq.n	80098cc <UART_SetConfig+0x1c0>
 80098c0:	e010      	b.n	80098e4 <UART_SetConfig+0x1d8>
 80098c2:	2b80      	cmp	r3, #128	; 0x80
 80098c4:	d005      	beq.n	80098d2 <UART_SetConfig+0x1c6>
 80098c6:	2bc0      	cmp	r3, #192	; 0xc0
 80098c8:	d009      	beq.n	80098de <UART_SetConfig+0x1d2>
 80098ca:	e00b      	b.n	80098e4 <UART_SetConfig+0x1d8>
 80098cc:	2300      	movs	r3, #0
 80098ce:	76fb      	strb	r3, [r7, #27]
 80098d0:	e062      	b.n	8009998 <UART_SetConfig+0x28c>
 80098d2:	2302      	movs	r3, #2
 80098d4:	76fb      	strb	r3, [r7, #27]
 80098d6:	e05f      	b.n	8009998 <UART_SetConfig+0x28c>
 80098d8:	2304      	movs	r3, #4
 80098da:	76fb      	strb	r3, [r7, #27]
 80098dc:	e05c      	b.n	8009998 <UART_SetConfig+0x28c>
 80098de:	2308      	movs	r3, #8
 80098e0:	76fb      	strb	r3, [r7, #27]
 80098e2:	e059      	b.n	8009998 <UART_SetConfig+0x28c>
 80098e4:	2310      	movs	r3, #16
 80098e6:	76fb      	strb	r3, [r7, #27]
 80098e8:	bf00      	nop
 80098ea:	e055      	b.n	8009998 <UART_SetConfig+0x28c>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a47      	ldr	r2, [pc, #284]	; (8009a10 <UART_SetConfig+0x304>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d124      	bne.n	8009940 <UART_SetConfig+0x234>
 80098f6:	4b42      	ldr	r3, [pc, #264]	; (8009a00 <UART_SetConfig+0x2f4>)
 80098f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009900:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009904:	d012      	beq.n	800992c <UART_SetConfig+0x220>
 8009906:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800990a:	d802      	bhi.n	8009912 <UART_SetConfig+0x206>
 800990c:	2b00      	cmp	r3, #0
 800990e:	d007      	beq.n	8009920 <UART_SetConfig+0x214>
 8009910:	e012      	b.n	8009938 <UART_SetConfig+0x22c>
 8009912:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009916:	d006      	beq.n	8009926 <UART_SetConfig+0x21a>
 8009918:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800991c:	d009      	beq.n	8009932 <UART_SetConfig+0x226>
 800991e:	e00b      	b.n	8009938 <UART_SetConfig+0x22c>
 8009920:	2300      	movs	r3, #0
 8009922:	76fb      	strb	r3, [r7, #27]
 8009924:	e038      	b.n	8009998 <UART_SetConfig+0x28c>
 8009926:	2302      	movs	r3, #2
 8009928:	76fb      	strb	r3, [r7, #27]
 800992a:	e035      	b.n	8009998 <UART_SetConfig+0x28c>
 800992c:	2304      	movs	r3, #4
 800992e:	76fb      	strb	r3, [r7, #27]
 8009930:	e032      	b.n	8009998 <UART_SetConfig+0x28c>
 8009932:	2308      	movs	r3, #8
 8009934:	76fb      	strb	r3, [r7, #27]
 8009936:	e02f      	b.n	8009998 <UART_SetConfig+0x28c>
 8009938:	2310      	movs	r3, #16
 800993a:	76fb      	strb	r3, [r7, #27]
 800993c:	bf00      	nop
 800993e:	e02b      	b.n	8009998 <UART_SetConfig+0x28c>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a2c      	ldr	r2, [pc, #176]	; (80099f8 <UART_SetConfig+0x2ec>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d124      	bne.n	8009994 <UART_SetConfig+0x288>
 800994a:	4b2d      	ldr	r3, [pc, #180]	; (8009a00 <UART_SetConfig+0x2f4>)
 800994c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009950:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009958:	d012      	beq.n	8009980 <UART_SetConfig+0x274>
 800995a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800995e:	d802      	bhi.n	8009966 <UART_SetConfig+0x25a>
 8009960:	2b00      	cmp	r3, #0
 8009962:	d007      	beq.n	8009974 <UART_SetConfig+0x268>
 8009964:	e012      	b.n	800998c <UART_SetConfig+0x280>
 8009966:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800996a:	d006      	beq.n	800997a <UART_SetConfig+0x26e>
 800996c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009970:	d009      	beq.n	8009986 <UART_SetConfig+0x27a>
 8009972:	e00b      	b.n	800998c <UART_SetConfig+0x280>
 8009974:	2300      	movs	r3, #0
 8009976:	76fb      	strb	r3, [r7, #27]
 8009978:	e00e      	b.n	8009998 <UART_SetConfig+0x28c>
 800997a:	2302      	movs	r3, #2
 800997c:	76fb      	strb	r3, [r7, #27]
 800997e:	e00b      	b.n	8009998 <UART_SetConfig+0x28c>
 8009980:	2304      	movs	r3, #4
 8009982:	76fb      	strb	r3, [r7, #27]
 8009984:	e008      	b.n	8009998 <UART_SetConfig+0x28c>
 8009986:	2308      	movs	r3, #8
 8009988:	76fb      	strb	r3, [r7, #27]
 800998a:	e005      	b.n	8009998 <UART_SetConfig+0x28c>
 800998c:	2310      	movs	r3, #16
 800998e:	76fb      	strb	r3, [r7, #27]
 8009990:	bf00      	nop
 8009992:	e001      	b.n	8009998 <UART_SetConfig+0x28c>
 8009994:	2310      	movs	r3, #16
 8009996:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a16      	ldr	r2, [pc, #88]	; (80099f8 <UART_SetConfig+0x2ec>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	f040 80fa 	bne.w	8009b98 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80099a4:	7efb      	ldrb	r3, [r7, #27]
 80099a6:	2b08      	cmp	r3, #8
 80099a8:	d836      	bhi.n	8009a18 <UART_SetConfig+0x30c>
 80099aa:	a201      	add	r2, pc, #4	; (adr r2, 80099b0 <UART_SetConfig+0x2a4>)
 80099ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b0:	080099d5 	.word	0x080099d5
 80099b4:	08009a19 	.word	0x08009a19
 80099b8:	080099dd 	.word	0x080099dd
 80099bc:	08009a19 	.word	0x08009a19
 80099c0:	080099e3 	.word	0x080099e3
 80099c4:	08009a19 	.word	0x08009a19
 80099c8:	08009a19 	.word	0x08009a19
 80099cc:	08009a19 	.word	0x08009a19
 80099d0:	080099eb 	.word	0x080099eb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80099d4:	f7fe f892 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 80099d8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80099da:	e020      	b.n	8009a1e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80099dc:	4b0d      	ldr	r3, [pc, #52]	; (8009a14 <UART_SetConfig+0x308>)
 80099de:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80099e0:	e01d      	b.n	8009a1e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80099e2:	f7fd fff5 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 80099e6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80099e8:	e019      	b.n	8009a1e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80099ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099ee:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80099f0:	e015      	b.n	8009a1e <UART_SetConfig+0x312>
 80099f2:	bf00      	nop
 80099f4:	efff69f3 	.word	0xefff69f3
 80099f8:	40008000 	.word	0x40008000
 80099fc:	40013800 	.word	0x40013800
 8009a00:	40021000 	.word	0x40021000
 8009a04:	40004400 	.word	0x40004400
 8009a08:	40004800 	.word	0x40004800
 8009a0c:	40004c00 	.word	0x40004c00
 8009a10:	40005000 	.word	0x40005000
 8009a14:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	74fb      	strb	r3, [r7, #19]
        break;
 8009a1c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 81ac 	beq.w	8009d7e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	685a      	ldr	r2, [r3, #4]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	005b      	lsls	r3, r3, #1
 8009a2e:	4413      	add	r3, r2
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d305      	bcc.n	8009a42 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d902      	bls.n	8009a48 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	74fb      	strb	r3, [r7, #19]
 8009a46:	e19a      	b.n	8009d7e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8009a48:	7efb      	ldrb	r3, [r7, #27]
 8009a4a:	2b08      	cmp	r3, #8
 8009a4c:	f200 8091 	bhi.w	8009b72 <UART_SetConfig+0x466>
 8009a50:	a201      	add	r2, pc, #4	; (adr r2, 8009a58 <UART_SetConfig+0x34c>)
 8009a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a56:	bf00      	nop
 8009a58:	08009a7d 	.word	0x08009a7d
 8009a5c:	08009b73 	.word	0x08009b73
 8009a60:	08009ac9 	.word	0x08009ac9
 8009a64:	08009b73 	.word	0x08009b73
 8009a68:	08009afd 	.word	0x08009afd
 8009a6c:	08009b73 	.word	0x08009b73
 8009a70:	08009b73 	.word	0x08009b73
 8009a74:	08009b73 	.word	0x08009b73
 8009a78:	08009b49 	.word	0x08009b49
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009a7c:	f7fe f83e 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8009a80:	4603      	mov	r3, r0
 8009a82:	4619      	mov	r1, r3
 8009a84:	f04f 0200 	mov.w	r2, #0
 8009a88:	f04f 0300 	mov.w	r3, #0
 8009a8c:	f04f 0400 	mov.w	r4, #0
 8009a90:	0214      	lsls	r4, r2, #8
 8009a92:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009a96:	020b      	lsls	r3, r1, #8
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	6852      	ldr	r2, [r2, #4]
 8009a9c:	0852      	lsrs	r2, r2, #1
 8009a9e:	4611      	mov	r1, r2
 8009aa0:	f04f 0200 	mov.w	r2, #0
 8009aa4:	eb13 0b01 	adds.w	fp, r3, r1
 8009aa8:	eb44 0c02 	adc.w	ip, r4, r2
 8009aac:	4658      	mov	r0, fp
 8009aae:	4661      	mov	r1, ip
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	f04f 0400 	mov.w	r4, #0
 8009ab8:	461a      	mov	r2, r3
 8009aba:	4623      	mov	r3, r4
 8009abc:	f7f7 f870 	bl	8000ba0 <__aeabi_uldivmod>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009ac6:	e057      	b.n	8009b78 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	085b      	lsrs	r3, r3, #1
 8009ace:	f04f 0400 	mov.w	r4, #0
 8009ad2:	49b1      	ldr	r1, [pc, #708]	; (8009d98 <UART_SetConfig+0x68c>)
 8009ad4:	f04f 0200 	mov.w	r2, #0
 8009ad8:	eb13 0b01 	adds.w	fp, r3, r1
 8009adc:	eb44 0c02 	adc.w	ip, r4, r2
 8009ae0:	4658      	mov	r0, fp
 8009ae2:	4661      	mov	r1, ip
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	f04f 0400 	mov.w	r4, #0
 8009aec:	461a      	mov	r2, r3
 8009aee:	4623      	mov	r3, r4
 8009af0:	f7f7 f856 	bl	8000ba0 <__aeabi_uldivmod>
 8009af4:	4603      	mov	r3, r0
 8009af6:	460c      	mov	r4, r1
 8009af8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009afa:	e03d      	b.n	8009b78 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009afc:	f7fd ff68 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009b00:	4603      	mov	r3, r0
 8009b02:	4619      	mov	r1, r3
 8009b04:	f04f 0200 	mov.w	r2, #0
 8009b08:	f04f 0300 	mov.w	r3, #0
 8009b0c:	f04f 0400 	mov.w	r4, #0
 8009b10:	0214      	lsls	r4, r2, #8
 8009b12:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009b16:	020b      	lsls	r3, r1, #8
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	6852      	ldr	r2, [r2, #4]
 8009b1c:	0852      	lsrs	r2, r2, #1
 8009b1e:	4611      	mov	r1, r2
 8009b20:	f04f 0200 	mov.w	r2, #0
 8009b24:	eb13 0b01 	adds.w	fp, r3, r1
 8009b28:	eb44 0c02 	adc.w	ip, r4, r2
 8009b2c:	4658      	mov	r0, fp
 8009b2e:	4661      	mov	r1, ip
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	f04f 0400 	mov.w	r4, #0
 8009b38:	461a      	mov	r2, r3
 8009b3a:	4623      	mov	r3, r4
 8009b3c:	f7f7 f830 	bl	8000ba0 <__aeabi_uldivmod>
 8009b40:	4603      	mov	r3, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009b46:	e017      	b.n	8009b78 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	085b      	lsrs	r3, r3, #1
 8009b4e:	f04f 0400 	mov.w	r4, #0
 8009b52:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8009b56:	f144 0100 	adc.w	r1, r4, #0
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	f04f 0400 	mov.w	r4, #0
 8009b62:	461a      	mov	r2, r3
 8009b64:	4623      	mov	r3, r4
 8009b66:	f7f7 f81b 	bl	8000ba0 <__aeabi_uldivmod>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	460c      	mov	r4, r1
 8009b6e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009b70:	e002      	b.n	8009b78 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	74fb      	strb	r3, [r7, #19]
            break;
 8009b76:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b7e:	d308      	bcc.n	8009b92 <UART_SetConfig+0x486>
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b86:	d204      	bcs.n	8009b92 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	697a      	ldr	r2, [r7, #20]
 8009b8e:	60da      	str	r2, [r3, #12]
 8009b90:	e0f5      	b.n	8009d7e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009b92:	2301      	movs	r3, #1
 8009b94:	74fb      	strb	r3, [r7, #19]
 8009b96:	e0f2      	b.n	8009d7e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	69db      	ldr	r3, [r3, #28]
 8009b9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ba0:	d17f      	bne.n	8009ca2 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009ba2:	7efb      	ldrb	r3, [r7, #27]
 8009ba4:	2b08      	cmp	r3, #8
 8009ba6:	d85c      	bhi.n	8009c62 <UART_SetConfig+0x556>
 8009ba8:	a201      	add	r2, pc, #4	; (adr r2, 8009bb0 <UART_SetConfig+0x4a4>)
 8009baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bae:	bf00      	nop
 8009bb0:	08009bd5 	.word	0x08009bd5
 8009bb4:	08009bf3 	.word	0x08009bf3
 8009bb8:	08009c11 	.word	0x08009c11
 8009bbc:	08009c63 	.word	0x08009c63
 8009bc0:	08009c2d 	.word	0x08009c2d
 8009bc4:	08009c63 	.word	0x08009c63
 8009bc8:	08009c63 	.word	0x08009c63
 8009bcc:	08009c63 	.word	0x08009c63
 8009bd0:	08009c4b 	.word	0x08009c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009bd4:	f7fd ff92 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	005a      	lsls	r2, r3, #1
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	085b      	lsrs	r3, r3, #1
 8009be2:	441a      	add	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009bf0:	e03a      	b.n	8009c68 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009bf2:	f7fd ff99 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	005a      	lsls	r2, r3, #1
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	085b      	lsrs	r3, r3, #1
 8009c00:	441a      	add	r2, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009c0e:	e02b      	b.n	8009c68 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	085b      	lsrs	r3, r3, #1
 8009c16:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8009c1a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	6852      	ldr	r2, [r2, #4]
 8009c22:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009c2a:	e01d      	b.n	8009c68 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009c2c:	f7fd fed0 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009c30:	4603      	mov	r3, r0
 8009c32:	005a      	lsls	r2, r3, #1
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	085b      	lsrs	r3, r3, #1
 8009c3a:	441a      	add	r2, r3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009c48:	e00e      	b.n	8009c68 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	685b      	ldr	r3, [r3, #4]
 8009c4e:	085b      	lsrs	r3, r3, #1
 8009c50:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	685b      	ldr	r3, [r3, #4]
 8009c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c5c:	b29b      	uxth	r3, r3
 8009c5e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009c60:	e002      	b.n	8009c68 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	74fb      	strb	r3, [r7, #19]
        break;
 8009c66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	2b0f      	cmp	r3, #15
 8009c6c:	d916      	bls.n	8009c9c <UART_SetConfig+0x590>
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c74:	d212      	bcs.n	8009c9c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	f023 030f 	bic.w	r3, r3, #15
 8009c7e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	f003 0307 	and.w	r3, r3, #7
 8009c8a:	b29a      	uxth	r2, r3
 8009c8c:	897b      	ldrh	r3, [r7, #10]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	897a      	ldrh	r2, [r7, #10]
 8009c98:	60da      	str	r2, [r3, #12]
 8009c9a:	e070      	b.n	8009d7e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	74fb      	strb	r3, [r7, #19]
 8009ca0:	e06d      	b.n	8009d7e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009ca2:	7efb      	ldrb	r3, [r7, #27]
 8009ca4:	2b08      	cmp	r3, #8
 8009ca6:	d859      	bhi.n	8009d5c <UART_SetConfig+0x650>
 8009ca8:	a201      	add	r2, pc, #4	; (adr r2, 8009cb0 <UART_SetConfig+0x5a4>)
 8009caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cae:	bf00      	nop
 8009cb0:	08009cd5 	.word	0x08009cd5
 8009cb4:	08009cf1 	.word	0x08009cf1
 8009cb8:	08009d0d 	.word	0x08009d0d
 8009cbc:	08009d5d 	.word	0x08009d5d
 8009cc0:	08009d29 	.word	0x08009d29
 8009cc4:	08009d5d 	.word	0x08009d5d
 8009cc8:	08009d5d 	.word	0x08009d5d
 8009ccc:	08009d5d 	.word	0x08009d5d
 8009cd0:	08009d45 	.word	0x08009d45
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009cd4:	f7fd ff12 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	085b      	lsrs	r3, r3, #1
 8009ce0:	441a      	add	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009cee:	e038      	b.n	8009d62 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009cf0:	f7fd ff1a 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	085b      	lsrs	r3, r3, #1
 8009cfc:	441a      	add	r2, r3
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d06:	b29b      	uxth	r3, r3
 8009d08:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d0a:	e02a      	b.n	8009d62 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	085b      	lsrs	r3, r3, #1
 8009d12:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8009d16:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	6852      	ldr	r2, [r2, #4]
 8009d1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d26:	e01c      	b.n	8009d62 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009d28:	f7fd fe52 	bl	80079d0 <HAL_RCC_GetSysClockFreq>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	085b      	lsrs	r3, r3, #1
 8009d34:	441a      	add	r2, r3
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d42:	e00e      	b.n	8009d62 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d5a:	e002      	b.n	8009d62 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	74fb      	strb	r3, [r7, #19]
        break;
 8009d60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	2b0f      	cmp	r3, #15
 8009d66:	d908      	bls.n	8009d7a <UART_SetConfig+0x66e>
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d6e:	d204      	bcs.n	8009d7a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	697a      	ldr	r2, [r7, #20]
 8009d76:	60da      	str	r2, [r3, #12]
 8009d78:	e001      	b.n	8009d7e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8009d8a:	7cfb      	ldrb	r3, [r7, #19]
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3720      	adds	r7, #32
 8009d90:	46bd      	mov	sp, r7
 8009d92:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009d96:	bf00      	nop
 8009d98:	f4240000 	.word	0xf4240000

08009d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009da8:	f003 0301 	and.w	r3, r3, #1
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d00a      	beq.n	8009dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	430a      	orrs	r2, r1
 8009dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dca:	f003 0302 	and.w	r3, r3, #2
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00a      	beq.n	8009de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	430a      	orrs	r2, r1
 8009de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dec:	f003 0304 	and.w	r3, r3, #4
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00a      	beq.n	8009e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	430a      	orrs	r2, r1
 8009e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e0e:	f003 0308 	and.w	r3, r3, #8
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00a      	beq.n	8009e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	430a      	orrs	r2, r1
 8009e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e30:	f003 0310 	and.w	r3, r3, #16
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00a      	beq.n	8009e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	430a      	orrs	r2, r1
 8009e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e52:	f003 0320 	and.w	r3, r3, #32
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00a      	beq.n	8009e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d01a      	beq.n	8009eb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	430a      	orrs	r2, r1
 8009e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e9a:	d10a      	bne.n	8009eb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	430a      	orrs	r2, r1
 8009eb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00a      	beq.n	8009ed4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	430a      	orrs	r2, r1
 8009ed2:	605a      	str	r2, [r3, #4]
  }
}
 8009ed4:	bf00      	nop
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af02      	add	r7, sp, #8
 8009ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009eee:	f7f9 f933 	bl	8003158 <HAL_GetTick>
 8009ef2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b08      	cmp	r3, #8
 8009f00:	d10e      	bne.n	8009f20 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f82a 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f1c:	2303      	movs	r3, #3
 8009f1e:	e020      	b.n	8009f62 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 0304 	and.w	r3, r3, #4
 8009f2a:	2b04      	cmp	r3, #4
 8009f2c:	d10e      	bne.n	8009f4c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f2e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f32:	9300      	str	r3, [sp, #0]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 f814 	bl	8009f6a <UART_WaitOnFlagUntilTimeout>
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d001      	beq.n	8009f4c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	e00a      	b.n	8009f62 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2220      	movs	r2, #32
 8009f50:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2220      	movs	r2, #32
 8009f56:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3710      	adds	r7, #16
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	60f8      	str	r0, [r7, #12]
 8009f72:	60b9      	str	r1, [r7, #8]
 8009f74:	603b      	str	r3, [r7, #0]
 8009f76:	4613      	mov	r3, r2
 8009f78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f7a:	e02a      	b.n	8009fd2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f7c:	69bb      	ldr	r3, [r7, #24]
 8009f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f82:	d026      	beq.n	8009fd2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f84:	f7f9 f8e8 	bl	8003158 <HAL_GetTick>
 8009f88:	4602      	mov	r2, r0
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	1ad3      	subs	r3, r2, r3
 8009f8e:	69ba      	ldr	r2, [r7, #24]
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d302      	bcc.n	8009f9a <UART_WaitOnFlagUntilTimeout+0x30>
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d11b      	bne.n	8009fd2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681a      	ldr	r2, [r3, #0]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009fa8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	689a      	ldr	r2, [r3, #8]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f022 0201 	bic.w	r2, r2, #1
 8009fb8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2220      	movs	r2, #32
 8009fbe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2220      	movs	r2, #32
 8009fc4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009fce:	2303      	movs	r3, #3
 8009fd0:	e00f      	b.n	8009ff2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	69da      	ldr	r2, [r3, #28]
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	4013      	ands	r3, r2
 8009fdc:	68ba      	ldr	r2, [r7, #8]
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	bf0c      	ite	eq
 8009fe2:	2301      	moveq	r3, #1
 8009fe4:	2300      	movne	r3, #0
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	461a      	mov	r2, r3
 8009fea:	79fb      	ldrb	r3, [r7, #7]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d0c5      	beq.n	8009f7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009ff0:	2300      	movs	r3, #0
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	f107 001c 	add.w	r0, r7, #28
 800a008:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d122      	bne.n	800a058 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a016:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a026:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a03a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a03c:	2b01      	cmp	r3, #1
 800a03e:	d105      	bne.n	800a04c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f000 f937 	bl	800a2c0 <USB_CoreReset>
 800a052:	4603      	mov	r3, r0
 800a054:	73fb      	strb	r3, [r7, #15]
 800a056:	e01a      	b.n	800a08e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f92b 	bl	800a2c0 <USB_CoreReset>
 800a06a:	4603      	mov	r3, r0
 800a06c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a06e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a070:	2b00      	cmp	r3, #0
 800a072:	d106      	bne.n	800a082 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a078:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	639a      	str	r2, [r3, #56]	; 0x38
 800a080:	e005      	b.n	800a08e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a086:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800a08e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a090:	4618      	mov	r0, r3
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a09a:	b004      	add	sp, #16
 800a09c:	4770      	bx	lr

0800a09e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b083      	sub	sp, #12
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	f043 0201 	orr.w	r2, r3, #1
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	f023 0201 	bic.w	r2, r3, #1
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	370c      	adds	r7, #12
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr

0800a0e2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b082      	sub	sp, #8
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a0fa:	78fb      	ldrb	r3, [r7, #3]
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d106      	bne.n	800a10e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	60da      	str	r2, [r3, #12]
 800a10c:	e00b      	b.n	800a126 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a10e:	78fb      	ldrb	r3, [r7, #3]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d106      	bne.n	800a122 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	60da      	str	r2, [r3, #12]
 800a120:	e001      	b.n	800a126 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a122:	2301      	movs	r3, #1
 800a124:	e003      	b.n	800a12e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a126:	2032      	movs	r0, #50	; 0x32
 800a128:	f7f9 f822 	bl	8003170 <HAL_Delay>

  return HAL_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
	...

0800a138 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a142:	2300      	movs	r3, #0
 800a144:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	019b      	lsls	r3, r3, #6
 800a14a:	f043 0220 	orr.w	r2, r3, #32
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	3301      	adds	r3, #1
 800a156:	60fb      	str	r3, [r7, #12]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	4a09      	ldr	r2, [pc, #36]	; (800a180 <USB_FlushTxFifo+0x48>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d901      	bls.n	800a164 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	e006      	b.n	800a172 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	f003 0320 	and.w	r3, r3, #32
 800a16c:	2b20      	cmp	r3, #32
 800a16e:	d0f0      	beq.n	800a152 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a170:	2300      	movs	r3, #0
}
 800a172:	4618      	mov	r0, r3
 800a174:	3714      	adds	r7, #20
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	00030d40 	.word	0x00030d40

0800a184 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a184:	b480      	push	{r7}
 800a186:	b085      	sub	sp, #20
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a18c:	2300      	movs	r3, #0
 800a18e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2210      	movs	r2, #16
 800a194:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	3301      	adds	r3, #1
 800a19a:	60fb      	str	r3, [r7, #12]
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	4a09      	ldr	r2, [pc, #36]	; (800a1c4 <USB_FlushRxFifo+0x40>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d901      	bls.n	800a1a8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a1a4:	2303      	movs	r3, #3
 800a1a6:	e006      	b.n	800a1b6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	f003 0310 	and.w	r3, r3, #16
 800a1b0:	2b10      	cmp	r3, #16
 800a1b2:	d0f0      	beq.n	800a196 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a1b4:	2300      	movs	r3, #0
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3714      	adds	r7, #20
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop
 800a1c4:	00030d40 	.word	0x00030d40

0800a1c8 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b089      	sub	sp, #36	; 0x24
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	60f8      	str	r0, [r7, #12]
 800a1d0:	60b9      	str	r1, [r7, #8]
 800a1d2:	4611      	mov	r1, r2
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	71fb      	strb	r3, [r7, #7]
 800a1da:	4613      	mov	r3, r2
 800a1dc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a1e6:	88bb      	ldrh	r3, [r7, #4]
 800a1e8:	3303      	adds	r3, #3
 800a1ea:	089b      	lsrs	r3, r3, #2
 800a1ec:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	61bb      	str	r3, [r7, #24]
 800a1f2:	e00f      	b.n	800a214 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a1f4:	79fb      	ldrb	r3, [r7, #7]
 800a1f6:	031a      	lsls	r2, r3, #12
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a200:	461a      	mov	r2, r3
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	3304      	adds	r3, #4
 800a20c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a20e:	69bb      	ldr	r3, [r7, #24]
 800a210:	3301      	adds	r3, #1
 800a212:	61bb      	str	r3, [r7, #24]
 800a214:	69ba      	ldr	r2, [r7, #24]
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	429a      	cmp	r2, r3
 800a21a:	d3eb      	bcc.n	800a1f4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3724      	adds	r7, #36	; 0x24
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a22a:	b480      	push	{r7}
 800a22c:	b089      	sub	sp, #36	; 0x24
 800a22e:	af00      	add	r7, sp, #0
 800a230:	60f8      	str	r0, [r7, #12]
 800a232:	60b9      	str	r1, [r7, #8]
 800a234:	4613      	mov	r3, r2
 800a236:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a240:	88fb      	ldrh	r3, [r7, #6]
 800a242:	3303      	adds	r3, #3
 800a244:	089b      	lsrs	r3, r3, #2
 800a246:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a248:	2300      	movs	r3, #0
 800a24a:	61bb      	str	r3, [r7, #24]
 800a24c:	e00b      	b.n	800a266 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	69fb      	ldr	r3, [r7, #28]
 800a258:	601a      	str	r2, [r3, #0]
    pDest++;
 800a25a:	69fb      	ldr	r3, [r7, #28]
 800a25c:	3304      	adds	r3, #4
 800a25e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	3301      	adds	r3, #1
 800a264:	61bb      	str	r3, [r7, #24]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d3ef      	bcc.n	800a24e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a26e:	69fb      	ldr	r3, [r7, #28]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3724      	adds	r7, #36	; 0x24
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b085      	sub	sp, #20
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	695b      	ldr	r3, [r3, #20]
 800a288:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	699b      	ldr	r3, [r3, #24]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	4013      	ands	r3, r2
 800a292:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a294:	68fb      	ldr	r3, [r7, #12]
}
 800a296:	4618      	mov	r0, r3
 800a298:	3714      	adds	r7, #20
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr

0800a2a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a2a2:	b480      	push	{r7}
 800a2a4:	b083      	sub	sp, #12
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	695b      	ldr	r3, [r3, #20]
 800a2ae:	f003 0301 	and.w	r3, r3, #1
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	60fb      	str	r3, [r7, #12]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	4a13      	ldr	r2, [pc, #76]	; (800a324 <USB_CoreReset+0x64>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d901      	bls.n	800a2de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	e01b      	b.n	800a316 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	691b      	ldr	r3, [r3, #16]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	daf2      	bge.n	800a2cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	f043 0201 	orr.w	r2, r3, #1
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	60fb      	str	r3, [r7, #12]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	4a09      	ldr	r2, [pc, #36]	; (800a324 <USB_CoreReset+0x64>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d901      	bls.n	800a308 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	e006      	b.n	800a316 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	691b      	ldr	r3, [r3, #16]
 800a30c:	f003 0301 	and.w	r3, r3, #1
 800a310:	2b01      	cmp	r3, #1
 800a312:	d0f0      	beq.n	800a2f6 <USB_CoreReset+0x36>

  return HAL_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3714      	adds	r7, #20
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr
 800a322:	bf00      	nop
 800a324:	00030d40 	.word	0x00030d40

0800a328 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a328:	b084      	sub	sp, #16
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b084      	sub	sp, #16
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
 800a332:	f107 001c 	add.w	r0, r7, #28
 800a336:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a344:	461a      	mov	r2, r3
 800a346:	2300      	movs	r3, #0
 800a348:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a34e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a35a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	68ba      	ldr	r2, [r7, #8]
 800a36c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a370:	f023 0304 	bic.w	r3, r3, #4
 800a374:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a376:	2110      	movs	r1, #16
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f7ff fedd 	bl	800a138 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7ff ff00 	bl	800a184 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a384:	2300      	movs	r3, #0
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	e015      	b.n	800a3b6 <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	015a      	lsls	r2, r3, #5
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	4413      	add	r3, r2
 800a392:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a396:	461a      	mov	r2, r3
 800a398:	f04f 33ff 	mov.w	r3, #4294967295
 800a39c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	015a      	lsls	r2, r3, #5
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	60fb      	str	r3, [r7, #12]
 800a3b6:	6a3b      	ldr	r3, [r7, #32]
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d3e5      	bcc.n	800a38a <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a3be:	2101      	movs	r1, #1
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f869 	bl	800a498 <USB_DriveVbus>

  HAL_Delay(200U);
 800a3c6:	20c8      	movs	r0, #200	; 0xc8
 800a3c8:	f7f8 fed2 	bl	8003170 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a3d8:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2280      	movs	r2, #128	; 0x80
 800a3de:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a0d      	ldr	r2, [pc, #52]	; (800a418 <USB_HostInit+0xf0>)
 800a3e4:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a0c      	ldr	r2, [pc, #48]	; (800a41c <USB_HostInit+0xf4>)
 800a3ea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	699b      	ldr	r3, [r3, #24]
 800a3f2:	f043 0210 	orr.w	r2, r3, #16
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	699a      	ldr	r2, [r3, #24]
 800a3fe:	4b08      	ldr	r3, [pc, #32]	; (800a420 <USB_HostInit+0xf8>)
 800a400:	4313      	orrs	r3, r2
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a412:	b004      	add	sp, #16
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	00600080 	.word	0x00600080
 800a41c:	004000e0 	.word	0x004000e0
 800a420:	a3200008 	.word	0xa3200008

0800a424 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	460b      	mov	r3, r1
 800a42e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a442:	f023 0303 	bic.w	r3, r3, #3
 800a446:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	78fb      	ldrb	r3, [r7, #3]
 800a452:	f003 0303 	and.w	r3, r3, #3
 800a456:	68f9      	ldr	r1, [r7, #12]
 800a458:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a45c:	4313      	orrs	r3, r2
 800a45e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	2b01      	cmp	r3, #1
 800a464:	d107      	bne.n	800a476 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a46c:	461a      	mov	r2, r3
 800a46e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a472:	6053      	str	r3, [r2, #4]
 800a474:	e009      	b.n	800a48a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a476:	78fb      	ldrb	r3, [r7, #3]
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d106      	bne.n	800a48a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a482:	461a      	mov	r2, r3
 800a484:	f241 7370 	movw	r3, #6000	; 0x1770
 800a488:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a48a:	2300      	movs	r3, #0
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3714      	adds	r7, #20
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	460b      	mov	r3, r1
 800a4a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a4bc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d109      	bne.n	800a4dc <USB_DriveVbus+0x44>
 800a4c8:	78fb      	ldrb	r3, [r7, #3]
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d106      	bne.n	800a4dc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	68fa      	ldr	r2, [r7, #12]
 800a4d2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a4d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a4da:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a4e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4e6:	d109      	bne.n	800a4fc <USB_DriveVbus+0x64>
 800a4e8:	78fb      	ldrb	r3, [r7, #3]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d106      	bne.n	800a4fc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	68fa      	ldr	r2, [r7, #12]
 800a4f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a4f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4fa:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a4fc:	2300      	movs	r3, #0
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3714      	adds	r7, #20
 800a502:	46bd      	mov	sp, r7
 800a504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a508:	4770      	bx	lr

0800a50a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a50a:	b480      	push	{r7}
 800a50c:	b085      	sub	sp, #20
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a51c:	689b      	ldr	r3, [r3, #8]
 800a51e:	b29b      	uxth	r3, r3
}
 800a520:	4618      	mov	r0, r3
 800a522:	3714      	adds	r7, #20
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr

0800a52c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b087      	sub	sp, #28
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	4608      	mov	r0, r1
 800a536:	4611      	mov	r1, r2
 800a538:	461a      	mov	r2, r3
 800a53a:	4603      	mov	r3, r0
 800a53c:	70fb      	strb	r3, [r7, #3]
 800a53e:	460b      	mov	r3, r1
 800a540:	70bb      	strb	r3, [r7, #2]
 800a542:	4613      	mov	r3, r2
 800a544:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a546:	2300      	movs	r3, #0
 800a548:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a54e:	78fb      	ldrb	r3, [r7, #3]
 800a550:	015a      	lsls	r2, r3, #5
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	4413      	add	r3, r2
 800a556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a55a:	461a      	mov	r2, r3
 800a55c:	f04f 33ff 	mov.w	r3, #4294967295
 800a560:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a562:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a566:	2b03      	cmp	r3, #3
 800a568:	d867      	bhi.n	800a63a <USB_HC_Init+0x10e>
 800a56a:	a201      	add	r2, pc, #4	; (adr r2, 800a570 <USB_HC_Init+0x44>)
 800a56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a570:	0800a581 	.word	0x0800a581
 800a574:	0800a5fd 	.word	0x0800a5fd
 800a578:	0800a581 	.word	0x0800a581
 800a57c:	0800a5bf 	.word	0x0800a5bf
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a580:	78fb      	ldrb	r3, [r7, #3]
 800a582:	015a      	lsls	r2, r3, #5
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	4413      	add	r3, r2
 800a588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a58c:	461a      	mov	r2, r3
 800a58e:	f240 439d 	movw	r3, #1181	; 0x49d
 800a592:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a594:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	da51      	bge.n	800a640 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a59c:	78fb      	ldrb	r3, [r7, #3]
 800a59e:	015a      	lsls	r2, r3, #5
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	4413      	add	r3, r2
 800a5a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5a8:	68db      	ldr	r3, [r3, #12]
 800a5aa:	78fa      	ldrb	r2, [r7, #3]
 800a5ac:	0151      	lsls	r1, r2, #5
 800a5ae:	68ba      	ldr	r2, [r7, #8]
 800a5b0:	440a      	add	r2, r1
 800a5b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5ba:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a5bc:	e040      	b.n	800a640 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a5be:	78fb      	ldrb	r3, [r7, #3]
 800a5c0:	015a      	lsls	r2, r3, #5
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	4413      	add	r3, r2
 800a5c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	f240 639d 	movw	r3, #1693	; 0x69d
 800a5d0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a5d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	da34      	bge.n	800a644 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a5da:	78fb      	ldrb	r3, [r7, #3]
 800a5dc:	015a      	lsls	r2, r3, #5
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5e6:	68db      	ldr	r3, [r3, #12]
 800a5e8:	78fa      	ldrb	r2, [r7, #3]
 800a5ea:	0151      	lsls	r1, r2, #5
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	440a      	add	r2, r1
 800a5f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5f8:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a5fa:	e023      	b.n	800a644 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a5fc:	78fb      	ldrb	r3, [r7, #3]
 800a5fe:	015a      	lsls	r2, r3, #5
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	4413      	add	r3, r2
 800a604:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a608:	461a      	mov	r2, r3
 800a60a:	f240 2325 	movw	r3, #549	; 0x225
 800a60e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a610:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a614:	2b00      	cmp	r3, #0
 800a616:	da17      	bge.n	800a648 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	015a      	lsls	r2, r3, #5
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	4413      	add	r3, r2
 800a620:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a624:	68db      	ldr	r3, [r3, #12]
 800a626:	78fa      	ldrb	r2, [r7, #3]
 800a628:	0151      	lsls	r1, r2, #5
 800a62a:	68ba      	ldr	r2, [r7, #8]
 800a62c:	440a      	add	r2, r1
 800a62e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a632:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a636:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a638:	e006      	b.n	800a648 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	75fb      	strb	r3, [r7, #23]
      break;
 800a63e:	e004      	b.n	800a64a <USB_HC_Init+0x11e>
      break;
 800a640:	bf00      	nop
 800a642:	e002      	b.n	800a64a <USB_HC_Init+0x11e>
      break;
 800a644:	bf00      	nop
 800a646:	e000      	b.n	800a64a <USB_HC_Init+0x11e>
      break;
 800a648:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a650:	699a      	ldr	r2, [r3, #24]
 800a652:	78fb      	ldrb	r3, [r7, #3]
 800a654:	f003 030f 	and.w	r3, r3, #15
 800a658:	2101      	movs	r1, #1
 800a65a:	fa01 f303 	lsl.w	r3, r1, r3
 800a65e:	68b9      	ldr	r1, [r7, #8]
 800a660:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a664:	4313      	orrs	r3, r2
 800a666:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a674:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	da03      	bge.n	800a684 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a67c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a680:	613b      	str	r3, [r7, #16]
 800a682:	e001      	b.n	800a688 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a684:	2300      	movs	r3, #0
 800a686:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a688:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a68c:	2b02      	cmp	r3, #2
 800a68e:	d103      	bne.n	800a698 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a690:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a694:	60fb      	str	r3, [r7, #12]
 800a696:	e001      	b.n	800a69c <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a698:	2300      	movs	r3, #0
 800a69a:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a69c:	787b      	ldrb	r3, [r7, #1]
 800a69e:	059b      	lsls	r3, r3, #22
 800a6a0:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a6a4:	78bb      	ldrb	r3, [r7, #2]
 800a6a6:	02db      	lsls	r3, r3, #11
 800a6a8:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a6ac:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a6ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a6b2:	049b      	lsls	r3, r3, #18
 800a6b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a6b8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a6ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a6bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a6c0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a6c6:	78fb      	ldrb	r3, [r7, #3]
 800a6c8:	0159      	lsls	r1, r3, #5
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	440b      	add	r3, r1
 800a6ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6d2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a6d8:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a6da:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a6de:	2b03      	cmp	r3, #3
 800a6e0:	d10f      	bne.n	800a702 <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a6e2:	78fb      	ldrb	r3, [r7, #3]
 800a6e4:	015a      	lsls	r2, r3, #5
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	4413      	add	r3, r2
 800a6ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	78fa      	ldrb	r2, [r7, #3]
 800a6f2:	0151      	lsls	r1, r2, #5
 800a6f4:	68ba      	ldr	r2, [r7, #8]
 800a6f6:	440a      	add	r2, r1
 800a6f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a700:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a702:	7dfb      	ldrb	r3, [r7, #23]
}
 800a704:	4618      	mov	r0, r3
 800a706:	371c      	adds	r7, #28
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b088      	sub	sp, #32
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	785b      	ldrb	r3, [r3, #1]
 800a722:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a724:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a728:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	691b      	ldr	r3, [r3, #16]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d018      	beq.n	800a764 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	691b      	ldr	r3, [r3, #16]
 800a736:	683a      	ldr	r2, [r7, #0]
 800a738:	8912      	ldrh	r2, [r2, #8]
 800a73a:	4413      	add	r3, r2
 800a73c:	3b01      	subs	r3, #1
 800a73e:	683a      	ldr	r2, [r7, #0]
 800a740:	8912      	ldrh	r2, [r2, #8]
 800a742:	fbb3 f3f2 	udiv	r3, r3, r2
 800a746:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a748:	8bfa      	ldrh	r2, [r7, #30]
 800a74a:	8a7b      	ldrh	r3, [r7, #18]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d90b      	bls.n	800a768 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a750:	8a7b      	ldrh	r3, [r7, #18]
 800a752:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a754:	8bfb      	ldrh	r3, [r7, #30]
 800a756:	683a      	ldr	r2, [r7, #0]
 800a758:	8912      	ldrh	r2, [r2, #8]
 800a75a:	fb02 f203 	mul.w	r2, r2, r3
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	611a      	str	r2, [r3, #16]
 800a762:	e001      	b.n	800a768 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a764:	2301      	movs	r3, #1
 800a766:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	78db      	ldrb	r3, [r3, #3]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d006      	beq.n	800a77e <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a770:	8bfb      	ldrh	r3, [r7, #30]
 800a772:	683a      	ldr	r2, [r7, #0]
 800a774:	8912      	ldrh	r2, [r2, #8]
 800a776:	fb02 f203 	mul.w	r2, r2, r3
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	691b      	ldr	r3, [r3, #16]
 800a782:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a786:	8bfb      	ldrh	r3, [r7, #30]
 800a788:	04d9      	lsls	r1, r3, #19
 800a78a:	4b5f      	ldr	r3, [pc, #380]	; (800a908 <USB_HC_StartXfer+0x1f8>)
 800a78c:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a78e:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	7a9b      	ldrb	r3, [r3, #10]
 800a794:	075b      	lsls	r3, r3, #29
 800a796:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a79a:	6979      	ldr	r1, [r7, #20]
 800a79c:	0148      	lsls	r0, r1, #5
 800a79e:	69b9      	ldr	r1, [r7, #24]
 800a7a0:	4401      	add	r1, r0
 800a7a2:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a7a6:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a7a8:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	f003 0301 	and.w	r3, r3, #1
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	bf0c      	ite	eq
 800a7ba:	2301      	moveq	r3, #1
 800a7bc:	2300      	movne	r3, #0
 800a7be:	b2db      	uxtb	r3, r3
 800a7c0:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	015a      	lsls	r2, r3, #5
 800a7c6:	69bb      	ldr	r3, [r7, #24]
 800a7c8:	4413      	add	r3, r2
 800a7ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	697a      	ldr	r2, [r7, #20]
 800a7d2:	0151      	lsls	r1, r2, #5
 800a7d4:	69ba      	ldr	r2, [r7, #24]
 800a7d6:	440a      	add	r2, r1
 800a7d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7dc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a7e0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	015a      	lsls	r2, r3, #5
 800a7e6:	69bb      	ldr	r3, [r7, #24]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	7c7b      	ldrb	r3, [r7, #17]
 800a7f2:	075b      	lsls	r3, r3, #29
 800a7f4:	6979      	ldr	r1, [r7, #20]
 800a7f6:	0148      	lsls	r0, r1, #5
 800a7f8:	69b9      	ldr	r1, [r7, #24]
 800a7fa:	4401      	add	r1, r0
 800a7fc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a800:	4313      	orrs	r3, r2
 800a802:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	015a      	lsls	r2, r3, #5
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	4413      	add	r3, r2
 800a80c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a3e      	ldr	r2, [pc, #248]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a814:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a816:	4b3d      	ldr	r3, [pc, #244]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a81e:	4a3b      	ldr	r2, [pc, #236]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a820:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	78db      	ldrb	r3, [r3, #3]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d006      	beq.n	800a838 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a82a:	4b38      	ldr	r3, [pc, #224]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a832:	4a36      	ldr	r2, [pc, #216]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a834:	6013      	str	r3, [r2, #0]
 800a836:	e005      	b.n	800a844 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a838:	4b34      	ldr	r3, [pc, #208]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a840:	4a32      	ldr	r2, [pc, #200]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a842:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a844:	4b31      	ldr	r3, [pc, #196]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a84c:	4a2f      	ldr	r2, [pc, #188]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a84e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	015a      	lsls	r2, r3, #5
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	4413      	add	r3, r2
 800a858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a85c:	461a      	mov	r2, r3
 800a85e:	4b2b      	ldr	r3, [pc, #172]	; (800a90c <USB_HC_StartXfer+0x1fc>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	78db      	ldrb	r3, [r3, #3]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d148      	bne.n	800a8fe <USB_HC_StartXfer+0x1ee>
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	691b      	ldr	r3, [r3, #16]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d044      	beq.n	800a8fe <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	79db      	ldrb	r3, [r3, #7]
 800a878:	2b03      	cmp	r3, #3
 800a87a:	d831      	bhi.n	800a8e0 <USB_HC_StartXfer+0x1d0>
 800a87c:	a201      	add	r2, pc, #4	; (adr r2, 800a884 <USB_HC_StartXfer+0x174>)
 800a87e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a882:	bf00      	nop
 800a884:	0800a895 	.word	0x0800a895
 800a888:	0800a8b9 	.word	0x0800a8b9
 800a88c:	0800a895 	.word	0x0800a895
 800a890:	0800a8b9 	.word	0x0800a8b9
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	3303      	adds	r3, #3
 800a89a:	089b      	lsrs	r3, r3, #2
 800a89c:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a89e:	89fa      	ldrh	r2, [r7, #14]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d91c      	bls.n	800a8e4 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	699b      	ldr	r3, [r3, #24]
 800a8ae:	f043 0220 	orr.w	r2, r3, #32
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	619a      	str	r2, [r3, #24]
          }
          break;
 800a8b6:	e015      	b.n	800a8e4 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	3303      	adds	r3, #3
 800a8be:	089b      	lsrs	r3, r3, #2
 800a8c0:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a8c2:	89fa      	ldrh	r2, [r7, #14]
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	b29b      	uxth	r3, r3
 800a8ce:	429a      	cmp	r2, r3
 800a8d0:	d90a      	bls.n	800a8e8 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	699b      	ldr	r3, [r3, #24]
 800a8d6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	619a      	str	r2, [r3, #24]
          }
          break;
 800a8de:	e003      	b.n	800a8e8 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800a8e0:	bf00      	nop
 800a8e2:	e002      	b.n	800a8ea <USB_HC_StartXfer+0x1da>
          break;
 800a8e4:	bf00      	nop
 800a8e6:	e000      	b.n	800a8ea <USB_HC_StartXfer+0x1da>
          break;
 800a8e8:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	68d9      	ldr	r1, [r3, #12]
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	785a      	ldrb	r2, [r3, #1]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff fc65 	bl	800a1c8 <USB_WritePacket>
    }

  return HAL_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3720      	adds	r7, #32
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	1ff80000 	.word	0x1ff80000
 800a90c:	2000026c 	.word	0x2000026c

0800a910 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a910:	b480      	push	{r7}
 800a912:	b085      	sub	sp, #20
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a922:	695b      	ldr	r3, [r3, #20]
 800a924:	b29b      	uxth	r3, r3
}
 800a926:	4618      	mov	r0, r3
 800a928:	3714      	adds	r7, #20
 800a92a:	46bd      	mov	sp, r7
 800a92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a930:	4770      	bx	lr

0800a932 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a932:	b480      	push	{r7}
 800a934:	b087      	sub	sp, #28
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
 800a93a:	460b      	mov	r3, r1
 800a93c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a942:	78fb      	ldrb	r3, [r7, #3]
 800a944:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a946:	2300      	movs	r3, #0
 800a948:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	015a      	lsls	r2, r3, #5
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	4413      	add	r3, r2
 800a952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	0c9b      	lsrs	r3, r3, #18
 800a95a:	f003 0303 	and.w	r3, r3, #3
 800a95e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d002      	beq.n	800a96c <USB_HC_Halt+0x3a>
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	2b02      	cmp	r3, #2
 800a96a:	d16c      	bne.n	800aa46 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	015a      	lsls	r2, r3, #5
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	4413      	add	r3, r2
 800a974:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	0151      	lsls	r1, r2, #5
 800a97e:	693a      	ldr	r2, [r7, #16]
 800a980:	440a      	add	r2, r1
 800a982:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a986:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a98a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a990:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a994:	2b00      	cmp	r3, #0
 800a996:	d143      	bne.n	800aa20 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	015a      	lsls	r2, r3, #5
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	4413      	add	r3, r2
 800a9a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	68fa      	ldr	r2, [r7, #12]
 800a9a8:	0151      	lsls	r1, r2, #5
 800a9aa:	693a      	ldr	r2, [r7, #16]
 800a9ac:	440a      	add	r2, r1
 800a9ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a9b6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	015a      	lsls	r2, r3, #5
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	4413      	add	r3, r2
 800a9c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	68fa      	ldr	r2, [r7, #12]
 800a9c8:	0151      	lsls	r1, r2, #5
 800a9ca:	693a      	ldr	r2, [r7, #16]
 800a9cc:	440a      	add	r2, r1
 800a9ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9d6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	68fa      	ldr	r2, [r7, #12]
 800a9e8:	0151      	lsls	r1, r2, #5
 800a9ea:	693a      	ldr	r2, [r7, #16]
 800a9ec:	440a      	add	r2, r1
 800a9ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a9f6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	617b      	str	r3, [r7, #20]
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aa04:	d81d      	bhi.n	800aa42 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	015a      	lsls	r2, r3, #5
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa1c:	d0ec      	beq.n	800a9f8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aa1e:	e080      	b.n	800ab22 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	015a      	lsls	r2, r3, #5
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	4413      	add	r3, r2
 800aa28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	68fa      	ldr	r2, [r7, #12]
 800aa30:	0151      	lsls	r1, r2, #5
 800aa32:	693a      	ldr	r2, [r7, #16]
 800aa34:	440a      	add	r2, r1
 800aa36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa3e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aa40:	e06f      	b.n	800ab22 <USB_HC_Halt+0x1f0>
          break;
 800aa42:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aa44:	e06d      	b.n	800ab22 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	015a      	lsls	r2, r3, #5
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	0151      	lsls	r1, r2, #5
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	440a      	add	r2, r1
 800aa5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa64:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d143      	bne.n	800aafe <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	015a      	lsls	r2, r3, #5
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	0151      	lsls	r1, r2, #5
 800aa88:	693a      	ldr	r2, [r7, #16]
 800aa8a:	440a      	add	r2, r1
 800aa8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa94:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	015a      	lsls	r2, r3, #5
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	4413      	add	r3, r2
 800aa9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	0151      	lsls	r1, r2, #5
 800aaa8:	693a      	ldr	r2, [r7, #16]
 800aaaa:	440a      	add	r2, r1
 800aaac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aab0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aab4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	015a      	lsls	r2, r3, #5
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	4413      	add	r3, r2
 800aabe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68fa      	ldr	r2, [r7, #12]
 800aac6:	0151      	lsls	r1, r2, #5
 800aac8:	693a      	ldr	r2, [r7, #16]
 800aaca:	440a      	add	r2, r1
 800aacc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aad0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aad4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	3301      	adds	r3, #1
 800aada:	617b      	str	r3, [r7, #20]
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aae2:	d81d      	bhi.n	800ab20 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	015a      	lsls	r2, r3, #5
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	4413      	add	r3, r2
 800aaec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aaf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aafa:	d0ec      	beq.n	800aad6 <USB_HC_Halt+0x1a4>
 800aafc:	e011      	b.n	800ab22 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	015a      	lsls	r2, r3, #5
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	4413      	add	r3, r2
 800ab06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68fa      	ldr	r2, [r7, #12]
 800ab0e:	0151      	lsls	r1, r2, #5
 800ab10:	693a      	ldr	r2, [r7, #16]
 800ab12:	440a      	add	r2, r1
 800ab14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab1c:	6013      	str	r3, [r2, #0]
 800ab1e:	e000      	b.n	800ab22 <USB_HC_Halt+0x1f0>
          break;
 800ab20:	bf00      	nop
    }
  }

  return HAL_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	371c      	adds	r7, #28
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b086      	sub	sp, #24
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f7ff fabd 	bl	800a0c0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ab46:	2110      	movs	r1, #16
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f7ff faf5 	bl	800a138 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f7ff fb18 	bl	800a184 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ab54:	2300      	movs	r3, #0
 800ab56:	613b      	str	r3, [r7, #16]
 800ab58:	e01f      	b.n	800ab9a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	015a      	lsls	r2, r3, #5
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	4413      	add	r3, r2
 800ab62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab70:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab78:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab80:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ab82:	693b      	ldr	r3, [r7, #16]
 800ab84:	015a      	lsls	r2, r3, #5
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	4413      	add	r3, r2
 800ab8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab8e:	461a      	mov	r2, r3
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	3301      	adds	r3, #1
 800ab98:	613b      	str	r3, [r7, #16]
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	2b0f      	cmp	r3, #15
 800ab9e:	d9dc      	bls.n	800ab5a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800aba0:	2300      	movs	r3, #0
 800aba2:	613b      	str	r3, [r7, #16]
 800aba4:	e034      	b.n	800ac10 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	015a      	lsls	r2, r3, #5
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	4413      	add	r3, r2
 800abae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abbc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abc4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800abcc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	015a      	lsls	r2, r3, #5
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	4413      	add	r3, r2
 800abd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abda:	461a      	mov	r2, r3
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	3301      	adds	r3, #1
 800abe4:	617b      	str	r3, [r7, #20]
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800abec:	d80c      	bhi.n	800ac08 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	015a      	lsls	r2, r3, #5
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	4413      	add	r3, r2
 800abf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac04:	d0ec      	beq.n	800abe0 <USB_StopHost+0xb0>
 800ac06:	e000      	b.n	800ac0a <USB_StopHost+0xda>
        break;
 800ac08:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	613b      	str	r3, [r7, #16]
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	2b0f      	cmp	r3, #15
 800ac14:	d9c7      	bls.n	800aba6 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac22:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f04f 32ff 	mov.w	r2, #4294967295
 800ac2a:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f7ff fa36 	bl	800a09e <USB_EnableGlobalInt>

  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3718      	adds	r7, #24
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800ac3c:	b590      	push	{r4, r7, lr}
 800ac3e:	b089      	sub	sp, #36	; 0x24
 800ac40:	af04      	add	r7, sp, #16
 800ac42:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800ac44:	2302      	movs	r3, #2
 800ac46:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800ac48:	2301      	movs	r3, #1
 800ac4a:	2202      	movs	r2, #2
 800ac4c:	2102      	movs	r1, #2
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 fc3a 	bl	800b4c8 <USBH_FindInterface>
 800ac54:	4603      	mov	r3, r0
 800ac56:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800ac58:	7bbb      	ldrb	r3, [r7, #14]
 800ac5a:	2bff      	cmp	r3, #255	; 0xff
 800ac5c:	f000 812a 	beq.w	800aeb4 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800ac60:	7bbb      	ldrb	r3, [r7, #14]
 800ac62:	4619      	mov	r1, r3
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fc13 	bl	800b490 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800ac70:	2050      	movs	r0, #80	; 0x50
 800ac72:	f002 f8f5 	bl	800ce60 <malloc>
 800ac76:	4603      	mov	r3, r0
 800ac78:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ac80:	69db      	ldr	r3, [r3, #28]
 800ac82:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ac84:	7bbb      	ldrb	r3, [r7, #14]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	211a      	movs	r1, #26
 800ac8a:	fb01 f303 	mul.w	r3, r1, r3
 800ac8e:	4413      	add	r3, r2
 800ac90:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	b25b      	sxtb	r3, r3
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	da15      	bge.n	800acc8 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ac9c:	7bbb      	ldrb	r3, [r7, #14]
 800ac9e:	687a      	ldr	r2, [r7, #4]
 800aca0:	211a      	movs	r1, #26
 800aca2:	fb01 f303 	mul.w	r3, r1, r3
 800aca6:	4413      	add	r3, r2
 800aca8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800acac:	781a      	ldrb	r2, [r3, #0]
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800acb2:	7bbb      	ldrb	r3, [r7, #14]
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	211a      	movs	r1, #26
 800acb8:	fb01 f303 	mul.w	r3, r1, r3
 800acbc:	4413      	add	r3, r2
 800acbe:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800acc2:	881a      	ldrh	r2, [r3, #0]
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	785b      	ldrb	r3, [r3, #1]
 800accc:	4619      	mov	r1, r3
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 ff9f 	bl	800bc12 <USBH_AllocPipe>
 800acd4:	4603      	mov	r3, r0
 800acd6:	461a      	mov	r2, r3
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	7819      	ldrb	r1, [r3, #0]
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	7858      	ldrb	r0, [r3, #1]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800acf0:	68ba      	ldr	r2, [r7, #8]
 800acf2:	8952      	ldrh	r2, [r2, #10]
 800acf4:	9202      	str	r2, [sp, #8]
 800acf6:	2203      	movs	r2, #3
 800acf8:	9201      	str	r2, [sp, #4]
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	4623      	mov	r3, r4
 800acfe:	4602      	mov	r2, r0
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f000 ff57 	bl	800bbb4 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	6878      	ldr	r0, [r7, #4]
 800ad10:	f001 fa18 	bl	800c144 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800ad14:	2300      	movs	r3, #0
 800ad16:	2200      	movs	r2, #0
 800ad18:	210a      	movs	r1, #10
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 fbd4 	bl	800b4c8 <USBH_FindInterface>
 800ad20:	4603      	mov	r3, r0
 800ad22:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800ad24:	7bbb      	ldrb	r3, [r7, #14]
 800ad26:	2bff      	cmp	r3, #255	; 0xff
 800ad28:	f000 80c4 	beq.w	800aeb4 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ad2c:	7bbb      	ldrb	r3, [r7, #14]
 800ad2e:	687a      	ldr	r2, [r7, #4]
 800ad30:	211a      	movs	r1, #26
 800ad32:	fb01 f303 	mul.w	r3, r1, r3
 800ad36:	4413      	add	r3, r2
 800ad38:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	b25b      	sxtb	r3, r3
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	da16      	bge.n	800ad72 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad44:	7bbb      	ldrb	r3, [r7, #14]
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	211a      	movs	r1, #26
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	4413      	add	r3, r2
 800ad50:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ad54:	781a      	ldrb	r2, [r3, #0]
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad5a:	7bbb      	ldrb	r3, [r7, #14]
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	211a      	movs	r1, #26
 800ad60:	fb01 f303 	mul.w	r3, r1, r3
 800ad64:	4413      	add	r3, r2
 800ad66:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800ad6a:	881a      	ldrh	r2, [r3, #0]
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	835a      	strh	r2, [r3, #26]
 800ad70:	e015      	b.n	800ad9e <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad72:	7bbb      	ldrb	r3, [r7, #14]
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	211a      	movs	r1, #26
 800ad78:	fb01 f303 	mul.w	r3, r1, r3
 800ad7c:	4413      	add	r3, r2
 800ad7e:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800ad82:	781a      	ldrb	r2, [r3, #0]
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad88:	7bbb      	ldrb	r3, [r7, #14]
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	211a      	movs	r1, #26
 800ad8e:	fb01 f303 	mul.w	r3, r1, r3
 800ad92:	4413      	add	r3, r2
 800ad94:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800ad98:	881a      	ldrh	r2, [r3, #0]
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800ad9e:	7bbb      	ldrb	r3, [r7, #14]
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	211a      	movs	r1, #26
 800ada4:	fb01 f303 	mul.w	r3, r1, r3
 800ada8:	4413      	add	r3, r2
 800adaa:	f203 3352 	addw	r3, r3, #850	; 0x352
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	b25b      	sxtb	r3, r3
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	da16      	bge.n	800ade4 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800adb6:	7bbb      	ldrb	r3, [r7, #14]
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	211a      	movs	r1, #26
 800adbc:	fb01 f303 	mul.w	r3, r1, r3
 800adc0:	4413      	add	r3, r2
 800adc2:	f203 3352 	addw	r3, r3, #850	; 0x352
 800adc6:	781a      	ldrb	r2, [r3, #0]
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800adcc:	7bbb      	ldrb	r3, [r7, #14]
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	211a      	movs	r1, #26
 800add2:	fb01 f303 	mul.w	r3, r1, r3
 800add6:	4413      	add	r3, r2
 800add8:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800addc:	881a      	ldrh	r2, [r3, #0]
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	835a      	strh	r2, [r3, #26]
 800ade2:	e015      	b.n	800ae10 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ade4:	7bbb      	ldrb	r3, [r7, #14]
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	211a      	movs	r1, #26
 800adea:	fb01 f303 	mul.w	r3, r1, r3
 800adee:	4413      	add	r3, r2
 800adf0:	f203 3352 	addw	r3, r3, #850	; 0x352
 800adf4:	781a      	ldrb	r2, [r3, #0]
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800adfa:	7bbb      	ldrb	r3, [r7, #14]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	211a      	movs	r1, #26
 800ae00:	fb01 f303 	mul.w	r3, r1, r3
 800ae04:	4413      	add	r3, r2
 800ae06:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800ae0a:	881a      	ldrh	r2, [r3, #0]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	7b9b      	ldrb	r3, [r3, #14]
 800ae14:	4619      	mov	r1, r3
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f000 fefb 	bl	800bc12 <USBH_AllocPipe>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	461a      	mov	r2, r3
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	7bdb      	ldrb	r3, [r3, #15]
 800ae28:	4619      	mov	r1, r3
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 fef1 	bl	800bc12 <USBH_AllocPipe>
 800ae30:	4603      	mov	r3, r0
 800ae32:	461a      	mov	r2, r3
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	7b59      	ldrb	r1, [r3, #13]
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	7b98      	ldrb	r0, [r3, #14]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae4c:	68ba      	ldr	r2, [r7, #8]
 800ae4e:	8b12      	ldrh	r2, [r2, #24]
 800ae50:	9202      	str	r2, [sp, #8]
 800ae52:	2202      	movs	r2, #2
 800ae54:	9201      	str	r2, [sp, #4]
 800ae56:	9300      	str	r3, [sp, #0]
 800ae58:	4623      	mov	r3, r4
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 fea9 	bl	800bbb4 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	7b19      	ldrb	r1, [r3, #12]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	7bd8      	ldrb	r0, [r3, #15]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae76:	68ba      	ldr	r2, [r7, #8]
 800ae78:	8b52      	ldrh	r2, [r2, #26]
 800ae7a:	9202      	str	r2, [sp, #8]
 800ae7c:	2202      	movs	r2, #2
 800ae7e:	9201      	str	r2, [sp, #4]
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	4623      	mov	r3, r4
 800ae84:	4602      	mov	r2, r0
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fe94 	bl	800bbb4 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	7b5b      	ldrb	r3, [r3, #13]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f001 f951 	bl	800c144 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	7b1b      	ldrb	r3, [r3, #12]
 800aea6:	2200      	movs	r2, #0
 800aea8:	4619      	mov	r1, r3
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f001 f94a 	bl	800c144 <USBH_LL_SetToggle>
      status = USBH_OK;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3714      	adds	r7, #20
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd90      	pop	{r4, r7, pc}

0800aebe <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800aebe:	b580      	push	{r7, lr}
 800aec0:	b084      	sub	sp, #16
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00e      	beq.n	800aef6 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	4619      	mov	r1, r3
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f000 fe87 	bl	800bbf2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	781b      	ldrb	r3, [r3, #0]
 800aee8:	4619      	mov	r1, r3
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 feaf 	bl	800bc4e <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	7b1b      	ldrb	r3, [r3, #12]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00e      	beq.n	800af1c <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	7b1b      	ldrb	r3, [r3, #12]
 800af02:	4619      	mov	r1, r3
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 fe74 	bl	800bbf2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	7b1b      	ldrb	r3, [r3, #12]
 800af0e:	4619      	mov	r1, r3
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fe9c 	bl	800bc4e <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2200      	movs	r2, #0
 800af1a:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	7b5b      	ldrb	r3, [r3, #13]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00e      	beq.n	800af42 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	7b5b      	ldrb	r3, [r3, #13]
 800af28:	4619      	mov	r1, r3
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f000 fe61 	bl	800bbf2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	7b5b      	ldrb	r3, [r3, #13]
 800af34:	4619      	mov	r1, r3
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 fe89 	bl	800bc4e <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2200      	movs	r2, #0
 800af40:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af48:	69db      	ldr	r3, [r3, #28]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d00b      	beq.n	800af66 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af54:	69db      	ldr	r3, [r3, #28]
 800af56:	4618      	mov	r0, r3
 800af58:	f001 ff8a 	bl	800ce70 <free>
    phost->pActiveClass->pData = 0U;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af62:	2200      	movs	r2, #0
 800af64:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800af66:	2300      	movs	r3, #0
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3710      	adds	r7, #16
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800af78:	2302      	movs	r3, #2
 800af7a:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800af82:	69db      	ldr	r3, [r3, #28]
 800af84:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	3340      	adds	r3, #64	; 0x40
 800af8a:	4619      	mov	r1, r3
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f000 f8b2 	bl	800b0f6 <GetLineCoding>
 800af92:	4603      	mov	r3, r0
 800af94:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d105      	bne.n	800afa8 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800afa2:	2102      	movs	r1, #2
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	4798      	blx	r3
  }
  return status;
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
	...

0800afb4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800afbc:	2301      	movs	r3, #1
 800afbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800afc0:	2300      	movs	r3, #0
 800afc2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800afca:	69db      	ldr	r3, [r3, #28]
 800afcc:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800afd4:	2b04      	cmp	r3, #4
 800afd6:	d877      	bhi.n	800b0c8 <USBH_CDC_Process+0x114>
 800afd8:	a201      	add	r2, pc, #4	; (adr r2, 800afe0 <USBH_CDC_Process+0x2c>)
 800afda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afde:	bf00      	nop
 800afe0:	0800aff5 	.word	0x0800aff5
 800afe4:	0800affb 	.word	0x0800affb
 800afe8:	0800b02b 	.word	0x0800b02b
 800afec:	0800b09f 	.word	0x0800b09f
 800aff0:	0800b0ad 	.word	0x0800b0ad
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	73fb      	strb	r3, [r7, #15]
    break;
 800aff8:	e06d      	b.n	800b0d6 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800affe:	4619      	mov	r1, r3
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f897 	bl	800b134 <SetLineCoding>
 800b006:	4603      	mov	r3, r0
 800b008:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b00a:	7bbb      	ldrb	r3, [r7, #14]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d104      	bne.n	800b01a <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	2202      	movs	r2, #2
 800b014:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b018:	e058      	b.n	800b0cc <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800b01a:	7bbb      	ldrb	r3, [r7, #14]
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d055      	beq.n	800b0cc <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	2204      	movs	r2, #4
 800b024:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b028:	e050      	b.n	800b0cc <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	3340      	adds	r3, #64	; 0x40
 800b02e:	4619      	mov	r1, r3
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 f860 	bl	800b0f6 <GetLineCoding>
 800b036:	4603      	mov	r3, r0
 800b038:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b03a:	7bbb      	ldrb	r3, [r7, #14]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d126      	bne.n	800b08e <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	2200      	movs	r2, #0
 800b044:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b048:	68bb      	ldr	r3, [r7, #8]
 800b04a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b052:	791b      	ldrb	r3, [r3, #4]
 800b054:	429a      	cmp	r2, r3
 800b056:	d13b      	bne.n	800b0d0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b062:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b064:	429a      	cmp	r2, r3
 800b066:	d133      	bne.n	800b0d0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b072:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b074:	429a      	cmp	r2, r3
 800b076:	d12b      	bne.n	800b0d0 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b080:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b082:	429a      	cmp	r2, r3
 800b084:	d124      	bne.n	800b0d0 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f95a 	bl	800b340 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b08c:	e020      	b.n	800b0d0 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800b08e:	7bbb      	ldrb	r3, [r7, #14]
 800b090:	2b01      	cmp	r3, #1
 800b092:	d01d      	beq.n	800b0d0 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	2204      	movs	r2, #4
 800b098:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b09c:	e018      	b.n	800b0d0 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f000 f867 	bl	800b172 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 f8dc 	bl	800b262 <CDC_ProcessReception>
    break;
 800b0aa:	e014      	b.n	800b0d6 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f000 fb08 	bl	800b6c4 <USBH_ClrFeature>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800b0b8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10a      	bne.n	800b0d4 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800b0c6:	e005      	b.n	800b0d4 <USBH_CDC_Process+0x120>

  default:
    break;
 800b0c8:	bf00      	nop
 800b0ca:	e004      	b.n	800b0d6 <USBH_CDC_Process+0x122>
    break;
 800b0cc:	bf00      	nop
 800b0ce:	e002      	b.n	800b0d6 <USBH_CDC_Process+0x122>
    break;
 800b0d0:	bf00      	nop
 800b0d2:	e000      	b.n	800b0d6 <USBH_CDC_Process+0x122>
    break;
 800b0d4:	bf00      	nop

  }

  return status;
 800b0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3710      	adds	r7, #16
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}

0800b0e0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b083      	sub	sp, #12
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800b0e8:	2300      	movs	r3, #0
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	370c      	adds	r7, #12
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f4:	4770      	bx	lr

0800b0f6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b0f6:	b580      	push	{r7, lr}
 800b0f8:	b082      	sub	sp, #8
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
 800b0fe:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	22a1      	movs	r2, #161	; 0xa1
 800b104:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2221      	movs	r2, #33	; 0x21
 800b10a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2200      	movs	r2, #0
 800b110:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2200      	movs	r2, #0
 800b116:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2207      	movs	r2, #7
 800b11c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	2207      	movs	r2, #7
 800b122:	4619      	mov	r1, r3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 faf1 	bl	800b70c <USBH_CtlReq>
 800b12a:	4603      	mov	r3, r0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3708      	adds	r7, #8
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2221      	movs	r2, #33	; 0x21
 800b142:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2220      	movs	r2, #32
 800b148:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2207      	movs	r2, #7
 800b15a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	2207      	movs	r2, #7
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fad2 	bl	800b70c <USBH_CtlReq>
 800b168:	4603      	mov	r3, r0
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3708      	adds	r7, #8
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b086      	sub	sp, #24
 800b176:	af02      	add	r7, sp, #8
 800b178:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b180:	69db      	ldr	r3, [r3, #28]
 800b182:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b184:	2300      	movs	r3, #0
 800b186:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d002      	beq.n	800b198 <CDC_ProcessTransmission+0x26>
 800b192:	2b02      	cmp	r3, #2
 800b194:	d025      	beq.n	800b1e2 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800b196:	e060      	b.n	800b25a <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b19c:	68fa      	ldr	r2, [r7, #12]
 800b19e:	8b12      	ldrh	r2, [r2, #24]
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d90c      	bls.n	800b1be <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	69d9      	ldr	r1, [r3, #28]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	8b1a      	ldrh	r2, [r3, #24]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	7b58      	ldrb	r0, [r3, #13]
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 fcb9 	bl	800bb2e <USBH_BulkSendData>
 800b1bc:	e00c      	b.n	800b1d8 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800b1c6:	b29a      	uxth	r2, r3
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	7b58      	ldrb	r0, [r3, #13]
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	9300      	str	r3, [sp, #0]
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 fcab 	bl	800bb2e <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	2202      	movs	r2, #2
 800b1dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b1e0:	e03b      	b.n	800b25a <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	7b5b      	ldrb	r3, [r3, #13]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 ff81 	bl	800c0f0 <USBH_LL_GetURBState>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800b1f2:	7afb      	ldrb	r3, [r7, #11]
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d128      	bne.n	800b24a <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	8b12      	ldrh	r2, [r2, #24]
 800b200:	4293      	cmp	r3, r2
 800b202:	d90e      	bls.n	800b222 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	8b12      	ldrh	r2, [r2, #24]
 800b20c:	1a9a      	subs	r2, r3, r2
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	69db      	ldr	r3, [r3, #28]
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	8b12      	ldrh	r2, [r2, #24]
 800b21a:	441a      	add	r2, r3
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	61da      	str	r2, [r3, #28]
 800b220:	e002      	b.n	800b228 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2200      	movs	r2, #0
 800b226:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d004      	beq.n	800b23a <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b238:	e00e      	b.n	800b258 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f868 	bl	800b318 <USBH_CDC_TransmitCallback>
    break;
 800b248:	e006      	b.n	800b258 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800b24a:	7afb      	ldrb	r3, [r7, #11]
 800b24c:	2b02      	cmp	r3, #2
 800b24e:	d103      	bne.n	800b258 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b258:	bf00      	nop
  }
}
 800b25a:	bf00      	nop
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}

0800b262 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b086      	sub	sp, #24
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b270:	69db      	ldr	r3, [r3, #28]
 800b272:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b274:	2300      	movs	r3, #0
 800b276:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b27e:	2b03      	cmp	r3, #3
 800b280:	d002      	beq.n	800b288 <CDC_ProcessReception+0x26>
 800b282:	2b04      	cmp	r3, #4
 800b284:	d00e      	beq.n	800b2a4 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800b286:	e043      	b.n	800b310 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	6a19      	ldr	r1, [r3, #32]
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	8b5a      	ldrh	r2, [r3, #26]
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	7b1b      	ldrb	r3, [r3, #12]
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 fc6f 	bl	800bb78 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	2204      	movs	r2, #4
 800b29e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b2a2:	e035      	b.n	800b310 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	7b1b      	ldrb	r3, [r3, #12]
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f000 ff20 	bl	800c0f0 <USBH_LL_GetURBState>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800b2b4:	7cfb      	ldrb	r3, [r7, #19]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d129      	bne.n	800b30e <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	7b1b      	ldrb	r3, [r3, #12]
 800b2be:	4619      	mov	r1, r3
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 fe83 	bl	800bfcc <USBH_LL_GetLastXferSize>
 800b2c6:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d016      	beq.n	800b300 <CDC_ProcessReception+0x9e>
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	8b5b      	ldrh	r3, [r3, #26]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d910      	bls.n	800b300 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	1ad2      	subs	r2, r2, r3
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	6a1a      	ldr	r2, [r3, #32]
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	441a      	add	r2, r3
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	2203      	movs	r2, #3
 800b2fa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b2fe:	e006      	b.n	800b30e <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	2200      	movs	r2, #0
 800b304:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f000 f80f 	bl	800b32c <USBH_CDC_ReceiveCallback>
    break;
 800b30e:	bf00      	nop
  }
}
 800b310:	bf00      	nop
 800b312:	3718      	adds	r7, #24
 800b314:	46bd      	mov	sp, r7
 800b316:	bd80      	pop	{r7, pc}

0800b318 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]

}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b083      	sub	sp, #12
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]

}
 800b334:	bf00      	nop
 800b336:	370c      	adds	r7, #12
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr

0800b340 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b340:	b480      	push	{r7}
 800b342:	b083      	sub	sp, #12
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]

}
 800b348:	bf00      	nop
 800b34a:	370c      	adds	r7, #12
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr

0800b354 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	60b9      	str	r1, [r7, #8]
 800b35e:	4613      	mov	r3, r2
 800b360:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d101      	bne.n	800b36c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b368:	2302      	movs	r3, #2
 800b36a:	e019      	b.n	800b3a0 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	79fa      	ldrb	r2, [r7, #7]
 800b370:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2200      	movs	r2, #0
 800b378:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2200      	movs	r2, #0
 800b380:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b384:	68f8      	ldr	r0, [r7, #12]
 800b386:	f000 f80f 	bl	800b3a8 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d003      	beq.n	800b398 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	68ba      	ldr	r2, [r7, #8]
 800b394:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b398:	68f8      	ldr	r0, [r7, #12]
 800b39a:	f000 fda5 	bl	800bee8 <USBH_LL_Init>

  return USBH_OK;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b085      	sub	sp, #20
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b3b4:	e008      	b.n	800b3c8 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	68fa      	ldr	r2, [r7, #12]
 800b3ba:	32e0      	adds	r2, #224	; 0xe0
 800b3bc:	2100      	movs	r1, #0
 800b3be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	60fb      	str	r3, [r7, #12]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2b0e      	cmp	r3, #14
 800b3cc:	d9f3      	bls.n	800b3b6 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	60fb      	str	r3, [r7, #12]
 800b3d2:	e009      	b.n	800b3e8 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	4413      	add	r3, r2
 800b3da:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b3de:	2200      	movs	r2, #0
 800b3e0:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3ee:	d3f1      	bcc.n	800b3d4 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2201      	movs	r2, #1
 800b400:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2201      	movs	r2, #1
 800b40e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2240      	movs	r2, #64	; 0x40
 800b414:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2200      	movs	r2, #0
 800b41a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2201      	movs	r2, #1
 800b428:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800b42c:	2300      	movs	r3, #0
}
 800b42e:	4618      	mov	r0, r3
 800b430:	3714      	adds	r7, #20
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr

0800b43a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b43a:	b480      	push	{r7}
 800b43c:	b085      	sub	sp, #20
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
 800b442:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800b444:	2300      	movs	r3, #0
 800b446:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d017      	beq.n	800b47e <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b454:	2b00      	cmp	r3, #0
 800b456:	d10f      	bne.n	800b478 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b45e:	1c59      	adds	r1, r3, #1
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	33dc      	adds	r3, #220	; 0xdc
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	4413      	add	r3, r2
 800b46e:	683a      	ldr	r2, [r7, #0]
 800b470:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
 800b476:	e004      	b.n	800b482 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b478:	2302      	movs	r3, #2
 800b47a:	73fb      	strb	r3, [r7, #15]
 800b47c:	e001      	b.n	800b482 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b47e:	2302      	movs	r3, #2
 800b480:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b482:	7bfb      	ldrb	r3, [r7, #15]
}
 800b484:	4618      	mov	r0, r3
 800b486:	3714      	adds	r7, #20
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	460b      	mov	r3, r1
 800b49a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800b49c:	2300      	movs	r3, #0
 800b49e:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800b4a6:	78fa      	ldrb	r2, [r7, #3]
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d204      	bcs.n	800b4b6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	78fa      	ldrb	r2, [r7, #3]
 800b4b0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800b4b4:	e001      	b.n	800b4ba <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b4b6:	2302      	movs	r3, #2
 800b4b8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b087      	sub	sp, #28
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
 800b4d0:	4608      	mov	r0, r1
 800b4d2:	4611      	mov	r1, r2
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	70fb      	strb	r3, [r7, #3]
 800b4da:	460b      	mov	r3, r1
 800b4dc:	70bb      	strb	r3, [r7, #2]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b4f0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b4f2:	e025      	b.n	800b540 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b4f4:	7dfb      	ldrb	r3, [r7, #23]
 800b4f6:	221a      	movs	r2, #26
 800b4f8:	fb02 f303 	mul.w	r3, r2, r3
 800b4fc:	3308      	adds	r3, #8
 800b4fe:	68fa      	ldr	r2, [r7, #12]
 800b500:	4413      	add	r3, r2
 800b502:	3302      	adds	r3, #2
 800b504:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b506:	693b      	ldr	r3, [r7, #16]
 800b508:	795b      	ldrb	r3, [r3, #5]
 800b50a:	78fa      	ldrb	r2, [r7, #3]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d002      	beq.n	800b516 <USBH_FindInterface+0x4e>
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	2bff      	cmp	r3, #255	; 0xff
 800b514:	d111      	bne.n	800b53a <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b51a:	78ba      	ldrb	r2, [r7, #2]
 800b51c:	429a      	cmp	r2, r3
 800b51e:	d002      	beq.n	800b526 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b520:	78bb      	ldrb	r3, [r7, #2]
 800b522:	2bff      	cmp	r3, #255	; 0xff
 800b524:	d109      	bne.n	800b53a <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b52a:	787a      	ldrb	r2, [r7, #1]
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d002      	beq.n	800b536 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b530:	787b      	ldrb	r3, [r7, #1]
 800b532:	2bff      	cmp	r3, #255	; 0xff
 800b534:	d101      	bne.n	800b53a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b536:	7dfb      	ldrb	r3, [r7, #23]
 800b538:	e006      	b.n	800b548 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b53a:	7dfb      	ldrb	r3, [r7, #23]
 800b53c:	3301      	adds	r3, #1
 800b53e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b540:	7dfb      	ldrb	r3, [r7, #23]
 800b542:	2b01      	cmp	r3, #1
 800b544:	d9d6      	bls.n	800b4f4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b546:	23ff      	movs	r3, #255	; 0xff
}
 800b548:	4618      	mov	r0, r3
 800b54a:	371c      	adds	r7, #28
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b082      	sub	sp, #8
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f000 fcff 	bl	800bf60 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b562:	2101      	movs	r1, #1
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 fdd6 	bl	800c116 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b56a:	2300      	movs	r3, #0
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3708      	adds	r7, #8
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	683a      	ldr	r2, [r7, #0]
 800b582:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b586:	bf00      	nop
 800b588:	370c      	adds	r7, #12
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b592:	b580      	push	{r7, lr}
 800b594:	b082      	sub	sp, #8
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b5a8:	6878      	ldr	r0, [r7, #4]
 800b5aa:	f000 f804 	bl	800b5b6 <USBH_HandleSof>
}
 800b5ae:	bf00      	nop
 800b5b0:	3708      	adds	r7, #8
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b082      	sub	sp, #8
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	2b0b      	cmp	r3, #11
 800b5c6:	d10a      	bne.n	800b5de <USBH_HandleSof+0x28>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d005      	beq.n	800b5de <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5d8:	699b      	ldr	r3, [r3, #24]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	4798      	blx	r3
  }
}
 800b5de:	bf00      	nop
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b5e6:	b480      	push	{r7}
 800b5e8:	b083      	sub	sp, #12
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2201      	movs	r2, #1
 800b5f2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b5f6:	bf00      	nop
}
 800b5f8:	370c      	adds	r7, #12
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b602:	b480      	push	{r7}
 800b604:	b083      	sub	sp, #12
 800b606:	af00      	add	r7, sp, #0
 800b608:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b612:	bf00      	nop
}
 800b614:	370c      	adds	r7, #12
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr

0800b61e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b61e:	b580      	push	{r7, lr}
 800b620:	b082      	sub	sp, #8
 800b622:	af00      	add	r7, sp, #0
 800b624:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	b2db      	uxtb	r3, r3
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d10f      	bne.n	800b650 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00e      	beq.n	800b660 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b648:	2104      	movs	r1, #4
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	4798      	blx	r3
 800b64e:	e007      	b.n	800b660 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b656:	2b01      	cmp	r3, #1
 800b658:	d102      	bne.n	800b660 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2202      	movs	r2, #2
 800b65e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b660:	2300      	movs	r3, #0
}
 800b662:	4618      	mov	r0, r3
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b66a:	b580      	push	{r7, lr}
 800b66c:	b082      	sub	sp, #8
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f000 fc8f 	bl	800bf96 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	791b      	ldrb	r3, [r3, #4]
 800b67c:	4619      	mov	r1, r3
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 fae5 	bl	800bc4e <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	795b      	ldrb	r3, [r3, #5]
 800b688:	4619      	mov	r1, r3
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f000 fadf 	bl	800bc4e <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d005      	beq.n	800b6ae <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6a8:	2105      	movs	r1, #5
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f000 fc56 	bl	800bf60 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2203      	movs	r2, #3
 800b6b8:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b6ba:	2300      	movs	r3, #0
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3708      	adds	r7, #8
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b082      	sub	sp, #8
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	460b      	mov	r3, r1
 800b6ce:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	789b      	ldrb	r3, [r3, #2]
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d10f      	bne.n	800b6f8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2202      	movs	r2, #2
 800b6dc:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b6ea:	78fb      	ldrb	r3, [r7, #3]
 800b6ec:	b29a      	uxth	r2, r3
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f000 f805 	bl	800b70c <USBH_CtlReq>
 800b702:	4603      	mov	r3, r0
}
 800b704:	4618      	mov	r0, r3
 800b706:	3708      	adds	r7, #8
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
 800b712:	60f8      	str	r0, [r7, #12]
 800b714:	60b9      	str	r1, [r7, #8]
 800b716:	4613      	mov	r3, r2
 800b718:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b71a:	2301      	movs	r3, #1
 800b71c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	789b      	ldrb	r3, [r3, #2]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d002      	beq.n	800b72c <USBH_CtlReq+0x20>
 800b726:	2b02      	cmp	r3, #2
 800b728:	d00f      	beq.n	800b74a <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800b72a:	e034      	b.n	800b796 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	68ba      	ldr	r2, [r7, #8]
 800b730:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	88fa      	ldrh	r2, [r7, #6]
 800b736:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	2201      	movs	r2, #1
 800b73c:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2202      	movs	r2, #2
 800b742:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800b744:	2301      	movs	r3, #1
 800b746:	75fb      	strb	r3, [r7, #23]
    break;
 800b748:	e025      	b.n	800b796 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800b74a:	68f8      	ldr	r0, [r7, #12]
 800b74c:	f000 f828 	bl	800b7a0 <USBH_HandleControl>
 800b750:	4603      	mov	r3, r0
 800b752:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800b754:	7dfb      	ldrb	r3, [r7, #23]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d108      	bne.n	800b76c <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2201      	movs	r2, #1
 800b75e:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	2200      	movs	r2, #0
 800b764:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800b766:	2300      	movs	r3, #0
 800b768:	75fb      	strb	r3, [r7, #23]
    break;
 800b76a:	e013      	b.n	800b794 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800b76c:	7dfb      	ldrb	r3, [r7, #23]
 800b76e:	2b03      	cmp	r3, #3
 800b770:	d108      	bne.n	800b784 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	2201      	movs	r2, #1
 800b776:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2200      	movs	r2, #0
 800b77c:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800b77e:	2303      	movs	r3, #3
 800b780:	75fb      	strb	r3, [r7, #23]
    break;
 800b782:	e007      	b.n	800b794 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800b784:	7dfb      	ldrb	r3, [r7, #23]
 800b786:	2b02      	cmp	r3, #2
 800b788:	d104      	bne.n	800b794 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2201      	movs	r2, #1
 800b78e:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800b790:	2302      	movs	r3, #2
 800b792:	75fb      	strb	r3, [r7, #23]
    break;
 800b794:	bf00      	nop
  }
  return status;
 800b796:	7dfb      	ldrb	r3, [r7, #23]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3718      	adds	r7, #24
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b086      	sub	sp, #24
 800b7a4:	af02      	add	r7, sp, #8
 800b7a6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	7e1b      	ldrb	r3, [r3, #24]
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	2b0a      	cmp	r3, #10
 800b7b8:	f200 814c 	bhi.w	800ba54 <USBH_HandleControl+0x2b4>
 800b7bc:	a201      	add	r2, pc, #4	; (adr r2, 800b7c4 <USBH_HandleControl+0x24>)
 800b7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c2:	bf00      	nop
 800b7c4:	0800b7f1 	.word	0x0800b7f1
 800b7c8:	0800b80b 	.word	0x0800b80b
 800b7cc:	0800b875 	.word	0x0800b875
 800b7d0:	0800b89b 	.word	0x0800b89b
 800b7d4:	0800b8d3 	.word	0x0800b8d3
 800b7d8:	0800b8ff 	.word	0x0800b8ff
 800b7dc:	0800b951 	.word	0x0800b951
 800b7e0:	0800b973 	.word	0x0800b973
 800b7e4:	0800b9af 	.word	0x0800b9af
 800b7e8:	0800b9d7 	.word	0x0800b9d7
 800b7ec:	0800ba15 	.word	0x0800ba15
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f103 0110 	add.w	r1, r3, #16
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	795b      	ldrb	r3, [r3, #5]
 800b7fa:	461a      	mov	r2, r3
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 f939 	bl	800ba74 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2202      	movs	r2, #2
 800b806:	761a      	strb	r2, [r3, #24]
    break;
 800b808:	e12f      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	795b      	ldrb	r3, [r3, #5]
 800b80e:	4619      	mov	r1, r3
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 fc6d 	bl	800c0f0 <USBH_LL_GetURBState>
 800b816:	4603      	mov	r3, r0
 800b818:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800b81a:	7bbb      	ldrb	r3, [r7, #14]
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d11e      	bne.n	800b85e <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	7c1b      	ldrb	r3, [r3, #16]
 800b824:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b828:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	8adb      	ldrh	r3, [r3, #22]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00a      	beq.n	800b848 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800b832:	7b7b      	ldrb	r3, [r7, #13]
 800b834:	2b80      	cmp	r3, #128	; 0x80
 800b836:	d103      	bne.n	800b840 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2203      	movs	r2, #3
 800b83c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b83e:	e10b      	b.n	800ba58 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2205      	movs	r2, #5
 800b844:	761a      	strb	r2, [r3, #24]
    break;
 800b846:	e107      	b.n	800ba58 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800b848:	7b7b      	ldrb	r3, [r7, #13]
 800b84a:	2b80      	cmp	r3, #128	; 0x80
 800b84c:	d103      	bne.n	800b856 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2209      	movs	r2, #9
 800b852:	761a      	strb	r2, [r3, #24]
    break;
 800b854:	e100      	b.n	800ba58 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2207      	movs	r2, #7
 800b85a:	761a      	strb	r2, [r3, #24]
    break;
 800b85c:	e0fc      	b.n	800ba58 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b85e:	7bbb      	ldrb	r3, [r7, #14]
 800b860:	2b04      	cmp	r3, #4
 800b862:	d003      	beq.n	800b86c <USBH_HandleControl+0xcc>
 800b864:	7bbb      	ldrb	r3, [r7, #14]
 800b866:	2b02      	cmp	r3, #2
 800b868:	f040 80f6 	bne.w	800ba58 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	220b      	movs	r2, #11
 800b870:	761a      	strb	r2, [r3, #24]
    break;
 800b872:	e0f1      	b.n	800ba58 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b87a:	b29a      	uxth	r2, r3
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6899      	ldr	r1, [r3, #8]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	899a      	ldrh	r2, [r3, #12]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	791b      	ldrb	r3, [r3, #4]
 800b88c:	6878      	ldr	r0, [r7, #4]
 800b88e:	f000 f930 	bl	800baf2 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2204      	movs	r2, #4
 800b896:	761a      	strb	r2, [r3, #24]
    break;
 800b898:	e0e7      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	791b      	ldrb	r3, [r3, #4]
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 fc25 	bl	800c0f0 <USBH_LL_GetURBState>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800b8aa:	7bbb      	ldrb	r3, [r7, #14]
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d102      	bne.n	800b8b6 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2209      	movs	r2, #9
 800b8b4:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	2b05      	cmp	r3, #5
 800b8ba:	d102      	bne.n	800b8c2 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800b8bc:	2303      	movs	r3, #3
 800b8be:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b8c0:	e0cc      	b.n	800ba5c <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800b8c2:	7bbb      	ldrb	r3, [r7, #14]
 800b8c4:	2b04      	cmp	r3, #4
 800b8c6:	f040 80c9 	bne.w	800ba5c <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	220b      	movs	r2, #11
 800b8ce:	761a      	strb	r2, [r3, #24]
    break;
 800b8d0:	e0c4      	b.n	800ba5c <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6899      	ldr	r1, [r3, #8]
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	899a      	ldrh	r2, [r3, #12]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	7958      	ldrb	r0, [r3, #5]
 800b8de:	2301      	movs	r3, #1
 800b8e0:	9300      	str	r3, [sp, #0]
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f000 f8df 	bl	800baa8 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b8f0:	b29a      	uxth	r2, r3
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2206      	movs	r2, #6
 800b8fa:	761a      	strb	r2, [r3, #24]
    break;
 800b8fc:	e0b5      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	795b      	ldrb	r3, [r3, #5]
 800b902:	4619      	mov	r1, r3
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 fbf3 	bl	800c0f0 <USBH_LL_GetURBState>
 800b90a:	4603      	mov	r3, r0
 800b90c:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800b90e:	7bbb      	ldrb	r3, [r7, #14]
 800b910:	2b01      	cmp	r3, #1
 800b912:	d103      	bne.n	800b91c <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2207      	movs	r2, #7
 800b918:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b91a:	e0a1      	b.n	800ba60 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800b91c:	7bbb      	ldrb	r3, [r7, #14]
 800b91e:	2b05      	cmp	r3, #5
 800b920:	d105      	bne.n	800b92e <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	220c      	movs	r2, #12
 800b926:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800b928:	2303      	movs	r3, #3
 800b92a:	73fb      	strb	r3, [r7, #15]
    break;
 800b92c:	e098      	b.n	800ba60 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800b92e:	7bbb      	ldrb	r3, [r7, #14]
 800b930:	2b02      	cmp	r3, #2
 800b932:	d103      	bne.n	800b93c <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2205      	movs	r2, #5
 800b938:	761a      	strb	r2, [r3, #24]
    break;
 800b93a:	e091      	b.n	800ba60 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800b93c:	7bbb      	ldrb	r3, [r7, #14]
 800b93e:	2b04      	cmp	r3, #4
 800b940:	f040 808e 	bne.w	800ba60 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	220b      	movs	r2, #11
 800b948:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800b94a:	2302      	movs	r3, #2
 800b94c:	73fb      	strb	r3, [r7, #15]
    break;
 800b94e:	e087      	b.n	800ba60 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	791b      	ldrb	r3, [r3, #4]
 800b954:	2200      	movs	r2, #0
 800b956:	2100      	movs	r1, #0
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 f8ca 	bl	800baf2 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b964:	b29a      	uxth	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	2208      	movs	r2, #8
 800b96e:	761a      	strb	r2, [r3, #24]

    break;
 800b970:	e07b      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	791b      	ldrb	r3, [r3, #4]
 800b976:	4619      	mov	r1, r3
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 fbb9 	bl	800c0f0 <USBH_LL_GetURBState>
 800b97e:	4603      	mov	r3, r0
 800b980:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800b982:	7bbb      	ldrb	r3, [r7, #14]
 800b984:	2b01      	cmp	r3, #1
 800b986:	d105      	bne.n	800b994 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	220d      	movs	r2, #13
 800b98c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b992:	e067      	b.n	800ba64 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800b994:	7bbb      	ldrb	r3, [r7, #14]
 800b996:	2b04      	cmp	r3, #4
 800b998:	d103      	bne.n	800b9a2 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	220b      	movs	r2, #11
 800b99e:	761a      	strb	r2, [r3, #24]
    break;
 800b9a0:	e060      	b.n	800ba64 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800b9a2:	7bbb      	ldrb	r3, [r7, #14]
 800b9a4:	2b05      	cmp	r3, #5
 800b9a6:	d15d      	bne.n	800ba64 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	73fb      	strb	r3, [r7, #15]
    break;
 800b9ac:	e05a      	b.n	800ba64 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	795a      	ldrb	r2, [r3, #5]
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	9300      	str	r3, [sp, #0]
 800b9b6:	4613      	mov	r3, r2
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	2100      	movs	r1, #0
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 f873 	bl	800baa8 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	761a      	strb	r2, [r3, #24]
    break;
 800b9d4:	e049      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	795b      	ldrb	r3, [r3, #5]
 800b9da:	4619      	mov	r1, r3
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f000 fb87 	bl	800c0f0 <USBH_LL_GetURBState>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800b9e6:	7bbb      	ldrb	r3, [r7, #14]
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d105      	bne.n	800b9f8 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	220d      	movs	r2, #13
 800b9f4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800b9f6:	e037      	b.n	800ba68 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800b9f8:	7bbb      	ldrb	r3, [r7, #14]
 800b9fa:	2b02      	cmp	r3, #2
 800b9fc:	d103      	bne.n	800ba06 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2209      	movs	r2, #9
 800ba02:	761a      	strb	r2, [r3, #24]
    break;
 800ba04:	e030      	b.n	800ba68 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800ba06:	7bbb      	ldrb	r3, [r7, #14]
 800ba08:	2b04      	cmp	r3, #4
 800ba0a:	d12d      	bne.n	800ba68 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	220b      	movs	r2, #11
 800ba10:	761a      	strb	r2, [r3, #24]
    break;
 800ba12:	e029      	b.n	800ba68 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	7e5b      	ldrb	r3, [r3, #25]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	765a      	strb	r2, [r3, #25]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	7e5b      	ldrb	r3, [r3, #25]
 800ba24:	2b02      	cmp	r3, #2
 800ba26:	d809      	bhi.n	800ba3c <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 fab4 	bl	800bf96 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2201      	movs	r2, #1
 800ba32:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2201      	movs	r2, #1
 800ba38:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800ba3a:	e016      	b.n	800ba6a <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800ba42:	2106      	movs	r1, #6
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800ba4e:	2302      	movs	r3, #2
 800ba50:	73fb      	strb	r3, [r7, #15]
    break;
 800ba52:	e00a      	b.n	800ba6a <USBH_HandleControl+0x2ca>

  default:
    break;
 800ba54:	bf00      	nop
 800ba56:	e008      	b.n	800ba6a <USBH_HandleControl+0x2ca>
    break;
 800ba58:	bf00      	nop
 800ba5a:	e006      	b.n	800ba6a <USBH_HandleControl+0x2ca>
    break;
 800ba5c:	bf00      	nop
 800ba5e:	e004      	b.n	800ba6a <USBH_HandleControl+0x2ca>
    break;
 800ba60:	bf00      	nop
 800ba62:	e002      	b.n	800ba6a <USBH_HandleControl+0x2ca>
    break;
 800ba64:	bf00      	nop
 800ba66:	e000      	b.n	800ba6a <USBH_HandleControl+0x2ca>
    break;
 800ba68:	bf00      	nop
  }
  return status;
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3710      	adds	r7, #16
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	af04      	add	r7, sp, #16
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	4613      	mov	r3, r2
 800ba80:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ba82:	79f9      	ldrb	r1, [r7, #7]
 800ba84:	2300      	movs	r3, #0
 800ba86:	9303      	str	r3, [sp, #12]
 800ba88:	2308      	movs	r3, #8
 800ba8a:	9302      	str	r3, [sp, #8]
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	9301      	str	r3, [sp, #4]
 800ba90:	2300      	movs	r3, #0
 800ba92:	9300      	str	r3, [sp, #0]
 800ba94:	2300      	movs	r3, #0
 800ba96:	2200      	movs	r2, #0
 800ba98:	68f8      	ldr	r0, [r7, #12]
 800ba9a:	f000 faf8 	bl	800c08e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800ba9e:	2300      	movs	r3, #0
}
 800baa0:	4618      	mov	r0, r3
 800baa2:	3710      	adds	r7, #16
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}

0800baa8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b088      	sub	sp, #32
 800baac:	af04      	add	r7, sp, #16
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	4611      	mov	r1, r2
 800bab4:	461a      	mov	r2, r3
 800bab6:	460b      	mov	r3, r1
 800bab8:	80fb      	strh	r3, [r7, #6]
 800baba:	4613      	mov	r3, r2
 800babc:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d001      	beq.n	800bacc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bac8:	2300      	movs	r3, #0
 800baca:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bacc:	7979      	ldrb	r1, [r7, #5]
 800bace:	7e3b      	ldrb	r3, [r7, #24]
 800bad0:	9303      	str	r3, [sp, #12]
 800bad2:	88fb      	ldrh	r3, [r7, #6]
 800bad4:	9302      	str	r3, [sp, #8]
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	9301      	str	r3, [sp, #4]
 800bada:	2301      	movs	r3, #1
 800badc:	9300      	str	r3, [sp, #0]
 800bade:	2300      	movs	r3, #0
 800bae0:	2200      	movs	r2, #0
 800bae2:	68f8      	ldr	r0, [r7, #12]
 800bae4:	f000 fad3 	bl	800c08e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3710      	adds	r7, #16
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b088      	sub	sp, #32
 800baf6:	af04      	add	r7, sp, #16
 800baf8:	60f8      	str	r0, [r7, #12]
 800bafa:	60b9      	str	r1, [r7, #8]
 800bafc:	4611      	mov	r1, r2
 800bafe:	461a      	mov	r2, r3
 800bb00:	460b      	mov	r3, r1
 800bb02:	80fb      	strh	r3, [r7, #6]
 800bb04:	4613      	mov	r3, r2
 800bb06:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bb08:	7979      	ldrb	r1, [r7, #5]
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	9303      	str	r3, [sp, #12]
 800bb0e:	88fb      	ldrh	r3, [r7, #6]
 800bb10:	9302      	str	r3, [sp, #8]
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	9301      	str	r3, [sp, #4]
 800bb16:	2301      	movs	r3, #1
 800bb18:	9300      	str	r3, [sp, #0]
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	68f8      	ldr	r0, [r7, #12]
 800bb20:	f000 fab5 	bl	800c08e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bb24:	2300      	movs	r3, #0

}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}

0800bb2e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b088      	sub	sp, #32
 800bb32:	af04      	add	r7, sp, #16
 800bb34:	60f8      	str	r0, [r7, #12]
 800bb36:	60b9      	str	r1, [r7, #8]
 800bb38:	4611      	mov	r1, r2
 800bb3a:	461a      	mov	r2, r3
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	80fb      	strh	r3, [r7, #6]
 800bb40:	4613      	mov	r3, r2
 800bb42:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d001      	beq.n	800bb52 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bb52:	7979      	ldrb	r1, [r7, #5]
 800bb54:	7e3b      	ldrb	r3, [r7, #24]
 800bb56:	9303      	str	r3, [sp, #12]
 800bb58:	88fb      	ldrh	r3, [r7, #6]
 800bb5a:	9302      	str	r3, [sp, #8]
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	9301      	str	r3, [sp, #4]
 800bb60:	2301      	movs	r3, #1
 800bb62:	9300      	str	r3, [sp, #0]
 800bb64:	2302      	movs	r3, #2
 800bb66:	2200      	movs	r2, #0
 800bb68:	68f8      	ldr	r0, [r7, #12]
 800bb6a:	f000 fa90 	bl	800c08e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b088      	sub	sp, #32
 800bb7c:	af04      	add	r7, sp, #16
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	4611      	mov	r1, r2
 800bb84:	461a      	mov	r2, r3
 800bb86:	460b      	mov	r3, r1
 800bb88:	80fb      	strh	r3, [r7, #6]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bb8e:	7979      	ldrb	r1, [r7, #5]
 800bb90:	2300      	movs	r3, #0
 800bb92:	9303      	str	r3, [sp, #12]
 800bb94:	88fb      	ldrh	r3, [r7, #6]
 800bb96:	9302      	str	r3, [sp, #8]
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	9301      	str	r3, [sp, #4]
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	9300      	str	r3, [sp, #0]
 800bba0:	2302      	movs	r3, #2
 800bba2:	2201      	movs	r2, #1
 800bba4:	68f8      	ldr	r0, [r7, #12]
 800bba6:	f000 fa72 	bl	800c08e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800bbaa:	2300      	movs	r3, #0
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3710      	adds	r7, #16
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b086      	sub	sp, #24
 800bbb8:	af04      	add	r7, sp, #16
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	4608      	mov	r0, r1
 800bbbe:	4611      	mov	r1, r2
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	70fb      	strb	r3, [r7, #3]
 800bbc6:	460b      	mov	r3, r1
 800bbc8:	70bb      	strb	r3, [r7, #2]
 800bbca:	4613      	mov	r3, r2
 800bbcc:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800bbce:	7878      	ldrb	r0, [r7, #1]
 800bbd0:	78ba      	ldrb	r2, [r7, #2]
 800bbd2:	78f9      	ldrb	r1, [r7, #3]
 800bbd4:	8b3b      	ldrh	r3, [r7, #24]
 800bbd6:	9302      	str	r3, [sp, #8]
 800bbd8:	7d3b      	ldrb	r3, [r7, #20]
 800bbda:	9301      	str	r3, [sp, #4]
 800bbdc:	7c3b      	ldrb	r3, [r7, #16]
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 fa05 	bl	800bff2 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800bbe8:	2300      	movs	r3, #0

}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3708      	adds	r7, #8
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}

0800bbf2 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800bbf2:	b580      	push	{r7, lr}
 800bbf4:	b082      	sub	sp, #8
 800bbf6:	af00      	add	r7, sp, #0
 800bbf8:	6078      	str	r0, [r7, #4]
 800bbfa:	460b      	mov	r3, r1
 800bbfc:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800bbfe:	78fb      	ldrb	r3, [r7, #3]
 800bc00:	4619      	mov	r1, r3
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f000 fa24 	bl	800c050 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bc08:	2300      	movs	r3, #0

}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3708      	adds	r7, #8
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}

0800bc12 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bc12:	b580      	push	{r7, lr}
 800bc14:	b084      	sub	sp, #16
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 f831 	bl	800bc86 <USBH_GetFreePipe>
 800bc24:	4603      	mov	r3, r0
 800bc26:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bc28:	89fb      	ldrh	r3, [r7, #14]
 800bc2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d007      	beq.n	800bc42 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800bc32:	78fb      	ldrb	r3, [r7, #3]
 800bc34:	89fa      	ldrh	r2, [r7, #14]
 800bc36:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	32e0      	adds	r2, #224	; 0xe0
 800bc3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800bc42:	89fb      	ldrh	r3, [r7, #14]
 800bc44:	b2db      	uxtb	r3, r3
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3710      	adds	r7, #16
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}

0800bc4e <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bc4e:	b480      	push	{r7}
 800bc50:	b083      	sub	sp, #12
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
 800bc56:	460b      	mov	r3, r1
 800bc58:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800bc5a:	78fb      	ldrb	r3, [r7, #3]
 800bc5c:	2b0a      	cmp	r3, #10
 800bc5e:	d80b      	bhi.n	800bc78 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800bc60:	78fa      	ldrb	r2, [r7, #3]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	32e0      	adds	r2, #224	; 0xe0
 800bc66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc6a:	78fa      	ldrb	r2, [r7, #3]
 800bc6c:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	32e0      	adds	r2, #224	; 0xe0
 800bc74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	370c      	adds	r7, #12
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr

0800bc86 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800bc86:	b480      	push	{r7}
 800bc88:	b085      	sub	sp, #20
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bc92:	2300      	movs	r3, #0
 800bc94:	73fb      	strb	r3, [r7, #15]
 800bc96:	e00e      	b.n	800bcb6 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bc98:	7bfa      	ldrb	r2, [r7, #15]
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	32e0      	adds	r2, #224	; 0xe0
 800bc9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bca2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d102      	bne.n	800bcb0 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800bcaa:	7bfb      	ldrb	r3, [r7, #15]
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	e007      	b.n	800bcc0 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800bcb0:	7bfb      	ldrb	r3, [r7, #15]
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	73fb      	strb	r3, [r7, #15]
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	2b0a      	cmp	r3, #10
 800bcba:	d9ed      	bls.n	800bc98 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800bcbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3714      	adds	r7, #20
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr

0800bccc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bcd0:	2201      	movs	r2, #1
 800bcd2:	490e      	ldr	r1, [pc, #56]	; (800bd0c <MX_USB_HOST_Init+0x40>)
 800bcd4:	480e      	ldr	r0, [pc, #56]	; (800bd10 <MX_USB_HOST_Init+0x44>)
 800bcd6:	f7ff fb3d 	bl	800b354 <USBH_Init>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d001      	beq.n	800bce4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800bce0:	f7f6 f90e 	bl	8001f00 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800bce4:	490b      	ldr	r1, [pc, #44]	; (800bd14 <MX_USB_HOST_Init+0x48>)
 800bce6:	480a      	ldr	r0, [pc, #40]	; (800bd10 <MX_USB_HOST_Init+0x44>)
 800bce8:	f7ff fba7 	bl	800b43a <USBH_RegisterClass>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d001      	beq.n	800bcf6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800bcf2:	f7f6 f905 	bl	8001f00 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800bcf6:	4806      	ldr	r0, [pc, #24]	; (800bd10 <MX_USB_HOST_Init+0x44>)
 800bcf8:	f7ff fc2c 	bl	800b554 <USBH_Start>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d001      	beq.n	800bd06 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800bd02:	f7f6 f8fd 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800bd06:	bf00      	nop
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	0800bd19 	.word	0x0800bd19
 800bd10:	200035d8 	.word	0x200035d8
 800bd14:	20000028 	.word	0x20000028

0800bd18 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	460b      	mov	r3, r1
 800bd22:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800bd24:	78fb      	ldrb	r3, [r7, #3]
 800bd26:	3b01      	subs	r3, #1
 800bd28:	2b04      	cmp	r3, #4
 800bd2a:	d819      	bhi.n	800bd60 <USBH_UserProcess+0x48>
 800bd2c:	a201      	add	r2, pc, #4	; (adr r2, 800bd34 <USBH_UserProcess+0x1c>)
 800bd2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd32:	bf00      	nop
 800bd34:	0800bd61 	.word	0x0800bd61
 800bd38:	0800bd51 	.word	0x0800bd51
 800bd3c:	0800bd61 	.word	0x0800bd61
 800bd40:	0800bd59 	.word	0x0800bd59
 800bd44:	0800bd49 	.word	0x0800bd49
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800bd48:	4b09      	ldr	r3, [pc, #36]	; (800bd70 <USBH_UserProcess+0x58>)
 800bd4a:	2203      	movs	r2, #3
 800bd4c:	701a      	strb	r2, [r3, #0]
  break;
 800bd4e:	e008      	b.n	800bd62 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bd50:	4b07      	ldr	r3, [pc, #28]	; (800bd70 <USBH_UserProcess+0x58>)
 800bd52:	2202      	movs	r2, #2
 800bd54:	701a      	strb	r2, [r3, #0]
  break;
 800bd56:	e004      	b.n	800bd62 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800bd58:	4b05      	ldr	r3, [pc, #20]	; (800bd70 <USBH_UserProcess+0x58>)
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	701a      	strb	r2, [r3, #0]
  break;
 800bd5e:	e000      	b.n	800bd62 <USBH_UserProcess+0x4a>

  default:
  break;
 800bd60:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800bd62:	bf00      	nop
 800bd64:	370c      	adds	r7, #12
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	20000270 	.word	0x20000270

0800bd74 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b08a      	sub	sp, #40	; 0x28
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd7c:	f107 0314 	add.w	r3, r7, #20
 800bd80:	2200      	movs	r2, #0
 800bd82:	601a      	str	r2, [r3, #0]
 800bd84:	605a      	str	r2, [r3, #4]
 800bd86:	609a      	str	r2, [r3, #8]
 800bd88:	60da      	str	r2, [r3, #12]
 800bd8a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bd94:	d14e      	bne.n	800be34 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bd96:	4b29      	ldr	r3, [pc, #164]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bd98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd9a:	4a28      	ldr	r2, [pc, #160]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bd9c:	f043 0301 	orr.w	r3, r3, #1
 800bda0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bda2:	4b26      	ldr	r3, [pc, #152]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bda4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bda6:	f003 0301 	and.w	r3, r3, #1
 800bdaa:	613b      	str	r3, [r7, #16]
 800bdac:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bdae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bdb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdb4:	2302      	movs	r3, #2
 800bdb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdbc:	2303      	movs	r3, #3
 800bdbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bdc0:	230a      	movs	r3, #10
 800bdc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bdc4:	f107 0314 	add.w	r3, r7, #20
 800bdc8:	4619      	mov	r1, r3
 800bdca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bdce:	f7f9 f861 	bl	8004e94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bdd2:	4b1a      	ldr	r3, [pc, #104]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bdd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdd6:	4a19      	ldr	r2, [pc, #100]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bdd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bdde:	4b17      	ldr	r3, [pc, #92]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bde0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bde2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bde6:	60fb      	str	r3, [r7, #12]
 800bde8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bdea:	4b14      	ldr	r3, [pc, #80]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bdec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d114      	bne.n	800be20 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bdf6:	4b11      	ldr	r3, [pc, #68]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bdf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdfa:	4a10      	ldr	r2, [pc, #64]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800bdfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be00:	6593      	str	r3, [r2, #88]	; 0x58
 800be02:	4b0e      	ldr	r3, [pc, #56]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800be04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be0a:	60bb      	str	r3, [r7, #8]
 800be0c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800be0e:	f7fb f875 	bl	8006efc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800be12:	4b0a      	ldr	r3, [pc, #40]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800be14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be16:	4a09      	ldr	r2, [pc, #36]	; (800be3c <HAL_HCD_MspInit+0xc8>)
 800be18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be1c:	6593      	str	r3, [r2, #88]	; 0x58
 800be1e:	e001      	b.n	800be24 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800be20:	f7fb f86c 	bl	8006efc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800be24:	2200      	movs	r2, #0
 800be26:	2100      	movs	r1, #0
 800be28:	2043      	movs	r0, #67	; 0x43
 800be2a:	f7f8 fffc 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800be2e:	2043      	movs	r0, #67	; 0x43
 800be30:	f7f9 f815 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800be34:	bf00      	nop
 800be36:	3728      	adds	r7, #40	; 0x28
 800be38:	46bd      	mov	sp, r7
 800be3a:	bd80      	pop	{r7, pc}
 800be3c:	40021000 	.word	0x40021000

0800be40 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b082      	sub	sp, #8
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be4e:	4618      	mov	r0, r3
 800be50:	f7ff fb9f 	bl	800b592 <USBH_LL_IncTimer>
}
 800be54:	bf00      	nop
 800be56:	3708      	adds	r7, #8
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}

0800be5c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b082      	sub	sp, #8
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7ff fbd7 	bl	800b61e <USBH_LL_Connect>
}
 800be70:	bf00      	nop
 800be72:	3708      	adds	r7, #8
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b082      	sub	sp, #8
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be86:	4618      	mov	r0, r3
 800be88:	f7ff fbef 	bl	800b66a <USBH_LL_Disconnect>
}
 800be8c:	bf00      	nop
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800be94:	b480      	push	{r7}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	460b      	mov	r3, r1
 800be9e:	70fb      	strb	r3, [r7, #3]
 800bea0:	4613      	mov	r3, r2
 800bea2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800bea4:	bf00      	nop
 800bea6:	370c      	adds	r7, #12
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr

0800beb0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b082      	sub	sp, #8
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bebe:	4618      	mov	r0, r3
 800bec0:	f7ff fb91 	bl	800b5e6 <USBH_LL_PortEnabled>
} 
 800bec4:	bf00      	nop
 800bec6:	3708      	adds	r7, #8
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800beda:	4618      	mov	r0, r3
 800bedc:	f7ff fb91 	bl	800b602 <USBH_LL_PortDisabled>
} 
 800bee0:	bf00      	nop
 800bee2:	3708      	adds	r7, #8
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b082      	sub	sp, #8
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d12a      	bne.n	800bf50 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800befa:	4a18      	ldr	r2, [pc, #96]	; (800bf5c <USBH_LL_Init+0x74>)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	4a15      	ldr	r2, [pc, #84]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf06:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bf0a:	4b14      	ldr	r3, [pc, #80]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf0c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bf10:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bf12:	4b12      	ldr	r3, [pc, #72]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf14:	2208      	movs	r2, #8
 800bf16:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bf18:	4b10      	ldr	r3, [pc, #64]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bf1e:	4b0f      	ldr	r3, [pc, #60]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf20:	2200      	movs	r2, #0
 800bf22:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800bf24:	4b0d      	ldr	r3, [pc, #52]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf26:	2202      	movs	r2, #2
 800bf28:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bf2a:	4b0c      	ldr	r3, [pc, #48]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800bf30:	480a      	ldr	r0, [pc, #40]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf32:	f7f9 f9a0 	bl	8005276 <HAL_HCD_Init>
 800bf36:	4603      	mov	r3, r0
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d001      	beq.n	800bf40 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800bf3c:	f7f5 ffe0 	bl	8001f00 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800bf40:	4806      	ldr	r0, [pc, #24]	; (800bf5c <USBH_LL_Init+0x74>)
 800bf42:	f7f9 fd89 	bl	8005a58 <HAL_HCD_GetCurrentFrame>
 800bf46:	4603      	mov	r3, r0
 800bf48:	4619      	mov	r1, r3
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f7ff fb12 	bl	800b574 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800bf50:	2300      	movs	r3, #0
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3708      	adds	r7, #8
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	200039a4 	.word	0x200039a4

0800bf60 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b084      	sub	sp, #16
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7f9 fd04 	bl	8005984 <HAL_HCD_Start>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bf80:	7bfb      	ldrb	r3, [r7, #15]
 800bf82:	4618      	mov	r0, r3
 800bf84:	f000 f912 	bl	800c1ac <USBH_Get_USB_Status>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bf8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3710      	adds	r7, #16
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b084      	sub	sp, #16
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7f9 fd0c 	bl	80059ca <HAL_HCD_Stop>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bfb6:	7bfb      	ldrb	r3, [r7, #15]
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f000 f8f7 	bl	800c1ac <USBH_Get_USB_Status>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bfc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3710      	adds	r7, #16
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bfde:	78fa      	ldrb	r2, [r7, #3]
 800bfe0:	4611      	mov	r1, r2
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7f9 fd23 	bl	8005a2e <HAL_HCD_HC_GetXferCount>
 800bfe8:	4603      	mov	r3, r0
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	3708      	adds	r7, #8
 800bfee:	46bd      	mov	sp, r7
 800bff0:	bd80      	pop	{r7, pc}

0800bff2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bff2:	b590      	push	{r4, r7, lr}
 800bff4:	b089      	sub	sp, #36	; 0x24
 800bff6:	af04      	add	r7, sp, #16
 800bff8:	6078      	str	r0, [r7, #4]
 800bffa:	4608      	mov	r0, r1
 800bffc:	4611      	mov	r1, r2
 800bffe:	461a      	mov	r2, r3
 800c000:	4603      	mov	r3, r0
 800c002:	70fb      	strb	r3, [r7, #3]
 800c004:	460b      	mov	r3, r1
 800c006:	70bb      	strb	r3, [r7, #2]
 800c008:	4613      	mov	r3, r2
 800c00a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c00c:	2300      	movs	r3, #0
 800c00e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c010:	2300      	movs	r3, #0
 800c012:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c01a:	787c      	ldrb	r4, [r7, #1]
 800c01c:	78ba      	ldrb	r2, [r7, #2]
 800c01e:	78f9      	ldrb	r1, [r7, #3]
 800c020:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c022:	9302      	str	r3, [sp, #8]
 800c024:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c028:	9301      	str	r3, [sp, #4]
 800c02a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c02e:	9300      	str	r3, [sp, #0]
 800c030:	4623      	mov	r3, r4
 800c032:	f7f9 f982 	bl	800533a <HAL_HCD_HC_Init>
 800c036:	4603      	mov	r3, r0
 800c038:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c03a:	7bfb      	ldrb	r3, [r7, #15]
 800c03c:	4618      	mov	r0, r3
 800c03e:	f000 f8b5 	bl	800c1ac <USBH_Get_USB_Status>
 800c042:	4603      	mov	r3, r0
 800c044:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c046:	7bbb      	ldrb	r3, [r7, #14]
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3714      	adds	r7, #20
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd90      	pop	{r4, r7, pc}

0800c050 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	460b      	mov	r3, r1
 800c05a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c05c:	2300      	movs	r3, #0
 800c05e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c060:	2300      	movs	r3, #0
 800c062:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c06a:	78fa      	ldrb	r2, [r7, #3]
 800c06c:	4611      	mov	r1, r2
 800c06e:	4618      	mov	r0, r3
 800c070:	f7f9 f9fb 	bl	800546a <HAL_HCD_HC_Halt>
 800c074:	4603      	mov	r3, r0
 800c076:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c078:	7bfb      	ldrb	r3, [r7, #15]
 800c07a:	4618      	mov	r0, r3
 800c07c:	f000 f896 	bl	800c1ac <USBH_Get_USB_Status>
 800c080:	4603      	mov	r3, r0
 800c082:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c084:	7bbb      	ldrb	r3, [r7, #14]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c08e:	b590      	push	{r4, r7, lr}
 800c090:	b089      	sub	sp, #36	; 0x24
 800c092:	af04      	add	r7, sp, #16
 800c094:	6078      	str	r0, [r7, #4]
 800c096:	4608      	mov	r0, r1
 800c098:	4611      	mov	r1, r2
 800c09a:	461a      	mov	r2, r3
 800c09c:	4603      	mov	r3, r0
 800c09e:	70fb      	strb	r3, [r7, #3]
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	70bb      	strb	r3, [r7, #2]
 800c0a4:	4613      	mov	r3, r2
 800c0a6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c0b6:	787c      	ldrb	r4, [r7, #1]
 800c0b8:	78ba      	ldrb	r2, [r7, #2]
 800c0ba:	78f9      	ldrb	r1, [r7, #3]
 800c0bc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c0c0:	9303      	str	r3, [sp, #12]
 800c0c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c0c4:	9302      	str	r3, [sp, #8]
 800c0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c8:	9301      	str	r3, [sp, #4]
 800c0ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c0ce:	9300      	str	r3, [sp, #0]
 800c0d0:	4623      	mov	r3, r4
 800c0d2:	f7f9 f9ed 	bl	80054b0 <HAL_HCD_HC_SubmitRequest>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c0da:	7bfb      	ldrb	r3, [r7, #15]
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f000 f865 	bl	800c1ac <USBH_Get_USB_Status>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c0e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3714      	adds	r7, #20
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd90      	pop	{r4, r7, pc}

0800c0f0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	460b      	mov	r3, r1
 800c0fa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c102:	78fa      	ldrb	r2, [r7, #3]
 800c104:	4611      	mov	r1, r2
 800c106:	4618      	mov	r0, r3
 800c108:	f7f9 fc7c 	bl	8005a04 <HAL_HCD_HC_GetURBState>
 800c10c:	4603      	mov	r3, r0
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3708      	adds	r7, #8
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}

0800c116 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b082      	sub	sp, #8
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
 800c11e:	460b      	mov	r3, r1
 800c120:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d103      	bne.n	800c134 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c12c:	78fb      	ldrb	r3, [r7, #3]
 800c12e:	4618      	mov	r0, r3
 800c130:	f000 f868 	bl	800c204 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c134:	20c8      	movs	r0, #200	; 0xc8
 800c136:	f7f7 f81b 	bl	8003170 <HAL_Delay>
  return USBH_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3708      	adds	r7, #8
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	460b      	mov	r3, r1
 800c14e:	70fb      	strb	r3, [r7, #3]
 800c150:	4613      	mov	r3, r2
 800c152:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c15a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c15c:	78fa      	ldrb	r2, [r7, #3]
 800c15e:	68f9      	ldr	r1, [r7, #12]
 800c160:	4613      	mov	r3, r2
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	4413      	add	r3, r2
 800c166:	00db      	lsls	r3, r3, #3
 800c168:	440b      	add	r3, r1
 800c16a:	333b      	adds	r3, #59	; 0x3b
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d00a      	beq.n	800c188 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c172:	78fa      	ldrb	r2, [r7, #3]
 800c174:	68f9      	ldr	r1, [r7, #12]
 800c176:	4613      	mov	r3, r2
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	4413      	add	r3, r2
 800c17c:	00db      	lsls	r3, r3, #3
 800c17e:	440b      	add	r3, r1
 800c180:	3350      	adds	r3, #80	; 0x50
 800c182:	78ba      	ldrb	r2, [r7, #2]
 800c184:	701a      	strb	r2, [r3, #0]
 800c186:	e009      	b.n	800c19c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c188:	78fa      	ldrb	r2, [r7, #3]
 800c18a:	68f9      	ldr	r1, [r7, #12]
 800c18c:	4613      	mov	r3, r2
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	4413      	add	r3, r2
 800c192:	00db      	lsls	r3, r3, #3
 800c194:	440b      	add	r3, r1
 800c196:	3351      	adds	r3, #81	; 0x51
 800c198:	78ba      	ldrb	r2, [r7, #2]
 800c19a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c19c:	2300      	movs	r3, #0
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3714      	adds	r7, #20
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr
	...

0800c1ac <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b085      	sub	sp, #20
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c1ba:	79fb      	ldrb	r3, [r7, #7]
 800c1bc:	2b03      	cmp	r3, #3
 800c1be:	d817      	bhi.n	800c1f0 <USBH_Get_USB_Status+0x44>
 800c1c0:	a201      	add	r2, pc, #4	; (adr r2, 800c1c8 <USBH_Get_USB_Status+0x1c>)
 800c1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c6:	bf00      	nop
 800c1c8:	0800c1d9 	.word	0x0800c1d9
 800c1cc:	0800c1df 	.word	0x0800c1df
 800c1d0:	0800c1e5 	.word	0x0800c1e5
 800c1d4:	0800c1eb 	.word	0x0800c1eb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	73fb      	strb	r3, [r7, #15]
    break;
 800c1dc:	e00b      	b.n	800c1f6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c1de:	2302      	movs	r3, #2
 800c1e0:	73fb      	strb	r3, [r7, #15]
    break;
 800c1e2:	e008      	b.n	800c1f6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	73fb      	strb	r3, [r7, #15]
    break;
 800c1e8:	e005      	b.n	800c1f6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c1ea:	2302      	movs	r3, #2
 800c1ec:	73fb      	strb	r3, [r7, #15]
    break;
 800c1ee:	e002      	b.n	800c1f6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c1f0:	2302      	movs	r3, #2
 800c1f2:	73fb      	strb	r3, [r7, #15]
    break;
 800c1f4:	bf00      	nop
  }
  return usb_status;
 800c1f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	3714      	adds	r7, #20
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	4603      	mov	r3, r0
 800c20c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c20e:	79fb      	ldrb	r3, [r7, #7]
 800c210:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c212:	79fb      	ldrb	r3, [r7, #7]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d102      	bne.n	800c21e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c218:	2301      	movs	r3, #1
 800c21a:	73fb      	strb	r3, [r7, #15]
 800c21c:	e001      	b.n	800c222 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c21e:	2300      	movs	r3, #0
 800c220:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c222:	7bfb      	ldrb	r3, [r7, #15]
 800c224:	461a      	mov	r2, r3
 800c226:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c22a:	4803      	ldr	r0, [pc, #12]	; (800c238 <MX_DriverVbusFS+0x34>)
 800c22c:	f7f8 fff2 	bl	8005214 <HAL_GPIO_WritePin>
}
 800c230:	bf00      	nop
 800c232:	3710      	adds	r7, #16
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}
 800c238:	48000800 	.word	0x48000800

0800c23c <arm_max_f32>:
 800c23c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c240:	1e4f      	subs	r7, r1, #1
 800c242:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800c246:	f100 0e04 	add.w	lr, r0, #4
 800c24a:	edd0 7a00 	vldr	s15, [r0]
 800c24e:	d058      	beq.n	800c302 <arm_max_f32+0xc6>
 800c250:	3014      	adds	r0, #20
 800c252:	46c4      	mov	ip, r8
 800c254:	2604      	movs	r6, #4
 800c256:	2400      	movs	r4, #0
 800c258:	ed10 6a04 	vldr	s12, [r0, #-16]
 800c25c:	ed50 6a03 	vldr	s13, [r0, #-12]
 800c260:	ed10 7a02 	vldr	s14, [r0, #-8]
 800c264:	ed50 5a01 	vldr	s11, [r0, #-4]
 800c268:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800c26c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c270:	bfc8      	it	gt
 800c272:	eef0 7a46 	vmovgt.f32	s15, s12
 800c276:	f1a6 0503 	sub.w	r5, r6, #3
 800c27a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c27e:	bfc8      	it	gt
 800c280:	462c      	movgt	r4, r5
 800c282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c286:	bf48      	it	mi
 800c288:	eef0 7a66 	vmovmi.f32	s15, s13
 800c28c:	f1a6 0502 	sub.w	r5, r6, #2
 800c290:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c294:	bf48      	it	mi
 800c296:	462c      	movmi	r4, r5
 800c298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c29c:	bf48      	it	mi
 800c29e:	eef0 7a47 	vmovmi.f32	s15, s14
 800c2a2:	f106 35ff 	add.w	r5, r6, #4294967295
 800c2a6:	eef4 7ae5 	vcmpe.f32	s15, s11
 800c2aa:	bf48      	it	mi
 800c2ac:	462c      	movmi	r4, r5
 800c2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2b2:	bf48      	it	mi
 800c2b4:	4634      	movmi	r4, r6
 800c2b6:	bf48      	it	mi
 800c2b8:	eef0 7a65 	vmovmi.f32	s15, s11
 800c2bc:	f1bc 0c01 	subs.w	ip, ip, #1
 800c2c0:	f106 0604 	add.w	r6, r6, #4
 800c2c4:	f100 0010 	add.w	r0, r0, #16
 800c2c8:	d1c6      	bne.n	800c258 <arm_max_f32+0x1c>
 800c2ca:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800c2ce:	f017 0003 	ands.w	r0, r7, #3
 800c2d2:	d018      	beq.n	800c306 <arm_max_f32+0xca>
 800c2d4:	1a08      	subs	r0, r1, r0
 800c2d6:	ecbe 7a01 	vldmia	lr!, {s14}
 800c2da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e2:	bfc8      	it	gt
 800c2e4:	4604      	movgt	r4, r0
 800c2e6:	f100 0001 	add.w	r0, r0, #1
 800c2ea:	bfd8      	it	le
 800c2ec:	eeb0 7a67 	vmovle.f32	s14, s15
 800c2f0:	4288      	cmp	r0, r1
 800c2f2:	eef0 7a47 	vmov.f32	s15, s14
 800c2f6:	d1ee      	bne.n	800c2d6 <arm_max_f32+0x9a>
 800c2f8:	ed82 7a00 	vstr	s14, [r2]
 800c2fc:	601c      	str	r4, [r3, #0]
 800c2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c302:	4644      	mov	r4, r8
 800c304:	e7e3      	b.n	800c2ce <arm_max_f32+0x92>
 800c306:	eeb0 7a67 	vmov.f32	s14, s15
 800c30a:	e7f5      	b.n	800c2f8 <arm_max_f32+0xbc>

0800c30c <arm_cfft_radix4_init_f32>:
 800c30c:	b410      	push	{r4}
 800c30e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c312:	4c2b      	ldr	r4, [pc, #172]	; (800c3c0 <arm_cfft_radix4_init_f32+0xb4>)
 800c314:	7082      	strb	r2, [r0, #2]
 800c316:	70c3      	strb	r3, [r0, #3]
 800c318:	8001      	strh	r1, [r0, #0]
 800c31a:	6044      	str	r4, [r0, #4]
 800c31c:	d043      	beq.n	800c3a6 <arm_cfft_radix4_init_f32+0x9a>
 800c31e:	d80f      	bhi.n	800c340 <arm_cfft_radix4_init_f32+0x34>
 800c320:	2910      	cmp	r1, #16
 800c322:	d032      	beq.n	800c38a <arm_cfft_radix4_init_f32+0x7e>
 800c324:	2940      	cmp	r1, #64	; 0x40
 800c326:	d11e      	bne.n	800c366 <arm_cfft_radix4_init_f32+0x5a>
 800c328:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 800c32c:	4b25      	ldr	r3, [pc, #148]	; (800c3c4 <arm_cfft_radix4_init_f32+0xb8>)
 800c32e:	8181      	strh	r1, [r0, #12]
 800c330:	81c1      	strh	r1, [r0, #14]
 800c332:	6102      	str	r2, [r0, #16]
 800c334:	6083      	str	r3, [r0, #8]
 800c336:	2000      	movs	r0, #0
 800c338:	b240      	sxtb	r0, r0
 800c33a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c33e:	4770      	bx	lr
 800c340:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c344:	d014      	beq.n	800c370 <arm_cfft_radix4_init_f32+0x64>
 800c346:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c34a:	d10c      	bne.n	800c366 <arm_cfft_radix4_init_f32+0x5a>
 800c34c:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 800c350:	6103      	str	r3, [r0, #16]
 800c352:	4a1d      	ldr	r2, [pc, #116]	; (800c3c8 <arm_cfft_radix4_init_f32+0xbc>)
 800c354:	6082      	str	r2, [r0, #8]
 800c356:	2301      	movs	r3, #1
 800c358:	8183      	strh	r3, [r0, #12]
 800c35a:	81c3      	strh	r3, [r0, #14]
 800c35c:	2000      	movs	r0, #0
 800c35e:	b240      	sxtb	r0, r0
 800c360:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	20ff      	movs	r0, #255	; 0xff
 800c368:	b240      	sxtb	r0, r0
 800c36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c36e:	4770      	bx	lr
 800c370:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 800c374:	6103      	str	r3, [r0, #16]
 800c376:	4a15      	ldr	r2, [pc, #84]	; (800c3cc <arm_cfft_radix4_init_f32+0xc0>)
 800c378:	6082      	str	r2, [r0, #8]
 800c37a:	2304      	movs	r3, #4
 800c37c:	8183      	strh	r3, [r0, #12]
 800c37e:	81c3      	strh	r3, [r0, #14]
 800c380:	2000      	movs	r0, #0
 800c382:	b240      	sxtb	r0, r0
 800c384:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c388:	4770      	bx	lr
 800c38a:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 800c38e:	6103      	str	r3, [r0, #16]
 800c390:	4a0f      	ldr	r2, [pc, #60]	; (800c3d0 <arm_cfft_radix4_init_f32+0xc4>)
 800c392:	6082      	str	r2, [r0, #8]
 800c394:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c398:	8183      	strh	r3, [r0, #12]
 800c39a:	81c3      	strh	r3, [r0, #14]
 800c39c:	2000      	movs	r0, #0
 800c39e:	b240      	sxtb	r0, r0
 800c3a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3a4:	4770      	bx	lr
 800c3a6:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 800c3aa:	6103      	str	r3, [r0, #16]
 800c3ac:	4a09      	ldr	r2, [pc, #36]	; (800c3d4 <arm_cfft_radix4_init_f32+0xc8>)
 800c3ae:	6082      	str	r2, [r0, #8]
 800c3b0:	2310      	movs	r3, #16
 800c3b2:	8183      	strh	r3, [r0, #12]
 800c3b4:	81c3      	strh	r3, [r0, #14]
 800c3b6:	2000      	movs	r0, #0
 800c3b8:	b240      	sxtb	r0, r0
 800c3ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3be:	4770      	bx	lr
 800c3c0:	0800f2d0 	.word	0x0800f2d0
 800c3c4:	0800eb4e 	.word	0x0800eb4e
 800c3c8:	0800ead0 	.word	0x0800ead0
 800c3cc:	0800ead6 	.word	0x0800ead6
 800c3d0:	0800ecce 	.word	0x0800ecce
 800c3d4:	0800eaee 	.word	0x0800eaee

0800c3d8 <arm_radix4_butterfly_f32>:
 800c3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3dc:	ed2d 8b06 	vpush	{d8-d10}
 800c3e0:	468a      	mov	sl, r1
 800c3e2:	0889      	lsrs	r1, r1, #2
 800c3e4:	b08d      	sub	sp, #52	; 0x34
 800c3e6:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800c3ea:	eb00 040c 	add.w	r4, r0, ip
 800c3ee:	460d      	mov	r5, r1
 800c3f0:	461f      	mov	r7, r3
 800c3f2:	4691      	mov	r9, r2
 800c3f4:	920a      	str	r2, [sp, #40]	; 0x28
 800c3f6:	eb04 020c 	add.w	r2, r4, ip
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	9300      	str	r3, [sp, #0]
 800c3fe:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800c402:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800c406:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 800c40a:	9009      	str	r0, [sp, #36]	; 0x24
 800c40c:	f10c 0004 	add.w	r0, ip, #4
 800c410:	9701      	str	r7, [sp, #4]
 800c412:	9103      	str	r1, [sp, #12]
 800c414:	4430      	add	r0, r6
 800c416:	4631      	mov	r1, r6
 800c418:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800c41c:	1d37      	adds	r7, r6, #4
 800c41e:	9e00      	ldr	r6, [sp, #0]
 800c420:	46ab      	mov	fp, r5
 800c422:	00f5      	lsls	r5, r6, #3
 800c424:	9502      	str	r5, [sp, #8]
 800c426:	f8cd b010 	str.w	fp, [sp, #16]
 800c42a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c42e:	f8cd a008 	str.w	sl, [sp, #8]
 800c432:	f8dd a004 	ldr.w	sl, [sp, #4]
 800c436:	ea4f 1806 	mov.w	r8, r6, lsl #4
 800c43a:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c43e:	464e      	mov	r6, r9
 800c440:	464d      	mov	r5, r9
 800c442:	edd1 4a01 	vldr	s9, [r1, #4]
 800c446:	ed10 4a01 	vldr	s8, [r0, #-4]
 800c44a:	ed17 6a01 	vldr	s12, [r7, #-4]
 800c44e:	edd2 6a00 	vldr	s13, [r2]
 800c452:	ed94 7a01 	vldr	s14, [r4, #4]
 800c456:	edd3 7a01 	vldr	s15, [r3, #4]
 800c45a:	ed93 5a00 	vldr	s10, [r3]
 800c45e:	edd2 5a01 	vldr	s11, [r2, #4]
 800c462:	ed99 3a00 	vldr	s6, [r9]
 800c466:	edd9 3a01 	vldr	s7, [r9, #4]
 800c46a:	ee36 2a26 	vadd.f32	s4, s12, s13
 800c46e:	ee74 2a05 	vadd.f32	s5, s8, s10
 800c472:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800c476:	ee77 1a27 	vadd.f32	s3, s14, s15
 800c47a:	ee32 0a22 	vadd.f32	s0, s4, s5
 800c47e:	ee71 0a21 	vadd.f32	s1, s2, s3
 800c482:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c486:	ee34 5a45 	vsub.f32	s10, s8, s10
 800c48a:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800c48e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c492:	ed07 0a01 	vstr	s0, [r7, #-4]
 800c496:	edc1 0a01 	vstr	s1, [r1, #4]
 800c49a:	ed95 4a00 	vldr	s8, [r5]
 800c49e:	edd6 6a00 	vldr	s13, [r6]
 800c4a2:	edd6 7a01 	vldr	s15, [r6, #4]
 800c4a6:	ee72 4a62 	vsub.f32	s9, s4, s5
 800c4aa:	ee71 1a61 	vsub.f32	s3, s2, s3
 800c4ae:	ee75 2ac5 	vsub.f32	s5, s11, s10
 800c4b2:	ed95 1a01 	vldr	s2, [r5, #4]
 800c4b6:	ee36 2a07 	vadd.f32	s4, s12, s14
 800c4ba:	ee36 7a47 	vsub.f32	s14, s12, s14
 800c4be:	ee35 6a25 	vadd.f32	s12, s10, s11
 800c4c2:	ee62 0a04 	vmul.f32	s1, s4, s8
 800c4c6:	ee21 5a83 	vmul.f32	s10, s3, s6
 800c4ca:	ee22 2a01 	vmul.f32	s4, s4, s2
 800c4ce:	ee22 4a84 	vmul.f32	s8, s5, s8
 800c4d2:	ee22 1a81 	vmul.f32	s2, s5, s2
 800c4d6:	ee67 5a26 	vmul.f32	s11, s14, s13
 800c4da:	ee64 2a83 	vmul.f32	s5, s9, s6
 800c4de:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c4e2:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800c4e6:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c4ea:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800c4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4f2:	ee30 3a81 	vadd.f32	s6, s1, s2
 800c4f6:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c4fa:	ee72 3aa1 	vadd.f32	s7, s5, s3
 800c4fe:	ee35 5a64 	vsub.f32	s10, s10, s9
 800c502:	ee35 7a86 	vadd.f32	s14, s11, s12
 800c506:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c50a:	3108      	adds	r1, #8
 800c50c:	4551      	cmp	r1, sl
 800c50e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800c512:	f107 0708 	add.w	r7, r7, #8
 800c516:	ed84 5a01 	vstr	s10, [r4, #4]
 800c51a:	44c1      	add	r9, r8
 800c51c:	ed82 3a00 	vstr	s6, [r2]
 800c520:	ed82 4a01 	vstr	s8, [r2, #4]
 800c524:	445d      	add	r5, fp
 800c526:	ed83 7a00 	vstr	s14, [r3]
 800c52a:	edc3 7a01 	vstr	s15, [r3, #4]
 800c52e:	4476      	add	r6, lr
 800c530:	f100 0008 	add.w	r0, r0, #8
 800c534:	f104 0408 	add.w	r4, r4, #8
 800c538:	f102 0208 	add.w	r2, r2, #8
 800c53c:	f103 0308 	add.w	r3, r3, #8
 800c540:	f47f af7f 	bne.w	800c442 <arm_radix4_butterfly_f32+0x6a>
 800c544:	9b00      	ldr	r3, [sp, #0]
 800c546:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800c54a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800c54e:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c552:	920b      	str	r2, [sp, #44]	; 0x2c
 800c554:	009b      	lsls	r3, r3, #2
 800c556:	b29b      	uxth	r3, r3
 800c558:	2a04      	cmp	r2, #4
 800c55a:	9306      	str	r3, [sp, #24]
 800c55c:	f240 80b9 	bls.w	800c6d2 <arm_radix4_butterfly_f32+0x2fa>
 800c560:	9207      	str	r2, [sp, #28]
 800c562:	9806      	ldr	r0, [sp, #24]
 800c564:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c566:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c568:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800c56c:	4619      	mov	r1, r3
 800c56e:	9308      	str	r3, [sp, #32]
 800c570:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800c574:	1e4a      	subs	r2, r1, #1
 800c576:	00db      	lsls	r3, r3, #3
 800c578:	9205      	str	r2, [sp, #20]
 800c57a:	9303      	str	r3, [sp, #12]
 800c57c:	010a      	lsls	r2, r1, #4
 800c57e:	0103      	lsls	r3, r0, #4
 800c580:	9204      	str	r2, [sp, #16]
 800c582:	9302      	str	r3, [sp, #8]
 800c584:	00c2      	lsls	r2, r0, #3
 800c586:	2300      	movs	r3, #0
 800c588:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800c58c:	9201      	str	r2, [sp, #4]
 800c58e:	46b8      	mov	r8, r7
 800c590:	46be      	mov	lr, r7
 800c592:	9300      	str	r3, [sp, #0]
 800c594:	9b04      	ldr	r3, [sp, #16]
 800c596:	ed97 1a00 	vldr	s2, [r7]
 800c59a:	edd7 1a01 	vldr	s3, [r7, #4]
 800c59e:	ed9e 2a00 	vldr	s4, [lr]
 800c5a2:	edde 2a01 	vldr	s5, [lr, #4]
 800c5a6:	ed98 3a00 	vldr	s6, [r8]
 800c5aa:	edd8 3a01 	vldr	s7, [r8, #4]
 800c5ae:	9d00      	ldr	r5, [sp, #0]
 800c5b0:	18f1      	adds	r1, r6, r3
 800c5b2:	eb09 0203 	add.w	r2, r9, r3
 800c5b6:	1d34      	adds	r4, r6, #4
 800c5b8:	464b      	mov	r3, r9
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	ed90 4a01 	vldr	s8, [r0, #4]
 800c5c0:	ed54 5a01 	vldr	s11, [r4, #-4]
 800c5c4:	ed91 7a00 	vldr	s14, [r1]
 800c5c8:	edd2 7a00 	vldr	s15, [r2]
 800c5cc:	edd3 4a01 	vldr	s9, [r3, #4]
 800c5d0:	ed92 5a01 	vldr	s10, [r2, #4]
 800c5d4:	ed93 6a00 	vldr	s12, [r3]
 800c5d8:	edd1 6a01 	vldr	s13, [r1, #4]
 800c5dc:	ee35 0a87 	vadd.f32	s0, s11, s14
 800c5e0:	ee34 8a26 	vadd.f32	s16, s8, s13
 800c5e4:	ee76 8a27 	vadd.f32	s17, s12, s15
 800c5e8:	ee74 6a66 	vsub.f32	s13, s8, s13
 800c5ec:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c5f0:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800c5f4:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800c5f8:	ee74 0a85 	vadd.f32	s1, s9, s10
 800c5fc:	ee35 7ae7 	vsub.f32	s14, s11, s15
 800c600:	ee78 4a60 	vsub.f32	s9, s16, s1
 800c604:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800c608:	ee30 4a68 	vsub.f32	s8, s0, s17
 800c60c:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800c610:	ee76 7a26 	vadd.f32	s15, s12, s13
 800c614:	ee64 aa02 	vmul.f32	s21, s8, s4
 800c618:	ee24 aaa2 	vmul.f32	s20, s9, s5
 800c61c:	ee24 4a22 	vmul.f32	s8, s8, s5
 800c620:	ee65 9a01 	vmul.f32	s19, s10, s2
 800c624:	ee25 9aa1 	vmul.f32	s18, s11, s3
 800c628:	ee27 6a03 	vmul.f32	s12, s14, s6
 800c62c:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800c630:	ee64 4a82 	vmul.f32	s9, s9, s4
 800c634:	ee25 5a21 	vmul.f32	s10, s10, s3
 800c638:	ee65 5a81 	vmul.f32	s11, s11, s2
 800c63c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800c640:	ee67 7a83 	vmul.f32	s15, s15, s6
 800c644:	ee78 0a20 	vadd.f32	s1, s16, s1
 800c648:	ee74 4ac4 	vsub.f32	s9, s9, s8
 800c64c:	ee30 0a28 	vadd.f32	s0, s0, s17
 800c650:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 800c654:	ee39 4a89 	vadd.f32	s8, s19, s18
 800c658:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800c65c:	ee76 6a26 	vadd.f32	s13, s12, s13
 800c660:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c664:	445d      	add	r5, fp
 800c666:	45aa      	cmp	sl, r5
 800c668:	ed04 0a01 	vstr	s0, [r4, #-4]
 800c66c:	edc0 0a01 	vstr	s1, [r0, #4]
 800c670:	4464      	add	r4, ip
 800c672:	ed83 8a00 	vstr	s16, [r3]
 800c676:	edc3 4a01 	vstr	s9, [r3, #4]
 800c67a:	4460      	add	r0, ip
 800c67c:	ed81 4a00 	vstr	s8, [r1]
 800c680:	edc1 5a01 	vstr	s11, [r1, #4]
 800c684:	4463      	add	r3, ip
 800c686:	edc2 6a00 	vstr	s13, [r2]
 800c68a:	edc2 7a01 	vstr	s15, [r2, #4]
 800c68e:	4461      	add	r1, ip
 800c690:	4462      	add	r2, ip
 800c692:	d893      	bhi.n	800c5bc <arm_radix4_butterfly_f32+0x1e4>
 800c694:	9a01      	ldr	r2, [sp, #4]
 800c696:	9b00      	ldr	r3, [sp, #0]
 800c698:	4417      	add	r7, r2
 800c69a:	9a02      	ldr	r2, [sp, #8]
 800c69c:	4496      	add	lr, r2
 800c69e:	9a03      	ldr	r2, [sp, #12]
 800c6a0:	4490      	add	r8, r2
 800c6a2:	9a05      	ldr	r2, [sp, #20]
 800c6a4:	3301      	adds	r3, #1
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	f106 0608 	add.w	r6, r6, #8
 800c6ae:	f109 0908 	add.w	r9, r9, #8
 800c6b2:	f67f af6f 	bls.w	800c594 <arm_radix4_butterfly_f32+0x1bc>
 800c6b6:	9b06      	ldr	r3, [sp, #24]
 800c6b8:	9a07      	ldr	r2, [sp, #28]
 800c6ba:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c6be:	0892      	lsrs	r2, r2, #2
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	b29b      	uxth	r3, r3
 800c6c4:	2a04      	cmp	r2, #4
 800c6c6:	9207      	str	r2, [sp, #28]
 800c6c8:	9306      	str	r3, [sp, #24]
 800c6ca:	d902      	bls.n	800c6d2 <arm_radix4_butterfly_f32+0x2fa>
 800c6cc:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800c6d0:	e747      	b.n	800c562 <arm_radix4_butterfly_f32+0x18a>
 800c6d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c6d6:	3320      	adds	r3, #32
 800c6d8:	ed53 4a04 	vldr	s9, [r3, #-16]
 800c6dc:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800c6e0:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800c6e4:	ed53 5a01 	vldr	s11, [r3, #-4]
 800c6e8:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800c6ec:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800c6f0:	ed13 7a02 	vldr	s14, [r3, #-8]
 800c6f4:	ed53 7a03 	vldr	s15, [r3, #-12]
 800c6f8:	ee34 3a24 	vadd.f32	s6, s8, s9
 800c6fc:	ee76 3a07 	vadd.f32	s7, s12, s14
 800c700:	ee34 4a64 	vsub.f32	s8, s8, s9
 800c704:	ee36 7a47 	vsub.f32	s14, s12, s14
 800c708:	ee75 4a65 	vsub.f32	s9, s10, s11
 800c70c:	ee35 6a25 	vadd.f32	s12, s10, s11
 800c710:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800c714:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c718:	ee73 2a23 	vadd.f32	s5, s6, s7
 800c71c:	ee35 5a86 	vadd.f32	s10, s11, s12
 800c720:	ee73 3a63 	vsub.f32	s7, s6, s7
 800c724:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c728:	ee34 3a24 	vadd.f32	s6, s8, s9
 800c72c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c730:	ee74 4a64 	vsub.f32	s9, s8, s9
 800c734:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c738:	3a01      	subs	r2, #1
 800c73a:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800c73e:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 800c742:	ed03 3a04 	vstr	s6, [r3, #-16]
 800c746:	ed43 4a02 	vstr	s9, [r3, #-8]
 800c74a:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 800c74e:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 800c752:	ed43 6a03 	vstr	s13, [r3, #-12]
 800c756:	ed43 7a01 	vstr	s15, [r3, #-4]
 800c75a:	f103 0320 	add.w	r3, r3, #32
 800c75e:	d1bb      	bne.n	800c6d8 <arm_radix4_butterfly_f32+0x300>
 800c760:	b00d      	add	sp, #52	; 0x34
 800c762:	ecbd 8b06 	vpop	{d8-d10}
 800c766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c76a:	bf00      	nop

0800c76c <arm_radix4_butterfly_inverse_f32>:
 800c76c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c770:	ed2d 8b08 	vpush	{d8-d11}
 800c774:	b08d      	sub	sp, #52	; 0x34
 800c776:	468a      	mov	sl, r1
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	0889      	lsrs	r1, r1, #2
 800c77c:	9c00      	ldr	r4, [sp, #0]
 800c77e:	9103      	str	r1, [sp, #12]
 800c780:	460d      	mov	r5, r1
 800c782:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c786:	461f      	mov	r7, r3
 800c788:	46ab      	mov	fp, r5
 800c78a:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 800c78e:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 800c792:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800c796:	0125      	lsls	r5, r4, #4
 800c798:	00e4      	lsls	r4, r4, #3
 800c79a:	9402      	str	r4, [sp, #8]
 800c79c:	9501      	str	r5, [sp, #4]
 800c79e:	4606      	mov	r6, r0
 800c7a0:	4691      	mov	r9, r2
 800c7a2:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800c7a6:	9009      	str	r0, [sp, #36]	; 0x24
 800c7a8:	f8cd b010 	str.w	fp, [sp, #16]
 800c7ac:	f10c 0004 	add.w	r0, ip, #4
 800c7b0:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c7b4:	f8cd a008 	str.w	sl, [sp, #8]
 800c7b8:	f8dd a004 	ldr.w	sl, [sp, #4]
 800c7bc:	920a      	str	r2, [sp, #40]	; 0x28
 800c7be:	4430      	add	r0, r6
 800c7c0:	4632      	mov	r2, r6
 800c7c2:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800c7c6:	4647      	mov	r7, r8
 800c7c8:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800c7cc:	3604      	adds	r6, #4
 800c7ce:	464d      	mov	r5, r9
 800c7d0:	464c      	mov	r4, r9
 800c7d2:	edd2 4a01 	vldr	s9, [r2, #4]
 800c7d6:	ed10 4a01 	vldr	s8, [r0, #-4]
 800c7da:	ed16 6a01 	vldr	s12, [r6, #-4]
 800c7de:	edd1 6a00 	vldr	s13, [r1]
 800c7e2:	ed97 7a01 	vldr	s14, [r7, #4]
 800c7e6:	edd3 7a01 	vldr	s15, [r3, #4]
 800c7ea:	edd3 5a00 	vldr	s11, [r3]
 800c7ee:	ed91 5a01 	vldr	s10, [r1, #4]
 800c7f2:	ed99 3a00 	vldr	s6, [r9]
 800c7f6:	edd9 3a01 	vldr	s7, [r9, #4]
 800c7fa:	ee36 2a26 	vadd.f32	s4, s12, s13
 800c7fe:	ee74 2a25 	vadd.f32	s5, s8, s11
 800c802:	ee34 1a85 	vadd.f32	s2, s9, s10
 800c806:	ee77 1a27 	vadd.f32	s3, s14, s15
 800c80a:	ee32 8a22 	vadd.f32	s16, s4, s5
 800c80e:	ee71 0a21 	vadd.f32	s1, s2, s3
 800c812:	ee36 6a66 	vsub.f32	s12, s12, s13
 800c816:	ee74 5a65 	vsub.f32	s11, s8, s11
 800c81a:	ee34 5ac5 	vsub.f32	s10, s9, s10
 800c81e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c822:	ed06 8a01 	vstr	s16, [r6, #-4]
 800c826:	edc2 0a01 	vstr	s1, [r2, #4]
 800c82a:	ed94 4a00 	vldr	s8, [r4]
 800c82e:	edd5 6a00 	vldr	s13, [r5]
 800c832:	edd5 7a01 	vldr	s15, [r5, #4]
 800c836:	ee72 4a62 	vsub.f32	s9, s4, s5
 800c83a:	ee71 1a61 	vsub.f32	s3, s2, s3
 800c83e:	ee75 2a25 	vadd.f32	s5, s10, s11
 800c842:	ed94 1a01 	vldr	s2, [r4, #4]
 800c846:	ee36 2a47 	vsub.f32	s4, s12, s14
 800c84a:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c84e:	ee35 6a65 	vsub.f32	s12, s10, s11
 800c852:	ee62 0a04 	vmul.f32	s1, s4, s8
 800c856:	ee21 5a83 	vmul.f32	s10, s3, s6
 800c85a:	ee22 2a01 	vmul.f32	s4, s4, s2
 800c85e:	ee22 4a84 	vmul.f32	s8, s5, s8
 800c862:	ee22 1a81 	vmul.f32	s2, s5, s2
 800c866:	ee67 5a26 	vmul.f32	s11, s14, s13
 800c86a:	ee64 2a83 	vmul.f32	s5, s9, s6
 800c86e:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c872:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800c876:	ee26 6a27 	vmul.f32	s12, s12, s15
 800c87a:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800c87e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c882:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800c886:	ee34 4a02 	vadd.f32	s8, s8, s4
 800c88a:	ee72 3ae1 	vsub.f32	s7, s5, s3
 800c88e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c892:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800c896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c89a:	3208      	adds	r2, #8
 800c89c:	4542      	cmp	r2, r8
 800c89e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800c8a2:	f106 0608 	add.w	r6, r6, #8
 800c8a6:	ed87 5a01 	vstr	s10, [r7, #4]
 800c8aa:	44d1      	add	r9, sl
 800c8ac:	ed81 3a00 	vstr	s6, [r1]
 800c8b0:	ed81 4a01 	vstr	s8, [r1, #4]
 800c8b4:	445c      	add	r4, fp
 800c8b6:	ed83 7a00 	vstr	s14, [r3]
 800c8ba:	edc3 7a01 	vstr	s15, [r3, #4]
 800c8be:	4475      	add	r5, lr
 800c8c0:	f100 0008 	add.w	r0, r0, #8
 800c8c4:	f107 0708 	add.w	r7, r7, #8
 800c8c8:	f101 0108 	add.w	r1, r1, #8
 800c8cc:	f103 0308 	add.w	r3, r3, #8
 800c8d0:	f47f af7f 	bne.w	800c7d2 <arm_radix4_butterfly_inverse_f32+0x66>
 800c8d4:	9b00      	ldr	r3, [sp, #0]
 800c8d6:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800c8da:	f8dd b010 	ldr.w	fp, [sp, #16]
 800c8de:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c8e2:	920b      	str	r2, [sp, #44]	; 0x2c
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	2a04      	cmp	r2, #4
 800c8ea:	9306      	str	r3, [sp, #24]
 800c8ec:	f240 80b9 	bls.w	800ca62 <arm_radix4_butterfly_inverse_f32+0x2f6>
 800c8f0:	9207      	str	r2, [sp, #28]
 800c8f2:	9806      	ldr	r0, [sp, #24]
 800c8f4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c8f6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c8f8:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	9308      	str	r3, [sp, #32]
 800c900:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800c904:	1e4a      	subs	r2, r1, #1
 800c906:	00db      	lsls	r3, r3, #3
 800c908:	9205      	str	r2, [sp, #20]
 800c90a:	9303      	str	r3, [sp, #12]
 800c90c:	010a      	lsls	r2, r1, #4
 800c90e:	0103      	lsls	r3, r0, #4
 800c910:	9204      	str	r2, [sp, #16]
 800c912:	9302      	str	r3, [sp, #8]
 800c914:	00c2      	lsls	r2, r0, #3
 800c916:	2300      	movs	r3, #0
 800c918:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800c91c:	9201      	str	r2, [sp, #4]
 800c91e:	46b8      	mov	r8, r7
 800c920:	46be      	mov	lr, r7
 800c922:	9300      	str	r3, [sp, #0]
 800c924:	9b04      	ldr	r3, [sp, #16]
 800c926:	ed97 1a00 	vldr	s2, [r7]
 800c92a:	edd7 1a01 	vldr	s3, [r7, #4]
 800c92e:	ed9e 2a00 	vldr	s4, [lr]
 800c932:	edde 2a01 	vldr	s5, [lr, #4]
 800c936:	ed98 3a00 	vldr	s6, [r8]
 800c93a:	edd8 3a01 	vldr	s7, [r8, #4]
 800c93e:	9d00      	ldr	r5, [sp, #0]
 800c940:	18f1      	adds	r1, r6, r3
 800c942:	eb09 0203 	add.w	r2, r9, r3
 800c946:	1d34      	adds	r4, r6, #4
 800c948:	464b      	mov	r3, r9
 800c94a:	4630      	mov	r0, r6
 800c94c:	ed90 4a01 	vldr	s8, [r0, #4]
 800c950:	ed14 6a01 	vldr	s12, [r4, #-4]
 800c954:	ed91 7a00 	vldr	s14, [r1]
 800c958:	edd2 7a00 	vldr	s15, [r2]
 800c95c:	ed93 5a01 	vldr	s10, [r3, #4]
 800c960:	edd1 4a01 	vldr	s9, [r1, #4]
 800c964:	edd2 5a01 	vldr	s11, [r2, #4]
 800c968:	edd3 6a00 	vldr	s13, [r3]
 800c96c:	ee76 0a07 	vadd.f32	s1, s12, s14
 800c970:	ee36 8aa7 	vadd.f32	s16, s13, s15
 800c974:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c978:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800c97c:	ee74 8a24 	vadd.f32	s17, s8, s9
 800c980:	ee74 7a64 	vsub.f32	s15, s8, s9
 800c984:	ee35 7a65 	vsub.f32	s14, s10, s11
 800c988:	ee35 4a25 	vadd.f32	s8, s10, s11
 800c98c:	ee70 4ac8 	vsub.f32	s9, s1, s16
 800c990:	ee76 5a47 	vsub.f32	s11, s12, s14
 800c994:	ee38 5ac4 	vsub.f32	s10, s17, s8
 800c998:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c99c:	ee37 6aa6 	vadd.f32	s12, s15, s13
 800c9a0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c9a4:	ee24 ba82 	vmul.f32	s22, s9, s4
 800c9a8:	ee65 aa22 	vmul.f32	s21, s10, s5
 800c9ac:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800c9b0:	ee25 aa81 	vmul.f32	s20, s11, s2
 800c9b4:	ee66 9a21 	vmul.f32	s19, s12, s3
 800c9b8:	ee27 9a03 	vmul.f32	s18, s14, s6
 800c9bc:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800c9c0:	ee25 5a02 	vmul.f32	s10, s10, s4
 800c9c4:	ee65 5aa1 	vmul.f32	s11, s11, s3
 800c9c8:	ee26 6a01 	vmul.f32	s12, s12, s2
 800c9cc:	ee27 7a23 	vmul.f32	s14, s14, s7
 800c9d0:	ee67 7a83 	vmul.f32	s15, s15, s6
 800c9d4:	ee70 0a88 	vadd.f32	s1, s1, s16
 800c9d8:	ee35 5a24 	vadd.f32	s10, s10, s9
 800c9dc:	ee38 4a84 	vadd.f32	s8, s17, s8
 800c9e0:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 800c9e4:	ee7a 4a69 	vsub.f32	s9, s20, s19
 800c9e8:	ee36 6a25 	vadd.f32	s12, s12, s11
 800c9ec:	ee79 6a66 	vsub.f32	s13, s18, s13
 800c9f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c9f4:	445d      	add	r5, fp
 800c9f6:	45aa      	cmp	sl, r5
 800c9f8:	ed44 0a01 	vstr	s1, [r4, #-4]
 800c9fc:	ed80 4a01 	vstr	s8, [r0, #4]
 800ca00:	4464      	add	r4, ip
 800ca02:	ed83 8a00 	vstr	s16, [r3]
 800ca06:	ed83 5a01 	vstr	s10, [r3, #4]
 800ca0a:	4460      	add	r0, ip
 800ca0c:	edc1 4a00 	vstr	s9, [r1]
 800ca10:	ed81 6a01 	vstr	s12, [r1, #4]
 800ca14:	4463      	add	r3, ip
 800ca16:	edc2 6a00 	vstr	s13, [r2]
 800ca1a:	edc2 7a01 	vstr	s15, [r2, #4]
 800ca1e:	4461      	add	r1, ip
 800ca20:	4462      	add	r2, ip
 800ca22:	d893      	bhi.n	800c94c <arm_radix4_butterfly_inverse_f32+0x1e0>
 800ca24:	9a01      	ldr	r2, [sp, #4]
 800ca26:	9b00      	ldr	r3, [sp, #0]
 800ca28:	4417      	add	r7, r2
 800ca2a:	9a02      	ldr	r2, [sp, #8]
 800ca2c:	4496      	add	lr, r2
 800ca2e:	9a03      	ldr	r2, [sp, #12]
 800ca30:	4490      	add	r8, r2
 800ca32:	9a05      	ldr	r2, [sp, #20]
 800ca34:	3301      	adds	r3, #1
 800ca36:	4293      	cmp	r3, r2
 800ca38:	9300      	str	r3, [sp, #0]
 800ca3a:	f106 0608 	add.w	r6, r6, #8
 800ca3e:	f109 0908 	add.w	r9, r9, #8
 800ca42:	f67f af6f 	bls.w	800c924 <arm_radix4_butterfly_inverse_f32+0x1b8>
 800ca46:	9b06      	ldr	r3, [sp, #24]
 800ca48:	9a07      	ldr	r2, [sp, #28]
 800ca4a:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ca4e:	0892      	lsrs	r2, r2, #2
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	b29b      	uxth	r3, r3
 800ca54:	2a04      	cmp	r2, #4
 800ca56:	9207      	str	r2, [sp, #28]
 800ca58:	9306      	str	r3, [sp, #24]
 800ca5a:	d902      	bls.n	800ca62 <arm_radix4_butterfly_inverse_f32+0x2f6>
 800ca5c:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800ca60:	e747      	b.n	800c8f2 <arm_radix4_butterfly_inverse_f32+0x186>
 800ca62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca66:	3320      	adds	r3, #32
 800ca68:	ed53 4a04 	vldr	s9, [r3, #-16]
 800ca6c:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800ca70:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800ca74:	ed53 5a01 	vldr	s11, [r3, #-4]
 800ca78:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800ca7c:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800ca80:	ed53 7a02 	vldr	s15, [r3, #-8]
 800ca84:	ed13 7a03 	vldr	s14, [r3, #-12]
 800ca88:	ee34 3a24 	vadd.f32	s6, s8, s9
 800ca8c:	ee76 3a27 	vadd.f32	s7, s12, s15
 800ca90:	ee34 4a64 	vsub.f32	s8, s8, s9
 800ca94:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ca98:	ee75 4a65 	vsub.f32	s9, s10, s11
 800ca9c:	ee35 6a25 	vadd.f32	s12, s10, s11
 800caa0:	ee76 5a87 	vadd.f32	s11, s13, s14
 800caa4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800caa8:	ee73 2a23 	vadd.f32	s5, s6, s7
 800caac:	ee74 6a24 	vadd.f32	s13, s8, s9
 800cab0:	ee37 5a27 	vadd.f32	s10, s14, s15
 800cab4:	ee73 3a63 	vsub.f32	s7, s6, s7
 800cab8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cabc:	ee34 3a64 	vsub.f32	s6, s8, s9
 800cac0:	ee75 4a86 	vadd.f32	s9, s11, s12
 800cac4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800cac8:	ee62 2a80 	vmul.f32	s5, s5, s0
 800cacc:	ee26 7a00 	vmul.f32	s14, s12, s0
 800cad0:	ee63 5a80 	vmul.f32	s11, s7, s0
 800cad4:	ee23 4a00 	vmul.f32	s8, s6, s0
 800cad8:	ee66 6a80 	vmul.f32	s13, s13, s0
 800cadc:	ee64 4a80 	vmul.f32	s9, s9, s0
 800cae0:	ee25 6a00 	vmul.f32	s12, s10, s0
 800cae4:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cae8:	3a01      	subs	r2, #1
 800caea:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800caee:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 800caf2:	ed03 4a04 	vstr	s8, [r3, #-16]
 800caf6:	ed43 6a02 	vstr	s13, [r3, #-8]
 800cafa:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 800cafe:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800cb02:	ed03 6a03 	vstr	s12, [r3, #-12]
 800cb06:	ed43 7a01 	vstr	s15, [r3, #-4]
 800cb0a:	f103 0320 	add.w	r3, r3, #32
 800cb0e:	d1ab      	bne.n	800ca68 <arm_radix4_butterfly_inverse_f32+0x2fc>
 800cb10:	b00d      	add	sp, #52	; 0x34
 800cb12:	ecbd 8b08 	vpop	{d8-d11}
 800cb16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb1a:	bf00      	nop

0800cb1c <arm_cfft_radix4_f32>:
 800cb1c:	b570      	push	{r4, r5, r6, lr}
 800cb1e:	7883      	ldrb	r3, [r0, #2]
 800cb20:	4604      	mov	r4, r0
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	460d      	mov	r5, r1
 800cb26:	4608      	mov	r0, r1
 800cb28:	6862      	ldr	r2, [r4, #4]
 800cb2a:	8821      	ldrh	r1, [r4, #0]
 800cb2c:	89a3      	ldrh	r3, [r4, #12]
 800cb2e:	d005      	beq.n	800cb3c <arm_cfft_radix4_f32+0x20>
 800cb30:	f7ff fc52 	bl	800c3d8 <arm_radix4_butterfly_f32>
 800cb34:	78e3      	ldrb	r3, [r4, #3]
 800cb36:	2b01      	cmp	r3, #1
 800cb38:	d007      	beq.n	800cb4a <arm_cfft_radix4_f32+0x2e>
 800cb3a:	bd70      	pop	{r4, r5, r6, pc}
 800cb3c:	ed94 0a04 	vldr	s0, [r4, #16]
 800cb40:	f7ff fe14 	bl	800c76c <arm_radix4_butterfly_inverse_f32>
 800cb44:	78e3      	ldrb	r3, [r4, #3]
 800cb46:	2b01      	cmp	r3, #1
 800cb48:	d1f7      	bne.n	800cb3a <arm_cfft_radix4_f32+0x1e>
 800cb4a:	4628      	mov	r0, r5
 800cb4c:	8821      	ldrh	r1, [r4, #0]
 800cb4e:	89e2      	ldrh	r2, [r4, #14]
 800cb50:	68a3      	ldr	r3, [r4, #8]
 800cb52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cb56:	f000 b8e9 	b.w	800cd2c <arm_bitreversal_f32>
 800cb5a:	bf00      	nop

0800cb5c <arm_cmplx_mag_f32>:
 800cb5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb60:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800cb64:	b084      	sub	sp, #16
 800cb66:	d07f      	beq.n	800cc68 <arm_cmplx_mag_f32+0x10c>
 800cb68:	2700      	movs	r7, #0
 800cb6a:	f100 0420 	add.w	r4, r0, #32
 800cb6e:	f101 0510 	add.w	r5, r1, #16
 800cb72:	4646      	mov	r6, r8
 800cb74:	e05a      	b.n	800cc2c <arm_cmplx_mag_f32+0xd0>
 800cb76:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cb7a:	eeb4 0a40 	vcmp.f32	s0, s0
 800cb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb82:	f040 80a4 	bne.w	800ccce <arm_cmplx_mag_f32+0x172>
 800cb86:	ed05 0a04 	vstr	s0, [r5, #-16]
 800cb8a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800cb8e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800cb92:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cb96:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cb9a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cb9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cba6:	f2c0 808f 	blt.w	800ccc8 <arm_cmplx_mag_f32+0x16c>
 800cbaa:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cbae:	eeb4 0a40 	vcmp.f32	s0, s0
 800cbb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb6:	f040 80af 	bne.w	800cd18 <arm_cmplx_mag_f32+0x1bc>
 800cbba:	ed05 0a03 	vstr	s0, [r5, #-12]
 800cbbe:	ed54 7a04 	vldr	s15, [r4, #-16]
 800cbc2:	ed14 0a03 	vldr	s0, [r4, #-12]
 800cbc6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cbca:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cbce:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cbd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cbd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbda:	db72      	blt.n	800ccc2 <arm_cmplx_mag_f32+0x166>
 800cbdc:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cbe0:	eeb4 0a40 	vcmp.f32	s0, s0
 800cbe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe8:	f040 808c 	bne.w	800cd04 <arm_cmplx_mag_f32+0x1a8>
 800cbec:	ed05 0a02 	vstr	s0, [r5, #-8]
 800cbf0:	ed54 7a02 	vldr	s15, [r4, #-8]
 800cbf4:	ed14 0a01 	vldr	s0, [r4, #-4]
 800cbf8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cbfc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cc00:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0c:	db20      	blt.n	800cc50 <arm_cmplx_mag_f32+0xf4>
 800cc0e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cc12:	eeb4 0a40 	vcmp.f32	s0, s0
 800cc16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc1a:	d169      	bne.n	800ccf0 <arm_cmplx_mag_f32+0x194>
 800cc1c:	3e01      	subs	r6, #1
 800cc1e:	ed05 0a01 	vstr	s0, [r5, #-4]
 800cc22:	f104 0420 	add.w	r4, r4, #32
 800cc26:	f105 0510 	add.w	r5, r5, #16
 800cc2a:	d019      	beq.n	800cc60 <arm_cmplx_mag_f32+0x104>
 800cc2c:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800cc30:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800cc34:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cc38:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cc3c:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cc40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc48:	da95      	bge.n	800cb76 <arm_cmplx_mag_f32+0x1a>
 800cc4a:	f845 7c10 	str.w	r7, [r5, #-16]
 800cc4e:	e79c      	b.n	800cb8a <arm_cmplx_mag_f32+0x2e>
 800cc50:	3e01      	subs	r6, #1
 800cc52:	f845 7c04 	str.w	r7, [r5, #-4]
 800cc56:	f104 0420 	add.w	r4, r4, #32
 800cc5a:	f105 0510 	add.w	r5, r5, #16
 800cc5e:	d1e5      	bne.n	800cc2c <arm_cmplx_mag_f32+0xd0>
 800cc60:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800cc64:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800cc68:	f012 0503 	ands.w	r5, r2, #3
 800cc6c:	d026      	beq.n	800ccbc <arm_cmplx_mag_f32+0x160>
 800cc6e:	2600      	movs	r6, #0
 800cc70:	f100 0408 	add.w	r4, r0, #8
 800cc74:	e00c      	b.n	800cc90 <arm_cmplx_mag_f32+0x134>
 800cc76:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800cc7a:	eeb4 0a40 	vcmp.f32	s0, s0
 800cc7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc82:	d12e      	bne.n	800cce2 <arm_cmplx_mag_f32+0x186>
 800cc84:	3d01      	subs	r5, #1
 800cc86:	ed01 0a01 	vstr	s0, [r1, #-4]
 800cc8a:	f104 0408 	add.w	r4, r4, #8
 800cc8e:	d015      	beq.n	800ccbc <arm_cmplx_mag_f32+0x160>
 800cc90:	ed54 7a02 	vldr	s15, [r4, #-8]
 800cc94:	ed14 0a01 	vldr	s0, [r4, #-4]
 800cc98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800cc9c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cca0:	3104      	adds	r1, #4
 800cca2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800cca6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ccaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccae:	dae2      	bge.n	800cc76 <arm_cmplx_mag_f32+0x11a>
 800ccb0:	3d01      	subs	r5, #1
 800ccb2:	f841 6c04 	str.w	r6, [r1, #-4]
 800ccb6:	f104 0408 	add.w	r4, r4, #8
 800ccba:	d1e9      	bne.n	800cc90 <arm_cmplx_mag_f32+0x134>
 800ccbc:	b004      	add	sp, #16
 800ccbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccc2:	f845 7c08 	str.w	r7, [r5, #-8]
 800ccc6:	e793      	b.n	800cbf0 <arm_cmplx_mag_f32+0x94>
 800ccc8:	f845 7c0c 	str.w	r7, [r5, #-12]
 800cccc:	e777      	b.n	800cbbe <arm_cmplx_mag_f32+0x62>
 800ccce:	eeb0 0a67 	vmov.f32	s0, s15
 800ccd2:	9203      	str	r2, [sp, #12]
 800ccd4:	9102      	str	r1, [sp, #8]
 800ccd6:	9001      	str	r0, [sp, #4]
 800ccd8:	f001 fe48 	bl	800e96c <sqrtf>
 800ccdc:	a801      	add	r0, sp, #4
 800ccde:	c807      	ldmia	r0, {r0, r1, r2}
 800cce0:	e751      	b.n	800cb86 <arm_cmplx_mag_f32+0x2a>
 800cce2:	eeb0 0a67 	vmov.f32	s0, s15
 800cce6:	9101      	str	r1, [sp, #4]
 800cce8:	f001 fe40 	bl	800e96c <sqrtf>
 800ccec:	9901      	ldr	r1, [sp, #4]
 800ccee:	e7c9      	b.n	800cc84 <arm_cmplx_mag_f32+0x128>
 800ccf0:	eeb0 0a67 	vmov.f32	s0, s15
 800ccf4:	9203      	str	r2, [sp, #12]
 800ccf6:	9102      	str	r1, [sp, #8]
 800ccf8:	9001      	str	r0, [sp, #4]
 800ccfa:	f001 fe37 	bl	800e96c <sqrtf>
 800ccfe:	a801      	add	r0, sp, #4
 800cd00:	c807      	ldmia	r0, {r0, r1, r2}
 800cd02:	e78b      	b.n	800cc1c <arm_cmplx_mag_f32+0xc0>
 800cd04:	eeb0 0a67 	vmov.f32	s0, s15
 800cd08:	9203      	str	r2, [sp, #12]
 800cd0a:	9102      	str	r1, [sp, #8]
 800cd0c:	9001      	str	r0, [sp, #4]
 800cd0e:	f001 fe2d 	bl	800e96c <sqrtf>
 800cd12:	a801      	add	r0, sp, #4
 800cd14:	c807      	ldmia	r0, {r0, r1, r2}
 800cd16:	e769      	b.n	800cbec <arm_cmplx_mag_f32+0x90>
 800cd18:	eeb0 0a67 	vmov.f32	s0, s15
 800cd1c:	9203      	str	r2, [sp, #12]
 800cd1e:	9102      	str	r1, [sp, #8]
 800cd20:	9001      	str	r0, [sp, #4]
 800cd22:	f001 fe23 	bl	800e96c <sqrtf>
 800cd26:	a801      	add	r0, sp, #4
 800cd28:	c807      	ldmia	r0, {r0, r1, r2}
 800cd2a:	e746      	b.n	800cbba <arm_cmplx_mag_f32+0x5e>

0800cd2c <arm_bitreversal_f32>:
 800cd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd30:	b085      	sub	sp, #20
 800cd32:	0849      	lsrs	r1, r1, #1
 800cd34:	0052      	lsls	r2, r2, #1
 800cd36:	2400      	movs	r4, #0
 800cd38:	9203      	str	r2, [sp, #12]
 800cd3a:	1e8a      	subs	r2, r1, #2
 800cd3c:	9101      	str	r1, [sp, #4]
 800cd3e:	f101 0c01 	add.w	ip, r1, #1
 800cd42:	9202      	str	r2, [sp, #8]
 800cd44:	4621      	mov	r1, r4
 800cd46:	4622      	mov	r2, r4
 800cd48:	9d01      	ldr	r5, [sp, #4]
 800cd4a:	3101      	adds	r1, #1
 800cd4c:	442a      	add	r2, r5
 800cd4e:	00c9      	lsls	r1, r1, #3
 800cd50:	00d2      	lsls	r2, r2, #3
 800cd52:	1846      	adds	r6, r0, r1
 800cd54:	1885      	adds	r5, r0, r2
 800cd56:	3104      	adds	r1, #4
 800cd58:	3204      	adds	r2, #4
 800cd5a:	6837      	ldr	r7, [r6, #0]
 800cd5c:	f8d5 e000 	ldr.w	lr, [r5]
 800cd60:	f8c6 e000 	str.w	lr, [r6]
 800cd64:	4401      	add	r1, r0
 800cd66:	4402      	add	r2, r0
 800cd68:	602f      	str	r7, [r5, #0]
 800cd6a:	3402      	adds	r4, #2
 800cd6c:	680e      	ldr	r6, [r1, #0]
 800cd6e:	f8d2 9000 	ldr.w	r9, [r2]
 800cd72:	f8c1 9000 	str.w	r9, [r1]
 800cd76:	b2a4      	uxth	r4, r4
 800cd78:	6016      	str	r6, [r2, #0]
 800cd7a:	eb04 050c 	add.w	r5, r4, ip
 800cd7e:	881a      	ldrh	r2, [r3, #0]
 800cd80:	00ed      	lsls	r5, r5, #3
 800cd82:	eb00 0e05 	add.w	lr, r0, r5
 800cd86:	3504      	adds	r5, #4
 800cd88:	9500      	str	r5, [sp, #0]
 800cd8a:	eb0c 0102 	add.w	r1, ip, r2
 800cd8e:	9d02      	ldr	r5, [sp, #8]
 800cd90:	00c9      	lsls	r1, r1, #3
 800cd92:	00e7      	lsls	r7, r4, #3
 800cd94:	00d6      	lsls	r6, r2, #3
 800cd96:	f101 0b04 	add.w	fp, r1, #4
 800cd9a:	eb00 0901 	add.w	r9, r0, r1
 800cd9e:	42ac      	cmp	r4, r5
 800cda0:	9903      	ldr	r1, [sp, #12]
 800cda2:	9d00      	ldr	r5, [sp, #0]
 800cda4:	eb00 0807 	add.w	r8, r0, r7
 800cda8:	eb00 0a06 	add.w	sl, r0, r6
 800cdac:	f107 0704 	add.w	r7, r7, #4
 800cdb0:	f106 0604 	add.w	r6, r6, #4
 800cdb4:	440b      	add	r3, r1
 800cdb6:	4407      	add	r7, r0
 800cdb8:	4406      	add	r6, r0
 800cdba:	4621      	mov	r1, r4
 800cdbc:	4405      	add	r5, r0
 800cdbe:	4483      	add	fp, r0
 800cdc0:	d820      	bhi.n	800ce04 <arm_bitreversal_f32+0xd8>
 800cdc2:	42a2      	cmp	r2, r4
 800cdc4:	d9c0      	bls.n	800cd48 <arm_bitreversal_f32+0x1c>
 800cdc6:	edd8 7a00 	vldr	s15, [r8]
 800cdca:	ed9a 7a00 	vldr	s14, [sl]
 800cdce:	ed88 7a00 	vstr	s14, [r8]
 800cdd2:	edca 7a00 	vstr	s15, [sl]
 800cdd6:	f8d7 8000 	ldr.w	r8, [r7]
 800cdda:	f8d6 a000 	ldr.w	sl, [r6]
 800cdde:	f8c7 a000 	str.w	sl, [r7]
 800cde2:	f8c6 8000 	str.w	r8, [r6]
 800cde6:	f8de 6000 	ldr.w	r6, [lr]
 800cdea:	f8d9 7000 	ldr.w	r7, [r9]
 800cdee:	f8ce 7000 	str.w	r7, [lr]
 800cdf2:	f8c9 6000 	str.w	r6, [r9]
 800cdf6:	682e      	ldr	r6, [r5, #0]
 800cdf8:	f8db 7000 	ldr.w	r7, [fp]
 800cdfc:	602f      	str	r7, [r5, #0]
 800cdfe:	f8cb 6000 	str.w	r6, [fp]
 800ce02:	e7a1      	b.n	800cd48 <arm_bitreversal_f32+0x1c>
 800ce04:	b005      	add	sp, #20
 800ce06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce0a:	bf00      	nop

0800ce0c <__errno>:
 800ce0c:	4b01      	ldr	r3, [pc, #4]	; (800ce14 <__errno+0x8>)
 800ce0e:	6818      	ldr	r0, [r3, #0]
 800ce10:	4770      	bx	lr
 800ce12:	bf00      	nop
 800ce14:	20000048 	.word	0x20000048

0800ce18 <__libc_init_array>:
 800ce18:	b570      	push	{r4, r5, r6, lr}
 800ce1a:	4e0d      	ldr	r6, [pc, #52]	; (800ce50 <__libc_init_array+0x38>)
 800ce1c:	4c0d      	ldr	r4, [pc, #52]	; (800ce54 <__libc_init_array+0x3c>)
 800ce1e:	1ba4      	subs	r4, r4, r6
 800ce20:	10a4      	asrs	r4, r4, #2
 800ce22:	2500      	movs	r5, #0
 800ce24:	42a5      	cmp	r5, r4
 800ce26:	d109      	bne.n	800ce3c <__libc_init_array+0x24>
 800ce28:	4e0b      	ldr	r6, [pc, #44]	; (800ce58 <__libc_init_array+0x40>)
 800ce2a:	4c0c      	ldr	r4, [pc, #48]	; (800ce5c <__libc_init_array+0x44>)
 800ce2c:	f001 fdf4 	bl	800ea18 <_init>
 800ce30:	1ba4      	subs	r4, r4, r6
 800ce32:	10a4      	asrs	r4, r4, #2
 800ce34:	2500      	movs	r5, #0
 800ce36:	42a5      	cmp	r5, r4
 800ce38:	d105      	bne.n	800ce46 <__libc_init_array+0x2e>
 800ce3a:	bd70      	pop	{r4, r5, r6, pc}
 800ce3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ce40:	4798      	blx	r3
 800ce42:	3501      	adds	r5, #1
 800ce44:	e7ee      	b.n	800ce24 <__libc_init_array+0xc>
 800ce46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ce4a:	4798      	blx	r3
 800ce4c:	3501      	adds	r5, #1
 800ce4e:	e7f2      	b.n	800ce36 <__libc_init_array+0x1e>
 800ce50:	08017508 	.word	0x08017508
 800ce54:	08017508 	.word	0x08017508
 800ce58:	08017508 	.word	0x08017508
 800ce5c:	0801750c 	.word	0x0801750c

0800ce60 <malloc>:
 800ce60:	4b02      	ldr	r3, [pc, #8]	; (800ce6c <malloc+0xc>)
 800ce62:	4601      	mov	r1, r0
 800ce64:	6818      	ldr	r0, [r3, #0]
 800ce66:	f000 b86d 	b.w	800cf44 <_malloc_r>
 800ce6a:	bf00      	nop
 800ce6c:	20000048 	.word	0x20000048

0800ce70 <free>:
 800ce70:	4b02      	ldr	r3, [pc, #8]	; (800ce7c <free+0xc>)
 800ce72:	4601      	mov	r1, r0
 800ce74:	6818      	ldr	r0, [r3, #0]
 800ce76:	f000 b817 	b.w	800cea8 <_free_r>
 800ce7a:	bf00      	nop
 800ce7c:	20000048 	.word	0x20000048

0800ce80 <memcpy>:
 800ce80:	b510      	push	{r4, lr}
 800ce82:	1e43      	subs	r3, r0, #1
 800ce84:	440a      	add	r2, r1
 800ce86:	4291      	cmp	r1, r2
 800ce88:	d100      	bne.n	800ce8c <memcpy+0xc>
 800ce8a:	bd10      	pop	{r4, pc}
 800ce8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce94:	e7f7      	b.n	800ce86 <memcpy+0x6>

0800ce96 <memset>:
 800ce96:	4402      	add	r2, r0
 800ce98:	4603      	mov	r3, r0
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d100      	bne.n	800cea0 <memset+0xa>
 800ce9e:	4770      	bx	lr
 800cea0:	f803 1b01 	strb.w	r1, [r3], #1
 800cea4:	e7f9      	b.n	800ce9a <memset+0x4>
	...

0800cea8 <_free_r>:
 800cea8:	b538      	push	{r3, r4, r5, lr}
 800ceaa:	4605      	mov	r5, r0
 800ceac:	2900      	cmp	r1, #0
 800ceae:	d045      	beq.n	800cf3c <_free_r+0x94>
 800ceb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ceb4:	1f0c      	subs	r4, r1, #4
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	bfb8      	it	lt
 800ceba:	18e4      	addlt	r4, r4, r3
 800cebc:	f001 fa4a 	bl	800e354 <__malloc_lock>
 800cec0:	4a1f      	ldr	r2, [pc, #124]	; (800cf40 <_free_r+0x98>)
 800cec2:	6813      	ldr	r3, [r2, #0]
 800cec4:	4610      	mov	r0, r2
 800cec6:	b933      	cbnz	r3, 800ced6 <_free_r+0x2e>
 800cec8:	6063      	str	r3, [r4, #4]
 800ceca:	6014      	str	r4, [r2, #0]
 800cecc:	4628      	mov	r0, r5
 800cece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ced2:	f001 ba40 	b.w	800e356 <__malloc_unlock>
 800ced6:	42a3      	cmp	r3, r4
 800ced8:	d90c      	bls.n	800cef4 <_free_r+0x4c>
 800ceda:	6821      	ldr	r1, [r4, #0]
 800cedc:	1862      	adds	r2, r4, r1
 800cede:	4293      	cmp	r3, r2
 800cee0:	bf04      	itt	eq
 800cee2:	681a      	ldreq	r2, [r3, #0]
 800cee4:	685b      	ldreq	r3, [r3, #4]
 800cee6:	6063      	str	r3, [r4, #4]
 800cee8:	bf04      	itt	eq
 800ceea:	1852      	addeq	r2, r2, r1
 800ceec:	6022      	streq	r2, [r4, #0]
 800ceee:	6004      	str	r4, [r0, #0]
 800cef0:	e7ec      	b.n	800cecc <_free_r+0x24>
 800cef2:	4613      	mov	r3, r2
 800cef4:	685a      	ldr	r2, [r3, #4]
 800cef6:	b10a      	cbz	r2, 800cefc <_free_r+0x54>
 800cef8:	42a2      	cmp	r2, r4
 800cefa:	d9fa      	bls.n	800cef2 <_free_r+0x4a>
 800cefc:	6819      	ldr	r1, [r3, #0]
 800cefe:	1858      	adds	r0, r3, r1
 800cf00:	42a0      	cmp	r0, r4
 800cf02:	d10b      	bne.n	800cf1c <_free_r+0x74>
 800cf04:	6820      	ldr	r0, [r4, #0]
 800cf06:	4401      	add	r1, r0
 800cf08:	1858      	adds	r0, r3, r1
 800cf0a:	4282      	cmp	r2, r0
 800cf0c:	6019      	str	r1, [r3, #0]
 800cf0e:	d1dd      	bne.n	800cecc <_free_r+0x24>
 800cf10:	6810      	ldr	r0, [r2, #0]
 800cf12:	6852      	ldr	r2, [r2, #4]
 800cf14:	605a      	str	r2, [r3, #4]
 800cf16:	4401      	add	r1, r0
 800cf18:	6019      	str	r1, [r3, #0]
 800cf1a:	e7d7      	b.n	800cecc <_free_r+0x24>
 800cf1c:	d902      	bls.n	800cf24 <_free_r+0x7c>
 800cf1e:	230c      	movs	r3, #12
 800cf20:	602b      	str	r3, [r5, #0]
 800cf22:	e7d3      	b.n	800cecc <_free_r+0x24>
 800cf24:	6820      	ldr	r0, [r4, #0]
 800cf26:	1821      	adds	r1, r4, r0
 800cf28:	428a      	cmp	r2, r1
 800cf2a:	bf04      	itt	eq
 800cf2c:	6811      	ldreq	r1, [r2, #0]
 800cf2e:	6852      	ldreq	r2, [r2, #4]
 800cf30:	6062      	str	r2, [r4, #4]
 800cf32:	bf04      	itt	eq
 800cf34:	1809      	addeq	r1, r1, r0
 800cf36:	6021      	streq	r1, [r4, #0]
 800cf38:	605c      	str	r4, [r3, #4]
 800cf3a:	e7c7      	b.n	800cecc <_free_r+0x24>
 800cf3c:	bd38      	pop	{r3, r4, r5, pc}
 800cf3e:	bf00      	nop
 800cf40:	20000274 	.word	0x20000274

0800cf44 <_malloc_r>:
 800cf44:	b570      	push	{r4, r5, r6, lr}
 800cf46:	1ccd      	adds	r5, r1, #3
 800cf48:	f025 0503 	bic.w	r5, r5, #3
 800cf4c:	3508      	adds	r5, #8
 800cf4e:	2d0c      	cmp	r5, #12
 800cf50:	bf38      	it	cc
 800cf52:	250c      	movcc	r5, #12
 800cf54:	2d00      	cmp	r5, #0
 800cf56:	4606      	mov	r6, r0
 800cf58:	db01      	blt.n	800cf5e <_malloc_r+0x1a>
 800cf5a:	42a9      	cmp	r1, r5
 800cf5c:	d903      	bls.n	800cf66 <_malloc_r+0x22>
 800cf5e:	230c      	movs	r3, #12
 800cf60:	6033      	str	r3, [r6, #0]
 800cf62:	2000      	movs	r0, #0
 800cf64:	bd70      	pop	{r4, r5, r6, pc}
 800cf66:	f001 f9f5 	bl	800e354 <__malloc_lock>
 800cf6a:	4a21      	ldr	r2, [pc, #132]	; (800cff0 <_malloc_r+0xac>)
 800cf6c:	6814      	ldr	r4, [r2, #0]
 800cf6e:	4621      	mov	r1, r4
 800cf70:	b991      	cbnz	r1, 800cf98 <_malloc_r+0x54>
 800cf72:	4c20      	ldr	r4, [pc, #128]	; (800cff4 <_malloc_r+0xb0>)
 800cf74:	6823      	ldr	r3, [r4, #0]
 800cf76:	b91b      	cbnz	r3, 800cf80 <_malloc_r+0x3c>
 800cf78:	4630      	mov	r0, r6
 800cf7a:	f000 fb87 	bl	800d68c <_sbrk_r>
 800cf7e:	6020      	str	r0, [r4, #0]
 800cf80:	4629      	mov	r1, r5
 800cf82:	4630      	mov	r0, r6
 800cf84:	f000 fb82 	bl	800d68c <_sbrk_r>
 800cf88:	1c43      	adds	r3, r0, #1
 800cf8a:	d124      	bne.n	800cfd6 <_malloc_r+0x92>
 800cf8c:	230c      	movs	r3, #12
 800cf8e:	6033      	str	r3, [r6, #0]
 800cf90:	4630      	mov	r0, r6
 800cf92:	f001 f9e0 	bl	800e356 <__malloc_unlock>
 800cf96:	e7e4      	b.n	800cf62 <_malloc_r+0x1e>
 800cf98:	680b      	ldr	r3, [r1, #0]
 800cf9a:	1b5b      	subs	r3, r3, r5
 800cf9c:	d418      	bmi.n	800cfd0 <_malloc_r+0x8c>
 800cf9e:	2b0b      	cmp	r3, #11
 800cfa0:	d90f      	bls.n	800cfc2 <_malloc_r+0x7e>
 800cfa2:	600b      	str	r3, [r1, #0]
 800cfa4:	50cd      	str	r5, [r1, r3]
 800cfa6:	18cc      	adds	r4, r1, r3
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	f001 f9d4 	bl	800e356 <__malloc_unlock>
 800cfae:	f104 000b 	add.w	r0, r4, #11
 800cfb2:	1d23      	adds	r3, r4, #4
 800cfb4:	f020 0007 	bic.w	r0, r0, #7
 800cfb8:	1ac3      	subs	r3, r0, r3
 800cfba:	d0d3      	beq.n	800cf64 <_malloc_r+0x20>
 800cfbc:	425a      	negs	r2, r3
 800cfbe:	50e2      	str	r2, [r4, r3]
 800cfc0:	e7d0      	b.n	800cf64 <_malloc_r+0x20>
 800cfc2:	428c      	cmp	r4, r1
 800cfc4:	684b      	ldr	r3, [r1, #4]
 800cfc6:	bf16      	itet	ne
 800cfc8:	6063      	strne	r3, [r4, #4]
 800cfca:	6013      	streq	r3, [r2, #0]
 800cfcc:	460c      	movne	r4, r1
 800cfce:	e7eb      	b.n	800cfa8 <_malloc_r+0x64>
 800cfd0:	460c      	mov	r4, r1
 800cfd2:	6849      	ldr	r1, [r1, #4]
 800cfd4:	e7cc      	b.n	800cf70 <_malloc_r+0x2c>
 800cfd6:	1cc4      	adds	r4, r0, #3
 800cfd8:	f024 0403 	bic.w	r4, r4, #3
 800cfdc:	42a0      	cmp	r0, r4
 800cfde:	d005      	beq.n	800cfec <_malloc_r+0xa8>
 800cfe0:	1a21      	subs	r1, r4, r0
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	f000 fb52 	bl	800d68c <_sbrk_r>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	d0cf      	beq.n	800cf8c <_malloc_r+0x48>
 800cfec:	6025      	str	r5, [r4, #0]
 800cfee:	e7db      	b.n	800cfa8 <_malloc_r+0x64>
 800cff0:	20000274 	.word	0x20000274
 800cff4:	20000278 	.word	0x20000278

0800cff8 <__cvt>:
 800cff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cffc:	ec55 4b10 	vmov	r4, r5, d0
 800d000:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d002:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d006:	2d00      	cmp	r5, #0
 800d008:	460e      	mov	r6, r1
 800d00a:	4691      	mov	r9, r2
 800d00c:	4619      	mov	r1, r3
 800d00e:	bfb8      	it	lt
 800d010:	4622      	movlt	r2, r4
 800d012:	462b      	mov	r3, r5
 800d014:	f027 0720 	bic.w	r7, r7, #32
 800d018:	bfbb      	ittet	lt
 800d01a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d01e:	461d      	movlt	r5, r3
 800d020:	2300      	movge	r3, #0
 800d022:	232d      	movlt	r3, #45	; 0x2d
 800d024:	bfb8      	it	lt
 800d026:	4614      	movlt	r4, r2
 800d028:	2f46      	cmp	r7, #70	; 0x46
 800d02a:	700b      	strb	r3, [r1, #0]
 800d02c:	d004      	beq.n	800d038 <__cvt+0x40>
 800d02e:	2f45      	cmp	r7, #69	; 0x45
 800d030:	d100      	bne.n	800d034 <__cvt+0x3c>
 800d032:	3601      	adds	r6, #1
 800d034:	2102      	movs	r1, #2
 800d036:	e000      	b.n	800d03a <__cvt+0x42>
 800d038:	2103      	movs	r1, #3
 800d03a:	ab03      	add	r3, sp, #12
 800d03c:	9301      	str	r3, [sp, #4]
 800d03e:	ab02      	add	r3, sp, #8
 800d040:	9300      	str	r3, [sp, #0]
 800d042:	4632      	mov	r2, r6
 800d044:	4653      	mov	r3, sl
 800d046:	ec45 4b10 	vmov	d0, r4, r5
 800d04a:	f000 fbbd 	bl	800d7c8 <_dtoa_r>
 800d04e:	2f47      	cmp	r7, #71	; 0x47
 800d050:	4680      	mov	r8, r0
 800d052:	d102      	bne.n	800d05a <__cvt+0x62>
 800d054:	f019 0f01 	tst.w	r9, #1
 800d058:	d026      	beq.n	800d0a8 <__cvt+0xb0>
 800d05a:	2f46      	cmp	r7, #70	; 0x46
 800d05c:	eb08 0906 	add.w	r9, r8, r6
 800d060:	d111      	bne.n	800d086 <__cvt+0x8e>
 800d062:	f898 3000 	ldrb.w	r3, [r8]
 800d066:	2b30      	cmp	r3, #48	; 0x30
 800d068:	d10a      	bne.n	800d080 <__cvt+0x88>
 800d06a:	2200      	movs	r2, #0
 800d06c:	2300      	movs	r3, #0
 800d06e:	4620      	mov	r0, r4
 800d070:	4629      	mov	r1, r5
 800d072:	f7f3 fcd5 	bl	8000a20 <__aeabi_dcmpeq>
 800d076:	b918      	cbnz	r0, 800d080 <__cvt+0x88>
 800d078:	f1c6 0601 	rsb	r6, r6, #1
 800d07c:	f8ca 6000 	str.w	r6, [sl]
 800d080:	f8da 3000 	ldr.w	r3, [sl]
 800d084:	4499      	add	r9, r3
 800d086:	2200      	movs	r2, #0
 800d088:	2300      	movs	r3, #0
 800d08a:	4620      	mov	r0, r4
 800d08c:	4629      	mov	r1, r5
 800d08e:	f7f3 fcc7 	bl	8000a20 <__aeabi_dcmpeq>
 800d092:	b938      	cbnz	r0, 800d0a4 <__cvt+0xac>
 800d094:	2230      	movs	r2, #48	; 0x30
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	454b      	cmp	r3, r9
 800d09a:	d205      	bcs.n	800d0a8 <__cvt+0xb0>
 800d09c:	1c59      	adds	r1, r3, #1
 800d09e:	9103      	str	r1, [sp, #12]
 800d0a0:	701a      	strb	r2, [r3, #0]
 800d0a2:	e7f8      	b.n	800d096 <__cvt+0x9e>
 800d0a4:	f8cd 900c 	str.w	r9, [sp, #12]
 800d0a8:	9b03      	ldr	r3, [sp, #12]
 800d0aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d0ac:	eba3 0308 	sub.w	r3, r3, r8
 800d0b0:	4640      	mov	r0, r8
 800d0b2:	6013      	str	r3, [r2, #0]
 800d0b4:	b004      	add	sp, #16
 800d0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d0ba <__exponent>:
 800d0ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0bc:	2900      	cmp	r1, #0
 800d0be:	4604      	mov	r4, r0
 800d0c0:	bfba      	itte	lt
 800d0c2:	4249      	neglt	r1, r1
 800d0c4:	232d      	movlt	r3, #45	; 0x2d
 800d0c6:	232b      	movge	r3, #43	; 0x2b
 800d0c8:	2909      	cmp	r1, #9
 800d0ca:	f804 2b02 	strb.w	r2, [r4], #2
 800d0ce:	7043      	strb	r3, [r0, #1]
 800d0d0:	dd20      	ble.n	800d114 <__exponent+0x5a>
 800d0d2:	f10d 0307 	add.w	r3, sp, #7
 800d0d6:	461f      	mov	r7, r3
 800d0d8:	260a      	movs	r6, #10
 800d0da:	fb91 f5f6 	sdiv	r5, r1, r6
 800d0de:	fb06 1115 	mls	r1, r6, r5, r1
 800d0e2:	3130      	adds	r1, #48	; 0x30
 800d0e4:	2d09      	cmp	r5, #9
 800d0e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0ea:	f103 32ff 	add.w	r2, r3, #4294967295
 800d0ee:	4629      	mov	r1, r5
 800d0f0:	dc09      	bgt.n	800d106 <__exponent+0x4c>
 800d0f2:	3130      	adds	r1, #48	; 0x30
 800d0f4:	3b02      	subs	r3, #2
 800d0f6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d0fa:	42bb      	cmp	r3, r7
 800d0fc:	4622      	mov	r2, r4
 800d0fe:	d304      	bcc.n	800d10a <__exponent+0x50>
 800d100:	1a10      	subs	r0, r2, r0
 800d102:	b003      	add	sp, #12
 800d104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d106:	4613      	mov	r3, r2
 800d108:	e7e7      	b.n	800d0da <__exponent+0x20>
 800d10a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d10e:	f804 2b01 	strb.w	r2, [r4], #1
 800d112:	e7f2      	b.n	800d0fa <__exponent+0x40>
 800d114:	2330      	movs	r3, #48	; 0x30
 800d116:	4419      	add	r1, r3
 800d118:	7083      	strb	r3, [r0, #2]
 800d11a:	1d02      	adds	r2, r0, #4
 800d11c:	70c1      	strb	r1, [r0, #3]
 800d11e:	e7ef      	b.n	800d100 <__exponent+0x46>

0800d120 <_printf_float>:
 800d120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d124:	b08d      	sub	sp, #52	; 0x34
 800d126:	460c      	mov	r4, r1
 800d128:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d12c:	4616      	mov	r6, r2
 800d12e:	461f      	mov	r7, r3
 800d130:	4605      	mov	r5, r0
 800d132:	f001 f901 	bl	800e338 <_localeconv_r>
 800d136:	6803      	ldr	r3, [r0, #0]
 800d138:	9304      	str	r3, [sp, #16]
 800d13a:	4618      	mov	r0, r3
 800d13c:	f7f3 f844 	bl	80001c8 <strlen>
 800d140:	2300      	movs	r3, #0
 800d142:	930a      	str	r3, [sp, #40]	; 0x28
 800d144:	f8d8 3000 	ldr.w	r3, [r8]
 800d148:	9005      	str	r0, [sp, #20]
 800d14a:	3307      	adds	r3, #7
 800d14c:	f023 0307 	bic.w	r3, r3, #7
 800d150:	f103 0208 	add.w	r2, r3, #8
 800d154:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d158:	f8d4 b000 	ldr.w	fp, [r4]
 800d15c:	f8c8 2000 	str.w	r2, [r8]
 800d160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d164:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d168:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d16c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d170:	9307      	str	r3, [sp, #28]
 800d172:	f8cd 8018 	str.w	r8, [sp, #24]
 800d176:	f04f 32ff 	mov.w	r2, #4294967295
 800d17a:	4ba7      	ldr	r3, [pc, #668]	; (800d418 <_printf_float+0x2f8>)
 800d17c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d180:	f7f3 fc80 	bl	8000a84 <__aeabi_dcmpun>
 800d184:	bb70      	cbnz	r0, 800d1e4 <_printf_float+0xc4>
 800d186:	f04f 32ff 	mov.w	r2, #4294967295
 800d18a:	4ba3      	ldr	r3, [pc, #652]	; (800d418 <_printf_float+0x2f8>)
 800d18c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d190:	f7f3 fc5a 	bl	8000a48 <__aeabi_dcmple>
 800d194:	bb30      	cbnz	r0, 800d1e4 <_printf_float+0xc4>
 800d196:	2200      	movs	r2, #0
 800d198:	2300      	movs	r3, #0
 800d19a:	4640      	mov	r0, r8
 800d19c:	4649      	mov	r1, r9
 800d19e:	f7f3 fc49 	bl	8000a34 <__aeabi_dcmplt>
 800d1a2:	b110      	cbz	r0, 800d1aa <_printf_float+0x8a>
 800d1a4:	232d      	movs	r3, #45	; 0x2d
 800d1a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d1aa:	4a9c      	ldr	r2, [pc, #624]	; (800d41c <_printf_float+0x2fc>)
 800d1ac:	4b9c      	ldr	r3, [pc, #624]	; (800d420 <_printf_float+0x300>)
 800d1ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d1b2:	bf8c      	ite	hi
 800d1b4:	4690      	movhi	r8, r2
 800d1b6:	4698      	movls	r8, r3
 800d1b8:	2303      	movs	r3, #3
 800d1ba:	f02b 0204 	bic.w	r2, fp, #4
 800d1be:	6123      	str	r3, [r4, #16]
 800d1c0:	6022      	str	r2, [r4, #0]
 800d1c2:	f04f 0900 	mov.w	r9, #0
 800d1c6:	9700      	str	r7, [sp, #0]
 800d1c8:	4633      	mov	r3, r6
 800d1ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800d1cc:	4621      	mov	r1, r4
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 f9e6 	bl	800d5a0 <_printf_common>
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	f040 808d 	bne.w	800d2f4 <_printf_float+0x1d4>
 800d1da:	f04f 30ff 	mov.w	r0, #4294967295
 800d1de:	b00d      	add	sp, #52	; 0x34
 800d1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e4:	4642      	mov	r2, r8
 800d1e6:	464b      	mov	r3, r9
 800d1e8:	4640      	mov	r0, r8
 800d1ea:	4649      	mov	r1, r9
 800d1ec:	f7f3 fc4a 	bl	8000a84 <__aeabi_dcmpun>
 800d1f0:	b110      	cbz	r0, 800d1f8 <_printf_float+0xd8>
 800d1f2:	4a8c      	ldr	r2, [pc, #560]	; (800d424 <_printf_float+0x304>)
 800d1f4:	4b8c      	ldr	r3, [pc, #560]	; (800d428 <_printf_float+0x308>)
 800d1f6:	e7da      	b.n	800d1ae <_printf_float+0x8e>
 800d1f8:	6861      	ldr	r1, [r4, #4]
 800d1fa:	1c4b      	adds	r3, r1, #1
 800d1fc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d200:	a80a      	add	r0, sp, #40	; 0x28
 800d202:	d13e      	bne.n	800d282 <_printf_float+0x162>
 800d204:	2306      	movs	r3, #6
 800d206:	6063      	str	r3, [r4, #4]
 800d208:	2300      	movs	r3, #0
 800d20a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d20e:	ab09      	add	r3, sp, #36	; 0x24
 800d210:	9300      	str	r3, [sp, #0]
 800d212:	ec49 8b10 	vmov	d0, r8, r9
 800d216:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d21a:	6022      	str	r2, [r4, #0]
 800d21c:	f8cd a004 	str.w	sl, [sp, #4]
 800d220:	6861      	ldr	r1, [r4, #4]
 800d222:	4628      	mov	r0, r5
 800d224:	f7ff fee8 	bl	800cff8 <__cvt>
 800d228:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d22c:	2b47      	cmp	r3, #71	; 0x47
 800d22e:	4680      	mov	r8, r0
 800d230:	d109      	bne.n	800d246 <_printf_float+0x126>
 800d232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d234:	1cd8      	adds	r0, r3, #3
 800d236:	db02      	blt.n	800d23e <_printf_float+0x11e>
 800d238:	6862      	ldr	r2, [r4, #4]
 800d23a:	4293      	cmp	r3, r2
 800d23c:	dd47      	ble.n	800d2ce <_printf_float+0x1ae>
 800d23e:	f1aa 0a02 	sub.w	sl, sl, #2
 800d242:	fa5f fa8a 	uxtb.w	sl, sl
 800d246:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d24a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d24c:	d824      	bhi.n	800d298 <_printf_float+0x178>
 800d24e:	3901      	subs	r1, #1
 800d250:	4652      	mov	r2, sl
 800d252:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d256:	9109      	str	r1, [sp, #36]	; 0x24
 800d258:	f7ff ff2f 	bl	800d0ba <__exponent>
 800d25c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d25e:	1813      	adds	r3, r2, r0
 800d260:	2a01      	cmp	r2, #1
 800d262:	4681      	mov	r9, r0
 800d264:	6123      	str	r3, [r4, #16]
 800d266:	dc02      	bgt.n	800d26e <_printf_float+0x14e>
 800d268:	6822      	ldr	r2, [r4, #0]
 800d26a:	07d1      	lsls	r1, r2, #31
 800d26c:	d501      	bpl.n	800d272 <_printf_float+0x152>
 800d26e:	3301      	adds	r3, #1
 800d270:	6123      	str	r3, [r4, #16]
 800d272:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d276:	2b00      	cmp	r3, #0
 800d278:	d0a5      	beq.n	800d1c6 <_printf_float+0xa6>
 800d27a:	232d      	movs	r3, #45	; 0x2d
 800d27c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d280:	e7a1      	b.n	800d1c6 <_printf_float+0xa6>
 800d282:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d286:	f000 8177 	beq.w	800d578 <_printf_float+0x458>
 800d28a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d28e:	d1bb      	bne.n	800d208 <_printf_float+0xe8>
 800d290:	2900      	cmp	r1, #0
 800d292:	d1b9      	bne.n	800d208 <_printf_float+0xe8>
 800d294:	2301      	movs	r3, #1
 800d296:	e7b6      	b.n	800d206 <_printf_float+0xe6>
 800d298:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d29c:	d119      	bne.n	800d2d2 <_printf_float+0x1b2>
 800d29e:	2900      	cmp	r1, #0
 800d2a0:	6863      	ldr	r3, [r4, #4]
 800d2a2:	dd0c      	ble.n	800d2be <_printf_float+0x19e>
 800d2a4:	6121      	str	r1, [r4, #16]
 800d2a6:	b913      	cbnz	r3, 800d2ae <_printf_float+0x18e>
 800d2a8:	6822      	ldr	r2, [r4, #0]
 800d2aa:	07d2      	lsls	r2, r2, #31
 800d2ac:	d502      	bpl.n	800d2b4 <_printf_float+0x194>
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	440b      	add	r3, r1
 800d2b2:	6123      	str	r3, [r4, #16]
 800d2b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2b6:	65a3      	str	r3, [r4, #88]	; 0x58
 800d2b8:	f04f 0900 	mov.w	r9, #0
 800d2bc:	e7d9      	b.n	800d272 <_printf_float+0x152>
 800d2be:	b913      	cbnz	r3, 800d2c6 <_printf_float+0x1a6>
 800d2c0:	6822      	ldr	r2, [r4, #0]
 800d2c2:	07d0      	lsls	r0, r2, #31
 800d2c4:	d501      	bpl.n	800d2ca <_printf_float+0x1aa>
 800d2c6:	3302      	adds	r3, #2
 800d2c8:	e7f3      	b.n	800d2b2 <_printf_float+0x192>
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e7f1      	b.n	800d2b2 <_printf_float+0x192>
 800d2ce:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d2d2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d2d6:	4293      	cmp	r3, r2
 800d2d8:	db05      	blt.n	800d2e6 <_printf_float+0x1c6>
 800d2da:	6822      	ldr	r2, [r4, #0]
 800d2dc:	6123      	str	r3, [r4, #16]
 800d2de:	07d1      	lsls	r1, r2, #31
 800d2e0:	d5e8      	bpl.n	800d2b4 <_printf_float+0x194>
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	e7e5      	b.n	800d2b2 <_printf_float+0x192>
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	bfd4      	ite	le
 800d2ea:	f1c3 0302 	rsble	r3, r3, #2
 800d2ee:	2301      	movgt	r3, #1
 800d2f0:	4413      	add	r3, r2
 800d2f2:	e7de      	b.n	800d2b2 <_printf_float+0x192>
 800d2f4:	6823      	ldr	r3, [r4, #0]
 800d2f6:	055a      	lsls	r2, r3, #21
 800d2f8:	d407      	bmi.n	800d30a <_printf_float+0x1ea>
 800d2fa:	6923      	ldr	r3, [r4, #16]
 800d2fc:	4642      	mov	r2, r8
 800d2fe:	4631      	mov	r1, r6
 800d300:	4628      	mov	r0, r5
 800d302:	47b8      	blx	r7
 800d304:	3001      	adds	r0, #1
 800d306:	d12b      	bne.n	800d360 <_printf_float+0x240>
 800d308:	e767      	b.n	800d1da <_printf_float+0xba>
 800d30a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d30e:	f240 80dc 	bls.w	800d4ca <_printf_float+0x3aa>
 800d312:	2200      	movs	r2, #0
 800d314:	2300      	movs	r3, #0
 800d316:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d31a:	f7f3 fb81 	bl	8000a20 <__aeabi_dcmpeq>
 800d31e:	2800      	cmp	r0, #0
 800d320:	d033      	beq.n	800d38a <_printf_float+0x26a>
 800d322:	2301      	movs	r3, #1
 800d324:	4a41      	ldr	r2, [pc, #260]	; (800d42c <_printf_float+0x30c>)
 800d326:	4631      	mov	r1, r6
 800d328:	4628      	mov	r0, r5
 800d32a:	47b8      	blx	r7
 800d32c:	3001      	adds	r0, #1
 800d32e:	f43f af54 	beq.w	800d1da <_printf_float+0xba>
 800d332:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d336:	429a      	cmp	r2, r3
 800d338:	db02      	blt.n	800d340 <_printf_float+0x220>
 800d33a:	6823      	ldr	r3, [r4, #0]
 800d33c:	07d8      	lsls	r0, r3, #31
 800d33e:	d50f      	bpl.n	800d360 <_printf_float+0x240>
 800d340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d344:	4631      	mov	r1, r6
 800d346:	4628      	mov	r0, r5
 800d348:	47b8      	blx	r7
 800d34a:	3001      	adds	r0, #1
 800d34c:	f43f af45 	beq.w	800d1da <_printf_float+0xba>
 800d350:	f04f 0800 	mov.w	r8, #0
 800d354:	f104 091a 	add.w	r9, r4, #26
 800d358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d35a:	3b01      	subs	r3, #1
 800d35c:	4543      	cmp	r3, r8
 800d35e:	dc09      	bgt.n	800d374 <_printf_float+0x254>
 800d360:	6823      	ldr	r3, [r4, #0]
 800d362:	079b      	lsls	r3, r3, #30
 800d364:	f100 8103 	bmi.w	800d56e <_printf_float+0x44e>
 800d368:	68e0      	ldr	r0, [r4, #12]
 800d36a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d36c:	4298      	cmp	r0, r3
 800d36e:	bfb8      	it	lt
 800d370:	4618      	movlt	r0, r3
 800d372:	e734      	b.n	800d1de <_printf_float+0xbe>
 800d374:	2301      	movs	r3, #1
 800d376:	464a      	mov	r2, r9
 800d378:	4631      	mov	r1, r6
 800d37a:	4628      	mov	r0, r5
 800d37c:	47b8      	blx	r7
 800d37e:	3001      	adds	r0, #1
 800d380:	f43f af2b 	beq.w	800d1da <_printf_float+0xba>
 800d384:	f108 0801 	add.w	r8, r8, #1
 800d388:	e7e6      	b.n	800d358 <_printf_float+0x238>
 800d38a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	dc2b      	bgt.n	800d3e8 <_printf_float+0x2c8>
 800d390:	2301      	movs	r3, #1
 800d392:	4a26      	ldr	r2, [pc, #152]	; (800d42c <_printf_float+0x30c>)
 800d394:	4631      	mov	r1, r6
 800d396:	4628      	mov	r0, r5
 800d398:	47b8      	blx	r7
 800d39a:	3001      	adds	r0, #1
 800d39c:	f43f af1d 	beq.w	800d1da <_printf_float+0xba>
 800d3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3a2:	b923      	cbnz	r3, 800d3ae <_printf_float+0x28e>
 800d3a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3a6:	b913      	cbnz	r3, 800d3ae <_printf_float+0x28e>
 800d3a8:	6823      	ldr	r3, [r4, #0]
 800d3aa:	07d9      	lsls	r1, r3, #31
 800d3ac:	d5d8      	bpl.n	800d360 <_printf_float+0x240>
 800d3ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	4628      	mov	r0, r5
 800d3b6:	47b8      	blx	r7
 800d3b8:	3001      	adds	r0, #1
 800d3ba:	f43f af0e 	beq.w	800d1da <_printf_float+0xba>
 800d3be:	f04f 0900 	mov.w	r9, #0
 800d3c2:	f104 0a1a 	add.w	sl, r4, #26
 800d3c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3c8:	425b      	negs	r3, r3
 800d3ca:	454b      	cmp	r3, r9
 800d3cc:	dc01      	bgt.n	800d3d2 <_printf_float+0x2b2>
 800d3ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3d0:	e794      	b.n	800d2fc <_printf_float+0x1dc>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	4652      	mov	r2, sl
 800d3d6:	4631      	mov	r1, r6
 800d3d8:	4628      	mov	r0, r5
 800d3da:	47b8      	blx	r7
 800d3dc:	3001      	adds	r0, #1
 800d3de:	f43f aefc 	beq.w	800d1da <_printf_float+0xba>
 800d3e2:	f109 0901 	add.w	r9, r9, #1
 800d3e6:	e7ee      	b.n	800d3c6 <_printf_float+0x2a6>
 800d3e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	bfa8      	it	ge
 800d3f0:	461a      	movge	r2, r3
 800d3f2:	2a00      	cmp	r2, #0
 800d3f4:	4691      	mov	r9, r2
 800d3f6:	dd07      	ble.n	800d408 <_printf_float+0x2e8>
 800d3f8:	4613      	mov	r3, r2
 800d3fa:	4631      	mov	r1, r6
 800d3fc:	4642      	mov	r2, r8
 800d3fe:	4628      	mov	r0, r5
 800d400:	47b8      	blx	r7
 800d402:	3001      	adds	r0, #1
 800d404:	f43f aee9 	beq.w	800d1da <_printf_float+0xba>
 800d408:	f104 031a 	add.w	r3, r4, #26
 800d40c:	f04f 0b00 	mov.w	fp, #0
 800d410:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d414:	9306      	str	r3, [sp, #24]
 800d416:	e015      	b.n	800d444 <_printf_float+0x324>
 800d418:	7fefffff 	.word	0x7fefffff
 800d41c:	080172d4 	.word	0x080172d4
 800d420:	080172d0 	.word	0x080172d0
 800d424:	080172dc 	.word	0x080172dc
 800d428:	080172d8 	.word	0x080172d8
 800d42c:	080172e0 	.word	0x080172e0
 800d430:	2301      	movs	r3, #1
 800d432:	9a06      	ldr	r2, [sp, #24]
 800d434:	4631      	mov	r1, r6
 800d436:	4628      	mov	r0, r5
 800d438:	47b8      	blx	r7
 800d43a:	3001      	adds	r0, #1
 800d43c:	f43f aecd 	beq.w	800d1da <_printf_float+0xba>
 800d440:	f10b 0b01 	add.w	fp, fp, #1
 800d444:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d448:	ebaa 0309 	sub.w	r3, sl, r9
 800d44c:	455b      	cmp	r3, fp
 800d44e:	dcef      	bgt.n	800d430 <_printf_float+0x310>
 800d450:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d454:	429a      	cmp	r2, r3
 800d456:	44d0      	add	r8, sl
 800d458:	db15      	blt.n	800d486 <_printf_float+0x366>
 800d45a:	6823      	ldr	r3, [r4, #0]
 800d45c:	07da      	lsls	r2, r3, #31
 800d45e:	d412      	bmi.n	800d486 <_printf_float+0x366>
 800d460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d462:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d464:	eba3 020a 	sub.w	r2, r3, sl
 800d468:	eba3 0a01 	sub.w	sl, r3, r1
 800d46c:	4592      	cmp	sl, r2
 800d46e:	bfa8      	it	ge
 800d470:	4692      	movge	sl, r2
 800d472:	f1ba 0f00 	cmp.w	sl, #0
 800d476:	dc0e      	bgt.n	800d496 <_printf_float+0x376>
 800d478:	f04f 0800 	mov.w	r8, #0
 800d47c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d480:	f104 091a 	add.w	r9, r4, #26
 800d484:	e019      	b.n	800d4ba <_printf_float+0x39a>
 800d486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d48a:	4631      	mov	r1, r6
 800d48c:	4628      	mov	r0, r5
 800d48e:	47b8      	blx	r7
 800d490:	3001      	adds	r0, #1
 800d492:	d1e5      	bne.n	800d460 <_printf_float+0x340>
 800d494:	e6a1      	b.n	800d1da <_printf_float+0xba>
 800d496:	4653      	mov	r3, sl
 800d498:	4642      	mov	r2, r8
 800d49a:	4631      	mov	r1, r6
 800d49c:	4628      	mov	r0, r5
 800d49e:	47b8      	blx	r7
 800d4a0:	3001      	adds	r0, #1
 800d4a2:	d1e9      	bne.n	800d478 <_printf_float+0x358>
 800d4a4:	e699      	b.n	800d1da <_printf_float+0xba>
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	464a      	mov	r2, r9
 800d4aa:	4631      	mov	r1, r6
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	47b8      	blx	r7
 800d4b0:	3001      	adds	r0, #1
 800d4b2:	f43f ae92 	beq.w	800d1da <_printf_float+0xba>
 800d4b6:	f108 0801 	add.w	r8, r8, #1
 800d4ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d4be:	1a9b      	subs	r3, r3, r2
 800d4c0:	eba3 030a 	sub.w	r3, r3, sl
 800d4c4:	4543      	cmp	r3, r8
 800d4c6:	dcee      	bgt.n	800d4a6 <_printf_float+0x386>
 800d4c8:	e74a      	b.n	800d360 <_printf_float+0x240>
 800d4ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d4cc:	2a01      	cmp	r2, #1
 800d4ce:	dc01      	bgt.n	800d4d4 <_printf_float+0x3b4>
 800d4d0:	07db      	lsls	r3, r3, #31
 800d4d2:	d53a      	bpl.n	800d54a <_printf_float+0x42a>
 800d4d4:	2301      	movs	r3, #1
 800d4d6:	4642      	mov	r2, r8
 800d4d8:	4631      	mov	r1, r6
 800d4da:	4628      	mov	r0, r5
 800d4dc:	47b8      	blx	r7
 800d4de:	3001      	adds	r0, #1
 800d4e0:	f43f ae7b 	beq.w	800d1da <_printf_float+0xba>
 800d4e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4e8:	4631      	mov	r1, r6
 800d4ea:	4628      	mov	r0, r5
 800d4ec:	47b8      	blx	r7
 800d4ee:	3001      	adds	r0, #1
 800d4f0:	f108 0801 	add.w	r8, r8, #1
 800d4f4:	f43f ae71 	beq.w	800d1da <_printf_float+0xba>
 800d4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	f103 3aff 	add.w	sl, r3, #4294967295
 800d500:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d504:	2300      	movs	r3, #0
 800d506:	f7f3 fa8b 	bl	8000a20 <__aeabi_dcmpeq>
 800d50a:	b9c8      	cbnz	r0, 800d540 <_printf_float+0x420>
 800d50c:	4653      	mov	r3, sl
 800d50e:	4642      	mov	r2, r8
 800d510:	4631      	mov	r1, r6
 800d512:	4628      	mov	r0, r5
 800d514:	47b8      	blx	r7
 800d516:	3001      	adds	r0, #1
 800d518:	d10e      	bne.n	800d538 <_printf_float+0x418>
 800d51a:	e65e      	b.n	800d1da <_printf_float+0xba>
 800d51c:	2301      	movs	r3, #1
 800d51e:	4652      	mov	r2, sl
 800d520:	4631      	mov	r1, r6
 800d522:	4628      	mov	r0, r5
 800d524:	47b8      	blx	r7
 800d526:	3001      	adds	r0, #1
 800d528:	f43f ae57 	beq.w	800d1da <_printf_float+0xba>
 800d52c:	f108 0801 	add.w	r8, r8, #1
 800d530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d532:	3b01      	subs	r3, #1
 800d534:	4543      	cmp	r3, r8
 800d536:	dcf1      	bgt.n	800d51c <_printf_float+0x3fc>
 800d538:	464b      	mov	r3, r9
 800d53a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d53e:	e6de      	b.n	800d2fe <_printf_float+0x1de>
 800d540:	f04f 0800 	mov.w	r8, #0
 800d544:	f104 0a1a 	add.w	sl, r4, #26
 800d548:	e7f2      	b.n	800d530 <_printf_float+0x410>
 800d54a:	2301      	movs	r3, #1
 800d54c:	e7df      	b.n	800d50e <_printf_float+0x3ee>
 800d54e:	2301      	movs	r3, #1
 800d550:	464a      	mov	r2, r9
 800d552:	4631      	mov	r1, r6
 800d554:	4628      	mov	r0, r5
 800d556:	47b8      	blx	r7
 800d558:	3001      	adds	r0, #1
 800d55a:	f43f ae3e 	beq.w	800d1da <_printf_float+0xba>
 800d55e:	f108 0801 	add.w	r8, r8, #1
 800d562:	68e3      	ldr	r3, [r4, #12]
 800d564:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d566:	1a9b      	subs	r3, r3, r2
 800d568:	4543      	cmp	r3, r8
 800d56a:	dcf0      	bgt.n	800d54e <_printf_float+0x42e>
 800d56c:	e6fc      	b.n	800d368 <_printf_float+0x248>
 800d56e:	f04f 0800 	mov.w	r8, #0
 800d572:	f104 0919 	add.w	r9, r4, #25
 800d576:	e7f4      	b.n	800d562 <_printf_float+0x442>
 800d578:	2900      	cmp	r1, #0
 800d57a:	f43f ae8b 	beq.w	800d294 <_printf_float+0x174>
 800d57e:	2300      	movs	r3, #0
 800d580:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d584:	ab09      	add	r3, sp, #36	; 0x24
 800d586:	9300      	str	r3, [sp, #0]
 800d588:	ec49 8b10 	vmov	d0, r8, r9
 800d58c:	6022      	str	r2, [r4, #0]
 800d58e:	f8cd a004 	str.w	sl, [sp, #4]
 800d592:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d596:	4628      	mov	r0, r5
 800d598:	f7ff fd2e 	bl	800cff8 <__cvt>
 800d59c:	4680      	mov	r8, r0
 800d59e:	e648      	b.n	800d232 <_printf_float+0x112>

0800d5a0 <_printf_common>:
 800d5a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5a4:	4691      	mov	r9, r2
 800d5a6:	461f      	mov	r7, r3
 800d5a8:	688a      	ldr	r2, [r1, #8]
 800d5aa:	690b      	ldr	r3, [r1, #16]
 800d5ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	bfb8      	it	lt
 800d5b4:	4613      	movlt	r3, r2
 800d5b6:	f8c9 3000 	str.w	r3, [r9]
 800d5ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d5be:	4606      	mov	r6, r0
 800d5c0:	460c      	mov	r4, r1
 800d5c2:	b112      	cbz	r2, 800d5ca <_printf_common+0x2a>
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	f8c9 3000 	str.w	r3, [r9]
 800d5ca:	6823      	ldr	r3, [r4, #0]
 800d5cc:	0699      	lsls	r1, r3, #26
 800d5ce:	bf42      	ittt	mi
 800d5d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d5d4:	3302      	addmi	r3, #2
 800d5d6:	f8c9 3000 	strmi.w	r3, [r9]
 800d5da:	6825      	ldr	r5, [r4, #0]
 800d5dc:	f015 0506 	ands.w	r5, r5, #6
 800d5e0:	d107      	bne.n	800d5f2 <_printf_common+0x52>
 800d5e2:	f104 0a19 	add.w	sl, r4, #25
 800d5e6:	68e3      	ldr	r3, [r4, #12]
 800d5e8:	f8d9 2000 	ldr.w	r2, [r9]
 800d5ec:	1a9b      	subs	r3, r3, r2
 800d5ee:	42ab      	cmp	r3, r5
 800d5f0:	dc28      	bgt.n	800d644 <_printf_common+0xa4>
 800d5f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d5f6:	6822      	ldr	r2, [r4, #0]
 800d5f8:	3300      	adds	r3, #0
 800d5fa:	bf18      	it	ne
 800d5fc:	2301      	movne	r3, #1
 800d5fe:	0692      	lsls	r2, r2, #26
 800d600:	d42d      	bmi.n	800d65e <_printf_common+0xbe>
 800d602:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d606:	4639      	mov	r1, r7
 800d608:	4630      	mov	r0, r6
 800d60a:	47c0      	blx	r8
 800d60c:	3001      	adds	r0, #1
 800d60e:	d020      	beq.n	800d652 <_printf_common+0xb2>
 800d610:	6823      	ldr	r3, [r4, #0]
 800d612:	68e5      	ldr	r5, [r4, #12]
 800d614:	f8d9 2000 	ldr.w	r2, [r9]
 800d618:	f003 0306 	and.w	r3, r3, #6
 800d61c:	2b04      	cmp	r3, #4
 800d61e:	bf08      	it	eq
 800d620:	1aad      	subeq	r5, r5, r2
 800d622:	68a3      	ldr	r3, [r4, #8]
 800d624:	6922      	ldr	r2, [r4, #16]
 800d626:	bf0c      	ite	eq
 800d628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d62c:	2500      	movne	r5, #0
 800d62e:	4293      	cmp	r3, r2
 800d630:	bfc4      	itt	gt
 800d632:	1a9b      	subgt	r3, r3, r2
 800d634:	18ed      	addgt	r5, r5, r3
 800d636:	f04f 0900 	mov.w	r9, #0
 800d63a:	341a      	adds	r4, #26
 800d63c:	454d      	cmp	r5, r9
 800d63e:	d11a      	bne.n	800d676 <_printf_common+0xd6>
 800d640:	2000      	movs	r0, #0
 800d642:	e008      	b.n	800d656 <_printf_common+0xb6>
 800d644:	2301      	movs	r3, #1
 800d646:	4652      	mov	r2, sl
 800d648:	4639      	mov	r1, r7
 800d64a:	4630      	mov	r0, r6
 800d64c:	47c0      	blx	r8
 800d64e:	3001      	adds	r0, #1
 800d650:	d103      	bne.n	800d65a <_printf_common+0xba>
 800d652:	f04f 30ff 	mov.w	r0, #4294967295
 800d656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d65a:	3501      	adds	r5, #1
 800d65c:	e7c3      	b.n	800d5e6 <_printf_common+0x46>
 800d65e:	18e1      	adds	r1, r4, r3
 800d660:	1c5a      	adds	r2, r3, #1
 800d662:	2030      	movs	r0, #48	; 0x30
 800d664:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d668:	4422      	add	r2, r4
 800d66a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d66e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d672:	3302      	adds	r3, #2
 800d674:	e7c5      	b.n	800d602 <_printf_common+0x62>
 800d676:	2301      	movs	r3, #1
 800d678:	4622      	mov	r2, r4
 800d67a:	4639      	mov	r1, r7
 800d67c:	4630      	mov	r0, r6
 800d67e:	47c0      	blx	r8
 800d680:	3001      	adds	r0, #1
 800d682:	d0e6      	beq.n	800d652 <_printf_common+0xb2>
 800d684:	f109 0901 	add.w	r9, r9, #1
 800d688:	e7d8      	b.n	800d63c <_printf_common+0x9c>
	...

0800d68c <_sbrk_r>:
 800d68c:	b538      	push	{r3, r4, r5, lr}
 800d68e:	4c06      	ldr	r4, [pc, #24]	; (800d6a8 <_sbrk_r+0x1c>)
 800d690:	2300      	movs	r3, #0
 800d692:	4605      	mov	r5, r0
 800d694:	4608      	mov	r0, r1
 800d696:	6023      	str	r3, [r4, #0]
 800d698:	f7f4 fec8 	bl	800242c <_sbrk>
 800d69c:	1c43      	adds	r3, r0, #1
 800d69e:	d102      	bne.n	800d6a6 <_sbrk_r+0x1a>
 800d6a0:	6823      	ldr	r3, [r4, #0]
 800d6a2:	b103      	cbz	r3, 800d6a6 <_sbrk_r+0x1a>
 800d6a4:	602b      	str	r3, [r5, #0]
 800d6a6:	bd38      	pop	{r3, r4, r5, pc}
 800d6a8:	20003c68 	.word	0x20003c68

0800d6ac <quorem>:
 800d6ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b0:	6903      	ldr	r3, [r0, #16]
 800d6b2:	690c      	ldr	r4, [r1, #16]
 800d6b4:	42a3      	cmp	r3, r4
 800d6b6:	4680      	mov	r8, r0
 800d6b8:	f2c0 8082 	blt.w	800d7c0 <quorem+0x114>
 800d6bc:	3c01      	subs	r4, #1
 800d6be:	f101 0714 	add.w	r7, r1, #20
 800d6c2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d6c6:	f100 0614 	add.w	r6, r0, #20
 800d6ca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d6ce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d6d2:	eb06 030c 	add.w	r3, r6, ip
 800d6d6:	3501      	adds	r5, #1
 800d6d8:	eb07 090c 	add.w	r9, r7, ip
 800d6dc:	9301      	str	r3, [sp, #4]
 800d6de:	fbb0 f5f5 	udiv	r5, r0, r5
 800d6e2:	b395      	cbz	r5, 800d74a <quorem+0x9e>
 800d6e4:	f04f 0a00 	mov.w	sl, #0
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	46b6      	mov	lr, r6
 800d6ec:	46d3      	mov	fp, sl
 800d6ee:	f850 2b04 	ldr.w	r2, [r0], #4
 800d6f2:	b293      	uxth	r3, r2
 800d6f4:	fb05 a303 	mla	r3, r5, r3, sl
 800d6f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	ebab 0303 	sub.w	r3, fp, r3
 800d702:	0c12      	lsrs	r2, r2, #16
 800d704:	f8de b000 	ldr.w	fp, [lr]
 800d708:	fb05 a202 	mla	r2, r5, r2, sl
 800d70c:	fa13 f38b 	uxtah	r3, r3, fp
 800d710:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d714:	fa1f fb82 	uxth.w	fp, r2
 800d718:	f8de 2000 	ldr.w	r2, [lr]
 800d71c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d720:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d724:	b29b      	uxth	r3, r3
 800d726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d72a:	4581      	cmp	r9, r0
 800d72c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d730:	f84e 3b04 	str.w	r3, [lr], #4
 800d734:	d2db      	bcs.n	800d6ee <quorem+0x42>
 800d736:	f856 300c 	ldr.w	r3, [r6, ip]
 800d73a:	b933      	cbnz	r3, 800d74a <quorem+0x9e>
 800d73c:	9b01      	ldr	r3, [sp, #4]
 800d73e:	3b04      	subs	r3, #4
 800d740:	429e      	cmp	r6, r3
 800d742:	461a      	mov	r2, r3
 800d744:	d330      	bcc.n	800d7a8 <quorem+0xfc>
 800d746:	f8c8 4010 	str.w	r4, [r8, #16]
 800d74a:	4640      	mov	r0, r8
 800d74c:	f001 f81a 	bl	800e784 <__mcmp>
 800d750:	2800      	cmp	r0, #0
 800d752:	db25      	blt.n	800d7a0 <quorem+0xf4>
 800d754:	3501      	adds	r5, #1
 800d756:	4630      	mov	r0, r6
 800d758:	f04f 0c00 	mov.w	ip, #0
 800d75c:	f857 2b04 	ldr.w	r2, [r7], #4
 800d760:	f8d0 e000 	ldr.w	lr, [r0]
 800d764:	b293      	uxth	r3, r2
 800d766:	ebac 0303 	sub.w	r3, ip, r3
 800d76a:	0c12      	lsrs	r2, r2, #16
 800d76c:	fa13 f38e 	uxtah	r3, r3, lr
 800d770:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d774:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d778:	b29b      	uxth	r3, r3
 800d77a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d77e:	45b9      	cmp	r9, r7
 800d780:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d784:	f840 3b04 	str.w	r3, [r0], #4
 800d788:	d2e8      	bcs.n	800d75c <quorem+0xb0>
 800d78a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d78e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d792:	b92a      	cbnz	r2, 800d7a0 <quorem+0xf4>
 800d794:	3b04      	subs	r3, #4
 800d796:	429e      	cmp	r6, r3
 800d798:	461a      	mov	r2, r3
 800d79a:	d30b      	bcc.n	800d7b4 <quorem+0x108>
 800d79c:	f8c8 4010 	str.w	r4, [r8, #16]
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	b003      	add	sp, #12
 800d7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a8:	6812      	ldr	r2, [r2, #0]
 800d7aa:	3b04      	subs	r3, #4
 800d7ac:	2a00      	cmp	r2, #0
 800d7ae:	d1ca      	bne.n	800d746 <quorem+0x9a>
 800d7b0:	3c01      	subs	r4, #1
 800d7b2:	e7c5      	b.n	800d740 <quorem+0x94>
 800d7b4:	6812      	ldr	r2, [r2, #0]
 800d7b6:	3b04      	subs	r3, #4
 800d7b8:	2a00      	cmp	r2, #0
 800d7ba:	d1ef      	bne.n	800d79c <quorem+0xf0>
 800d7bc:	3c01      	subs	r4, #1
 800d7be:	e7ea      	b.n	800d796 <quorem+0xea>
 800d7c0:	2000      	movs	r0, #0
 800d7c2:	e7ee      	b.n	800d7a2 <quorem+0xf6>
 800d7c4:	0000      	movs	r0, r0
	...

0800d7c8 <_dtoa_r>:
 800d7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7cc:	ec57 6b10 	vmov	r6, r7, d0
 800d7d0:	b097      	sub	sp, #92	; 0x5c
 800d7d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d7d4:	9106      	str	r1, [sp, #24]
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	920b      	str	r2, [sp, #44]	; 0x2c
 800d7da:	9312      	str	r3, [sp, #72]	; 0x48
 800d7dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d7e0:	e9cd 6700 	strd	r6, r7, [sp]
 800d7e4:	b93d      	cbnz	r5, 800d7f6 <_dtoa_r+0x2e>
 800d7e6:	2010      	movs	r0, #16
 800d7e8:	f7ff fb3a 	bl	800ce60 <malloc>
 800d7ec:	6260      	str	r0, [r4, #36]	; 0x24
 800d7ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d7f2:	6005      	str	r5, [r0, #0]
 800d7f4:	60c5      	str	r5, [r0, #12]
 800d7f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7f8:	6819      	ldr	r1, [r3, #0]
 800d7fa:	b151      	cbz	r1, 800d812 <_dtoa_r+0x4a>
 800d7fc:	685a      	ldr	r2, [r3, #4]
 800d7fe:	604a      	str	r2, [r1, #4]
 800d800:	2301      	movs	r3, #1
 800d802:	4093      	lsls	r3, r2
 800d804:	608b      	str	r3, [r1, #8]
 800d806:	4620      	mov	r0, r4
 800d808:	f000 fdda 	bl	800e3c0 <_Bfree>
 800d80c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d80e:	2200      	movs	r2, #0
 800d810:	601a      	str	r2, [r3, #0]
 800d812:	1e3b      	subs	r3, r7, #0
 800d814:	bfbb      	ittet	lt
 800d816:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d81a:	9301      	strlt	r3, [sp, #4]
 800d81c:	2300      	movge	r3, #0
 800d81e:	2201      	movlt	r2, #1
 800d820:	bfac      	ite	ge
 800d822:	f8c8 3000 	strge.w	r3, [r8]
 800d826:	f8c8 2000 	strlt.w	r2, [r8]
 800d82a:	4baf      	ldr	r3, [pc, #700]	; (800dae8 <_dtoa_r+0x320>)
 800d82c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d830:	ea33 0308 	bics.w	r3, r3, r8
 800d834:	d114      	bne.n	800d860 <_dtoa_r+0x98>
 800d836:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d838:	f242 730f 	movw	r3, #9999	; 0x270f
 800d83c:	6013      	str	r3, [r2, #0]
 800d83e:	9b00      	ldr	r3, [sp, #0]
 800d840:	b923      	cbnz	r3, 800d84c <_dtoa_r+0x84>
 800d842:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d846:	2800      	cmp	r0, #0
 800d848:	f000 8542 	beq.w	800e2d0 <_dtoa_r+0xb08>
 800d84c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d84e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800dafc <_dtoa_r+0x334>
 800d852:	2b00      	cmp	r3, #0
 800d854:	f000 8544 	beq.w	800e2e0 <_dtoa_r+0xb18>
 800d858:	f10b 0303 	add.w	r3, fp, #3
 800d85c:	f000 bd3e 	b.w	800e2dc <_dtoa_r+0xb14>
 800d860:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d864:	2200      	movs	r2, #0
 800d866:	2300      	movs	r3, #0
 800d868:	4630      	mov	r0, r6
 800d86a:	4639      	mov	r1, r7
 800d86c:	f7f3 f8d8 	bl	8000a20 <__aeabi_dcmpeq>
 800d870:	4681      	mov	r9, r0
 800d872:	b168      	cbz	r0, 800d890 <_dtoa_r+0xc8>
 800d874:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d876:	2301      	movs	r3, #1
 800d878:	6013      	str	r3, [r2, #0]
 800d87a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	f000 8524 	beq.w	800e2ca <_dtoa_r+0xb02>
 800d882:	4b9a      	ldr	r3, [pc, #616]	; (800daec <_dtoa_r+0x324>)
 800d884:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d886:	f103 3bff 	add.w	fp, r3, #4294967295
 800d88a:	6013      	str	r3, [r2, #0]
 800d88c:	f000 bd28 	b.w	800e2e0 <_dtoa_r+0xb18>
 800d890:	aa14      	add	r2, sp, #80	; 0x50
 800d892:	a915      	add	r1, sp, #84	; 0x54
 800d894:	ec47 6b10 	vmov	d0, r6, r7
 800d898:	4620      	mov	r0, r4
 800d89a:	f000 ffea 	bl	800e872 <__d2b>
 800d89e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d8a2:	9004      	str	r0, [sp, #16]
 800d8a4:	2d00      	cmp	r5, #0
 800d8a6:	d07c      	beq.n	800d9a2 <_dtoa_r+0x1da>
 800d8a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d8ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d8b0:	46b2      	mov	sl, r6
 800d8b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d8b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d8ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d8be:	2200      	movs	r2, #0
 800d8c0:	4b8b      	ldr	r3, [pc, #556]	; (800daf0 <_dtoa_r+0x328>)
 800d8c2:	4650      	mov	r0, sl
 800d8c4:	4659      	mov	r1, fp
 800d8c6:	f7f2 fc8b 	bl	80001e0 <__aeabi_dsub>
 800d8ca:	a381      	add	r3, pc, #516	; (adr r3, 800dad0 <_dtoa_r+0x308>)
 800d8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d0:	f7f2 fe3e 	bl	8000550 <__aeabi_dmul>
 800d8d4:	a380      	add	r3, pc, #512	; (adr r3, 800dad8 <_dtoa_r+0x310>)
 800d8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8da:	f7f2 fc83 	bl	80001e4 <__adddf3>
 800d8de:	4606      	mov	r6, r0
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	460f      	mov	r7, r1
 800d8e4:	f7f2 fdca 	bl	800047c <__aeabi_i2d>
 800d8e8:	a37d      	add	r3, pc, #500	; (adr r3, 800dae0 <_dtoa_r+0x318>)
 800d8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ee:	f7f2 fe2f 	bl	8000550 <__aeabi_dmul>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	f7f2 fc73 	bl	80001e4 <__adddf3>
 800d8fe:	4606      	mov	r6, r0
 800d900:	460f      	mov	r7, r1
 800d902:	f7f3 f8d5 	bl	8000ab0 <__aeabi_d2iz>
 800d906:	2200      	movs	r2, #0
 800d908:	4682      	mov	sl, r0
 800d90a:	2300      	movs	r3, #0
 800d90c:	4630      	mov	r0, r6
 800d90e:	4639      	mov	r1, r7
 800d910:	f7f3 f890 	bl	8000a34 <__aeabi_dcmplt>
 800d914:	b148      	cbz	r0, 800d92a <_dtoa_r+0x162>
 800d916:	4650      	mov	r0, sl
 800d918:	f7f2 fdb0 	bl	800047c <__aeabi_i2d>
 800d91c:	4632      	mov	r2, r6
 800d91e:	463b      	mov	r3, r7
 800d920:	f7f3 f87e 	bl	8000a20 <__aeabi_dcmpeq>
 800d924:	b908      	cbnz	r0, 800d92a <_dtoa_r+0x162>
 800d926:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d92a:	f1ba 0f16 	cmp.w	sl, #22
 800d92e:	d859      	bhi.n	800d9e4 <_dtoa_r+0x21c>
 800d930:	4970      	ldr	r1, [pc, #448]	; (800daf4 <_dtoa_r+0x32c>)
 800d932:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d936:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d93a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d93e:	f7f3 f897 	bl	8000a70 <__aeabi_dcmpgt>
 800d942:	2800      	cmp	r0, #0
 800d944:	d050      	beq.n	800d9e8 <_dtoa_r+0x220>
 800d946:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d94a:	2300      	movs	r3, #0
 800d94c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d94e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d950:	1b5d      	subs	r5, r3, r5
 800d952:	f1b5 0801 	subs.w	r8, r5, #1
 800d956:	bf49      	itett	mi
 800d958:	f1c5 0301 	rsbmi	r3, r5, #1
 800d95c:	2300      	movpl	r3, #0
 800d95e:	9305      	strmi	r3, [sp, #20]
 800d960:	f04f 0800 	movmi.w	r8, #0
 800d964:	bf58      	it	pl
 800d966:	9305      	strpl	r3, [sp, #20]
 800d968:	f1ba 0f00 	cmp.w	sl, #0
 800d96c:	db3e      	blt.n	800d9ec <_dtoa_r+0x224>
 800d96e:	2300      	movs	r3, #0
 800d970:	44d0      	add	r8, sl
 800d972:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d976:	9307      	str	r3, [sp, #28]
 800d978:	9b06      	ldr	r3, [sp, #24]
 800d97a:	2b09      	cmp	r3, #9
 800d97c:	f200 8090 	bhi.w	800daa0 <_dtoa_r+0x2d8>
 800d980:	2b05      	cmp	r3, #5
 800d982:	bfc4      	itt	gt
 800d984:	3b04      	subgt	r3, #4
 800d986:	9306      	strgt	r3, [sp, #24]
 800d988:	9b06      	ldr	r3, [sp, #24]
 800d98a:	f1a3 0302 	sub.w	r3, r3, #2
 800d98e:	bfcc      	ite	gt
 800d990:	2500      	movgt	r5, #0
 800d992:	2501      	movle	r5, #1
 800d994:	2b03      	cmp	r3, #3
 800d996:	f200 808f 	bhi.w	800dab8 <_dtoa_r+0x2f0>
 800d99a:	e8df f003 	tbb	[pc, r3]
 800d99e:	7f7d      	.short	0x7f7d
 800d9a0:	7131      	.short	0x7131
 800d9a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800d9a6:	441d      	add	r5, r3
 800d9a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800d9ac:	2820      	cmp	r0, #32
 800d9ae:	dd13      	ble.n	800d9d8 <_dtoa_r+0x210>
 800d9b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800d9b4:	9b00      	ldr	r3, [sp, #0]
 800d9b6:	fa08 f800 	lsl.w	r8, r8, r0
 800d9ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d9be:	fa23 f000 	lsr.w	r0, r3, r0
 800d9c2:	ea48 0000 	orr.w	r0, r8, r0
 800d9c6:	f7f2 fd49 	bl	800045c <__aeabi_ui2d>
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	4682      	mov	sl, r0
 800d9ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800d9d2:	3d01      	subs	r5, #1
 800d9d4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d9d6:	e772      	b.n	800d8be <_dtoa_r+0xf6>
 800d9d8:	9b00      	ldr	r3, [sp, #0]
 800d9da:	f1c0 0020 	rsb	r0, r0, #32
 800d9de:	fa03 f000 	lsl.w	r0, r3, r0
 800d9e2:	e7f0      	b.n	800d9c6 <_dtoa_r+0x1fe>
 800d9e4:	2301      	movs	r3, #1
 800d9e6:	e7b1      	b.n	800d94c <_dtoa_r+0x184>
 800d9e8:	900f      	str	r0, [sp, #60]	; 0x3c
 800d9ea:	e7b0      	b.n	800d94e <_dtoa_r+0x186>
 800d9ec:	9b05      	ldr	r3, [sp, #20]
 800d9ee:	eba3 030a 	sub.w	r3, r3, sl
 800d9f2:	9305      	str	r3, [sp, #20]
 800d9f4:	f1ca 0300 	rsb	r3, sl, #0
 800d9f8:	9307      	str	r3, [sp, #28]
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	930e      	str	r3, [sp, #56]	; 0x38
 800d9fe:	e7bb      	b.n	800d978 <_dtoa_r+0x1b0>
 800da00:	2301      	movs	r3, #1
 800da02:	930a      	str	r3, [sp, #40]	; 0x28
 800da04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da06:	2b00      	cmp	r3, #0
 800da08:	dd59      	ble.n	800dabe <_dtoa_r+0x2f6>
 800da0a:	9302      	str	r3, [sp, #8]
 800da0c:	4699      	mov	r9, r3
 800da0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800da10:	2200      	movs	r2, #0
 800da12:	6072      	str	r2, [r6, #4]
 800da14:	2204      	movs	r2, #4
 800da16:	f102 0014 	add.w	r0, r2, #20
 800da1a:	4298      	cmp	r0, r3
 800da1c:	6871      	ldr	r1, [r6, #4]
 800da1e:	d953      	bls.n	800dac8 <_dtoa_r+0x300>
 800da20:	4620      	mov	r0, r4
 800da22:	f000 fc99 	bl	800e358 <_Balloc>
 800da26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da28:	6030      	str	r0, [r6, #0]
 800da2a:	f1b9 0f0e 	cmp.w	r9, #14
 800da2e:	f8d3 b000 	ldr.w	fp, [r3]
 800da32:	f200 80e6 	bhi.w	800dc02 <_dtoa_r+0x43a>
 800da36:	2d00      	cmp	r5, #0
 800da38:	f000 80e3 	beq.w	800dc02 <_dtoa_r+0x43a>
 800da3c:	ed9d 7b00 	vldr	d7, [sp]
 800da40:	f1ba 0f00 	cmp.w	sl, #0
 800da44:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800da48:	dd74      	ble.n	800db34 <_dtoa_r+0x36c>
 800da4a:	4a2a      	ldr	r2, [pc, #168]	; (800daf4 <_dtoa_r+0x32c>)
 800da4c:	f00a 030f 	and.w	r3, sl, #15
 800da50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800da54:	ed93 7b00 	vldr	d7, [r3]
 800da58:	ea4f 162a 	mov.w	r6, sl, asr #4
 800da5c:	06f0      	lsls	r0, r6, #27
 800da5e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800da62:	d565      	bpl.n	800db30 <_dtoa_r+0x368>
 800da64:	4b24      	ldr	r3, [pc, #144]	; (800daf8 <_dtoa_r+0x330>)
 800da66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800da6a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da6e:	f7f2 fe99 	bl	80007a4 <__aeabi_ddiv>
 800da72:	e9cd 0100 	strd	r0, r1, [sp]
 800da76:	f006 060f 	and.w	r6, r6, #15
 800da7a:	2503      	movs	r5, #3
 800da7c:	4f1e      	ldr	r7, [pc, #120]	; (800daf8 <_dtoa_r+0x330>)
 800da7e:	e04c      	b.n	800db1a <_dtoa_r+0x352>
 800da80:	2301      	movs	r3, #1
 800da82:	930a      	str	r3, [sp, #40]	; 0x28
 800da84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da86:	4453      	add	r3, sl
 800da88:	f103 0901 	add.w	r9, r3, #1
 800da8c:	9302      	str	r3, [sp, #8]
 800da8e:	464b      	mov	r3, r9
 800da90:	2b01      	cmp	r3, #1
 800da92:	bfb8      	it	lt
 800da94:	2301      	movlt	r3, #1
 800da96:	e7ba      	b.n	800da0e <_dtoa_r+0x246>
 800da98:	2300      	movs	r3, #0
 800da9a:	e7b2      	b.n	800da02 <_dtoa_r+0x23a>
 800da9c:	2300      	movs	r3, #0
 800da9e:	e7f0      	b.n	800da82 <_dtoa_r+0x2ba>
 800daa0:	2501      	movs	r5, #1
 800daa2:	2300      	movs	r3, #0
 800daa4:	9306      	str	r3, [sp, #24]
 800daa6:	950a      	str	r5, [sp, #40]	; 0x28
 800daa8:	f04f 33ff 	mov.w	r3, #4294967295
 800daac:	9302      	str	r3, [sp, #8]
 800daae:	4699      	mov	r9, r3
 800dab0:	2200      	movs	r2, #0
 800dab2:	2312      	movs	r3, #18
 800dab4:	920b      	str	r2, [sp, #44]	; 0x2c
 800dab6:	e7aa      	b.n	800da0e <_dtoa_r+0x246>
 800dab8:	2301      	movs	r3, #1
 800daba:	930a      	str	r3, [sp, #40]	; 0x28
 800dabc:	e7f4      	b.n	800daa8 <_dtoa_r+0x2e0>
 800dabe:	2301      	movs	r3, #1
 800dac0:	9302      	str	r3, [sp, #8]
 800dac2:	4699      	mov	r9, r3
 800dac4:	461a      	mov	r2, r3
 800dac6:	e7f5      	b.n	800dab4 <_dtoa_r+0x2ec>
 800dac8:	3101      	adds	r1, #1
 800daca:	6071      	str	r1, [r6, #4]
 800dacc:	0052      	lsls	r2, r2, #1
 800dace:	e7a2      	b.n	800da16 <_dtoa_r+0x24e>
 800dad0:	636f4361 	.word	0x636f4361
 800dad4:	3fd287a7 	.word	0x3fd287a7
 800dad8:	8b60c8b3 	.word	0x8b60c8b3
 800dadc:	3fc68a28 	.word	0x3fc68a28
 800dae0:	509f79fb 	.word	0x509f79fb
 800dae4:	3fd34413 	.word	0x3fd34413
 800dae8:	7ff00000 	.word	0x7ff00000
 800daec:	080172e1 	.word	0x080172e1
 800daf0:	3ff80000 	.word	0x3ff80000
 800daf4:	08017318 	.word	0x08017318
 800daf8:	080172f0 	.word	0x080172f0
 800dafc:	080172eb 	.word	0x080172eb
 800db00:	07f1      	lsls	r1, r6, #31
 800db02:	d508      	bpl.n	800db16 <_dtoa_r+0x34e>
 800db04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800db08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800db0c:	f7f2 fd20 	bl	8000550 <__aeabi_dmul>
 800db10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800db14:	3501      	adds	r5, #1
 800db16:	1076      	asrs	r6, r6, #1
 800db18:	3708      	adds	r7, #8
 800db1a:	2e00      	cmp	r6, #0
 800db1c:	d1f0      	bne.n	800db00 <_dtoa_r+0x338>
 800db1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800db22:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db26:	f7f2 fe3d 	bl	80007a4 <__aeabi_ddiv>
 800db2a:	e9cd 0100 	strd	r0, r1, [sp]
 800db2e:	e01a      	b.n	800db66 <_dtoa_r+0x39e>
 800db30:	2502      	movs	r5, #2
 800db32:	e7a3      	b.n	800da7c <_dtoa_r+0x2b4>
 800db34:	f000 80a0 	beq.w	800dc78 <_dtoa_r+0x4b0>
 800db38:	f1ca 0600 	rsb	r6, sl, #0
 800db3c:	4b9f      	ldr	r3, [pc, #636]	; (800ddbc <_dtoa_r+0x5f4>)
 800db3e:	4fa0      	ldr	r7, [pc, #640]	; (800ddc0 <_dtoa_r+0x5f8>)
 800db40:	f006 020f 	and.w	r2, r6, #15
 800db44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800db50:	f7f2 fcfe 	bl	8000550 <__aeabi_dmul>
 800db54:	e9cd 0100 	strd	r0, r1, [sp]
 800db58:	1136      	asrs	r6, r6, #4
 800db5a:	2300      	movs	r3, #0
 800db5c:	2502      	movs	r5, #2
 800db5e:	2e00      	cmp	r6, #0
 800db60:	d17f      	bne.n	800dc62 <_dtoa_r+0x49a>
 800db62:	2b00      	cmp	r3, #0
 800db64:	d1e1      	bne.n	800db2a <_dtoa_r+0x362>
 800db66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db68:	2b00      	cmp	r3, #0
 800db6a:	f000 8087 	beq.w	800dc7c <_dtoa_r+0x4b4>
 800db6e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800db72:	2200      	movs	r2, #0
 800db74:	4b93      	ldr	r3, [pc, #588]	; (800ddc4 <_dtoa_r+0x5fc>)
 800db76:	4630      	mov	r0, r6
 800db78:	4639      	mov	r1, r7
 800db7a:	f7f2 ff5b 	bl	8000a34 <__aeabi_dcmplt>
 800db7e:	2800      	cmp	r0, #0
 800db80:	d07c      	beq.n	800dc7c <_dtoa_r+0x4b4>
 800db82:	f1b9 0f00 	cmp.w	r9, #0
 800db86:	d079      	beq.n	800dc7c <_dtoa_r+0x4b4>
 800db88:	9b02      	ldr	r3, [sp, #8]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	dd35      	ble.n	800dbfa <_dtoa_r+0x432>
 800db8e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800db92:	9308      	str	r3, [sp, #32]
 800db94:	4639      	mov	r1, r7
 800db96:	2200      	movs	r2, #0
 800db98:	4b8b      	ldr	r3, [pc, #556]	; (800ddc8 <_dtoa_r+0x600>)
 800db9a:	4630      	mov	r0, r6
 800db9c:	f7f2 fcd8 	bl	8000550 <__aeabi_dmul>
 800dba0:	e9cd 0100 	strd	r0, r1, [sp]
 800dba4:	9f02      	ldr	r7, [sp, #8]
 800dba6:	3501      	adds	r5, #1
 800dba8:	4628      	mov	r0, r5
 800dbaa:	f7f2 fc67 	bl	800047c <__aeabi_i2d>
 800dbae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbb2:	f7f2 fccd 	bl	8000550 <__aeabi_dmul>
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	4b84      	ldr	r3, [pc, #528]	; (800ddcc <_dtoa_r+0x604>)
 800dbba:	f7f2 fb13 	bl	80001e4 <__adddf3>
 800dbbe:	4605      	mov	r5, r0
 800dbc0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800dbc4:	2f00      	cmp	r7, #0
 800dbc6:	d15d      	bne.n	800dc84 <_dtoa_r+0x4bc>
 800dbc8:	2200      	movs	r2, #0
 800dbca:	4b81      	ldr	r3, [pc, #516]	; (800ddd0 <_dtoa_r+0x608>)
 800dbcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbd0:	f7f2 fb06 	bl	80001e0 <__aeabi_dsub>
 800dbd4:	462a      	mov	r2, r5
 800dbd6:	4633      	mov	r3, r6
 800dbd8:	e9cd 0100 	strd	r0, r1, [sp]
 800dbdc:	f7f2 ff48 	bl	8000a70 <__aeabi_dcmpgt>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	f040 8288 	bne.w	800e0f6 <_dtoa_r+0x92e>
 800dbe6:	462a      	mov	r2, r5
 800dbe8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dbec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbf0:	f7f2 ff20 	bl	8000a34 <__aeabi_dcmplt>
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	f040 827c 	bne.w	800e0f2 <_dtoa_r+0x92a>
 800dbfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbfe:	e9cd 2300 	strd	r2, r3, [sp]
 800dc02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	f2c0 8150 	blt.w	800deaa <_dtoa_r+0x6e2>
 800dc0a:	f1ba 0f0e 	cmp.w	sl, #14
 800dc0e:	f300 814c 	bgt.w	800deaa <_dtoa_r+0x6e2>
 800dc12:	4b6a      	ldr	r3, [pc, #424]	; (800ddbc <_dtoa_r+0x5f4>)
 800dc14:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dc18:	ed93 7b00 	vldr	d7, [r3]
 800dc1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dc24:	f280 80d8 	bge.w	800ddd8 <_dtoa_r+0x610>
 800dc28:	f1b9 0f00 	cmp.w	r9, #0
 800dc2c:	f300 80d4 	bgt.w	800ddd8 <_dtoa_r+0x610>
 800dc30:	f040 825e 	bne.w	800e0f0 <_dtoa_r+0x928>
 800dc34:	2200      	movs	r2, #0
 800dc36:	4b66      	ldr	r3, [pc, #408]	; (800ddd0 <_dtoa_r+0x608>)
 800dc38:	ec51 0b17 	vmov	r0, r1, d7
 800dc3c:	f7f2 fc88 	bl	8000550 <__aeabi_dmul>
 800dc40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc44:	f7f2 ff0a 	bl	8000a5c <__aeabi_dcmpge>
 800dc48:	464f      	mov	r7, r9
 800dc4a:	464e      	mov	r6, r9
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	f040 8234 	bne.w	800e0ba <_dtoa_r+0x8f2>
 800dc52:	2331      	movs	r3, #49	; 0x31
 800dc54:	f10b 0501 	add.w	r5, fp, #1
 800dc58:	f88b 3000 	strb.w	r3, [fp]
 800dc5c:	f10a 0a01 	add.w	sl, sl, #1
 800dc60:	e22f      	b.n	800e0c2 <_dtoa_r+0x8fa>
 800dc62:	07f2      	lsls	r2, r6, #31
 800dc64:	d505      	bpl.n	800dc72 <_dtoa_r+0x4aa>
 800dc66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc6a:	f7f2 fc71 	bl	8000550 <__aeabi_dmul>
 800dc6e:	3501      	adds	r5, #1
 800dc70:	2301      	movs	r3, #1
 800dc72:	1076      	asrs	r6, r6, #1
 800dc74:	3708      	adds	r7, #8
 800dc76:	e772      	b.n	800db5e <_dtoa_r+0x396>
 800dc78:	2502      	movs	r5, #2
 800dc7a:	e774      	b.n	800db66 <_dtoa_r+0x39e>
 800dc7c:	f8cd a020 	str.w	sl, [sp, #32]
 800dc80:	464f      	mov	r7, r9
 800dc82:	e791      	b.n	800dba8 <_dtoa_r+0x3e0>
 800dc84:	4b4d      	ldr	r3, [pc, #308]	; (800ddbc <_dtoa_r+0x5f4>)
 800dc86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dc8a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800dc8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d047      	beq.n	800dd24 <_dtoa_r+0x55c>
 800dc94:	4602      	mov	r2, r0
 800dc96:	460b      	mov	r3, r1
 800dc98:	2000      	movs	r0, #0
 800dc9a:	494e      	ldr	r1, [pc, #312]	; (800ddd4 <_dtoa_r+0x60c>)
 800dc9c:	f7f2 fd82 	bl	80007a4 <__aeabi_ddiv>
 800dca0:	462a      	mov	r2, r5
 800dca2:	4633      	mov	r3, r6
 800dca4:	f7f2 fa9c 	bl	80001e0 <__aeabi_dsub>
 800dca8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dcac:	465d      	mov	r5, fp
 800dcae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dcb2:	f7f2 fefd 	bl	8000ab0 <__aeabi_d2iz>
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	f7f2 fbe0 	bl	800047c <__aeabi_i2d>
 800dcbc:	4602      	mov	r2, r0
 800dcbe:	460b      	mov	r3, r1
 800dcc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dcc4:	f7f2 fa8c 	bl	80001e0 <__aeabi_dsub>
 800dcc8:	3630      	adds	r6, #48	; 0x30
 800dcca:	f805 6b01 	strb.w	r6, [r5], #1
 800dcce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dcd2:	e9cd 0100 	strd	r0, r1, [sp]
 800dcd6:	f7f2 fead 	bl	8000a34 <__aeabi_dcmplt>
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	d163      	bne.n	800dda6 <_dtoa_r+0x5de>
 800dcde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dce2:	2000      	movs	r0, #0
 800dce4:	4937      	ldr	r1, [pc, #220]	; (800ddc4 <_dtoa_r+0x5fc>)
 800dce6:	f7f2 fa7b 	bl	80001e0 <__aeabi_dsub>
 800dcea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dcee:	f7f2 fea1 	bl	8000a34 <__aeabi_dcmplt>
 800dcf2:	2800      	cmp	r0, #0
 800dcf4:	f040 80b7 	bne.w	800de66 <_dtoa_r+0x69e>
 800dcf8:	eba5 030b 	sub.w	r3, r5, fp
 800dcfc:	429f      	cmp	r7, r3
 800dcfe:	f77f af7c 	ble.w	800dbfa <_dtoa_r+0x432>
 800dd02:	2200      	movs	r2, #0
 800dd04:	4b30      	ldr	r3, [pc, #192]	; (800ddc8 <_dtoa_r+0x600>)
 800dd06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dd0a:	f7f2 fc21 	bl	8000550 <__aeabi_dmul>
 800dd0e:	2200      	movs	r2, #0
 800dd10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dd14:	4b2c      	ldr	r3, [pc, #176]	; (800ddc8 <_dtoa_r+0x600>)
 800dd16:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd1a:	f7f2 fc19 	bl	8000550 <__aeabi_dmul>
 800dd1e:	e9cd 0100 	strd	r0, r1, [sp]
 800dd22:	e7c4      	b.n	800dcae <_dtoa_r+0x4e6>
 800dd24:	462a      	mov	r2, r5
 800dd26:	4633      	mov	r3, r6
 800dd28:	f7f2 fc12 	bl	8000550 <__aeabi_dmul>
 800dd2c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dd30:	eb0b 0507 	add.w	r5, fp, r7
 800dd34:	465e      	mov	r6, fp
 800dd36:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd3a:	f7f2 feb9 	bl	8000ab0 <__aeabi_d2iz>
 800dd3e:	4607      	mov	r7, r0
 800dd40:	f7f2 fb9c 	bl	800047c <__aeabi_i2d>
 800dd44:	3730      	adds	r7, #48	; 0x30
 800dd46:	4602      	mov	r2, r0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd4e:	f7f2 fa47 	bl	80001e0 <__aeabi_dsub>
 800dd52:	f806 7b01 	strb.w	r7, [r6], #1
 800dd56:	42ae      	cmp	r6, r5
 800dd58:	e9cd 0100 	strd	r0, r1, [sp]
 800dd5c:	f04f 0200 	mov.w	r2, #0
 800dd60:	d126      	bne.n	800ddb0 <_dtoa_r+0x5e8>
 800dd62:	4b1c      	ldr	r3, [pc, #112]	; (800ddd4 <_dtoa_r+0x60c>)
 800dd64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dd68:	f7f2 fa3c 	bl	80001e4 <__adddf3>
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	460b      	mov	r3, r1
 800dd70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd74:	f7f2 fe7c 	bl	8000a70 <__aeabi_dcmpgt>
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	d174      	bne.n	800de66 <_dtoa_r+0x69e>
 800dd7c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dd80:	2000      	movs	r0, #0
 800dd82:	4914      	ldr	r1, [pc, #80]	; (800ddd4 <_dtoa_r+0x60c>)
 800dd84:	f7f2 fa2c 	bl	80001e0 <__aeabi_dsub>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	460b      	mov	r3, r1
 800dd8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd90:	f7f2 fe50 	bl	8000a34 <__aeabi_dcmplt>
 800dd94:	2800      	cmp	r0, #0
 800dd96:	f43f af30 	beq.w	800dbfa <_dtoa_r+0x432>
 800dd9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd9e:	2b30      	cmp	r3, #48	; 0x30
 800dda0:	f105 32ff 	add.w	r2, r5, #4294967295
 800dda4:	d002      	beq.n	800ddac <_dtoa_r+0x5e4>
 800dda6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ddaa:	e04a      	b.n	800de42 <_dtoa_r+0x67a>
 800ddac:	4615      	mov	r5, r2
 800ddae:	e7f4      	b.n	800dd9a <_dtoa_r+0x5d2>
 800ddb0:	4b05      	ldr	r3, [pc, #20]	; (800ddc8 <_dtoa_r+0x600>)
 800ddb2:	f7f2 fbcd 	bl	8000550 <__aeabi_dmul>
 800ddb6:	e9cd 0100 	strd	r0, r1, [sp]
 800ddba:	e7bc      	b.n	800dd36 <_dtoa_r+0x56e>
 800ddbc:	08017318 	.word	0x08017318
 800ddc0:	080172f0 	.word	0x080172f0
 800ddc4:	3ff00000 	.word	0x3ff00000
 800ddc8:	40240000 	.word	0x40240000
 800ddcc:	401c0000 	.word	0x401c0000
 800ddd0:	40140000 	.word	0x40140000
 800ddd4:	3fe00000 	.word	0x3fe00000
 800ddd8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800dddc:	465d      	mov	r5, fp
 800ddde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dde2:	4630      	mov	r0, r6
 800dde4:	4639      	mov	r1, r7
 800dde6:	f7f2 fcdd 	bl	80007a4 <__aeabi_ddiv>
 800ddea:	f7f2 fe61 	bl	8000ab0 <__aeabi_d2iz>
 800ddee:	4680      	mov	r8, r0
 800ddf0:	f7f2 fb44 	bl	800047c <__aeabi_i2d>
 800ddf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ddf8:	f7f2 fbaa 	bl	8000550 <__aeabi_dmul>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	460b      	mov	r3, r1
 800de00:	4630      	mov	r0, r6
 800de02:	4639      	mov	r1, r7
 800de04:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800de08:	f7f2 f9ea 	bl	80001e0 <__aeabi_dsub>
 800de0c:	f805 6b01 	strb.w	r6, [r5], #1
 800de10:	eba5 060b 	sub.w	r6, r5, fp
 800de14:	45b1      	cmp	r9, r6
 800de16:	4602      	mov	r2, r0
 800de18:	460b      	mov	r3, r1
 800de1a:	d139      	bne.n	800de90 <_dtoa_r+0x6c8>
 800de1c:	f7f2 f9e2 	bl	80001e4 <__adddf3>
 800de20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de24:	4606      	mov	r6, r0
 800de26:	460f      	mov	r7, r1
 800de28:	f7f2 fe22 	bl	8000a70 <__aeabi_dcmpgt>
 800de2c:	b9c8      	cbnz	r0, 800de62 <_dtoa_r+0x69a>
 800de2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de32:	4630      	mov	r0, r6
 800de34:	4639      	mov	r1, r7
 800de36:	f7f2 fdf3 	bl	8000a20 <__aeabi_dcmpeq>
 800de3a:	b110      	cbz	r0, 800de42 <_dtoa_r+0x67a>
 800de3c:	f018 0f01 	tst.w	r8, #1
 800de40:	d10f      	bne.n	800de62 <_dtoa_r+0x69a>
 800de42:	9904      	ldr	r1, [sp, #16]
 800de44:	4620      	mov	r0, r4
 800de46:	f000 fabb 	bl	800e3c0 <_Bfree>
 800de4a:	2300      	movs	r3, #0
 800de4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800de4e:	702b      	strb	r3, [r5, #0]
 800de50:	f10a 0301 	add.w	r3, sl, #1
 800de54:	6013      	str	r3, [r2, #0]
 800de56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de58:	2b00      	cmp	r3, #0
 800de5a:	f000 8241 	beq.w	800e2e0 <_dtoa_r+0xb18>
 800de5e:	601d      	str	r5, [r3, #0]
 800de60:	e23e      	b.n	800e2e0 <_dtoa_r+0xb18>
 800de62:	f8cd a020 	str.w	sl, [sp, #32]
 800de66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800de6a:	2a39      	cmp	r2, #57	; 0x39
 800de6c:	f105 33ff 	add.w	r3, r5, #4294967295
 800de70:	d108      	bne.n	800de84 <_dtoa_r+0x6bc>
 800de72:	459b      	cmp	fp, r3
 800de74:	d10a      	bne.n	800de8c <_dtoa_r+0x6c4>
 800de76:	9b08      	ldr	r3, [sp, #32]
 800de78:	3301      	adds	r3, #1
 800de7a:	9308      	str	r3, [sp, #32]
 800de7c:	2330      	movs	r3, #48	; 0x30
 800de7e:	f88b 3000 	strb.w	r3, [fp]
 800de82:	465b      	mov	r3, fp
 800de84:	781a      	ldrb	r2, [r3, #0]
 800de86:	3201      	adds	r2, #1
 800de88:	701a      	strb	r2, [r3, #0]
 800de8a:	e78c      	b.n	800dda6 <_dtoa_r+0x5de>
 800de8c:	461d      	mov	r5, r3
 800de8e:	e7ea      	b.n	800de66 <_dtoa_r+0x69e>
 800de90:	2200      	movs	r2, #0
 800de92:	4b9b      	ldr	r3, [pc, #620]	; (800e100 <_dtoa_r+0x938>)
 800de94:	f7f2 fb5c 	bl	8000550 <__aeabi_dmul>
 800de98:	2200      	movs	r2, #0
 800de9a:	2300      	movs	r3, #0
 800de9c:	4606      	mov	r6, r0
 800de9e:	460f      	mov	r7, r1
 800dea0:	f7f2 fdbe 	bl	8000a20 <__aeabi_dcmpeq>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d09a      	beq.n	800ddde <_dtoa_r+0x616>
 800dea8:	e7cb      	b.n	800de42 <_dtoa_r+0x67a>
 800deaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800deac:	2a00      	cmp	r2, #0
 800deae:	f000 808b 	beq.w	800dfc8 <_dtoa_r+0x800>
 800deb2:	9a06      	ldr	r2, [sp, #24]
 800deb4:	2a01      	cmp	r2, #1
 800deb6:	dc6e      	bgt.n	800df96 <_dtoa_r+0x7ce>
 800deb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800deba:	2a00      	cmp	r2, #0
 800debc:	d067      	beq.n	800df8e <_dtoa_r+0x7c6>
 800debe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dec2:	9f07      	ldr	r7, [sp, #28]
 800dec4:	9d05      	ldr	r5, [sp, #20]
 800dec6:	9a05      	ldr	r2, [sp, #20]
 800dec8:	2101      	movs	r1, #1
 800deca:	441a      	add	r2, r3
 800decc:	4620      	mov	r0, r4
 800dece:	9205      	str	r2, [sp, #20]
 800ded0:	4498      	add	r8, r3
 800ded2:	f000 fb15 	bl	800e500 <__i2b>
 800ded6:	4606      	mov	r6, r0
 800ded8:	2d00      	cmp	r5, #0
 800deda:	dd0c      	ble.n	800def6 <_dtoa_r+0x72e>
 800dedc:	f1b8 0f00 	cmp.w	r8, #0
 800dee0:	dd09      	ble.n	800def6 <_dtoa_r+0x72e>
 800dee2:	4545      	cmp	r5, r8
 800dee4:	9a05      	ldr	r2, [sp, #20]
 800dee6:	462b      	mov	r3, r5
 800dee8:	bfa8      	it	ge
 800deea:	4643      	movge	r3, r8
 800deec:	1ad2      	subs	r2, r2, r3
 800deee:	9205      	str	r2, [sp, #20]
 800def0:	1aed      	subs	r5, r5, r3
 800def2:	eba8 0803 	sub.w	r8, r8, r3
 800def6:	9b07      	ldr	r3, [sp, #28]
 800def8:	b1eb      	cbz	r3, 800df36 <_dtoa_r+0x76e>
 800defa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800defc:	2b00      	cmp	r3, #0
 800defe:	d067      	beq.n	800dfd0 <_dtoa_r+0x808>
 800df00:	b18f      	cbz	r7, 800df26 <_dtoa_r+0x75e>
 800df02:	4631      	mov	r1, r6
 800df04:	463a      	mov	r2, r7
 800df06:	4620      	mov	r0, r4
 800df08:	f000 fb9a 	bl	800e640 <__pow5mult>
 800df0c:	9a04      	ldr	r2, [sp, #16]
 800df0e:	4601      	mov	r1, r0
 800df10:	4606      	mov	r6, r0
 800df12:	4620      	mov	r0, r4
 800df14:	f000 fafd 	bl	800e512 <__multiply>
 800df18:	9904      	ldr	r1, [sp, #16]
 800df1a:	9008      	str	r0, [sp, #32]
 800df1c:	4620      	mov	r0, r4
 800df1e:	f000 fa4f 	bl	800e3c0 <_Bfree>
 800df22:	9b08      	ldr	r3, [sp, #32]
 800df24:	9304      	str	r3, [sp, #16]
 800df26:	9b07      	ldr	r3, [sp, #28]
 800df28:	1bda      	subs	r2, r3, r7
 800df2a:	d004      	beq.n	800df36 <_dtoa_r+0x76e>
 800df2c:	9904      	ldr	r1, [sp, #16]
 800df2e:	4620      	mov	r0, r4
 800df30:	f000 fb86 	bl	800e640 <__pow5mult>
 800df34:	9004      	str	r0, [sp, #16]
 800df36:	2101      	movs	r1, #1
 800df38:	4620      	mov	r0, r4
 800df3a:	f000 fae1 	bl	800e500 <__i2b>
 800df3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df40:	4607      	mov	r7, r0
 800df42:	2b00      	cmp	r3, #0
 800df44:	f000 81d0 	beq.w	800e2e8 <_dtoa_r+0xb20>
 800df48:	461a      	mov	r2, r3
 800df4a:	4601      	mov	r1, r0
 800df4c:	4620      	mov	r0, r4
 800df4e:	f000 fb77 	bl	800e640 <__pow5mult>
 800df52:	9b06      	ldr	r3, [sp, #24]
 800df54:	2b01      	cmp	r3, #1
 800df56:	4607      	mov	r7, r0
 800df58:	dc40      	bgt.n	800dfdc <_dtoa_r+0x814>
 800df5a:	9b00      	ldr	r3, [sp, #0]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d139      	bne.n	800dfd4 <_dtoa_r+0x80c>
 800df60:	9b01      	ldr	r3, [sp, #4]
 800df62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df66:	2b00      	cmp	r3, #0
 800df68:	d136      	bne.n	800dfd8 <_dtoa_r+0x810>
 800df6a:	9b01      	ldr	r3, [sp, #4]
 800df6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800df70:	0d1b      	lsrs	r3, r3, #20
 800df72:	051b      	lsls	r3, r3, #20
 800df74:	b12b      	cbz	r3, 800df82 <_dtoa_r+0x7ba>
 800df76:	9b05      	ldr	r3, [sp, #20]
 800df78:	3301      	adds	r3, #1
 800df7a:	9305      	str	r3, [sp, #20]
 800df7c:	f108 0801 	add.w	r8, r8, #1
 800df80:	2301      	movs	r3, #1
 800df82:	9307      	str	r3, [sp, #28]
 800df84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df86:	2b00      	cmp	r3, #0
 800df88:	d12a      	bne.n	800dfe0 <_dtoa_r+0x818>
 800df8a:	2001      	movs	r0, #1
 800df8c:	e030      	b.n	800dff0 <_dtoa_r+0x828>
 800df8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800df90:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800df94:	e795      	b.n	800dec2 <_dtoa_r+0x6fa>
 800df96:	9b07      	ldr	r3, [sp, #28]
 800df98:	f109 37ff 	add.w	r7, r9, #4294967295
 800df9c:	42bb      	cmp	r3, r7
 800df9e:	bfbf      	itttt	lt
 800dfa0:	9b07      	ldrlt	r3, [sp, #28]
 800dfa2:	9707      	strlt	r7, [sp, #28]
 800dfa4:	1afa      	sublt	r2, r7, r3
 800dfa6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800dfa8:	bfbb      	ittet	lt
 800dfaa:	189b      	addlt	r3, r3, r2
 800dfac:	930e      	strlt	r3, [sp, #56]	; 0x38
 800dfae:	1bdf      	subge	r7, r3, r7
 800dfb0:	2700      	movlt	r7, #0
 800dfb2:	f1b9 0f00 	cmp.w	r9, #0
 800dfb6:	bfb5      	itete	lt
 800dfb8:	9b05      	ldrlt	r3, [sp, #20]
 800dfba:	9d05      	ldrge	r5, [sp, #20]
 800dfbc:	eba3 0509 	sublt.w	r5, r3, r9
 800dfc0:	464b      	movge	r3, r9
 800dfc2:	bfb8      	it	lt
 800dfc4:	2300      	movlt	r3, #0
 800dfc6:	e77e      	b.n	800dec6 <_dtoa_r+0x6fe>
 800dfc8:	9f07      	ldr	r7, [sp, #28]
 800dfca:	9d05      	ldr	r5, [sp, #20]
 800dfcc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800dfce:	e783      	b.n	800ded8 <_dtoa_r+0x710>
 800dfd0:	9a07      	ldr	r2, [sp, #28]
 800dfd2:	e7ab      	b.n	800df2c <_dtoa_r+0x764>
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	e7d4      	b.n	800df82 <_dtoa_r+0x7ba>
 800dfd8:	9b00      	ldr	r3, [sp, #0]
 800dfda:	e7d2      	b.n	800df82 <_dtoa_r+0x7ba>
 800dfdc:	2300      	movs	r3, #0
 800dfde:	9307      	str	r3, [sp, #28]
 800dfe0:	693b      	ldr	r3, [r7, #16]
 800dfe2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800dfe6:	6918      	ldr	r0, [r3, #16]
 800dfe8:	f000 fa3c 	bl	800e464 <__hi0bits>
 800dfec:	f1c0 0020 	rsb	r0, r0, #32
 800dff0:	4440      	add	r0, r8
 800dff2:	f010 001f 	ands.w	r0, r0, #31
 800dff6:	d047      	beq.n	800e088 <_dtoa_r+0x8c0>
 800dff8:	f1c0 0320 	rsb	r3, r0, #32
 800dffc:	2b04      	cmp	r3, #4
 800dffe:	dd3b      	ble.n	800e078 <_dtoa_r+0x8b0>
 800e000:	9b05      	ldr	r3, [sp, #20]
 800e002:	f1c0 001c 	rsb	r0, r0, #28
 800e006:	4403      	add	r3, r0
 800e008:	9305      	str	r3, [sp, #20]
 800e00a:	4405      	add	r5, r0
 800e00c:	4480      	add	r8, r0
 800e00e:	9b05      	ldr	r3, [sp, #20]
 800e010:	2b00      	cmp	r3, #0
 800e012:	dd05      	ble.n	800e020 <_dtoa_r+0x858>
 800e014:	461a      	mov	r2, r3
 800e016:	9904      	ldr	r1, [sp, #16]
 800e018:	4620      	mov	r0, r4
 800e01a:	f000 fb5f 	bl	800e6dc <__lshift>
 800e01e:	9004      	str	r0, [sp, #16]
 800e020:	f1b8 0f00 	cmp.w	r8, #0
 800e024:	dd05      	ble.n	800e032 <_dtoa_r+0x86a>
 800e026:	4639      	mov	r1, r7
 800e028:	4642      	mov	r2, r8
 800e02a:	4620      	mov	r0, r4
 800e02c:	f000 fb56 	bl	800e6dc <__lshift>
 800e030:	4607      	mov	r7, r0
 800e032:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e034:	b353      	cbz	r3, 800e08c <_dtoa_r+0x8c4>
 800e036:	4639      	mov	r1, r7
 800e038:	9804      	ldr	r0, [sp, #16]
 800e03a:	f000 fba3 	bl	800e784 <__mcmp>
 800e03e:	2800      	cmp	r0, #0
 800e040:	da24      	bge.n	800e08c <_dtoa_r+0x8c4>
 800e042:	2300      	movs	r3, #0
 800e044:	220a      	movs	r2, #10
 800e046:	9904      	ldr	r1, [sp, #16]
 800e048:	4620      	mov	r0, r4
 800e04a:	f000 f9d0 	bl	800e3ee <__multadd>
 800e04e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e050:	9004      	str	r0, [sp, #16]
 800e052:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e056:	2b00      	cmp	r3, #0
 800e058:	f000 814d 	beq.w	800e2f6 <_dtoa_r+0xb2e>
 800e05c:	2300      	movs	r3, #0
 800e05e:	4631      	mov	r1, r6
 800e060:	220a      	movs	r2, #10
 800e062:	4620      	mov	r0, r4
 800e064:	f000 f9c3 	bl	800e3ee <__multadd>
 800e068:	9b02      	ldr	r3, [sp, #8]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	4606      	mov	r6, r0
 800e06e:	dc4f      	bgt.n	800e110 <_dtoa_r+0x948>
 800e070:	9b06      	ldr	r3, [sp, #24]
 800e072:	2b02      	cmp	r3, #2
 800e074:	dd4c      	ble.n	800e110 <_dtoa_r+0x948>
 800e076:	e011      	b.n	800e09c <_dtoa_r+0x8d4>
 800e078:	d0c9      	beq.n	800e00e <_dtoa_r+0x846>
 800e07a:	9a05      	ldr	r2, [sp, #20]
 800e07c:	331c      	adds	r3, #28
 800e07e:	441a      	add	r2, r3
 800e080:	9205      	str	r2, [sp, #20]
 800e082:	441d      	add	r5, r3
 800e084:	4498      	add	r8, r3
 800e086:	e7c2      	b.n	800e00e <_dtoa_r+0x846>
 800e088:	4603      	mov	r3, r0
 800e08a:	e7f6      	b.n	800e07a <_dtoa_r+0x8b2>
 800e08c:	f1b9 0f00 	cmp.w	r9, #0
 800e090:	dc38      	bgt.n	800e104 <_dtoa_r+0x93c>
 800e092:	9b06      	ldr	r3, [sp, #24]
 800e094:	2b02      	cmp	r3, #2
 800e096:	dd35      	ble.n	800e104 <_dtoa_r+0x93c>
 800e098:	f8cd 9008 	str.w	r9, [sp, #8]
 800e09c:	9b02      	ldr	r3, [sp, #8]
 800e09e:	b963      	cbnz	r3, 800e0ba <_dtoa_r+0x8f2>
 800e0a0:	4639      	mov	r1, r7
 800e0a2:	2205      	movs	r2, #5
 800e0a4:	4620      	mov	r0, r4
 800e0a6:	f000 f9a2 	bl	800e3ee <__multadd>
 800e0aa:	4601      	mov	r1, r0
 800e0ac:	4607      	mov	r7, r0
 800e0ae:	9804      	ldr	r0, [sp, #16]
 800e0b0:	f000 fb68 	bl	800e784 <__mcmp>
 800e0b4:	2800      	cmp	r0, #0
 800e0b6:	f73f adcc 	bgt.w	800dc52 <_dtoa_r+0x48a>
 800e0ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0bc:	465d      	mov	r5, fp
 800e0be:	ea6f 0a03 	mvn.w	sl, r3
 800e0c2:	f04f 0900 	mov.w	r9, #0
 800e0c6:	4639      	mov	r1, r7
 800e0c8:	4620      	mov	r0, r4
 800e0ca:	f000 f979 	bl	800e3c0 <_Bfree>
 800e0ce:	2e00      	cmp	r6, #0
 800e0d0:	f43f aeb7 	beq.w	800de42 <_dtoa_r+0x67a>
 800e0d4:	f1b9 0f00 	cmp.w	r9, #0
 800e0d8:	d005      	beq.n	800e0e6 <_dtoa_r+0x91e>
 800e0da:	45b1      	cmp	r9, r6
 800e0dc:	d003      	beq.n	800e0e6 <_dtoa_r+0x91e>
 800e0de:	4649      	mov	r1, r9
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f000 f96d 	bl	800e3c0 <_Bfree>
 800e0e6:	4631      	mov	r1, r6
 800e0e8:	4620      	mov	r0, r4
 800e0ea:	f000 f969 	bl	800e3c0 <_Bfree>
 800e0ee:	e6a8      	b.n	800de42 <_dtoa_r+0x67a>
 800e0f0:	2700      	movs	r7, #0
 800e0f2:	463e      	mov	r6, r7
 800e0f4:	e7e1      	b.n	800e0ba <_dtoa_r+0x8f2>
 800e0f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e0fa:	463e      	mov	r6, r7
 800e0fc:	e5a9      	b.n	800dc52 <_dtoa_r+0x48a>
 800e0fe:	bf00      	nop
 800e100:	40240000 	.word	0x40240000
 800e104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e106:	f8cd 9008 	str.w	r9, [sp, #8]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	f000 80fa 	beq.w	800e304 <_dtoa_r+0xb3c>
 800e110:	2d00      	cmp	r5, #0
 800e112:	dd05      	ble.n	800e120 <_dtoa_r+0x958>
 800e114:	4631      	mov	r1, r6
 800e116:	462a      	mov	r2, r5
 800e118:	4620      	mov	r0, r4
 800e11a:	f000 fadf 	bl	800e6dc <__lshift>
 800e11e:	4606      	mov	r6, r0
 800e120:	9b07      	ldr	r3, [sp, #28]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d04c      	beq.n	800e1c0 <_dtoa_r+0x9f8>
 800e126:	6871      	ldr	r1, [r6, #4]
 800e128:	4620      	mov	r0, r4
 800e12a:	f000 f915 	bl	800e358 <_Balloc>
 800e12e:	6932      	ldr	r2, [r6, #16]
 800e130:	3202      	adds	r2, #2
 800e132:	4605      	mov	r5, r0
 800e134:	0092      	lsls	r2, r2, #2
 800e136:	f106 010c 	add.w	r1, r6, #12
 800e13a:	300c      	adds	r0, #12
 800e13c:	f7fe fea0 	bl	800ce80 <memcpy>
 800e140:	2201      	movs	r2, #1
 800e142:	4629      	mov	r1, r5
 800e144:	4620      	mov	r0, r4
 800e146:	f000 fac9 	bl	800e6dc <__lshift>
 800e14a:	9b00      	ldr	r3, [sp, #0]
 800e14c:	f8cd b014 	str.w	fp, [sp, #20]
 800e150:	f003 0301 	and.w	r3, r3, #1
 800e154:	46b1      	mov	r9, r6
 800e156:	9307      	str	r3, [sp, #28]
 800e158:	4606      	mov	r6, r0
 800e15a:	4639      	mov	r1, r7
 800e15c:	9804      	ldr	r0, [sp, #16]
 800e15e:	f7ff faa5 	bl	800d6ac <quorem>
 800e162:	4649      	mov	r1, r9
 800e164:	4605      	mov	r5, r0
 800e166:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e16a:	9804      	ldr	r0, [sp, #16]
 800e16c:	f000 fb0a 	bl	800e784 <__mcmp>
 800e170:	4632      	mov	r2, r6
 800e172:	9000      	str	r0, [sp, #0]
 800e174:	4639      	mov	r1, r7
 800e176:	4620      	mov	r0, r4
 800e178:	f000 fb1e 	bl	800e7b8 <__mdiff>
 800e17c:	68c3      	ldr	r3, [r0, #12]
 800e17e:	4602      	mov	r2, r0
 800e180:	bb03      	cbnz	r3, 800e1c4 <_dtoa_r+0x9fc>
 800e182:	4601      	mov	r1, r0
 800e184:	9008      	str	r0, [sp, #32]
 800e186:	9804      	ldr	r0, [sp, #16]
 800e188:	f000 fafc 	bl	800e784 <__mcmp>
 800e18c:	9a08      	ldr	r2, [sp, #32]
 800e18e:	4603      	mov	r3, r0
 800e190:	4611      	mov	r1, r2
 800e192:	4620      	mov	r0, r4
 800e194:	9308      	str	r3, [sp, #32]
 800e196:	f000 f913 	bl	800e3c0 <_Bfree>
 800e19a:	9b08      	ldr	r3, [sp, #32]
 800e19c:	b9a3      	cbnz	r3, 800e1c8 <_dtoa_r+0xa00>
 800e19e:	9a06      	ldr	r2, [sp, #24]
 800e1a0:	b992      	cbnz	r2, 800e1c8 <_dtoa_r+0xa00>
 800e1a2:	9a07      	ldr	r2, [sp, #28]
 800e1a4:	b982      	cbnz	r2, 800e1c8 <_dtoa_r+0xa00>
 800e1a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e1aa:	d029      	beq.n	800e200 <_dtoa_r+0xa38>
 800e1ac:	9b00      	ldr	r3, [sp, #0]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	dd01      	ble.n	800e1b6 <_dtoa_r+0x9ee>
 800e1b2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e1b6:	9b05      	ldr	r3, [sp, #20]
 800e1b8:	1c5d      	adds	r5, r3, #1
 800e1ba:	f883 8000 	strb.w	r8, [r3]
 800e1be:	e782      	b.n	800e0c6 <_dtoa_r+0x8fe>
 800e1c0:	4630      	mov	r0, r6
 800e1c2:	e7c2      	b.n	800e14a <_dtoa_r+0x982>
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	e7e3      	b.n	800e190 <_dtoa_r+0x9c8>
 800e1c8:	9a00      	ldr	r2, [sp, #0]
 800e1ca:	2a00      	cmp	r2, #0
 800e1cc:	db04      	blt.n	800e1d8 <_dtoa_r+0xa10>
 800e1ce:	d125      	bne.n	800e21c <_dtoa_r+0xa54>
 800e1d0:	9a06      	ldr	r2, [sp, #24]
 800e1d2:	bb1a      	cbnz	r2, 800e21c <_dtoa_r+0xa54>
 800e1d4:	9a07      	ldr	r2, [sp, #28]
 800e1d6:	bb0a      	cbnz	r2, 800e21c <_dtoa_r+0xa54>
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	ddec      	ble.n	800e1b6 <_dtoa_r+0x9ee>
 800e1dc:	2201      	movs	r2, #1
 800e1de:	9904      	ldr	r1, [sp, #16]
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	f000 fa7b 	bl	800e6dc <__lshift>
 800e1e6:	4639      	mov	r1, r7
 800e1e8:	9004      	str	r0, [sp, #16]
 800e1ea:	f000 facb 	bl	800e784 <__mcmp>
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	dc03      	bgt.n	800e1fa <_dtoa_r+0xa32>
 800e1f2:	d1e0      	bne.n	800e1b6 <_dtoa_r+0x9ee>
 800e1f4:	f018 0f01 	tst.w	r8, #1
 800e1f8:	d0dd      	beq.n	800e1b6 <_dtoa_r+0x9ee>
 800e1fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e1fe:	d1d8      	bne.n	800e1b2 <_dtoa_r+0x9ea>
 800e200:	9b05      	ldr	r3, [sp, #20]
 800e202:	9a05      	ldr	r2, [sp, #20]
 800e204:	1c5d      	adds	r5, r3, #1
 800e206:	2339      	movs	r3, #57	; 0x39
 800e208:	7013      	strb	r3, [r2, #0]
 800e20a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e20e:	2b39      	cmp	r3, #57	; 0x39
 800e210:	f105 32ff 	add.w	r2, r5, #4294967295
 800e214:	d04f      	beq.n	800e2b6 <_dtoa_r+0xaee>
 800e216:	3301      	adds	r3, #1
 800e218:	7013      	strb	r3, [r2, #0]
 800e21a:	e754      	b.n	800e0c6 <_dtoa_r+0x8fe>
 800e21c:	9a05      	ldr	r2, [sp, #20]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f102 0501 	add.w	r5, r2, #1
 800e224:	dd06      	ble.n	800e234 <_dtoa_r+0xa6c>
 800e226:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e22a:	d0e9      	beq.n	800e200 <_dtoa_r+0xa38>
 800e22c:	f108 0801 	add.w	r8, r8, #1
 800e230:	9b05      	ldr	r3, [sp, #20]
 800e232:	e7c2      	b.n	800e1ba <_dtoa_r+0x9f2>
 800e234:	9a02      	ldr	r2, [sp, #8]
 800e236:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e23a:	eba5 030b 	sub.w	r3, r5, fp
 800e23e:	4293      	cmp	r3, r2
 800e240:	d021      	beq.n	800e286 <_dtoa_r+0xabe>
 800e242:	2300      	movs	r3, #0
 800e244:	220a      	movs	r2, #10
 800e246:	9904      	ldr	r1, [sp, #16]
 800e248:	4620      	mov	r0, r4
 800e24a:	f000 f8d0 	bl	800e3ee <__multadd>
 800e24e:	45b1      	cmp	r9, r6
 800e250:	9004      	str	r0, [sp, #16]
 800e252:	f04f 0300 	mov.w	r3, #0
 800e256:	f04f 020a 	mov.w	r2, #10
 800e25a:	4649      	mov	r1, r9
 800e25c:	4620      	mov	r0, r4
 800e25e:	d105      	bne.n	800e26c <_dtoa_r+0xaa4>
 800e260:	f000 f8c5 	bl	800e3ee <__multadd>
 800e264:	4681      	mov	r9, r0
 800e266:	4606      	mov	r6, r0
 800e268:	9505      	str	r5, [sp, #20]
 800e26a:	e776      	b.n	800e15a <_dtoa_r+0x992>
 800e26c:	f000 f8bf 	bl	800e3ee <__multadd>
 800e270:	4631      	mov	r1, r6
 800e272:	4681      	mov	r9, r0
 800e274:	2300      	movs	r3, #0
 800e276:	220a      	movs	r2, #10
 800e278:	4620      	mov	r0, r4
 800e27a:	f000 f8b8 	bl	800e3ee <__multadd>
 800e27e:	4606      	mov	r6, r0
 800e280:	e7f2      	b.n	800e268 <_dtoa_r+0xaa0>
 800e282:	f04f 0900 	mov.w	r9, #0
 800e286:	2201      	movs	r2, #1
 800e288:	9904      	ldr	r1, [sp, #16]
 800e28a:	4620      	mov	r0, r4
 800e28c:	f000 fa26 	bl	800e6dc <__lshift>
 800e290:	4639      	mov	r1, r7
 800e292:	9004      	str	r0, [sp, #16]
 800e294:	f000 fa76 	bl	800e784 <__mcmp>
 800e298:	2800      	cmp	r0, #0
 800e29a:	dcb6      	bgt.n	800e20a <_dtoa_r+0xa42>
 800e29c:	d102      	bne.n	800e2a4 <_dtoa_r+0xadc>
 800e29e:	f018 0f01 	tst.w	r8, #1
 800e2a2:	d1b2      	bne.n	800e20a <_dtoa_r+0xa42>
 800e2a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e2a8:	2b30      	cmp	r3, #48	; 0x30
 800e2aa:	f105 32ff 	add.w	r2, r5, #4294967295
 800e2ae:	f47f af0a 	bne.w	800e0c6 <_dtoa_r+0x8fe>
 800e2b2:	4615      	mov	r5, r2
 800e2b4:	e7f6      	b.n	800e2a4 <_dtoa_r+0xadc>
 800e2b6:	4593      	cmp	fp, r2
 800e2b8:	d105      	bne.n	800e2c6 <_dtoa_r+0xafe>
 800e2ba:	2331      	movs	r3, #49	; 0x31
 800e2bc:	f10a 0a01 	add.w	sl, sl, #1
 800e2c0:	f88b 3000 	strb.w	r3, [fp]
 800e2c4:	e6ff      	b.n	800e0c6 <_dtoa_r+0x8fe>
 800e2c6:	4615      	mov	r5, r2
 800e2c8:	e79f      	b.n	800e20a <_dtoa_r+0xa42>
 800e2ca:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e330 <_dtoa_r+0xb68>
 800e2ce:	e007      	b.n	800e2e0 <_dtoa_r+0xb18>
 800e2d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2d2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e334 <_dtoa_r+0xb6c>
 800e2d6:	b11b      	cbz	r3, 800e2e0 <_dtoa_r+0xb18>
 800e2d8:	f10b 0308 	add.w	r3, fp, #8
 800e2dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e2de:	6013      	str	r3, [r2, #0]
 800e2e0:	4658      	mov	r0, fp
 800e2e2:	b017      	add	sp, #92	; 0x5c
 800e2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e8:	9b06      	ldr	r3, [sp, #24]
 800e2ea:	2b01      	cmp	r3, #1
 800e2ec:	f77f ae35 	ble.w	800df5a <_dtoa_r+0x792>
 800e2f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2f2:	9307      	str	r3, [sp, #28]
 800e2f4:	e649      	b.n	800df8a <_dtoa_r+0x7c2>
 800e2f6:	9b02      	ldr	r3, [sp, #8]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	dc03      	bgt.n	800e304 <_dtoa_r+0xb3c>
 800e2fc:	9b06      	ldr	r3, [sp, #24]
 800e2fe:	2b02      	cmp	r3, #2
 800e300:	f73f aecc 	bgt.w	800e09c <_dtoa_r+0x8d4>
 800e304:	465d      	mov	r5, fp
 800e306:	4639      	mov	r1, r7
 800e308:	9804      	ldr	r0, [sp, #16]
 800e30a:	f7ff f9cf 	bl	800d6ac <quorem>
 800e30e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e312:	f805 8b01 	strb.w	r8, [r5], #1
 800e316:	9a02      	ldr	r2, [sp, #8]
 800e318:	eba5 030b 	sub.w	r3, r5, fp
 800e31c:	429a      	cmp	r2, r3
 800e31e:	ddb0      	ble.n	800e282 <_dtoa_r+0xaba>
 800e320:	2300      	movs	r3, #0
 800e322:	220a      	movs	r2, #10
 800e324:	9904      	ldr	r1, [sp, #16]
 800e326:	4620      	mov	r0, r4
 800e328:	f000 f861 	bl	800e3ee <__multadd>
 800e32c:	9004      	str	r0, [sp, #16]
 800e32e:	e7ea      	b.n	800e306 <_dtoa_r+0xb3e>
 800e330:	080172e0 	.word	0x080172e0
 800e334:	080172e2 	.word	0x080172e2

0800e338 <_localeconv_r>:
 800e338:	4b04      	ldr	r3, [pc, #16]	; (800e34c <_localeconv_r+0x14>)
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	6a18      	ldr	r0, [r3, #32]
 800e33e:	4b04      	ldr	r3, [pc, #16]	; (800e350 <_localeconv_r+0x18>)
 800e340:	2800      	cmp	r0, #0
 800e342:	bf08      	it	eq
 800e344:	4618      	moveq	r0, r3
 800e346:	30f0      	adds	r0, #240	; 0xf0
 800e348:	4770      	bx	lr
 800e34a:	bf00      	nop
 800e34c:	20000048 	.word	0x20000048
 800e350:	200000ac 	.word	0x200000ac

0800e354 <__malloc_lock>:
 800e354:	4770      	bx	lr

0800e356 <__malloc_unlock>:
 800e356:	4770      	bx	lr

0800e358 <_Balloc>:
 800e358:	b570      	push	{r4, r5, r6, lr}
 800e35a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e35c:	4604      	mov	r4, r0
 800e35e:	460e      	mov	r6, r1
 800e360:	b93d      	cbnz	r5, 800e372 <_Balloc+0x1a>
 800e362:	2010      	movs	r0, #16
 800e364:	f7fe fd7c 	bl	800ce60 <malloc>
 800e368:	6260      	str	r0, [r4, #36]	; 0x24
 800e36a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e36e:	6005      	str	r5, [r0, #0]
 800e370:	60c5      	str	r5, [r0, #12]
 800e372:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e374:	68eb      	ldr	r3, [r5, #12]
 800e376:	b183      	cbz	r3, 800e39a <_Balloc+0x42>
 800e378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e37a:	68db      	ldr	r3, [r3, #12]
 800e37c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e380:	b9b8      	cbnz	r0, 800e3b2 <_Balloc+0x5a>
 800e382:	2101      	movs	r1, #1
 800e384:	fa01 f506 	lsl.w	r5, r1, r6
 800e388:	1d6a      	adds	r2, r5, #5
 800e38a:	0092      	lsls	r2, r2, #2
 800e38c:	4620      	mov	r0, r4
 800e38e:	f000 fabf 	bl	800e910 <_calloc_r>
 800e392:	b160      	cbz	r0, 800e3ae <_Balloc+0x56>
 800e394:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e398:	e00e      	b.n	800e3b8 <_Balloc+0x60>
 800e39a:	2221      	movs	r2, #33	; 0x21
 800e39c:	2104      	movs	r1, #4
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f000 fab6 	bl	800e910 <_calloc_r>
 800e3a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3a6:	60e8      	str	r0, [r5, #12]
 800e3a8:	68db      	ldr	r3, [r3, #12]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d1e4      	bne.n	800e378 <_Balloc+0x20>
 800e3ae:	2000      	movs	r0, #0
 800e3b0:	bd70      	pop	{r4, r5, r6, pc}
 800e3b2:	6802      	ldr	r2, [r0, #0]
 800e3b4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e3be:	e7f7      	b.n	800e3b0 <_Balloc+0x58>

0800e3c0 <_Bfree>:
 800e3c0:	b570      	push	{r4, r5, r6, lr}
 800e3c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e3c4:	4606      	mov	r6, r0
 800e3c6:	460d      	mov	r5, r1
 800e3c8:	b93c      	cbnz	r4, 800e3da <_Bfree+0x1a>
 800e3ca:	2010      	movs	r0, #16
 800e3cc:	f7fe fd48 	bl	800ce60 <malloc>
 800e3d0:	6270      	str	r0, [r6, #36]	; 0x24
 800e3d2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3d6:	6004      	str	r4, [r0, #0]
 800e3d8:	60c4      	str	r4, [r0, #12]
 800e3da:	b13d      	cbz	r5, 800e3ec <_Bfree+0x2c>
 800e3dc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e3de:	686a      	ldr	r2, [r5, #4]
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3e6:	6029      	str	r1, [r5, #0]
 800e3e8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e3ec:	bd70      	pop	{r4, r5, r6, pc}

0800e3ee <__multadd>:
 800e3ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3f2:	690d      	ldr	r5, [r1, #16]
 800e3f4:	461f      	mov	r7, r3
 800e3f6:	4606      	mov	r6, r0
 800e3f8:	460c      	mov	r4, r1
 800e3fa:	f101 0c14 	add.w	ip, r1, #20
 800e3fe:	2300      	movs	r3, #0
 800e400:	f8dc 0000 	ldr.w	r0, [ip]
 800e404:	b281      	uxth	r1, r0
 800e406:	fb02 7101 	mla	r1, r2, r1, r7
 800e40a:	0c0f      	lsrs	r7, r1, #16
 800e40c:	0c00      	lsrs	r0, r0, #16
 800e40e:	fb02 7000 	mla	r0, r2, r0, r7
 800e412:	b289      	uxth	r1, r1
 800e414:	3301      	adds	r3, #1
 800e416:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e41a:	429d      	cmp	r5, r3
 800e41c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e420:	f84c 1b04 	str.w	r1, [ip], #4
 800e424:	dcec      	bgt.n	800e400 <__multadd+0x12>
 800e426:	b1d7      	cbz	r7, 800e45e <__multadd+0x70>
 800e428:	68a3      	ldr	r3, [r4, #8]
 800e42a:	42ab      	cmp	r3, r5
 800e42c:	dc12      	bgt.n	800e454 <__multadd+0x66>
 800e42e:	6861      	ldr	r1, [r4, #4]
 800e430:	4630      	mov	r0, r6
 800e432:	3101      	adds	r1, #1
 800e434:	f7ff ff90 	bl	800e358 <_Balloc>
 800e438:	6922      	ldr	r2, [r4, #16]
 800e43a:	3202      	adds	r2, #2
 800e43c:	f104 010c 	add.w	r1, r4, #12
 800e440:	4680      	mov	r8, r0
 800e442:	0092      	lsls	r2, r2, #2
 800e444:	300c      	adds	r0, #12
 800e446:	f7fe fd1b 	bl	800ce80 <memcpy>
 800e44a:	4621      	mov	r1, r4
 800e44c:	4630      	mov	r0, r6
 800e44e:	f7ff ffb7 	bl	800e3c0 <_Bfree>
 800e452:	4644      	mov	r4, r8
 800e454:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e458:	3501      	adds	r5, #1
 800e45a:	615f      	str	r7, [r3, #20]
 800e45c:	6125      	str	r5, [r4, #16]
 800e45e:	4620      	mov	r0, r4
 800e460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e464 <__hi0bits>:
 800e464:	0c02      	lsrs	r2, r0, #16
 800e466:	0412      	lsls	r2, r2, #16
 800e468:	4603      	mov	r3, r0
 800e46a:	b9b2      	cbnz	r2, 800e49a <__hi0bits+0x36>
 800e46c:	0403      	lsls	r3, r0, #16
 800e46e:	2010      	movs	r0, #16
 800e470:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e474:	bf04      	itt	eq
 800e476:	021b      	lsleq	r3, r3, #8
 800e478:	3008      	addeq	r0, #8
 800e47a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e47e:	bf04      	itt	eq
 800e480:	011b      	lsleq	r3, r3, #4
 800e482:	3004      	addeq	r0, #4
 800e484:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e488:	bf04      	itt	eq
 800e48a:	009b      	lsleq	r3, r3, #2
 800e48c:	3002      	addeq	r0, #2
 800e48e:	2b00      	cmp	r3, #0
 800e490:	db06      	blt.n	800e4a0 <__hi0bits+0x3c>
 800e492:	005b      	lsls	r3, r3, #1
 800e494:	d503      	bpl.n	800e49e <__hi0bits+0x3a>
 800e496:	3001      	adds	r0, #1
 800e498:	4770      	bx	lr
 800e49a:	2000      	movs	r0, #0
 800e49c:	e7e8      	b.n	800e470 <__hi0bits+0xc>
 800e49e:	2020      	movs	r0, #32
 800e4a0:	4770      	bx	lr

0800e4a2 <__lo0bits>:
 800e4a2:	6803      	ldr	r3, [r0, #0]
 800e4a4:	f013 0207 	ands.w	r2, r3, #7
 800e4a8:	4601      	mov	r1, r0
 800e4aa:	d00b      	beq.n	800e4c4 <__lo0bits+0x22>
 800e4ac:	07da      	lsls	r2, r3, #31
 800e4ae:	d423      	bmi.n	800e4f8 <__lo0bits+0x56>
 800e4b0:	0798      	lsls	r0, r3, #30
 800e4b2:	bf49      	itett	mi
 800e4b4:	085b      	lsrmi	r3, r3, #1
 800e4b6:	089b      	lsrpl	r3, r3, #2
 800e4b8:	2001      	movmi	r0, #1
 800e4ba:	600b      	strmi	r3, [r1, #0]
 800e4bc:	bf5c      	itt	pl
 800e4be:	600b      	strpl	r3, [r1, #0]
 800e4c0:	2002      	movpl	r0, #2
 800e4c2:	4770      	bx	lr
 800e4c4:	b298      	uxth	r0, r3
 800e4c6:	b9a8      	cbnz	r0, 800e4f4 <__lo0bits+0x52>
 800e4c8:	0c1b      	lsrs	r3, r3, #16
 800e4ca:	2010      	movs	r0, #16
 800e4cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e4d0:	bf04      	itt	eq
 800e4d2:	0a1b      	lsreq	r3, r3, #8
 800e4d4:	3008      	addeq	r0, #8
 800e4d6:	071a      	lsls	r2, r3, #28
 800e4d8:	bf04      	itt	eq
 800e4da:	091b      	lsreq	r3, r3, #4
 800e4dc:	3004      	addeq	r0, #4
 800e4de:	079a      	lsls	r2, r3, #30
 800e4e0:	bf04      	itt	eq
 800e4e2:	089b      	lsreq	r3, r3, #2
 800e4e4:	3002      	addeq	r0, #2
 800e4e6:	07da      	lsls	r2, r3, #31
 800e4e8:	d402      	bmi.n	800e4f0 <__lo0bits+0x4e>
 800e4ea:	085b      	lsrs	r3, r3, #1
 800e4ec:	d006      	beq.n	800e4fc <__lo0bits+0x5a>
 800e4ee:	3001      	adds	r0, #1
 800e4f0:	600b      	str	r3, [r1, #0]
 800e4f2:	4770      	bx	lr
 800e4f4:	4610      	mov	r0, r2
 800e4f6:	e7e9      	b.n	800e4cc <__lo0bits+0x2a>
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	4770      	bx	lr
 800e4fc:	2020      	movs	r0, #32
 800e4fe:	4770      	bx	lr

0800e500 <__i2b>:
 800e500:	b510      	push	{r4, lr}
 800e502:	460c      	mov	r4, r1
 800e504:	2101      	movs	r1, #1
 800e506:	f7ff ff27 	bl	800e358 <_Balloc>
 800e50a:	2201      	movs	r2, #1
 800e50c:	6144      	str	r4, [r0, #20]
 800e50e:	6102      	str	r2, [r0, #16]
 800e510:	bd10      	pop	{r4, pc}

0800e512 <__multiply>:
 800e512:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e516:	4614      	mov	r4, r2
 800e518:	690a      	ldr	r2, [r1, #16]
 800e51a:	6923      	ldr	r3, [r4, #16]
 800e51c:	429a      	cmp	r2, r3
 800e51e:	bfb8      	it	lt
 800e520:	460b      	movlt	r3, r1
 800e522:	4688      	mov	r8, r1
 800e524:	bfbc      	itt	lt
 800e526:	46a0      	movlt	r8, r4
 800e528:	461c      	movlt	r4, r3
 800e52a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e52e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e532:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e536:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e53a:	eb07 0609 	add.w	r6, r7, r9
 800e53e:	42b3      	cmp	r3, r6
 800e540:	bfb8      	it	lt
 800e542:	3101      	addlt	r1, #1
 800e544:	f7ff ff08 	bl	800e358 <_Balloc>
 800e548:	f100 0514 	add.w	r5, r0, #20
 800e54c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e550:	462b      	mov	r3, r5
 800e552:	2200      	movs	r2, #0
 800e554:	4573      	cmp	r3, lr
 800e556:	d316      	bcc.n	800e586 <__multiply+0x74>
 800e558:	f104 0214 	add.w	r2, r4, #20
 800e55c:	f108 0114 	add.w	r1, r8, #20
 800e560:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e564:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e568:	9300      	str	r3, [sp, #0]
 800e56a:	9b00      	ldr	r3, [sp, #0]
 800e56c:	9201      	str	r2, [sp, #4]
 800e56e:	4293      	cmp	r3, r2
 800e570:	d80c      	bhi.n	800e58c <__multiply+0x7a>
 800e572:	2e00      	cmp	r6, #0
 800e574:	dd03      	ble.n	800e57e <__multiply+0x6c>
 800e576:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d05d      	beq.n	800e63a <__multiply+0x128>
 800e57e:	6106      	str	r6, [r0, #16]
 800e580:	b003      	add	sp, #12
 800e582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e586:	f843 2b04 	str.w	r2, [r3], #4
 800e58a:	e7e3      	b.n	800e554 <__multiply+0x42>
 800e58c:	f8b2 b000 	ldrh.w	fp, [r2]
 800e590:	f1bb 0f00 	cmp.w	fp, #0
 800e594:	d023      	beq.n	800e5de <__multiply+0xcc>
 800e596:	4689      	mov	r9, r1
 800e598:	46ac      	mov	ip, r5
 800e59a:	f04f 0800 	mov.w	r8, #0
 800e59e:	f859 4b04 	ldr.w	r4, [r9], #4
 800e5a2:	f8dc a000 	ldr.w	sl, [ip]
 800e5a6:	b2a3      	uxth	r3, r4
 800e5a8:	fa1f fa8a 	uxth.w	sl, sl
 800e5ac:	fb0b a303 	mla	r3, fp, r3, sl
 800e5b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e5b4:	f8dc 4000 	ldr.w	r4, [ip]
 800e5b8:	4443      	add	r3, r8
 800e5ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e5be:	fb0b 840a 	mla	r4, fp, sl, r8
 800e5c2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e5c6:	46e2      	mov	sl, ip
 800e5c8:	b29b      	uxth	r3, r3
 800e5ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e5ce:	454f      	cmp	r7, r9
 800e5d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e5d4:	f84a 3b04 	str.w	r3, [sl], #4
 800e5d8:	d82b      	bhi.n	800e632 <__multiply+0x120>
 800e5da:	f8cc 8004 	str.w	r8, [ip, #4]
 800e5de:	9b01      	ldr	r3, [sp, #4]
 800e5e0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e5e4:	3204      	adds	r2, #4
 800e5e6:	f1ba 0f00 	cmp.w	sl, #0
 800e5ea:	d020      	beq.n	800e62e <__multiply+0x11c>
 800e5ec:	682b      	ldr	r3, [r5, #0]
 800e5ee:	4689      	mov	r9, r1
 800e5f0:	46a8      	mov	r8, r5
 800e5f2:	f04f 0b00 	mov.w	fp, #0
 800e5f6:	f8b9 c000 	ldrh.w	ip, [r9]
 800e5fa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e5fe:	fb0a 440c 	mla	r4, sl, ip, r4
 800e602:	445c      	add	r4, fp
 800e604:	46c4      	mov	ip, r8
 800e606:	b29b      	uxth	r3, r3
 800e608:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e60c:	f84c 3b04 	str.w	r3, [ip], #4
 800e610:	f859 3b04 	ldr.w	r3, [r9], #4
 800e614:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e618:	0c1b      	lsrs	r3, r3, #16
 800e61a:	fb0a b303 	mla	r3, sl, r3, fp
 800e61e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e622:	454f      	cmp	r7, r9
 800e624:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e628:	d805      	bhi.n	800e636 <__multiply+0x124>
 800e62a:	f8c8 3004 	str.w	r3, [r8, #4]
 800e62e:	3504      	adds	r5, #4
 800e630:	e79b      	b.n	800e56a <__multiply+0x58>
 800e632:	46d4      	mov	ip, sl
 800e634:	e7b3      	b.n	800e59e <__multiply+0x8c>
 800e636:	46e0      	mov	r8, ip
 800e638:	e7dd      	b.n	800e5f6 <__multiply+0xe4>
 800e63a:	3e01      	subs	r6, #1
 800e63c:	e799      	b.n	800e572 <__multiply+0x60>
	...

0800e640 <__pow5mult>:
 800e640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e644:	4615      	mov	r5, r2
 800e646:	f012 0203 	ands.w	r2, r2, #3
 800e64a:	4606      	mov	r6, r0
 800e64c:	460f      	mov	r7, r1
 800e64e:	d007      	beq.n	800e660 <__pow5mult+0x20>
 800e650:	3a01      	subs	r2, #1
 800e652:	4c21      	ldr	r4, [pc, #132]	; (800e6d8 <__pow5mult+0x98>)
 800e654:	2300      	movs	r3, #0
 800e656:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e65a:	f7ff fec8 	bl	800e3ee <__multadd>
 800e65e:	4607      	mov	r7, r0
 800e660:	10ad      	asrs	r5, r5, #2
 800e662:	d035      	beq.n	800e6d0 <__pow5mult+0x90>
 800e664:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e666:	b93c      	cbnz	r4, 800e678 <__pow5mult+0x38>
 800e668:	2010      	movs	r0, #16
 800e66a:	f7fe fbf9 	bl	800ce60 <malloc>
 800e66e:	6270      	str	r0, [r6, #36]	; 0x24
 800e670:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e674:	6004      	str	r4, [r0, #0]
 800e676:	60c4      	str	r4, [r0, #12]
 800e678:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e67c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e680:	b94c      	cbnz	r4, 800e696 <__pow5mult+0x56>
 800e682:	f240 2171 	movw	r1, #625	; 0x271
 800e686:	4630      	mov	r0, r6
 800e688:	f7ff ff3a 	bl	800e500 <__i2b>
 800e68c:	2300      	movs	r3, #0
 800e68e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e692:	4604      	mov	r4, r0
 800e694:	6003      	str	r3, [r0, #0]
 800e696:	f04f 0800 	mov.w	r8, #0
 800e69a:	07eb      	lsls	r3, r5, #31
 800e69c:	d50a      	bpl.n	800e6b4 <__pow5mult+0x74>
 800e69e:	4639      	mov	r1, r7
 800e6a0:	4622      	mov	r2, r4
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f7ff ff35 	bl	800e512 <__multiply>
 800e6a8:	4639      	mov	r1, r7
 800e6aa:	4681      	mov	r9, r0
 800e6ac:	4630      	mov	r0, r6
 800e6ae:	f7ff fe87 	bl	800e3c0 <_Bfree>
 800e6b2:	464f      	mov	r7, r9
 800e6b4:	106d      	asrs	r5, r5, #1
 800e6b6:	d00b      	beq.n	800e6d0 <__pow5mult+0x90>
 800e6b8:	6820      	ldr	r0, [r4, #0]
 800e6ba:	b938      	cbnz	r0, 800e6cc <__pow5mult+0x8c>
 800e6bc:	4622      	mov	r2, r4
 800e6be:	4621      	mov	r1, r4
 800e6c0:	4630      	mov	r0, r6
 800e6c2:	f7ff ff26 	bl	800e512 <__multiply>
 800e6c6:	6020      	str	r0, [r4, #0]
 800e6c8:	f8c0 8000 	str.w	r8, [r0]
 800e6cc:	4604      	mov	r4, r0
 800e6ce:	e7e4      	b.n	800e69a <__pow5mult+0x5a>
 800e6d0:	4638      	mov	r0, r7
 800e6d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6d6:	bf00      	nop
 800e6d8:	080173e0 	.word	0x080173e0

0800e6dc <__lshift>:
 800e6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6e0:	460c      	mov	r4, r1
 800e6e2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e6e6:	6923      	ldr	r3, [r4, #16]
 800e6e8:	6849      	ldr	r1, [r1, #4]
 800e6ea:	eb0a 0903 	add.w	r9, sl, r3
 800e6ee:	68a3      	ldr	r3, [r4, #8]
 800e6f0:	4607      	mov	r7, r0
 800e6f2:	4616      	mov	r6, r2
 800e6f4:	f109 0501 	add.w	r5, r9, #1
 800e6f8:	42ab      	cmp	r3, r5
 800e6fa:	db32      	blt.n	800e762 <__lshift+0x86>
 800e6fc:	4638      	mov	r0, r7
 800e6fe:	f7ff fe2b 	bl	800e358 <_Balloc>
 800e702:	2300      	movs	r3, #0
 800e704:	4680      	mov	r8, r0
 800e706:	f100 0114 	add.w	r1, r0, #20
 800e70a:	461a      	mov	r2, r3
 800e70c:	4553      	cmp	r3, sl
 800e70e:	db2b      	blt.n	800e768 <__lshift+0x8c>
 800e710:	6920      	ldr	r0, [r4, #16]
 800e712:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e716:	f104 0314 	add.w	r3, r4, #20
 800e71a:	f016 021f 	ands.w	r2, r6, #31
 800e71e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e722:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e726:	d025      	beq.n	800e774 <__lshift+0x98>
 800e728:	f1c2 0e20 	rsb	lr, r2, #32
 800e72c:	2000      	movs	r0, #0
 800e72e:	681e      	ldr	r6, [r3, #0]
 800e730:	468a      	mov	sl, r1
 800e732:	4096      	lsls	r6, r2
 800e734:	4330      	orrs	r0, r6
 800e736:	f84a 0b04 	str.w	r0, [sl], #4
 800e73a:	f853 0b04 	ldr.w	r0, [r3], #4
 800e73e:	459c      	cmp	ip, r3
 800e740:	fa20 f00e 	lsr.w	r0, r0, lr
 800e744:	d814      	bhi.n	800e770 <__lshift+0x94>
 800e746:	6048      	str	r0, [r1, #4]
 800e748:	b108      	cbz	r0, 800e74e <__lshift+0x72>
 800e74a:	f109 0502 	add.w	r5, r9, #2
 800e74e:	3d01      	subs	r5, #1
 800e750:	4638      	mov	r0, r7
 800e752:	f8c8 5010 	str.w	r5, [r8, #16]
 800e756:	4621      	mov	r1, r4
 800e758:	f7ff fe32 	bl	800e3c0 <_Bfree>
 800e75c:	4640      	mov	r0, r8
 800e75e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e762:	3101      	adds	r1, #1
 800e764:	005b      	lsls	r3, r3, #1
 800e766:	e7c7      	b.n	800e6f8 <__lshift+0x1c>
 800e768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e76c:	3301      	adds	r3, #1
 800e76e:	e7cd      	b.n	800e70c <__lshift+0x30>
 800e770:	4651      	mov	r1, sl
 800e772:	e7dc      	b.n	800e72e <__lshift+0x52>
 800e774:	3904      	subs	r1, #4
 800e776:	f853 2b04 	ldr.w	r2, [r3], #4
 800e77a:	f841 2f04 	str.w	r2, [r1, #4]!
 800e77e:	459c      	cmp	ip, r3
 800e780:	d8f9      	bhi.n	800e776 <__lshift+0x9a>
 800e782:	e7e4      	b.n	800e74e <__lshift+0x72>

0800e784 <__mcmp>:
 800e784:	6903      	ldr	r3, [r0, #16]
 800e786:	690a      	ldr	r2, [r1, #16]
 800e788:	1a9b      	subs	r3, r3, r2
 800e78a:	b530      	push	{r4, r5, lr}
 800e78c:	d10c      	bne.n	800e7a8 <__mcmp+0x24>
 800e78e:	0092      	lsls	r2, r2, #2
 800e790:	3014      	adds	r0, #20
 800e792:	3114      	adds	r1, #20
 800e794:	1884      	adds	r4, r0, r2
 800e796:	4411      	add	r1, r2
 800e798:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e79c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e7a0:	4295      	cmp	r5, r2
 800e7a2:	d003      	beq.n	800e7ac <__mcmp+0x28>
 800e7a4:	d305      	bcc.n	800e7b2 <__mcmp+0x2e>
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	bd30      	pop	{r4, r5, pc}
 800e7ac:	42a0      	cmp	r0, r4
 800e7ae:	d3f3      	bcc.n	800e798 <__mcmp+0x14>
 800e7b0:	e7fa      	b.n	800e7a8 <__mcmp+0x24>
 800e7b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e7b6:	e7f7      	b.n	800e7a8 <__mcmp+0x24>

0800e7b8 <__mdiff>:
 800e7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7bc:	460d      	mov	r5, r1
 800e7be:	4607      	mov	r7, r0
 800e7c0:	4611      	mov	r1, r2
 800e7c2:	4628      	mov	r0, r5
 800e7c4:	4614      	mov	r4, r2
 800e7c6:	f7ff ffdd 	bl	800e784 <__mcmp>
 800e7ca:	1e06      	subs	r6, r0, #0
 800e7cc:	d108      	bne.n	800e7e0 <__mdiff+0x28>
 800e7ce:	4631      	mov	r1, r6
 800e7d0:	4638      	mov	r0, r7
 800e7d2:	f7ff fdc1 	bl	800e358 <_Balloc>
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e7dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7e0:	bfa4      	itt	ge
 800e7e2:	4623      	movge	r3, r4
 800e7e4:	462c      	movge	r4, r5
 800e7e6:	4638      	mov	r0, r7
 800e7e8:	6861      	ldr	r1, [r4, #4]
 800e7ea:	bfa6      	itte	ge
 800e7ec:	461d      	movge	r5, r3
 800e7ee:	2600      	movge	r6, #0
 800e7f0:	2601      	movlt	r6, #1
 800e7f2:	f7ff fdb1 	bl	800e358 <_Balloc>
 800e7f6:	692b      	ldr	r3, [r5, #16]
 800e7f8:	60c6      	str	r6, [r0, #12]
 800e7fa:	6926      	ldr	r6, [r4, #16]
 800e7fc:	f105 0914 	add.w	r9, r5, #20
 800e800:	f104 0214 	add.w	r2, r4, #20
 800e804:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e808:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e80c:	f100 0514 	add.w	r5, r0, #20
 800e810:	f04f 0e00 	mov.w	lr, #0
 800e814:	f852 ab04 	ldr.w	sl, [r2], #4
 800e818:	f859 4b04 	ldr.w	r4, [r9], #4
 800e81c:	fa1e f18a 	uxtah	r1, lr, sl
 800e820:	b2a3      	uxth	r3, r4
 800e822:	1ac9      	subs	r1, r1, r3
 800e824:	0c23      	lsrs	r3, r4, #16
 800e826:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e82a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e82e:	b289      	uxth	r1, r1
 800e830:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e834:	45c8      	cmp	r8, r9
 800e836:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e83a:	4694      	mov	ip, r2
 800e83c:	f845 3b04 	str.w	r3, [r5], #4
 800e840:	d8e8      	bhi.n	800e814 <__mdiff+0x5c>
 800e842:	45bc      	cmp	ip, r7
 800e844:	d304      	bcc.n	800e850 <__mdiff+0x98>
 800e846:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e84a:	b183      	cbz	r3, 800e86e <__mdiff+0xb6>
 800e84c:	6106      	str	r6, [r0, #16]
 800e84e:	e7c5      	b.n	800e7dc <__mdiff+0x24>
 800e850:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e854:	fa1e f381 	uxtah	r3, lr, r1
 800e858:	141a      	asrs	r2, r3, #16
 800e85a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e85e:	b29b      	uxth	r3, r3
 800e860:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e864:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e868:	f845 3b04 	str.w	r3, [r5], #4
 800e86c:	e7e9      	b.n	800e842 <__mdiff+0x8a>
 800e86e:	3e01      	subs	r6, #1
 800e870:	e7e9      	b.n	800e846 <__mdiff+0x8e>

0800e872 <__d2b>:
 800e872:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e876:	460e      	mov	r6, r1
 800e878:	2101      	movs	r1, #1
 800e87a:	ec59 8b10 	vmov	r8, r9, d0
 800e87e:	4615      	mov	r5, r2
 800e880:	f7ff fd6a 	bl	800e358 <_Balloc>
 800e884:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e888:	4607      	mov	r7, r0
 800e88a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e88e:	bb34      	cbnz	r4, 800e8de <__d2b+0x6c>
 800e890:	9301      	str	r3, [sp, #4]
 800e892:	f1b8 0300 	subs.w	r3, r8, #0
 800e896:	d027      	beq.n	800e8e8 <__d2b+0x76>
 800e898:	a802      	add	r0, sp, #8
 800e89a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e89e:	f7ff fe00 	bl	800e4a2 <__lo0bits>
 800e8a2:	9900      	ldr	r1, [sp, #0]
 800e8a4:	b1f0      	cbz	r0, 800e8e4 <__d2b+0x72>
 800e8a6:	9a01      	ldr	r2, [sp, #4]
 800e8a8:	f1c0 0320 	rsb	r3, r0, #32
 800e8ac:	fa02 f303 	lsl.w	r3, r2, r3
 800e8b0:	430b      	orrs	r3, r1
 800e8b2:	40c2      	lsrs	r2, r0
 800e8b4:	617b      	str	r3, [r7, #20]
 800e8b6:	9201      	str	r2, [sp, #4]
 800e8b8:	9b01      	ldr	r3, [sp, #4]
 800e8ba:	61bb      	str	r3, [r7, #24]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	bf14      	ite	ne
 800e8c0:	2102      	movne	r1, #2
 800e8c2:	2101      	moveq	r1, #1
 800e8c4:	6139      	str	r1, [r7, #16]
 800e8c6:	b1c4      	cbz	r4, 800e8fa <__d2b+0x88>
 800e8c8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e8cc:	4404      	add	r4, r0
 800e8ce:	6034      	str	r4, [r6, #0]
 800e8d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e8d4:	6028      	str	r0, [r5, #0]
 800e8d6:	4638      	mov	r0, r7
 800e8d8:	b003      	add	sp, #12
 800e8da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e8de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e8e2:	e7d5      	b.n	800e890 <__d2b+0x1e>
 800e8e4:	6179      	str	r1, [r7, #20]
 800e8e6:	e7e7      	b.n	800e8b8 <__d2b+0x46>
 800e8e8:	a801      	add	r0, sp, #4
 800e8ea:	f7ff fdda 	bl	800e4a2 <__lo0bits>
 800e8ee:	9b01      	ldr	r3, [sp, #4]
 800e8f0:	617b      	str	r3, [r7, #20]
 800e8f2:	2101      	movs	r1, #1
 800e8f4:	6139      	str	r1, [r7, #16]
 800e8f6:	3020      	adds	r0, #32
 800e8f8:	e7e5      	b.n	800e8c6 <__d2b+0x54>
 800e8fa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e8fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e902:	6030      	str	r0, [r6, #0]
 800e904:	6918      	ldr	r0, [r3, #16]
 800e906:	f7ff fdad 	bl	800e464 <__hi0bits>
 800e90a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e90e:	e7e1      	b.n	800e8d4 <__d2b+0x62>

0800e910 <_calloc_r>:
 800e910:	b538      	push	{r3, r4, r5, lr}
 800e912:	fb02 f401 	mul.w	r4, r2, r1
 800e916:	4621      	mov	r1, r4
 800e918:	f7fe fb14 	bl	800cf44 <_malloc_r>
 800e91c:	4605      	mov	r5, r0
 800e91e:	b118      	cbz	r0, 800e928 <_calloc_r+0x18>
 800e920:	4622      	mov	r2, r4
 800e922:	2100      	movs	r1, #0
 800e924:	f7fe fab7 	bl	800ce96 <memset>
 800e928:	4628      	mov	r0, r5
 800e92a:	bd38      	pop	{r3, r4, r5, pc}

0800e92c <__ascii_mbtowc>:
 800e92c:	b082      	sub	sp, #8
 800e92e:	b901      	cbnz	r1, 800e932 <__ascii_mbtowc+0x6>
 800e930:	a901      	add	r1, sp, #4
 800e932:	b142      	cbz	r2, 800e946 <__ascii_mbtowc+0x1a>
 800e934:	b14b      	cbz	r3, 800e94a <__ascii_mbtowc+0x1e>
 800e936:	7813      	ldrb	r3, [r2, #0]
 800e938:	600b      	str	r3, [r1, #0]
 800e93a:	7812      	ldrb	r2, [r2, #0]
 800e93c:	1c10      	adds	r0, r2, #0
 800e93e:	bf18      	it	ne
 800e940:	2001      	movne	r0, #1
 800e942:	b002      	add	sp, #8
 800e944:	4770      	bx	lr
 800e946:	4610      	mov	r0, r2
 800e948:	e7fb      	b.n	800e942 <__ascii_mbtowc+0x16>
 800e94a:	f06f 0001 	mvn.w	r0, #1
 800e94e:	e7f8      	b.n	800e942 <__ascii_mbtowc+0x16>

0800e950 <__ascii_wctomb>:
 800e950:	b149      	cbz	r1, 800e966 <__ascii_wctomb+0x16>
 800e952:	2aff      	cmp	r2, #255	; 0xff
 800e954:	bf85      	ittet	hi
 800e956:	238a      	movhi	r3, #138	; 0x8a
 800e958:	6003      	strhi	r3, [r0, #0]
 800e95a:	700a      	strbls	r2, [r1, #0]
 800e95c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e960:	bf98      	it	ls
 800e962:	2001      	movls	r0, #1
 800e964:	4770      	bx	lr
 800e966:	4608      	mov	r0, r1
 800e968:	4770      	bx	lr
	...

0800e96c <sqrtf>:
 800e96c:	b510      	push	{r4, lr}
 800e96e:	ed2d 8b02 	vpush	{d8}
 800e972:	b08a      	sub	sp, #40	; 0x28
 800e974:	eeb0 8a40 	vmov.f32	s16, s0
 800e978:	f000 f848 	bl	800ea0c <__ieee754_sqrtf>
 800e97c:	4b21      	ldr	r3, [pc, #132]	; (800ea04 <sqrtf+0x98>)
 800e97e:	f993 4000 	ldrsb.w	r4, [r3]
 800e982:	1c63      	adds	r3, r4, #1
 800e984:	d02c      	beq.n	800e9e0 <sqrtf+0x74>
 800e986:	eeb4 8a48 	vcmp.f32	s16, s16
 800e98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e98e:	d627      	bvs.n	800e9e0 <sqrtf+0x74>
 800e990:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e998:	d522      	bpl.n	800e9e0 <sqrtf+0x74>
 800e99a:	2301      	movs	r3, #1
 800e99c:	9300      	str	r3, [sp, #0]
 800e99e:	4b1a      	ldr	r3, [pc, #104]	; (800ea08 <sqrtf+0x9c>)
 800e9a0:	9301      	str	r3, [sp, #4]
 800e9a2:	ee18 0a10 	vmov	r0, s16
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	9308      	str	r3, [sp, #32]
 800e9aa:	f7f1 fd79 	bl	80004a0 <__aeabi_f2d>
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	b9ac      	cbnz	r4, 800e9e8 <sqrtf+0x7c>
 800e9bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e9c0:	4668      	mov	r0, sp
 800e9c2:	f000 f826 	bl	800ea12 <matherr>
 800e9c6:	b1b8      	cbz	r0, 800e9f8 <sqrtf+0x8c>
 800e9c8:	9b08      	ldr	r3, [sp, #32]
 800e9ca:	b11b      	cbz	r3, 800e9d4 <sqrtf+0x68>
 800e9cc:	f7fe fa1e 	bl	800ce0c <__errno>
 800e9d0:	9b08      	ldr	r3, [sp, #32]
 800e9d2:	6003      	str	r3, [r0, #0]
 800e9d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9d8:	f7f2 f892 	bl	8000b00 <__aeabi_d2f>
 800e9dc:	ee00 0a10 	vmov	s0, r0
 800e9e0:	b00a      	add	sp, #40	; 0x28
 800e9e2:	ecbd 8b02 	vpop	{d8}
 800e9e6:	bd10      	pop	{r4, pc}
 800e9e8:	4610      	mov	r0, r2
 800e9ea:	4619      	mov	r1, r3
 800e9ec:	f7f1 feda 	bl	80007a4 <__aeabi_ddiv>
 800e9f0:	2c02      	cmp	r4, #2
 800e9f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e9f6:	d1e3      	bne.n	800e9c0 <sqrtf+0x54>
 800e9f8:	f7fe fa08 	bl	800ce0c <__errno>
 800e9fc:	2321      	movs	r3, #33	; 0x21
 800e9fe:	6003      	str	r3, [r0, #0]
 800ea00:	e7e2      	b.n	800e9c8 <sqrtf+0x5c>
 800ea02:	bf00      	nop
 800ea04:	20000218 	.word	0x20000218
 800ea08:	080174f7 	.word	0x080174f7

0800ea0c <__ieee754_sqrtf>:
 800ea0c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ea10:	4770      	bx	lr

0800ea12 <matherr>:
 800ea12:	2000      	movs	r0, #0
 800ea14:	4770      	bx	lr
	...

0800ea18 <_init>:
 800ea18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea1a:	bf00      	nop
 800ea1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea1e:	bc08      	pop	{r3}
 800ea20:	469e      	mov	lr, r3
 800ea22:	4770      	bx	lr

0800ea24 <_fini>:
 800ea24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea26:	bf00      	nop
 800ea28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea2a:	bc08      	pop	{r3}
 800ea2c:	469e      	mov	lr, r3
 800ea2e:	4770      	bx	lr
