<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_mcg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_mcg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_MCG_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_MCG_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 MCG</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Multipurpose Clock Generator module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_MCG_C1 - MCG Control 1 Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_MCG_C2 - MCG Control 2 Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_MCG_C3 - MCG Control 3 Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_MCG_C4 - MCG Control 4 Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_MCG_C5 - MCG Control 5 Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_MCG_C6 - MCG Control 6 Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_MCG_S - MCG Status Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_MCG_SC - MCG Status and Control Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_MCG_ATCVH - MCG Auto Trim Compare Value High Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_MCG_ATCVL - MCG Auto Trim Compare Value Low Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_MCG_C7 - MCG Control 7 Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_MCG_C8 - MCG Control 8 Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - hw_mcg_t - Struct containing all module registers.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HW_MCG_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * HW_MCG_C1 - MCG Control 1 Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union__hw__mcg__c1.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c1.html">_hw_mcg_c1</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    uint8_t U;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html">  122</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html">_hw_mcg_c1_bitfields</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    {</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ac52aec473d5ce4658b1065a251a141a9">  124</a></span>&#160;        uint8_t <a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ac52aec473d5ce4658b1065a251a141a9">IREFSTEN</a> : 1;          </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a94895970d606eb7fe932690bb7e15215">  125</a></span>&#160;        uint8_t <a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a94895970d606eb7fe932690bb7e15215">IRCLKEN</a> : 1;           </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab02dab18adb0d367851196f271c603f3">  126</a></span>&#160;        uint8_t <a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab02dab18adb0d367851196f271c603f3">IREFS</a> : 1;             </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab887d1778352d8a2ca2ca5bfde5234c3">  127</a></span>&#160;        uint8_t <a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab887d1778352d8a2ca2ca5bfde5234c3">FRDIV</a> : 3;             </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a9b0233157186c45e201ebe800772f6e3">  128</a></span>&#160;        uint8_t <a class="code" href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a9b0233157186c45e201ebe800772f6e3">CLKS</a> : 2;              </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    } B;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;} <a class="code" href="union__hw__mcg__c1.html">hw_mcg_c1_t</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_MCG_C1_ADDR(x)        ((x) + 0x0U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_MCG_C1(x)             (*(__IO hw_mcg_c1_t *) HW_MCG_C1_ADDR(x))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_MCG_C1_RD(x)          (HW_MCG_C1(x).U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_MCG_C1_WR(x, v)       (HW_MCG_C1(x).U = (v))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HW_MCG_C1_SET(x, v)      (HW_MCG_C1_WR(x, HW_MCG_C1_RD(x) |  (v)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_MCG_C1_CLR(x, v)      (HW_MCG_C1_WR(x, HW_MCG_C1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define HW_MCG_C1_TOG(x, v)      (HW_MCG_C1_WR(x, HW_MCG_C1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C1 bitfields</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BP_MCG_C1_IREFSTEN   (0U)          </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BM_MCG_C1_IREFSTEN   (0x01U)       </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define BS_MCG_C1_IREFSTEN   (1U)          </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define BR_MCG_C1_IREFSTEN(x) (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IREFSTEN))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define BF_MCG_C1_IREFSTEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C1_IREFSTEN) &amp; BM_MCG_C1_IREFSTEN)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define BW_MCG_C1_IREFSTEN(x, v) (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IREFSTEN) = (v))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BP_MCG_C1_IRCLKEN    (1U)          </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define BM_MCG_C1_IRCLKEN    (0x02U)       </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define BS_MCG_C1_IRCLKEN    (1U)          </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define BR_MCG_C1_IRCLKEN(x) (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IRCLKEN))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define BF_MCG_C1_IRCLKEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C1_IRCLKEN) &amp; BM_MCG_C1_IRCLKEN)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BW_MCG_C1_IRCLKEN(x, v) (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IRCLKEN) = (v))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BP_MCG_C1_IREFS      (2U)          </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BM_MCG_C1_IREFS      (0x04U)       </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BS_MCG_C1_IREFS      (1U)          </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define BR_MCG_C1_IREFS(x)   (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IREFS))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define BF_MCG_C1_IREFS(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C1_IREFS) &amp; BM_MCG_C1_IREFS)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BW_MCG_C1_IREFS(x, v) (BITBAND_ACCESS8(HW_MCG_C1_ADDR(x), BP_MCG_C1_IREFS) = (v))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define BP_MCG_C1_FRDIV      (3U)          </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define BM_MCG_C1_FRDIV      (0x38U)       </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BS_MCG_C1_FRDIV      (3U)          </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BR_MCG_C1_FRDIV(x)   (HW_MCG_C1(x).B.FRDIV)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BF_MCG_C1_FRDIV(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C1_FRDIV) &amp; BM_MCG_C1_FRDIV)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BW_MCG_C1_FRDIV(x, v) (HW_MCG_C1_WR(x, (HW_MCG_C1_RD(x) &amp; ~BM_MCG_C1_FRDIV) | BF_MCG_C1_FRDIV(v)))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BP_MCG_C1_CLKS       (6U)          </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BM_MCG_C1_CLKS       (0xC0U)       </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BS_MCG_C1_CLKS       (2U)          </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BR_MCG_C1_CLKS(x)    (HW_MCG_C1(x).B.CLKS)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BF_MCG_C1_CLKS(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C1_CLKS) &amp; BM_MCG_C1_CLKS)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BW_MCG_C1_CLKS(x, v) (HW_MCG_C1_WR(x, (HW_MCG_C1_RD(x) &amp; ~BM_MCG_C1_CLKS) | BF_MCG_C1_CLKS(v)))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * HW_MCG_C2 - MCG Control 2 Register</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="union__hw__mcg__c2.html">  302</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c2.html">_hw_mcg_c2</a></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    uint8_t U;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html">  305</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html">_hw_mcg_c2_bitfields</a></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    {</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#a1ba4b2ee8692643f467bb2e139abe8f9">  307</a></span>&#160;        uint8_t IRCS : 1;              </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#ad6c76cf33b3b9f22a0b6e9642a3f80d5">  308</a></span>&#160;        uint8_t LP : 1;                </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#a408231fd19e829bc7c02dda302857584">  309</a></span>&#160;        uint8_t EREFS : 1;             </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#ac283a0dfacf7c5e2700efb51e443ee6e">  310</a></span>&#160;        uint8_t HGO : 1;               </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#aedddb4ddd2f8944f3d94e4efb99b8783">  311</a></span>&#160;        uint8_t RANGE : 2;             </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#a9991bca9018033f9b17d6000b78000fa">  312</a></span>&#160;        uint8_t FCFTRIM : 1;           </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html#aa8de466d05d38f2fbd4465a236948a39">  314</a></span>&#160;        uint8_t LOCRE0 : 1;            </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    } B;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;} <a class="code" href="union__hw__mcg__c2.html">hw_mcg_c2_t</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define HW_MCG_C2_ADDR(x)        ((x) + 0x1U)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define HW_MCG_C2(x)             (*(__IO hw_mcg_c2_t *) HW_MCG_C2_ADDR(x))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define HW_MCG_C2_RD(x)          (HW_MCG_C2(x).U)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define HW_MCG_C2_WR(x, v)       (HW_MCG_C2(x).U = (v))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define HW_MCG_C2_SET(x, v)      (HW_MCG_C2_WR(x, HW_MCG_C2_RD(x) |  (v)))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define HW_MCG_C2_CLR(x, v)      (HW_MCG_C2_WR(x, HW_MCG_C2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define HW_MCG_C2_TOG(x, v)      (HW_MCG_C2_WR(x, HW_MCG_C2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C2 bitfields</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BP_MCG_C2_IRCS       (0U)          </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BM_MCG_C2_IRCS       (0x01U)       </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BS_MCG_C2_IRCS       (1U)          </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BR_MCG_C2_IRCS(x)    (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_IRCS))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BF_MCG_C2_IRCS(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_IRCS) &amp; BM_MCG_C2_IRCS)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define BW_MCG_C2_IRCS(x, v) (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_IRCS) = (v))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BP_MCG_C2_LP         (1U)          </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BM_MCG_C2_LP         (0x02U)       </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BS_MCG_C2_LP         (1U)          </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define BR_MCG_C2_LP(x)      (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_LP))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define BF_MCG_C2_LP(v)      ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_LP) &amp; BM_MCG_C2_LP)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define BW_MCG_C2_LP(x, v)   (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_LP) = (v))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BP_MCG_C2_EREFS      (2U)          </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BM_MCG_C2_EREFS      (0x04U)       </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BS_MCG_C2_EREFS      (1U)          </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BR_MCG_C2_EREFS(x)   (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_EREFS))</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BF_MCG_C2_EREFS(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_EREFS) &amp; BM_MCG_C2_EREFS)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BW_MCG_C2_EREFS(x, v) (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_EREFS) = (v))</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BP_MCG_C2_HGO        (3U)          </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BM_MCG_C2_HGO        (0x08U)       </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define BS_MCG_C2_HGO        (1U)          </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BR_MCG_C2_HGO(x)     (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_HGO))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BF_MCG_C2_HGO(v)     ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_HGO) &amp; BM_MCG_C2_HGO)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BW_MCG_C2_HGO(x, v)  (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_HGO) = (v))</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BP_MCG_C2_RANGE      (4U)          </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BM_MCG_C2_RANGE      (0x30U)       </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BS_MCG_C2_RANGE      (2U)          </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BR_MCG_C2_RANGE(x)   (HW_MCG_C2(x).B.RANGE)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BF_MCG_C2_RANGE(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_RANGE) &amp; BM_MCG_C2_RANGE)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BW_MCG_C2_RANGE(x, v) (HW_MCG_C2_WR(x, (HW_MCG_C2_RD(x) &amp; ~BM_MCG_C2_RANGE) | BF_MCG_C2_RANGE(v)))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BP_MCG_C2_FCFTRIM    (6U)          </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define BM_MCG_C2_FCFTRIM    (0x40U)       </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BS_MCG_C2_FCFTRIM    (1U)          </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BR_MCG_C2_FCFTRIM(x) (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_FCFTRIM))</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BF_MCG_C2_FCFTRIM(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_FCFTRIM) &amp; BM_MCG_C2_FCFTRIM)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BW_MCG_C2_FCFTRIM(x, v) (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_FCFTRIM) = (v))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define BP_MCG_C2_LOCRE0     (7U)          </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BM_MCG_C2_LOCRE0     (0x80U)       </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BS_MCG_C2_LOCRE0     (1U)          </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define BR_MCG_C2_LOCRE0(x)  (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_LOCRE0))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BF_MCG_C2_LOCRE0(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C2_LOCRE0) &amp; BM_MCG_C2_LOCRE0)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BW_MCG_C2_LOCRE0(x, v) (BITBAND_ACCESS8(HW_MCG_C2_ADDR(x), BP_MCG_C2_LOCRE0) = (v))</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * HW_MCG_C3 - MCG Control 3 Register</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="union__hw__mcg__c3.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c3.html">_hw_mcg_c3</a></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    uint8_t U;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields.html">  526</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields.html">_hw_mcg_c3_bitfields</a></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    {</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields.html#a3ddb5eccda673979cc87be98d8116d80">  528</a></span>&#160;        uint8_t SCTRIM : 8;            </div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    } B;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;} <a class="code" href="union__hw__mcg__c3.html">hw_mcg_c3_t</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define HW_MCG_C3_ADDR(x)        ((x) + 0x2U)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define HW_MCG_C3(x)             (*(__IO hw_mcg_c3_t *) HW_MCG_C3_ADDR(x))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define HW_MCG_C3_RD(x)          (HW_MCG_C3(x).U)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define HW_MCG_C3_WR(x, v)       (HW_MCG_C3(x).U = (v))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define HW_MCG_C3_SET(x, v)      (HW_MCG_C3_WR(x, HW_MCG_C3_RD(x) |  (v)))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define HW_MCG_C3_CLR(x, v)      (HW_MCG_C3_WR(x, HW_MCG_C3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define HW_MCG_C3_TOG(x, v)      (HW_MCG_C3_WR(x, HW_MCG_C3_RD(x) ^  (v)))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C3 bitfields</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define BP_MCG_C3_SCTRIM     (0U)          </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BM_MCG_C3_SCTRIM     (0xFFU)       </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define BS_MCG_C3_SCTRIM     (8U)          </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BR_MCG_C3_SCTRIM(x)  (HW_MCG_C3(x).U)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BF_MCG_C3_SCTRIM(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C3_SCTRIM) &amp; BM_MCG_C3_SCTRIM)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BW_MCG_C3_SCTRIM(x, v) (HW_MCG_C3_WR(x, v))</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * HW_MCG_C4 - MCG Control 4 Register</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="union__hw__mcg__c4.html">  590</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c4.html">_hw_mcg_c4</a></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    uint8_t U;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html">  593</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html">_hw_mcg_c4_bitfields</a></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    {</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html#ae83e105d2de8d7b9df33eee4ceae51e4">  595</a></span>&#160;        uint8_t SCFTRIM : 1;           </div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html#a6c5dce14372adef4c1a8e82329d41e79">  597</a></span>&#160;        uint8_t FCTRIM : 4;            </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html#a6f5e68150ca9d92b8a8c445107bad7fa">  599</a></span>&#160;        uint8_t DRST_DRS : 2;          </div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html#a2639e1d1fa9402dea544a29bcf6510e2">  600</a></span>&#160;        uint8_t DMX32 : 1;             </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    } B;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;} <a class="code" href="union__hw__mcg__c4.html">hw_mcg_c4_t</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define HW_MCG_C4_ADDR(x)        ((x) + 0x3U)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define HW_MCG_C4(x)             (*(__IO hw_mcg_c4_t *) HW_MCG_C4_ADDR(x))</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define HW_MCG_C4_RD(x)          (HW_MCG_C4(x).U)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define HW_MCG_C4_WR(x, v)       (HW_MCG_C4(x).U = (v))</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define HW_MCG_C4_SET(x, v)      (HW_MCG_C4_WR(x, HW_MCG_C4_RD(x) |  (v)))</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define HW_MCG_C4_CLR(x, v)      (HW_MCG_C4_WR(x, HW_MCG_C4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define HW_MCG_C4_TOG(x, v)      (HW_MCG_C4_WR(x, HW_MCG_C4_RD(x) ^  (v)))</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C4 bitfields</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define BP_MCG_C4_SCFTRIM    (0U)          </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define BM_MCG_C4_SCFTRIM    (0x01U)       </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define BS_MCG_C4_SCFTRIM    (1U)          </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BR_MCG_C4_SCFTRIM(x) (BITBAND_ACCESS8(HW_MCG_C4_ADDR(x), BP_MCG_C4_SCFTRIM))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define BF_MCG_C4_SCFTRIM(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C4_SCFTRIM) &amp; BM_MCG_C4_SCFTRIM)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BW_MCG_C4_SCFTRIM(x, v) (BITBAND_ACCESS8(HW_MCG_C4_ADDR(x), BP_MCG_C4_SCFTRIM) = (v))</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BP_MCG_C4_FCTRIM     (1U)          </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define BM_MCG_C4_FCTRIM     (0x1EU)       </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define BS_MCG_C4_FCTRIM     (4U)          </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define BR_MCG_C4_FCTRIM(x)  (HW_MCG_C4(x).B.FCTRIM)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BF_MCG_C4_FCTRIM(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C4_FCTRIM) &amp; BM_MCG_C4_FCTRIM)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BW_MCG_C4_FCTRIM(x, v) (HW_MCG_C4_WR(x, (HW_MCG_C4_RD(x) &amp; ~BM_MCG_C4_FCTRIM) | BF_MCG_C4_FCTRIM(v)))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define BP_MCG_C4_DRST_DRS   (5U)          </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define BM_MCG_C4_DRST_DRS   (0x60U)       </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BS_MCG_C4_DRST_DRS   (2U)          </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BR_MCG_C4_DRST_DRS(x) (HW_MCG_C4(x).B.DRST_DRS)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BF_MCG_C4_DRST_DRS(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C4_DRST_DRS) &amp; BM_MCG_C4_DRST_DRS)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BW_MCG_C4_DRST_DRS(x, v) (HW_MCG_C4_WR(x, (HW_MCG_C4_RD(x) &amp; ~BM_MCG_C4_DRST_DRS) | BF_MCG_C4_DRST_DRS(v)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define BP_MCG_C4_DMX32      (7U)          </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BM_MCG_C4_DMX32      (0x80U)       </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BS_MCG_C4_DMX32      (1U)          </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define BR_MCG_C4_DMX32(x)   (BITBAND_ACCESS8(HW_MCG_C4_ADDR(x), BP_MCG_C4_DMX32))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define BF_MCG_C4_DMX32(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C4_DMX32) &amp; BM_MCG_C4_DMX32)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define BW_MCG_C4_DMX32(x, v) (BITBAND_ACCESS8(HW_MCG_C4_ADDR(x), BP_MCG_C4_DMX32) = (v))</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * HW_MCG_C5 - MCG Control 5 Register</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="union__hw__mcg__c5.html">  744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c5.html">_hw_mcg_c5</a></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    uint8_t U;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html">  747</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html">_hw_mcg_c5_bitfields</a></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    {</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html#ac1b19895a9dbd3a00c1f47e602ba0536">  749</a></span>&#160;        uint8_t PRDIV0 : 5;            </div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html#a3957a4b3c34034c64784163e7fcc6bb0">  750</a></span>&#160;        uint8_t PLLSTEN0 : 1;          </div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html#a062d6a94a30e28090292f30c25e0acb5">  751</a></span>&#160;        uint8_t PLLCLKEN0 : 1;         </div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html#a10d93c6d47987e2d8444c319bb02a63c">  752</a></span>&#160;        uint8_t RESERVED0 : 1;         </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    } B;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;} <a class="code" href="union__hw__mcg__c5.html">hw_mcg_c5_t</a>;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define HW_MCG_C5_ADDR(x)        ((x) + 0x4U)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define HW_MCG_C5(x)             (*(__IO hw_mcg_c5_t *) HW_MCG_C5_ADDR(x))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define HW_MCG_C5_RD(x)          (HW_MCG_C5(x).U)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define HW_MCG_C5_WR(x, v)       (HW_MCG_C5(x).U = (v))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define HW_MCG_C5_SET(x, v)      (HW_MCG_C5_WR(x, HW_MCG_C5_RD(x) |  (v)))</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define HW_MCG_C5_CLR(x, v)      (HW_MCG_C5_WR(x, HW_MCG_C5_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define HW_MCG_C5_TOG(x, v)      (HW_MCG_C5_WR(x, HW_MCG_C5_RD(x) ^  (v)))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C5 bitfields</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define BP_MCG_C5_PRDIV0     (0U)          </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BM_MCG_C5_PRDIV0     (0x1FU)       </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define BS_MCG_C5_PRDIV0     (5U)          </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define BR_MCG_C5_PRDIV0(x)  (HW_MCG_C5(x).B.PRDIV0)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define BF_MCG_C5_PRDIV0(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C5_PRDIV0) &amp; BM_MCG_C5_PRDIV0)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BW_MCG_C5_PRDIV0(x, v) (HW_MCG_C5_WR(x, (HW_MCG_C5_RD(x) &amp; ~BM_MCG_C5_PRDIV0) | BF_MCG_C5_PRDIV0(v)))</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define BP_MCG_C5_PLLSTEN0   (5U)          </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define BM_MCG_C5_PLLSTEN0   (0x20U)       </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BS_MCG_C5_PLLSTEN0   (1U)          </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define BR_MCG_C5_PLLSTEN0(x) (BITBAND_ACCESS8(HW_MCG_C5_ADDR(x), BP_MCG_C5_PLLSTEN0))</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BF_MCG_C5_PLLSTEN0(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C5_PLLSTEN0) &amp; BM_MCG_C5_PLLSTEN0)</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define BW_MCG_C5_PLLSTEN0(x, v) (BITBAND_ACCESS8(HW_MCG_C5_ADDR(x), BP_MCG_C5_PLLSTEN0) = (v))</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define BP_MCG_C5_PLLCLKEN0  (6U)          </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define BM_MCG_C5_PLLCLKEN0  (0x40U)       </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define BS_MCG_C5_PLLCLKEN0  (1U)          </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define BR_MCG_C5_PLLCLKEN0(x) (BITBAND_ACCESS8(HW_MCG_C5_ADDR(x), BP_MCG_C5_PLLCLKEN0))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BF_MCG_C5_PLLCLKEN0(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C5_PLLCLKEN0) &amp; BM_MCG_C5_PLLCLKEN0)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define BW_MCG_C5_PLLCLKEN0(x, v) (BITBAND_ACCESS8(HW_MCG_C5_ADDR(x), BP_MCG_C5_PLLCLKEN0) = (v))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * HW_MCG_C6 - MCG Control 6 Register</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="union__hw__mcg__c6.html">  868</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c6.html">_hw_mcg_c6</a></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    uint8_t U;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html">  871</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html">_hw_mcg_c6_bitfields</a></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    {</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html#aedd6b51501c645debc38d60552324ca4">  873</a></span>&#160;        uint8_t VDIV0 : 5;             </div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html#aef2b4ac8c07650cdd19b2294cb7c09db">  874</a></span>&#160;        uint8_t CME0 : 1;              </div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html#ad09e4a1a1823c7d92acd5f85753515d4">  875</a></span>&#160;        uint8_t PLLS : 1;              </div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html#a11614fbaa5a28a0e7aee889a3e319f18">  876</a></span>&#160;        uint8_t LOLIE0 : 1;            </div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    } B;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;} <a class="code" href="union__hw__mcg__c6.html">hw_mcg_c6_t</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define HW_MCG_C6_ADDR(x)        ((x) + 0x5U)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define HW_MCG_C6(x)             (*(__IO hw_mcg_c6_t *) HW_MCG_C6_ADDR(x))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define HW_MCG_C6_RD(x)          (HW_MCG_C6(x).U)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define HW_MCG_C6_WR(x, v)       (HW_MCG_C6(x).U = (v))</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define HW_MCG_C6_SET(x, v)      (HW_MCG_C6_WR(x, HW_MCG_C6_RD(x) |  (v)))</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define HW_MCG_C6_CLR(x, v)      (HW_MCG_C6_WR(x, HW_MCG_C6_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define HW_MCG_C6_TOG(x, v)      (HW_MCG_C6_WR(x, HW_MCG_C6_RD(x) ^  (v)))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C6 bitfields</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define BP_MCG_C6_VDIV0      (0U)          </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BM_MCG_C6_VDIV0      (0x1FU)       </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BS_MCG_C6_VDIV0      (5U)          </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BR_MCG_C6_VDIV0(x)   (HW_MCG_C6(x).B.VDIV0)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define BF_MCG_C6_VDIV0(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C6_VDIV0) &amp; BM_MCG_C6_VDIV0)</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BW_MCG_C6_VDIV0(x, v) (HW_MCG_C6_WR(x, (HW_MCG_C6_RD(x) &amp; ~BM_MCG_C6_VDIV0) | BF_MCG_C6_VDIV0(v)))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define BP_MCG_C6_CME0       (5U)          </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define BM_MCG_C6_CME0       (0x20U)       </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define BS_MCG_C6_CME0       (1U)          </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define BR_MCG_C6_CME0(x)    (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_CME0))</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define BF_MCG_C6_CME0(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C6_CME0) &amp; BM_MCG_C6_CME0)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define BW_MCG_C6_CME0(x, v) (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_CME0) = (v))</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define BP_MCG_C6_PLLS       (6U)          </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define BM_MCG_C6_PLLS       (0x40U)       </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define BS_MCG_C6_PLLS       (1U)          </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BR_MCG_C6_PLLS(x)    (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_PLLS))</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BF_MCG_C6_PLLS(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C6_PLLS) &amp; BM_MCG_C6_PLLS)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BW_MCG_C6_PLLS(x, v) (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_PLLS) = (v))</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define BP_MCG_C6_LOLIE0     (7U)          </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define BM_MCG_C6_LOLIE0     (0x80U)       </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define BS_MCG_C6_LOLIE0     (1U)          </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define BR_MCG_C6_LOLIE0(x)  (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_LOLIE0))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BF_MCG_C6_LOLIE0(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C6_LOLIE0) &amp; BM_MCG_C6_LOLIE0)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define BW_MCG_C6_LOLIE0(x, v) (BITBAND_ACCESS8(HW_MCG_C6_ADDR(x), BP_MCG_C6_LOLIE0) = (v))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> * HW_MCG_S - MCG Status Register</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="union__hw__mcg__s.html"> 1020</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__s.html">_hw_mcg_s</a></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;{</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    uint8_t U;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html"> 1023</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html">_hw_mcg_s_bitfields</a></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    {</div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#a0f042f02d35821ce5286f9830ee3644f"> 1025</a></span>&#160;        uint8_t IRCST : 1;             </div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#aeec559e877eea6e7f6b4fa502d947356"> 1026</a></span>&#160;        uint8_t OSCINIT0 : 1;          </div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#aa68a73bf9d538909791236965d537ac8"> 1027</a></span>&#160;        uint8_t CLKST : 2;             </div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#a3eaea86ecfe3bd1cc9129149dbbbbd1a"> 1028</a></span>&#160;        uint8_t IREFST : 1;            </div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#a9bf5add092474fd78fbeb59cf99e6d91"> 1029</a></span>&#160;        uint8_t PLLST : 1;             </div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#ac5339c27a9548ec3116a73a10bb78773"> 1030</a></span>&#160;        uint8_t LOCK0 : 1;             </div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html#ada7218109c37055adeca4bec4100f69b"> 1031</a></span>&#160;        uint8_t LOLS0 : 1;             </div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    } B;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;} <a class="code" href="union__hw__mcg__s.html">hw_mcg_s_t</a>;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define HW_MCG_S_ADDR(x)         ((x) + 0x6U)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define HW_MCG_S(x)              (*(__IO hw_mcg_s_t *) HW_MCG_S_ADDR(x))</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define HW_MCG_S_RD(x)           (HW_MCG_S(x).U)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define HW_MCG_S_WR(x, v)        (HW_MCG_S(x).U = (v))</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define HW_MCG_S_SET(x, v)       (HW_MCG_S_WR(x, HW_MCG_S_RD(x) |  (v)))</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define HW_MCG_S_CLR(x, v)       (HW_MCG_S_WR(x, HW_MCG_S_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define HW_MCG_S_TOG(x, v)       (HW_MCG_S_WR(x, HW_MCG_S_RD(x) ^  (v)))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_S bitfields</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define BP_MCG_S_IRCST       (0U)          </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define BM_MCG_S_IRCST       (0x01U)       </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BS_MCG_S_IRCST       (1U)          </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BR_MCG_S_IRCST(x)    (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_IRCST))</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define BP_MCG_S_OSCINIT0    (1U)          </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define BM_MCG_S_OSCINIT0    (0x02U)       </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define BS_MCG_S_OSCINIT0    (1U)          </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define BR_MCG_S_OSCINIT0(x) (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_OSCINIT0))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define BP_MCG_S_CLKST       (2U)          </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BM_MCG_S_CLKST       (0x0CU)       </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define BS_MCG_S_CLKST       (2U)          </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BR_MCG_S_CLKST(x)    (HW_MCG_S(x).B.CLKST)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define BP_MCG_S_IREFST      (4U)          </span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define BM_MCG_S_IREFST      (0x10U)       </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define BS_MCG_S_IREFST      (1U)          </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BR_MCG_S_IREFST(x)   (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_IREFST))</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define BP_MCG_S_PLLST       (5U)          </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BM_MCG_S_PLLST       (0x20U)       </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BS_MCG_S_PLLST       (1U)          </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define BR_MCG_S_PLLST(x)    (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_PLLST))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BP_MCG_S_LOCK0       (6U)          </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define BM_MCG_S_LOCK0       (0x40U)       </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define BS_MCG_S_LOCK0       (1U)          </span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define BR_MCG_S_LOCK0(x)    (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_LOCK0))</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define BP_MCG_S_LOLS0       (7U)          </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define BM_MCG_S_LOLS0       (0x80U)       </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BS_MCG_S_LOLS0       (1U)          </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define BR_MCG_S_LOLS0(x)    (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_LOLS0))</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define BF_MCG_S_LOLS0(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_S_LOLS0) &amp; BM_MCG_S_LOLS0)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define BW_MCG_S_LOLS0(x, v) (BITBAND_ACCESS8(HW_MCG_S_ADDR(x), BP_MCG_S_LOLS0) = (v))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"> * HW_MCG_SC - MCG Status and Control Register</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="union__hw__mcg__sc.html"> 1223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__sc.html">_hw_mcg_sc</a></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;{</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    uint8_t U;</div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html"> 1226</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html">_hw_mcg_sc_bitfields</a></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    {</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#a6a1f0426bc9a88d864d1ff7521494537"> 1228</a></span>&#160;        uint8_t LOCS0 : 1;             </div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#a0f5e1718330d12df65882cd3a0834931"> 1229</a></span>&#160;        uint8_t FCRDIV : 3;            </div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#aaf3f335d26f466a912349524fb802e92"> 1231</a></span>&#160;        uint8_t FLTPRSRV : 1;          </div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#a8fa16a87895d76090654b5e7effc532e"> 1232</a></span>&#160;        uint8_t ATMF : 1;              </div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#a1cf6a776acbeec5d53901de81cbcac48"> 1233</a></span>&#160;        uint8_t ATMS : 1;              </div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html#a5100c7d4f52e7c5ed8977ca7ea63acb7"> 1234</a></span>&#160;        uint8_t ATME : 1;              </div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    } B;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;} <a class="code" href="union__hw__mcg__sc.html">hw_mcg_sc_t</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define HW_MCG_SC_ADDR(x)        ((x) + 0x8U)</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define HW_MCG_SC(x)             (*(__IO hw_mcg_sc_t *) HW_MCG_SC_ADDR(x))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define HW_MCG_SC_RD(x)          (HW_MCG_SC(x).U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define HW_MCG_SC_WR(x, v)       (HW_MCG_SC(x).U = (v))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define HW_MCG_SC_SET(x, v)      (HW_MCG_SC_WR(x, HW_MCG_SC_RD(x) |  (v)))</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define HW_MCG_SC_CLR(x, v)      (HW_MCG_SC_WR(x, HW_MCG_SC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define HW_MCG_SC_TOG(x, v)      (HW_MCG_SC_WR(x, HW_MCG_SC_RD(x) ^  (v)))</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_SC bitfields</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BP_MCG_SC_LOCS0      (0U)          </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BM_MCG_SC_LOCS0      (0x01U)       </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BS_MCG_SC_LOCS0      (1U)          </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define BR_MCG_SC_LOCS0(x)   (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_LOCS0))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define BF_MCG_SC_LOCS0(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_LOCS0) &amp; BM_MCG_SC_LOCS0)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BW_MCG_SC_LOCS0(x, v) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_LOCS0) = (v))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define BP_MCG_SC_FCRDIV     (1U)          </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BM_MCG_SC_FCRDIV     (0x0EU)       </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define BS_MCG_SC_FCRDIV     (3U)          </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define BR_MCG_SC_FCRDIV(x)  (HW_MCG_SC(x).B.FCRDIV)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define BF_MCG_SC_FCRDIV(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_FCRDIV) &amp; BM_MCG_SC_FCRDIV)</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define BW_MCG_SC_FCRDIV(x, v) (HW_MCG_SC_WR(x, (HW_MCG_SC_RD(x) &amp; ~BM_MCG_SC_FCRDIV) | BF_MCG_SC_FCRDIV(v)))</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define BP_MCG_SC_FLTPRSRV   (4U)          </span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define BM_MCG_SC_FLTPRSRV   (0x10U)       </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BS_MCG_SC_FLTPRSRV   (1U)          </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define BR_MCG_SC_FLTPRSRV(x) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_FLTPRSRV))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define BF_MCG_SC_FLTPRSRV(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_FLTPRSRV) &amp; BM_MCG_SC_FLTPRSRV)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define BW_MCG_SC_FLTPRSRV(x, v) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_FLTPRSRV) = (v))</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define BP_MCG_SC_ATMF       (5U)          </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BM_MCG_SC_ATMF       (0x20U)       </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define BS_MCG_SC_ATMF       (1U)          </span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define BR_MCG_SC_ATMF(x)    (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATMF))</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define BF_MCG_SC_ATMF(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_ATMF) &amp; BM_MCG_SC_ATMF)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define BW_MCG_SC_ATMF(x, v) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATMF) = (v))</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define BP_MCG_SC_ATMS       (6U)          </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define BM_MCG_SC_ATMS       (0x40U)       </span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define BS_MCG_SC_ATMS       (1U)          </span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define BR_MCG_SC_ATMS(x)    (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATMS))</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define BF_MCG_SC_ATMS(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_ATMS) &amp; BM_MCG_SC_ATMS)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define BW_MCG_SC_ATMS(x, v) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATMS) = (v))</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define BP_MCG_SC_ATME       (7U)          </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define BM_MCG_SC_ATME       (0x80U)       </span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define BS_MCG_SC_ATME       (1U)          </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BR_MCG_SC_ATME(x)    (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATME))</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define BF_MCG_SC_ATME(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_SC_ATME) &amp; BM_MCG_SC_ATME)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define BW_MCG_SC_ATME(x, v) (BITBAND_ACCESS8(HW_MCG_SC_ADDR(x), BP_MCG_SC_ATME) = (v))</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"> * HW_MCG_ATCVH - MCG Auto Trim Compare Value High Register</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="union__hw__mcg__atcvh.html"> 1432</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__atcvh.html">_hw_mcg_atcvh</a></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;{</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    uint8_t U;</div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields.html"> 1435</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields.html">_hw_mcg_atcvh_bitfields</a></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    {</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields.html#a87140019de68253005c7bac3db488218"> 1437</a></span>&#160;        uint8_t ATCVH : 8;             </div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    } B;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;} <a class="code" href="union__hw__mcg__atcvh.html">hw_mcg_atcvh_t</a>;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_ADDR(x)     ((x) + 0xAU)</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH(x)          (*(__IO hw_mcg_atcvh_t *) HW_MCG_ATCVH_ADDR(x))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_RD(x)       (HW_MCG_ATCVH(x).U)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_WR(x, v)    (HW_MCG_ATCVH(x).U = (v))</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_SET(x, v)   (HW_MCG_ATCVH_WR(x, HW_MCG_ATCVH_RD(x) |  (v)))</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_CLR(x, v)   (HW_MCG_ATCVH_WR(x, HW_MCG_ATCVH_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVH_TOG(x, v)   (HW_MCG_ATCVH_WR(x, HW_MCG_ATCVH_RD(x) ^  (v)))</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_ATCVH bitfields</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define BP_MCG_ATCVH_ATCVH   (0U)          </span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define BM_MCG_ATCVH_ATCVH   (0xFFU)       </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BS_MCG_ATCVH_ATCVH   (8U)          </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BR_MCG_ATCVH_ATCVH(x) (HW_MCG_ATCVH(x).U)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define BF_MCG_ATCVH_ATCVH(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_ATCVH_ATCVH) &amp; BM_MCG_ATCVH_ATCVH)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define BW_MCG_ATCVH_ATCVH(x, v) (HW_MCG_ATCVH_WR(x, v))</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"> * HW_MCG_ATCVL - MCG Auto Trim Compare Value Low Register</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="union__hw__mcg__atcvl.html"> 1489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__atcvl.html">_hw_mcg_atcvl</a></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;{</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    uint8_t U;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields.html"> 1492</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields.html">_hw_mcg_atcvl_bitfields</a></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    {</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields.html#a84736365b1696af82df0c3b196652b85"> 1494</a></span>&#160;        uint8_t ATCVL : 8;             </div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    } B;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;} <a class="code" href="union__hw__mcg__atcvl.html">hw_mcg_atcvl_t</a>;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_ADDR(x)     ((x) + 0xBU)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL(x)          (*(__IO hw_mcg_atcvl_t *) HW_MCG_ATCVL_ADDR(x))</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_RD(x)       (HW_MCG_ATCVL(x).U)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_WR(x, v)    (HW_MCG_ATCVL(x).U = (v))</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_SET(x, v)   (HW_MCG_ATCVL_WR(x, HW_MCG_ATCVL_RD(x) |  (v)))</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_CLR(x, v)   (HW_MCG_ATCVL_WR(x, HW_MCG_ATCVL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define HW_MCG_ATCVL_TOG(x, v)   (HW_MCG_ATCVL_WR(x, HW_MCG_ATCVL_RD(x) ^  (v)))</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_ATCVL bitfields</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define BP_MCG_ATCVL_ATCVL   (0U)          </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define BM_MCG_ATCVL_ATCVL   (0xFFU)       </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define BS_MCG_ATCVL_ATCVL   (8U)          </span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define BR_MCG_ATCVL_ATCVL(x) (HW_MCG_ATCVL(x).U)</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define BF_MCG_ATCVL_ATCVL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_ATCVL_ATCVL) &amp; BM_MCG_ATCVL_ATCVL)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define BW_MCG_ATCVL_ATCVL(x, v) (HW_MCG_ATCVL_WR(x, v))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"> * HW_MCG_C7 - MCG Control 7 Register</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="union__hw__mcg__c7.html"> 1546</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c7.html">_hw_mcg_c7</a></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;{</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    uint8_t U;</div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html"> 1549</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html">_hw_mcg_c7_bitfields</a></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    {</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html#adcbb273b7251fec36b3e52113279827e"> 1551</a></span>&#160;        uint8_t OSCSEL : 2;            </div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html#abb769ff148da710365a024b9d735b6ee"> 1552</a></span>&#160;        uint8_t RESERVED0 : 6;         </div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    } B;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;} <a class="code" href="union__hw__mcg__c7.html">hw_mcg_c7_t</a>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define HW_MCG_C7_ADDR(x)        ((x) + 0xCU)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define HW_MCG_C7(x)             (*(__IO hw_mcg_c7_t *) HW_MCG_C7_ADDR(x))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define HW_MCG_C7_RD(x)          (HW_MCG_C7(x).U)</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define HW_MCG_C7_WR(x, v)       (HW_MCG_C7(x).U = (v))</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define HW_MCG_C7_SET(x, v)      (HW_MCG_C7_WR(x, HW_MCG_C7_RD(x) |  (v)))</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define HW_MCG_C7_CLR(x, v)      (HW_MCG_C7_WR(x, HW_MCG_C7_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define HW_MCG_C7_TOG(x, v)      (HW_MCG_C7_WR(x, HW_MCG_C7_RD(x) ^  (v)))</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C7 bitfields</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define BP_MCG_C7_OSCSEL     (0U)          </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define BM_MCG_C7_OSCSEL     (0x03U)       </span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define BS_MCG_C7_OSCSEL     (2U)          </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define BR_MCG_C7_OSCSEL(x)  (HW_MCG_C7(x).B.OSCSEL)</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define BF_MCG_C7_OSCSEL(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C7_OSCSEL) &amp; BM_MCG_C7_OSCSEL)</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define BW_MCG_C7_OSCSEL(x, v) (HW_MCG_C7_WR(x, (HW_MCG_C7_RD(x) &amp; ~BM_MCG_C7_OSCSEL) | BF_MCG_C7_OSCSEL(v)))</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"> * HW_MCG_C8 - MCG Control 8 Register</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="union__hw__mcg__c8.html"> 1609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcg__c8.html">_hw_mcg_c8</a></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;{</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    uint8_t U;</div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html"> 1612</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html">_hw_mcg_c8_bitfields</a></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    {</div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html#a71cb799e69d12b5ae9274085058dd583"> 1614</a></span>&#160;        uint8_t LOCS1 : 1;             </div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html#a0eafe2cf15afaf73c05251d50ac13985"> 1615</a></span>&#160;        uint8_t RESERVED0 : 4;         </div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html#a03fe41444ab35aa53616c052d1e7375f"> 1616</a></span>&#160;        uint8_t CME1 : 1;              </div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html#a15f7c1bd85c29c1bc83cb6904dce68bc"> 1617</a></span>&#160;        uint8_t LOLRE : 1;             </div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html#a7c95cb944c9cc5303bc7ba003741d664"> 1618</a></span>&#160;        uint8_t LOCRE1 : 1;            </div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    } B;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;} <a class="code" href="union__hw__mcg__c8.html">hw_mcg_c8_t</a>;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define HW_MCG_C8_ADDR(x)        ((x) + 0xDU)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define HW_MCG_C8(x)             (*(__IO hw_mcg_c8_t *) HW_MCG_C8_ADDR(x))</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define HW_MCG_C8_RD(x)          (HW_MCG_C8(x).U)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define HW_MCG_C8_WR(x, v)       (HW_MCG_C8(x).U = (v))</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define HW_MCG_C8_SET(x, v)      (HW_MCG_C8_WR(x, HW_MCG_C8_RD(x) |  (v)))</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define HW_MCG_C8_CLR(x, v)      (HW_MCG_C8_WR(x, HW_MCG_C8_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define HW_MCG_C8_TOG(x, v)      (HW_MCG_C8_WR(x, HW_MCG_C8_RD(x) ^  (v)))</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCG_C8 bitfields</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define BP_MCG_C8_LOCS1      (0U)          </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BM_MCG_C8_LOCS1      (0x01U)       </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define BS_MCG_C8_LOCS1      (1U)          </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define BR_MCG_C8_LOCS1(x)   (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOCS1))</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define BF_MCG_C8_LOCS1(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C8_LOCS1) &amp; BM_MCG_C8_LOCS1)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define BW_MCG_C8_LOCS1(x, v) (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOCS1) = (v))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BP_MCG_C8_CME1       (5U)          </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BM_MCG_C8_CME1       (0x20U)       </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define BS_MCG_C8_CME1       (1U)          </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BR_MCG_C8_CME1(x)    (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_CME1))</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define BF_MCG_C8_CME1(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C8_CME1) &amp; BM_MCG_C8_CME1)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define BW_MCG_C8_CME1(x, v) (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_CME1) = (v))</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define BP_MCG_C8_LOLRE      (6U)          </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BM_MCG_C8_LOLRE      (0x40U)       </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define BS_MCG_C8_LOLRE      (1U)          </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define BR_MCG_C8_LOLRE(x)   (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOLRE))</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define BF_MCG_C8_LOLRE(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C8_LOLRE) &amp; BM_MCG_C8_LOLRE)</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define BW_MCG_C8_LOLRE(x, v) (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOLRE) = (v))</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define BP_MCG_C8_LOCRE1     (7U)          </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define BM_MCG_C8_LOCRE1     (0x80U)       </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define BS_MCG_C8_LOCRE1     (1U)          </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define BR_MCG_C8_LOCRE1(x)  (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOCRE1))</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define BF_MCG_C8_LOCRE1(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_MCG_C8_LOCRE1) &amp; BM_MCG_C8_LOCRE1)</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define BW_MCG_C8_LOCRE1(x, v) (BITBAND_ACCESS8(HW_MCG_C8_ADDR(x), BP_MCG_C8_LOCRE1) = (v))</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"> * hw_mcg_t - module struct</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html"> 1756</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__mcg.html">_hw_mcg</a></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;{</div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#adf43bb2b6727cf97377d741c8312d870"> 1758</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c1.html">hw_mcg_c1_t</a> <a class="code" href="struct__hw__mcg.html#adf43bb2b6727cf97377d741c8312d870">C1</a>;                   </div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a129f106327e63fd0bef6a06045ee2b46"> 1759</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c2.html">hw_mcg_c2_t</a> <a class="code" href="struct__hw__mcg.html#a129f106327e63fd0bef6a06045ee2b46">C2</a>;                   </div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a21f69fb0895c94930c5a54ecca21f356"> 1760</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c3.html">hw_mcg_c3_t</a> <a class="code" href="struct__hw__mcg.html#a21f69fb0895c94930c5a54ecca21f356">C3</a>;                   </div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#acb225f0712236376a4ac3c114608cc97"> 1761</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c4.html">hw_mcg_c4_t</a> <a class="code" href="struct__hw__mcg.html#acb225f0712236376a4ac3c114608cc97">C4</a>;                   </div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a246c8167c7a24de4150548bb9a118b67"> 1762</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c5.html">hw_mcg_c5_t</a> <a class="code" href="struct__hw__mcg.html#a246c8167c7a24de4150548bb9a118b67">C5</a>;                   </div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a9da61d89dc1c5d463e1f164218a2b4a3"> 1763</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c6.html">hw_mcg_c6_t</a> <a class="code" href="struct__hw__mcg.html#a9da61d89dc1c5d463e1f164218a2b4a3">C6</a>;                   </div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a8d3d2d125103dcbeef3d49aa735205b9"> 1764</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__s.html">hw_mcg_s_t</a> <a class="code" href="struct__hw__mcg.html#a8d3d2d125103dcbeef3d49aa735205b9">S</a>;                     </div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    uint8_t _reserved0[1];</div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a00fba9e45e5186dc56941c74b4073505"> 1766</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__sc.html">hw_mcg_sc_t</a> <a class="code" href="struct__hw__mcg.html#a00fba9e45e5186dc56941c74b4073505">SC</a>;                   </div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    uint8_t _reserved1[1];</div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#abdd7b2f05589aac266beb6862ee12807"> 1768</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__atcvh.html">hw_mcg_atcvh_t</a> <a class="code" href="struct__hw__mcg.html#abdd7b2f05589aac266beb6862ee12807">ATCVH</a>;             </div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#ad4ada20faa1096979657af99f68b0040"> 1769</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__atcvl.html">hw_mcg_atcvl_t</a> <a class="code" href="struct__hw__mcg.html#ad4ada20faa1096979657af99f68b0040">ATCVL</a>;             </div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#af69a42a91c944cdb467f91b0afff2ff6"> 1770</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c7.html">hw_mcg_c7_t</a> <a class="code" href="struct__hw__mcg.html#af69a42a91c944cdb467f91b0afff2ff6">C7</a>;                   </div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="struct__hw__mcg.html#a725495a70c87403fd7d1cdd5187ad585"> 1771</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcg__c8.html">hw_mcg_c8_t</a> <a class="code" href="struct__hw__mcg.html#a725495a70c87403fd7d1cdd5187ad585">C8</a>;                   </div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;} <a class="code" href="struct__hw__mcg.html">hw_mcg_t</a>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define HW_MCG(x)      (*(hw_mcg_t *)(x))</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_MCG_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c6_1_1__hw__mcg__c6__bitfields.html">_hw_mcg_c6::_hw_mcg_c6_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:871</div></div>
<div class="ttc" id="union__hw__mcg__c4_html"><div class="ttname"><a href="union__hw__mcg__c4.html">_hw_mcg_c4</a></div><div class="ttdoc">HW_MCG_C4 - MCG Control 4 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:590</div></div>
<div class="ttc" id="union__hw__mcg__c2_html"><div class="ttname"><a href="union__hw__mcg__c2.html">_hw_mcg_c2</a></div><div class="ttdoc">HW_MCG_C2 - MCG Control 2 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:302</div></div>
<div class="ttc" id="struct__hw__mcg_html_af69a42a91c944cdb467f91b0afff2ff6"><div class="ttname"><a href="struct__hw__mcg.html#af69a42a91c944cdb467f91b0afff2ff6">_hw_mcg::C7</a></div><div class="ttdeci">__IO hw_mcg_c7_t C7</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1770</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html_ac52aec473d5ce4658b1065a251a141a9"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ac52aec473d5ce4658b1065a251a141a9">_hw_mcg_c1::_hw_mcg_c1_bitfields::IREFSTEN</a></div><div class="ttdeci">uint8_t IREFSTEN</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:124</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html_ab02dab18adb0d367851196f271c603f3"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab02dab18adb0d367851196f271c603f3">_hw_mcg_c1::_hw_mcg_c1_bitfields::IREFS</a></div><div class="ttdeci">uint8_t IREFS</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:126</div></div>
<div class="ttc" id="struct__hw__mcg_html_ad4ada20faa1096979657af99f68b0040"><div class="ttname"><a href="struct__hw__mcg.html#ad4ada20faa1096979657af99f68b0040">_hw_mcg::ATCVL</a></div><div class="ttdeci">__IO hw_mcg_atcvl_t ATCVL</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1769</div></div>
<div class="ttc" id="struct__hw__mcg_html_a129f106327e63fd0bef6a06045ee2b46"><div class="ttname"><a href="struct__hw__mcg.html#a129f106327e63fd0bef6a06045ee2b46">_hw_mcg::C2</a></div><div class="ttdeci">__IO hw_mcg_c2_t C2</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1759</div></div>
<div class="ttc" id="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__atcvh_1_1__hw__mcg__atcvh__bitfields.html">_hw_mcg_atcvh::_hw_mcg_atcvh_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1435</div></div>
<div class="ttc" id="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields.html">_hw_mcg_c8::_hw_mcg_c8_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1612</div></div>
<div class="ttc" id="struct__hw__mcg_html_acb225f0712236376a4ac3c114608cc97"><div class="ttname"><a href="struct__hw__mcg.html#acb225f0712236376a4ac3c114608cc97">_hw_mcg::C4</a></div><div class="ttdeci">__IO hw_mcg_c4_t C4</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1761</div></div>
<div class="ttc" id="union__hw__mcg__atcvh_html"><div class="ttname"><a href="union__hw__mcg__atcvh.html">_hw_mcg_atcvh</a></div><div class="ttdoc">HW_MCG_ATCVH - MCG Auto Trim Compare Value High Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1432</div></div>
<div class="ttc" id="union__hw__mcg__c5_html"><div class="ttname"><a href="union__hw__mcg__c5.html">_hw_mcg_c5</a></div><div class="ttdoc">HW_MCG_C5 - MCG Control 5 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:744</div></div>
<div class="ttc" id="struct__hw__mcg_html_a21f69fb0895c94930c5a54ecca21f356"><div class="ttname"><a href="struct__hw__mcg.html#a21f69fb0895c94930c5a54ecca21f356">_hw_mcg::C3</a></div><div class="ttdeci">__IO hw_mcg_c3_t C3</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1760</div></div>
<div class="ttc" id="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields.html">_hw_mcg_sc::_hw_mcg_sc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1226</div></div>
<div class="ttc" id="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__s_1_1__hw__mcg__s__bitfields.html">_hw_mcg_s::_hw_mcg_s_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1023</div></div>
<div class="ttc" id="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c7_1_1__hw__mcg__c7__bitfields.html">_hw_mcg_c7::_hw_mcg_c7_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1549</div></div>
<div class="ttc" id="union__hw__mcg__c6_html"><div class="ttname"><a href="union__hw__mcg__c6.html">_hw_mcg_c6</a></div><div class="ttdoc">HW_MCG_C6 - MCG Control 6 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:868</div></div>
<div class="ttc" id="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c2_1_1__hw__mcg__c2__bitfields.html">_hw_mcg_c2::_hw_mcg_c2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:305</div></div>
<div class="ttc" id="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__atcvl_1_1__hw__mcg__atcvl__bitfields.html">_hw_mcg_atcvl::_hw_mcg_atcvl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1492</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html">_hw_mcg_c1::_hw_mcg_c1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:122</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__mcg_html_a8d3d2d125103dcbeef3d49aa735205b9"><div class="ttname"><a href="struct__hw__mcg.html#a8d3d2d125103dcbeef3d49aa735205b9">_hw_mcg::S</a></div><div class="ttdeci">__IO hw_mcg_s_t S</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1764</div></div>
<div class="ttc" id="struct__hw__mcg_html_a00fba9e45e5186dc56941c74b4073505"><div class="ttname"><a href="struct__hw__mcg.html#a00fba9e45e5186dc56941c74b4073505">_hw_mcg::SC</a></div><div class="ttdeci">__IO hw_mcg_sc_t SC</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1766</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html_ab887d1778352d8a2ca2ca5bfde5234c3"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#ab887d1778352d8a2ca2ca5bfde5234c3">_hw_mcg_c1::_hw_mcg_c1_bitfields::FRDIV</a></div><div class="ttdeci">uint8_t FRDIV</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:127</div></div>
<div class="ttc" id="union__hw__mcg__sc_html"><div class="ttname"><a href="union__hw__mcg__sc.html">_hw_mcg_sc</a></div><div class="ttdoc">HW_MCG_SC - MCG Status and Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1223</div></div>
<div class="ttc" id="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c4_1_1__hw__mcg__c4__bitfields.html">_hw_mcg_c4::_hw_mcg_c4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:593</div></div>
<div class="ttc" id="union__hw__mcg__c7_html"><div class="ttname"><a href="union__hw__mcg__c7.html">_hw_mcg_c7</a></div><div class="ttdoc">HW_MCG_C7 - MCG Control 7 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1546</div></div>
<div class="ttc" id="struct__hw__mcg_html"><div class="ttname"><a href="struct__hw__mcg.html">_hw_mcg</a></div><div class="ttdoc">All MCG module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1756</div></div>
<div class="ttc" id="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c5_1_1__hw__mcg__c5__bitfields.html">_hw_mcg_c5::_hw_mcg_c5_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:747</div></div>
<div class="ttc" id="struct__hw__mcg_html_a725495a70c87403fd7d1cdd5187ad585"><div class="ttname"><a href="struct__hw__mcg.html#a725495a70c87403fd7d1cdd5187ad585">_hw_mcg::C8</a></div><div class="ttdeci">__IO hw_mcg_c8_t C8</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1771</div></div>
<div class="ttc" id="struct__hw__mcg_html_abdd7b2f05589aac266beb6862ee12807"><div class="ttname"><a href="struct__hw__mcg.html#abdd7b2f05589aac266beb6862ee12807">_hw_mcg::ATCVH</a></div><div class="ttdeci">__IO hw_mcg_atcvh_t ATCVH</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1768</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html_a94895970d606eb7fe932690bb7e15215"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a94895970d606eb7fe932690bb7e15215">_hw_mcg_c1::_hw_mcg_c1_bitfields::IRCLKEN</a></div><div class="ttdeci">uint8_t IRCLKEN</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:125</div></div>
<div class="ttc" id="struct__hw__mcg_html_a246c8167c7a24de4150548bb9a118b67"><div class="ttname"><a href="struct__hw__mcg.html#a246c8167c7a24de4150548bb9a118b67">_hw_mcg::C5</a></div><div class="ttdeci">__IO hw_mcg_c5_t C5</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1762</div></div>
<div class="ttc" id="struct__hw__mcg_html_a9da61d89dc1c5d463e1f164218a2b4a3"><div class="ttname"><a href="struct__hw__mcg.html#a9da61d89dc1c5d463e1f164218a2b4a3">_hw_mcg::C6</a></div><div class="ttdeci">__IO hw_mcg_c6_t C6</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1763</div></div>
<div class="ttc" id="union__hw__mcg__c3_html"><div class="ttname"><a href="union__hw__mcg__c3.html">_hw_mcg_c3</a></div><div class="ttdoc">HW_MCG_C3 - MCG Control 3 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:523</div></div>
<div class="ttc" id="union__hw__mcg__c1_html"><div class="ttname"><a href="union__hw__mcg__c1.html">_hw_mcg_c1</a></div><div class="ttdoc">HW_MCG_C1 - MCG Control 1 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:119</div></div>
<div class="ttc" id="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields_html_a9b0233157186c45e201ebe800772f6e3"><div class="ttname"><a href="struct__hw__mcg__c1_1_1__hw__mcg__c1__bitfields.html#a9b0233157186c45e201ebe800772f6e3">_hw_mcg_c1::_hw_mcg_c1_bitfields::CLKS</a></div><div class="ttdeci">uint8_t CLKS</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:128</div></div>
<div class="ttc" id="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields_html"><div class="ttname"><a href="struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields.html">_hw_mcg_c3::_hw_mcg_c3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:526</div></div>
<div class="ttc" id="union__hw__mcg__c8_html"><div class="ttname"><a href="union__hw__mcg__c8.html">_hw_mcg_c8</a></div><div class="ttdoc">HW_MCG_C8 - MCG Control 8 Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1609</div></div>
<div class="ttc" id="union__hw__mcg__atcvl_html"><div class="ttname"><a href="union__hw__mcg__atcvl.html">_hw_mcg_atcvl</a></div><div class="ttdoc">HW_MCG_ATCVL - MCG Auto Trim Compare Value Low Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1489</div></div>
<div class="ttc" id="union__hw__mcg__s_html"><div class="ttname"><a href="union__hw__mcg__s.html">_hw_mcg_s</a></div><div class="ttdoc">HW_MCG_S - MCG Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1020</div></div>
<div class="ttc" id="struct__hw__mcg_html_adf43bb2b6727cf97377d741c8312d870"><div class="ttname"><a href="struct__hw__mcg.html#adf43bb2b6727cf97377d741c8312d870">_hw_mcg::C1</a></div><div class="ttdeci">__IO hw_mcg_c1_t C1</div><div class="ttdef"><b>Definition:</b> MK64F12_mcg.h:1758</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
