<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>www.alientek.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_rgb2lcd_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>lcd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="lcd" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="lcd_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_de</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_pclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_hs</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_vs</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lcd_rgb</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_rgb_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_rgb_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_rgb_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lcd_id</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_id_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_id_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_id_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>vid_rgb</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb_vde</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rgb_hsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pixel_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pixel_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.CLK_DOMAIN">system_axi_dynclk_0_0_PXL_CLK_O</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PIXEL_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>lcd_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lcd_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.LCD_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.LCD_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>rgb2lcd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 07 11:53:53 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1c821a5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_rgb2lcd_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 07 11:53:53 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1c821a5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>rgb2lcd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 07 11:53:53 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4327e19d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_rgb2lcd_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 07 11:53:53 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4327e19d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rgb_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VID_DATA_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_vde</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pixel_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_hs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_vs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_de</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_bl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_id_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_id_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_id_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rgb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VID_DATA_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rgb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VID_DATA_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lcd_rgb_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.VID_DATA_WIDTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>VID_DATA_WIDTH</spirit:name>
        <spirit:displayName>Vid Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.VID_DATA_WIDTH">24</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f810/src/rgb2lcd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_rgb2lcd_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f810/src/rgb2lcd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_rgb2lcd_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rgb2lcd_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>VID_DATA_WIDTH</spirit:name>
      <spirit:displayName>Vid Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.VID_DATA_WIDTH">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_rgb2lcd_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>rgb2lcd_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c067806_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fc57ab_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383fad0e_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf65f1f_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8b1900_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a28192b_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a901252_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b64535a_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e900721_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1696ba05_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acff169_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be6f7ba_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da1a061_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497e8563_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de030d7_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@906f457_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c30bb1d_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa66412_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9c0236_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d6e43f_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404d3364_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218da45e_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0ec592_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20958739_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791279b0_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359a4de7_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b504772_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10310fb2_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4a5a80_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4831fd8f_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fdd03c_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126df028_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7d9de5_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d030752_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df498b6_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0ae036_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5c1f9a_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fec7e1_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d0bf6_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b90fa_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa43b81_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75064866_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_SDK/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f360541_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d846a47_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529fd0a9_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18064a18_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a194eaa_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa2d4d_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f26d6c_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aeb243_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bdfb8d_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d3eeb4_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402e7893_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/vdma_lcd/ip_repo/rgb2lcd/ip</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PIXEL_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4569ad71"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d39280d7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="71f82b7a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="35295b9c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9a02f29a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
