(declare-fun temp624_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp624_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp624_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp624_4 () (_ BitVec 64))
(declare-fun temp624_5 () (_ BitVec 64))
(declare-fun temp624_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp624_7 () (_ BitVec 64))
(declare-fun temp624_8 () (_ BitVec 64))
(declare-fun temp624_9 () (_ BitVec 64))
(declare-fun temp624_10 () (_ BitVec 64))
(declare-fun temp624_11 () (_ BitVec 64))
(declare-fun temp624_12 () (_ BitVec 64))
(declare-fun temp624_13 () (_ BitVec 64))
(declare-fun temp624_14 () (_ BitVec 64))
(declare-fun temp624_15 () (_ BitVec 64))
(declare-fun temp624_16 () (_ BitVec 64))
(declare-fun temp624_17 () (_ BitVec 64))
(declare-fun temp624_18 () (_ BitVec 64))
(declare-fun temp624_19 () (_ BitVec 64))
(declare-fun temp624_20 () (_ BitVec 64))
(declare-fun temp624_21 () (_ BitVec 64))
(declare-fun temp624_22 () (_ BitVec 64))
(declare-fun temp624_23 () (_ BitVec 64))
(declare-fun temp624_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp624_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp624_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp624_1)))
(assert (= temp624_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp624_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp624_3 #xffffffffffffffff))
(assert (= var71509 temp624_3))
(assert (= temp624_4 #x0000000000000000))
(assert (= temp624_5 temp624_4))
(assert (= temp624_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_5)))
(assert (= temp624_7 #x0000000000000001))
(assert (= temp624_8 temp624_7))
(assert (= temp624_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_8)))
(assert (= temp624_10 #x0000000000000002))
(assert (= temp624_11 temp624_10))
(assert (= temp624_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_11)))
(assert (= temp624_13 #x0000000000000003))
(assert (= temp624_14 temp624_13))
(assert (= temp624_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_14)))
(assert (= temp624_16 #x0000000000000004))
(assert (= temp624_17 temp624_16))
(assert (= temp624_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_17)))
(assert (= temp624_19 #x0000000000000005))
(assert (= temp624_20 temp624_19))
(assert (= temp624_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_20)))
(assert (= temp624_22 #x0000000000000000))
(assert (= temp624_23
   (ite (bvslt var71509 temp624_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp624_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp624_23)))
(assert (= var75972 temp624_24))
(assert (bvslt (ite (bvslt var71509 temp624_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp624_25 #x0000000000000001))
(assert (= var5707197 temp624_25))
(assert (= var5707209 var5707197))
(model-add temp624_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp624_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp624_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp624_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp624_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp624_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp624_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp624_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp624_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp624_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp624_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp624_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp624_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp624_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp624_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp624_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp624_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp624_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp624_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp624_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp624_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp624_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp624_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp624_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp624_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






