0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab2/Sort/Sort.sim/sim_1/impl/func/xsim/Sort_tb_func_impl.v,1553768531,verilog,,/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/imports/Vivado/GenerateClock.v,,Sort;glbl,,,,,,,,
/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/new/Sort_tb.v,,GenerateClock,,,,,,,,
/home/lyc/Vivado/lab2/Sort/Sort.srcs/sim_1/new/Sort_tb.v,1553767826,verilog,,,,Sort_tb,,,,,,,,
