"""linalg_matrix_power override for the iluvatar (CoreX) backend.

CoreX has no fp64 compute path, so:
  * the triangular-solve update gemm accumulates in fp32 (the private TRSM
    below replaces the generic fp64-accumulating update);
  * fp32 negative powers run the df64 (double-single) route of the generic
    module (_inverse(use_df64=True) + the df64 power kernels).

Everything else - validation, positive powers, out handling - is the generic
NV dispatch, re-entered after the df64 route with the (possibly inverted)
input.
"""

import importlib
import logging

import torch
import triton
import triton.language as tl

import flag_gems
from flag_gems.ops.linalg_matrix_power import (
    _eye_like,
    _inverse,
    _inverse_df64_large,
    _matrix_power_df64,
    _matrix_power_df64_large,
    _trsm_solve_register,
)
from flag_gems.utils import libentry

logger = logging.getLogger(__name__)

# NB: bind the *module* explicitly - ``import flag_gems.ops.linalg_matrix_power
# as _generic`` would resolve through the package attribute, which the
# re-exported ``linalg_matrix_power`` function shadows.
_generic = importlib.import_module("flag_gems.ops.linalg_matrix_power")


@triton.jit
def _trsm_update_register(
    A_ptr,
    B_ptr,
    stride_a_n,
    stride_b_k,
    blk_start,
    blk_end,
    blk_sz,
    M_REM,
    rem_s,
    bound,
    x_all,
    a_cols,
    rr,
    col_offs,
    col_mask,
    BM: tl.constexpr,
    K_SLICE: tl.constexpr,
):
    """Update phase of _trsm_kernel (fp32 accumulation): reuses the register
    tile x_all as the X panel and accumulates the update gemm elementwise in
    fp32 (this backend has no fp64 compute path)."""
    # Reuse the register tile (x_all) as the X panel.
    for m_start in range(0, M_REM, BM):
        rm = rem_s + m_start + rr
        mask_m = rm < bound
        a_sub = tl.load(
            A_ptr + rm[:, None] * stride_a_n + (blk_start + a_cols)[None, :],
            mask=mask_m[:, None] & (a_cols[None, :] < blk_sz),
            other=0.0,
        )
        # No fp64 compute path on this backend: accumulate the update gemm
        # elementwise in fp32 (the fp64 dot cannot be lowered here).
        acc = tl.sum(a_sub[:, :, None] * x_all[None, :, :], axis=1)
        b_base = B_ptr + rm[:, None] * stride_b_k + col_offs[None, :]
        b_curr = tl.load(b_base, mask=mask_m[:, None] & col_mask[None, :], other=0.0)
        b_curr = b_curr.to(acc.dtype) - acc
        tl.store(b_base, b_curr, mask=mask_m[:, None] & col_mask[None, :])


@libentry()
@triton.jit
def _trsm_kernel(
    A_ptr,
    B_ptr,
    INV_ptr,
    N,
    K,
    stride_a_n,
    stride_b_k,
    BLOCK_SIZE: tl.constexpr,
    K_SLICE: tl.constexpr,
    BM: tl.constexpr,
    UPPER: tl.constexpr,
    UNIT: tl.constexpr,
):
    """Blocked triangular solve A X = B in place (B <- X), one program per
    K_SLICE-column group of the RHS.

    Rows are processed in BLOCK_SIZE blocks.  The diagonal block is solved by
    serial forward/backward substitution (row-by-row, parallel across the
    K_SLICE columns), then the remaining rows are updated with a tl.dot gemm —
    every data dependency stays within a single program, so the kernel is
    barrier-free.  This replaces the (batch, n)-grid scalar substitution
    kernels, whose one-program-per-column serial O(n^2) loop was the dominant
    cost of the negative-power path (~77 ms per solve at n=1024 vs ~1 ms
    here).
    """
    pid = tl.program_id(0)
    col_start = pid * K_SLICE
    if col_start >= K:
        return

    num_blocks = tl.cdiv(N, BLOCK_SIZE)

    a_cols = tl.arange(0, BLOCK_SIZE)
    x_rows = tl.arange(0, BLOCK_SIZE)
    x_kcols = tl.arange(0, K_SLICE)
    xr = tl.broadcast_to(x_rows[:, None], (BLOCK_SIZE, K_SLICE))
    col_offs = col_start + x_kcols
    col_mask = col_offs < K
    rr = tl.arange(0, BM)

    for block_idx in range(num_blocks):
        bk = block_idx if not UPPER else num_blocks - 1 - block_idx
        blk_start = bk * BLOCK_SIZE
        blk_end = tl.minimum(blk_start + BLOCK_SIZE, N)
        blk_sz = blk_end - blk_start

        # ═══ Diagonal block: serial substitution over rows ═══
        # Pre-compute diagonal reciprocals (division out of the serial chain).
        if not UNIT:
            diag_vals = tl.load(
                A_ptr + (blk_start + a_cols) * stride_a_n + (blk_start + a_cols),
                mask=a_cols < blk_sz,
                other=1.0,
            )
            tl.store(
                INV_ptr + pid * BLOCK_SIZE + a_cols,
                1.0 / diag_vals,
                mask=a_cols < blk_sz,
            )

        # Serial solve of the diagonal block: the block's X stays in a
        # register tile (x_all) across the serial row chain.
        x_all = _trsm_solve_register(
            A_ptr,
            B_ptr,
            INV_ptr,
            pid,
            stride_a_n,
            stride_b_k,
            blk_start,
            blk_end,
            blk_sz,
            a_cols,
            xr,
            col_offs,
            col_mask,
            BLOCK_SIZE,
            UPPER,
            UNIT,
        )

        # ═══ Update: B[rest, kslice] -= A[rest, blk] @ X[blk, kslice] ═══
        need_update = tl.where(UPPER, bk > 0, blk_end < N)
        if need_update:
            M_REM = tl.where(UPPER, blk_start, N - blk_end)
            rem_s = tl.where(UPPER, 0, blk_end)
            bound = tl.where(UPPER, blk_start, N)
            _trsm_update_register(
                A_ptr,
                B_ptr,
                stride_a_n,
                stride_b_k,
                blk_start,
                blk_end,
                blk_sz,
                M_REM,
                rem_s,
                bound,
                x_all,
                a_cols,
                rr,
                col_offs,
                col_mask,
                BM,
                K_SLICE,
            )


def _trsm_solve_2d(A_tri, B, upper: bool, unitriangular: bool):
    """Same blocked triangular solve as the generic one, but the update gemm
    accumulates in fp32 (no fp64 compute path on this backend)."""
    n = A_tri.shape[0]
    k = B.shape[1]
    K_SLICE = 8
    BM = 128
    num_kslices = (k + K_SLICE - 1) // K_SLICE
    if unitriangular:
        inv = B
        unit_flag = True
    else:
        inv = torch.zeros(num_kslices * 32, dtype=A_tri.dtype, device=A_tri.device)
        unit_flag = False
    _trsm_kernel[(num_kslices,)](
        A_tri,
        B,
        inv,
        n,
        k,
        A_tri.stride(0),
        B.stride(0),
        32,
        K_SLICE,
        BM,
        upper,
        unit_flag,
        # Must stay at one warp: the block reductions in _trsm_solve_register /
        # _trsm_update_register lower to cross-warp shared-memory reductions for
        # num_warps > 1, and on CoreX those corrupt each other as soon as more
        # than two CTAs are resident per SM (grid > 2 * SM count).  With a single
        # warp every reduction stays a register shuffle and the solve is exact
        # (checked up to grid=256).
        num_warps=1,
        num_stages=3,
    )
    return B


# Hook the shared hosts so every triangular solve on this backend accumulates
# in fp32 (one backend per process - safe).
_generic._trsm_solve_2d = _trsm_solve_2d

# CoreX atomics can hand back a stale value, so the Tier-3 grid-sync kernel's
# spin barrier does not reliably publish its scratch tiles: the result is
# intermittently wrong in a handful of rows (an occasional tile is read before
# its producer's store is visible).  Drop the Tier-3 range and let 65 <= M <= 256
# go through the host-side binary exponentiation, which is deterministic here
# (one mm/bmm launch per squaring, no cross-CTA barrier).
_generic.GRID_SYNC_MAX = _generic.TILED_MAX


def linalg_matrix_power(A, n, *, out=None):
    """fp32 negatives take the df64 route (module docstring); everything else
    follows the generic NV dispatch."""
    logger.debug("GEMS_ILUVATAR LINALG_MATRIX_POWER")

    # ---- validation (identical to the generic entry) ----
    shape = A.shape
    if len(shape) < 2:
        raise RuntimeError(
            f"linalg_matrix_power: A must be at least 2-D, got shape {shape}"
        )
    m, k = shape[-2], shape[-1]
    if m != k:
        raise RuntimeError(f"linalg_matrix_power: A must be square, got ({m}, {k})")
    if not isinstance(n, int):
        raise TypeError(f"linalg_matrix_power: n must be int, got {type(n).__name__}")
    if A.dtype not in (torch.float32, torch.float64):
        raise RuntimeError(
            f"linalg_matrix_power: flag_gems supports only float32 and float64, "
            f"got {A.dtype}"
        )

    # ---- n == 0 / n == 1 ----
    if n == 0:
        eye = _eye_like(A)
        if out is not None:
            out.copy_(eye)
            return out
        return eye
    if n == 1:
        if out is not None:
            out.copy_(A)
            return out
        return A.clone()

    if A.device.type != flag_gems.device:
        raise RuntimeError(
            f"linalg_matrix_power: flag_gems supports only {flag_gems.device}, "
            f"got {A.device}"
        )

    # ---- fp32 negative powers: df64 route (no fp64 compute path) ----
    if n < 0 and A.dtype == torch.float32:
        inv = _inverse(A, use_df64=True)
        if isinstance(inv, tuple):
            # Small M: df64 inverse (hi/lo) pair + df64 power - the only
            # supported df64 path (in-register kernels).
            Xh, Xl = inv
            return _matrix_power_df64(Xh, Xl, -n, m, shape, out=out)
        # Large M: the external fp32 LU has no df64 low part, so the inverse
        # is a plain fp32 tensor (~1e-6 residual).  Raising that to |n| on a
        # cond-80 matrix overshoots fp32 (n=-8 needs ~2e-9 inverse accuracy),
        # so refine it to a df64 (hi/lo) pair with 2X - XAX Newton and raise
        # the pair to |n| with the error-free df64 GEMM - both are on-device
        # fp32 kernels, no fp64 compute required.
        Xh, Xl = _inverse_df64_large(A, inv, iters=2)
        return _matrix_power_df64_large(Xh, Xl, -n, shape, out=out)
    return _generic.linalg_matrix_power(A, n, out=out)


def _resolve_linalg_matrix_power_out_args(out):
    if out is None:
        raise TypeError(
            "linalg_matrix_power(): out must be provided for the out variant"
        )
    return out


def linalg_matrix_power_out(A, n, *, out=None):
    """Out variant (aten ``linalg_matrix_power.out``) for the iluvatar backend.

    ``linalg_matrix_power`` above writes into ``out`` in place and returns it, so
    this resolves the required ``out`` tensor and delegates — keeping the
    ``*.out`` dispatcher key on this iluvatar override (whose fp32-negative path
    uses df64) rather than falling back to the generic entry.
    """
    logger.debug("GEMS_ILUVATAR LINALG_MATRIX_POWER_OUT")
    out_resolved = _resolve_linalg_matrix_power_out_args(out)
    return linalg_matrix_power(A, n, out=out_resolved)
