##### 3.1.4.12 Offset 3Ch: CMBSZ â€“ Controller Memory Buffer Size

> **Section ID**: 3.1.4.12 | **Page**: 91-91

This optional property defines the size of the Controller Memory Buffer (refer to section 8.2.1). If the
controller does not support the Controller Memory Buffer feature or if the controller supports the Controller
Memory Buffer (CAP.CMBS) and CMBMSC.CRE is cleared to â€˜0â€™, then this property shall be cleared to 0h.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_12_Offset_3Ch_CMBSZ_Controller_Memory_Buffer_Size
![Table_3_1_4_12_Offset_3Ch_CMBSZ_Controller_Memory_Buffer_Size](../section_images/Table_3_1_4_12_Offset_3Ch_CMBSZ_Controller_Memory_Buffer_Size.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:12 | RO | Impl Spec | Size (SZ): Indicates the size of the Controller Memory Buffer available for use by the host. The size is in multiples of the Size Unit. If the Offset + Size exceeds the length of the indicated BAR, the size available to the host is limited by the length of the BAR. <br> Size Units (SZU): Indicates the granularity of the Size field. <br> ![](https://i.imgur.com/1Z0Z0Z0.png) |
| 11:08 | RO | Impl Spec | |
| 07:05 | RO | 000b | Reserved |
| 04 | RO | Impl Spec | Write Data Support (WDS): If this bit is set to '1', then the controller supports data and metadata in the Controller Memory Buffer for commands that transfer data from the host to the controller (e.g., Write). If this bit is cleared to '0', then data and metadata for commands that transfer data from the host to the controller shall not be transferred to the Controller Memory Buffer. |
| 03 | RO | Impl Spec | Read Data Support (RDS): If this bit is set to '1', then the controller supports data and metadata in the Controller Memory Buffer for commands that transfer data from the controller to the host (e.g., Read). If this bit is cleared to '0', then data and metadata for commands that transfer data from the controller to the host shall not be transferred from the Controller Memory Buffer. |
| 02 | RO | Impl Spec | PRP SGL List Support (LISTS): If this bit is set to '1', then: <br> â€¢ the controller supports PRP Lists in the Controller Memory Buffer; <br> â€¢ if SGLs are supported by the controller, then the controller supports Scatter Gather Lists in the Controller Memory Buffer; and <br> â€¢ the Submission Queue Support bit shall be set to '1'. <br> If this bit is cleared to '0', then the host shall not place PRP Lists and SGLs in the Controller Memory Buffer. If the host places PRP Lists or SGLs in the Controller Memory Buffer, then controller behavior is undefined. |
| 01 | RO | Impl Spec | Completion Queue Support (CQS): If this bit is set to '1', then the controller supports Admin and I/O Completion Queues in the Controller Memory Buffer. If this bit is cleared to '0', then Completion Queues shall not be placed in the Controller Memory Buffer. |
| 00 | RO | Impl Spec | Submission Queue Support (SQS): If this bit is set to '1', then the controller supports Admin and I/O Submission Queues in the Controller Memory Buffer. <br> If this bit is cleared to '0', then the host shall not place Submission Queues in the Controller Memory Buffer. If the host places Submission Queues in the Controller Memory Buffer, then controller behavior is undefined. |

