<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d0/d7e/common__spulse_8vhd" kind="file" language="VHDL">
    <compoundname>common_spulse.vhd</compoundname>
    <innerclass refid="d7/d95/classcommon__spulse" prot="public">common_spulse</innerclass>
    <innerclass refid="d2/dea/classcommon__spulse_1_1rtl" prot="private">common_spulse::rtl</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21"><highlight class="comment">--<sp/>Purpose:<sp/>Get<sp/>in_pulse<sp/>from<sp/>in_clk<sp/>to<sp/>out_pulse<sp/>in<sp/>the<sp/>out_clk<sp/>domain.</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--<sp/>Description:</highlight></codeline>
<codeline lineno="23"><highlight class="comment">--<sp/><sp/><sp/>The<sp/>in_pulse<sp/>is<sp/>captured<sp/>in<sp/>the<sp/>in_clk<sp/>domain<sp/>and<sp/>then<sp/>transfered<sp/>to<sp/>the</highlight></codeline>
<codeline lineno="24"><highlight class="comment">--<sp/><sp/><sp/>out_clk<sp/>domain.<sp/>The<sp/>out_pulse<sp/>is<sp/>also<sp/>only<sp/>one<sp/>cycle<sp/>wide<sp/>and<sp/>transfered</highlight></codeline>
<codeline lineno="25"><highlight class="comment">--<sp/><sp/><sp/>back<sp/>to<sp/>the<sp/>in_clk<sp/>domain<sp/>to<sp/>serve<sp/>as<sp/>an<sp/>acknowledge<sp/>signal<sp/>to<sp/>ensure</highlight></codeline>
<codeline lineno="26"><highlight class="comment">--<sp/><sp/><sp/>that<sp/>the<sp/>in_pulse<sp/>was<sp/>recognized<sp/>also<sp/>in<sp/>case<sp/>the<sp/>in_clk<sp/>is<sp/>faster<sp/>than</highlight></codeline>
<codeline lineno="27"><highlight class="comment">--<sp/><sp/><sp/>the<sp/>out_clk.<sp/>The<sp/>in_busy<sp/>is<sp/>active<sp/>during<sp/>the<sp/>entire<sp/>transfer.<sp/>Hence<sp/>the</highlight></codeline>
<codeline lineno="28"><highlight class="comment">--<sp/><sp/><sp/>rate<sp/>of<sp/>pulses<sp/>that<sp/>can<sp/>be<sp/>transfered<sp/>is<sp/>limited<sp/>by<sp/>g_delay_len<sp/>and<sp/>by</highlight></codeline>
<codeline lineno="29"><highlight class="comment">--<sp/><sp/><sp/>the<sp/>out_clk<sp/>rate.</highlight></codeline>
<codeline lineno="30"></codeline>
<codeline lineno="31" refid="d7/d95/classcommon__spulse_1ac14da77d3d5ded18977de50569862ad6" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32" refid="d7/d95/classcommon__spulse_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="dd/d43/classcommon__select__symbol_1ac14da77d3d5ded18977de50569862ad6" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33" refid="d7/d95/classcommon__spulse_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="dd/d43/classcommon__select__symbol_1a88d849b66a6ff92ebc8e591884f9b8d6" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="34"></codeline>
<codeline lineno="35" refid="d7/d95/classcommon__spulse" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="d7/d95/classcommon__spulse" kindref="compound">common_spulse</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="37"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab1ee99a6663474d1a1db74c9bb3fe6d8" kindref="member">g_delay_len</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">c_meta_delay_len</highlight></codeline>
<codeline lineno="38" refid="d7/d95/classcommon__spulse_1ab1ee99a6663474d1a1db74c9bb3fe6d8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="40" refid="d7/d95/classcommon__spulse_1ad41c9b0beb859f62fb918e9b3caa6d96" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ad41c9b0beb859f62fb918e9b3caa6d96" kindref="member">in_rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41" refid="d7/d95/classcommon__spulse_1ab8a5151eebc1c1397752540c8de93cd1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab8a5151eebc1c1397752540c8de93cd1" kindref="member">in_clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42" refid="d7/d95/classcommon__spulse_1adfa4758460b2a0cbf398400e0b9f4718" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1adfa4758460b2a0cbf398400e0b9f4718" kindref="member">in_clken</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43" refid="d7/d95/classcommon__spulse_1ae5cd7fee077aa8de674d2c86b28a9cea" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ae5cd7fee077aa8de674d2c86b28a9cea" kindref="member">in_pulse</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44" refid="d7/d95/classcommon__spulse_1aae1072af45d3007719e56c6725f14768" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1aae1072af45d3007719e56c6725f14768" kindref="member">in_busy</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45" refid="d7/d95/classcommon__spulse_1ab064012a6d640f5c7fad522625d14917" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab064012a6d640f5c7fad522625d14917" kindref="member">out_rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46" refid="d7/d95/classcommon__spulse_1abac3719ca3ecaabf285e1220c5974e24" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1abac3719ca3ecaabf285e1220c5974e24" kindref="member">out_clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="d7/d95/classcommon__spulse_1a9176a2072c3d5a7f2f089b12252208b5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1a9176a2072c3d5a7f2f089b12252208b5" kindref="member">out_clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1a1f270dad6eb6784ab69e40636a667eb7" kindref="member">out_pulse</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight></codeline>
<codeline lineno="49" refid="d7/d95/classcommon__spulse_1a1f270dad6eb6784ab69e40636a667eb7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"><highlight class="keywordflow">END</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51"></codeline>
<codeline lineno="52" refid="d2/dea/classcommon__spulse_1_1rtl" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d2/dea/classcommon__spulse_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="d7/d95/classcommon__spulse" kindref="compound">common_spulse</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="53"></codeline>
<codeline lineno="54" refid="d2/dea/classcommon__spulse_1_1rtl_1ad077978d64b44ecdb77ecae931d8dc42" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1ad077978d64b44ecdb77ecae931d8dc42" kindref="member">in_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55" refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab1ee99a6663474d1a1db74c9bb3fe6d8" kindref="member">g_delay_len</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56" refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="d2/dea/classcommon__spulse_1_1rtl_1a86f92e952b1e833e25f1134bb5d9c50f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a86f92e952b1e833e25f1134bb5d9c50f" kindref="member">prev_out_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="58" refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab1ee99a6663474d1a1db74c9bb3fe6d8" kindref="member">g_delay_len</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59" refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" kindref="member">pulse_ack</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="d2/dea/classcommon__spulse_1_1rtl_1a934f3fb428f63fa3e4f60d6dd7f04d82" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a934f3fb428f63fa3e4f60d6dd7f04d82" kindref="member">nxt_out_pulse</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"></codeline>
<codeline lineno="62"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="63"></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/>capture_in_pulse<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>work.<ref refid="d4/d0e/classcommon__switch" kindref="compound">common_switch</ref></highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d7/d95/classcommon__spulse_1ab8a5151eebc1c1397752540c8de93cd1" kindref="member">in_clk</ref>,</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d7/d95/classcommon__spulse_1adfa4758460b2a0cbf398400e0b9f4718" kindref="member">in_clken</ref>,</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1a8eeb8904ee153a4a020f01009cee0218" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d7/d95/classcommon__spulse_1ad41c9b0beb859f62fb918e9b3caa6d96" kindref="member">in_rst</ref>,</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1a7df40ea90c8408b93af5a0acfcc1366a" kindref="member">switch_high</ref><sp/>=&gt;<sp/><ref refid="d7/d95/classcommon__spulse_1ae5cd7fee077aa8de674d2c86b28a9cea" kindref="member">in_pulse</ref>,</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1a0865d29d641953c19501ce93a4e09145" kindref="member">switch_low</ref><sp/><sp/>=&gt;<sp/><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" kindref="member">pulse_ack</ref>,</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d4/d0e/classcommon__switch_1ad667d81cbf63b2b9fdd69378f24bcaf4" kindref="member">out_level</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d2/dea/classcommon__spulse_1_1rtl_1ad077978d64b44ecdb77ecae931d8dc42" kindref="member">in_level</ref></highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1aae1072af45d3007719e56c6725f14768" kindref="member">in_busy</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1ad077978d64b44ecdb77ecae931d8dc42" kindref="member">in_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" kindref="member">pulse_ack</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"></codeline>
<codeline lineno="76" refid="d2/dea/classcommon__spulse_1_1rtl_1a3bd1eb747e637426adf4df2a0f033eaa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_out_clk<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="d7/d95/classcommon__spulse_1ab064012a6d640f5c7fad522625d14917" kindref="member">out_rst</ref>,<sp/><ref refid="d7/d95/classcommon__spulse_1abac3719ca3ecaabf285e1220c5974e24" kindref="member">out_clk</ref>)</highlight></codeline>
<codeline lineno="77"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab064012a6d640f5c7fad522625d14917" kindref="member">out_rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a86f92e952b1e833e25f1134bb5d9c50f" kindref="member">prev_out_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1a1f270dad6eb6784ab69e40636a667eb7" kindref="member">out_pulse</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">RISING_EDGE</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1abac3719ca3ecaabf285e1220c5974e24" kindref="member">out_clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1a9176a2072c3d5a7f2f089b12252208b5" kindref="member">out_clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1ad077978d64b44ecdb77ecae931d8dc42" kindref="member">in_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a80b155905b6844babac67f01a819df12" kindref="member">meta_level</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a86f92e952b1e833e25f1134bb5d9c50f" kindref="member">prev_out_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1a1f270dad6eb6784ab69e40636a667eb7" kindref="member">out_pulse</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a934f3fb428f63fa3e4f60d6dd7f04d82" kindref="member">nxt_out_pulse</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93" refid="d2/dea/classcommon__spulse_1_1rtl_1af2b4ed66e99029448d7c0867d851ccde" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_in_clk<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="d7/d95/classcommon__spulse_1ad41c9b0beb859f62fb918e9b3caa6d96" kindref="member">in_rst</ref>,<sp/><ref refid="d7/d95/classcommon__spulse_1ab8a5151eebc1c1397752540c8de93cd1" kindref="member">in_clk</ref>)</highlight></codeline>
<codeline lineno="94"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ad41c9b0beb859f62fb918e9b3caa6d96" kindref="member">in_rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" kindref="member">pulse_ack</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">RISING_EDGE</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1ab8a5151eebc1c1397752540c8de93cd1" kindref="member">in_clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d7/d95/classcommon__spulse_1adfa4758460b2a0cbf398400e0b9f4718" kindref="member">in_clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a6d3f39040101c7797faa87417efea11f" kindref="member">pulse_ack</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a1143a89ca0eff1fdab5d1ba7596c728c" kindref="member">meta_ack</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a934f3fb428f63fa3e4f60d6dd7f04d82" kindref="member">nxt_out_pulse</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a778eb73d2513f3f7ea8a61767afa2e10" kindref="member">out_level</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">NOT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d2/dea/classcommon__spulse_1_1rtl_1a86f92e952b1e833e25f1134bb5d9c50f" kindref="member">prev_out_level</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107"></codeline>
<codeline lineno="108"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_spulse.vhd"/>
  </compounddef>
</doxygen>
