EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4500 1000 6000 5000
U 6014C7A3
F0 "power-converter" 50
F1 "power-converter.sch" 50
F2 "V_SENSE_O" O L 4500 5500 50 
F3 "STATE_0" I L 4500 5700 50 
F4 "STATE_1" I L 4500 5800 50 
F5 "DRV_Q1" I L 4500 2000 50 
F6 "DRV_Q2" I L 4500 2100 50 
F7 "DRV_Q3" I L 4500 2200 50 
F8 "DRV_Q4" I L 4500 2300 50 
F9 "DRV_Q5" I L 4500 2400 50 
F10 "DRV_Q6" I L 4500 2500 50 
F11 "I_SENSE_I" O L 4500 5200 50 
F12 "V_SENSE_I" O L 4500 5300 50 
$EndSheet
$Sheet
S 1000 1000 2500 6000
U 6014C5DF
F0 "stm32-nucleo" 50
F1 "stm32-nucleo.sch" 50
F2 "DRV_Q1" O R 3500 2000 50 
F3 "DRV_Q2" O R 3500 2100 50 
F4 "DRV_Q3" O R 3500 2200 50 
F5 "DRV_Q4" O R 3500 2300 50 
F6 "DRV_Q5" O R 3500 2400 50 
F7 "DRV_Q6" O R 3500 2500 50 
F8 "I_SENSE_Q1" I R 3500 2900 50 
F9 "I_SENSE_Q2" I R 3500 3000 50 
F10 "I_SENSE_Q3" I R 3500 3100 50 
F11 "I_SENSE_Q4" I R 3500 3200 50 
F12 "I_SENSE_Q5" I R 3500 3300 50 
F13 "I_SENSE_Q6" I R 3500 3400 50 
F14 "V_SENSE_O" I R 3500 5500 50 
F15 "I_SENSE_O" I R 3500 5400 50 
F16 "V_SENSE_I" I R 3500 5300 50 
F17 "I_SENSE_I" I R 3500 5200 50 
F18 "A_VDD" I R 3500 4300 50 
F19 "STATE_0" O R 3500 5700 50 
F20 "STATE_1" O R 3500 5800 50 
$EndSheet
Wire Wire Line
	3500 5500 4500 5500
Wire Wire Line
	3500 5700 4500 5700
Wire Wire Line
	3500 5800 4500 5800
Wire Wire Line
	3500 2000 4500 2000
Wire Wire Line
	3500 2100 4500 2100
Wire Wire Line
	3500 2200 4500 2200
Wire Wire Line
	3500 2300 4500 2300
Wire Wire Line
	3500 2400 4500 2400
Wire Wire Line
	3500 2500 4500 2500
Wire Wire Line
	3500 5300 4500 5300
Wire Wire Line
	3500 5200 4500 5200
$EndSCHEMATC
