{
  "Top": "kernel_cnn",
  "RtlTop": "kernel_cnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_cnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vinput": {
      "index": "0",
      "direction": "in",
      "srcType": "vector<float, 4>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_kernel_input",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vinput_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vinput_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vweight": {
      "index": "1",
      "direction": "in",
      "srcType": "vector<float, 1>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_kernel_weight",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vweight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vweight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "voutput": {
      "index": "2",
      "direction": "inout",
      "srcType": "vector<float, 16>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_kernel_output",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "voutput_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "voutput_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=none",
      "config_dataflow -strict_mode=warning",
      "config_export -format=ip_catalog",
      "config_export -ipname=kernel_cnn",
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "DirectiveTcl": ["set_directive_top kernel_cnn -name kernel_cnn"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_cnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "256371155",
    "Latency": "256371154"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_cnn",
    "Version": "1.0",
    "DisplayName": "Kernel_cnn",
    "Revision": "2114104063",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_cnn_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_cnn_am_addmul_8ns_3ns_10ns_19_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_cnn.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_330_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_893_4.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_907_6.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_907_7.vhd",
      "impl\/vhdl\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_911_6.vhd",
      "impl\/vhdl\/kernel_cnn_control_s_axi.vhd",
      "impl\/vhdl\/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_cnn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_cnn_input_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn_input_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_331_5.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_895_5.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_input_m_axi.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_output_m_axi.vhd",
      "impl\/vhdl\/kernel_cnn_kernel_weight_m_axi.vhd",
      "impl\/vhdl\/kernel_cnn_load_input_S0.vhd",
      "impl\/vhdl\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_output_S0.vhd",
      "impl\/vhdl\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3.vhd",
      "impl\/vhdl\/kernel_cnn_load_weight_S0.vhd",
      "impl\/vhdl\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.vhd",
      "impl\/vhdl\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS.vhd",
      "impl\/vhdl\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS.vhd",
      "impl\/vhdl\/kernel_cnn_mac_muladd_6ns_5ns_5ns_10_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_mac_muladd_6ns_6ns_2ns_12_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_mac_muladd_6ns_6ns_6ns_12_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_4ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_6ns_6ns_10_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_6ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_6ns_9ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_7ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_8ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_8ns_15ns_22_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_8ns_16ns_23_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_8ns_19ns_26_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_12s_7ns_12_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_13ns_6ns_19_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_14s_7ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_mul_20ns_22ns_41_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_11_3_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_11_3_32_1_1_x.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_29_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_113_6_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_sparsemux_449_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_cnn_store_output_S0.vhd",
      "impl\/vhdl\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.vhd",
      "impl\/vhdl\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3.vhd",
      "impl\/vhdl\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3.vhd",
      "impl\/vhdl\/kernel_cnn_urem_4ns_4ns_3_8_1.vhd",
      "impl\/vhdl\/kernel_cnn_urem_6ns_3ns_2_10_1.vhd",
      "impl\/vhdl\/kernel_cnn_urem_8ns_4ns_3_12_1.vhd",
      "impl\/vhdl\/kernel_cnn_urem_8ns_4ns_3_12_seq_1.vhd",
      "impl\/vhdl\/kernel_cnn_urem_8ns_5ns_4_12_1.vhd",
      "impl\/vhdl\/kernel_cnn_urem_20ns_4ns_3_24_1.vhd",
      "impl\/vhdl\/kernel_cnn_weight_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn_weight_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_cnn_am_addmul_8ns_3ns_10ns_19_4_1.v",
      "impl\/verilog\/kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1.v",
      "impl\/verilog\/kernel_cnn_cnn.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_330_4_VITIS_LOOP_335_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_330_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_3_VITIS_LOOP_332_4_VITIS_LOOP_335_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_329_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_330_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_429_3_VITIS_LOOP_435_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_895_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_893_4_VITIS_LOOP_897_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_892_3_VITIS_LOOP_894_4_VITIS_LOOP_895_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_893_3_VITIS_LOOP_897_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_893_4.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_900_4_VITIS_LOOP_901_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_900_5_VITIS_LOOP_901_6.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_907_6.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_907_7.v",
      "impl\/verilog\/kernel_cnn_cnn_Pipeline_VITIS_LOOP_911_6.v",
      "impl\/verilog\/kernel_cnn_control_s_axi.v",
      "impl\/verilog\/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/kernel_cnn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kernel_cnn_input_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn_input_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/kernel_cnn_input_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5.v",
      "impl\/verilog\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_331_5.v",
      "impl\/verilog\/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_895_5.v",
      "impl\/verilog\/kernel_cnn_kernel_input_m_axi.v",
      "impl\/verilog\/kernel_cnn_kernel_output_m_axi.v",
      "impl\/verilog\/kernel_cnn_kernel_weight_m_axi.v",
      "impl\/verilog\/kernel_cnn_load_input_S0.v",
      "impl\/verilog\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.v",
      "impl\/verilog\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3.v",
      "impl\/verilog\/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3.v",
      "impl\/verilog\/kernel_cnn_load_output_S0.v",
      "impl\/verilog\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.v",
      "impl\/verilog\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3.v",
      "impl\/verilog\/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3.v",
      "impl\/verilog\/kernel_cnn_load_weight_S0.v",
      "impl\/verilog\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.v",
      "impl\/verilog\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS.v",
      "impl\/verilog\/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS.v",
      "impl\/verilog\/kernel_cnn_mac_muladd_6ns_5ns_5ns_10_4_1.v",
      "impl\/verilog\/kernel_cnn_mac_muladd_6ns_6ns_2ns_12_4_1.v",
      "impl\/verilog\/kernel_cnn_mac_muladd_6ns_6ns_6ns_12_4_1.v",
      "impl\/verilog\/kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1.v",
      "impl\/verilog\/kernel_cnn_mul_4ns_6ns_9_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_6ns_6ns_10_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_6ns_7ns_11_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_6ns_9ns_14_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_7ns_7ns_12_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_8ns_7ns_14_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_8ns_15ns_22_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_8ns_16ns_23_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_8ns_19ns_26_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_12s_7ns_12_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_13ns_6ns_19_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_14s_7ns_14_1_1.v",
      "impl\/verilog\/kernel_cnn_mul_20ns_22ns_41_1_1.v",
      "impl\/verilog\/kernel_cnn_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_11_3_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_11_3_32_1_1_x.v",
      "impl\/verilog\/kernel_cnn_sparsemux_29_8_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_113_6_32_1_1.v",
      "impl\/verilog\/kernel_cnn_sparsemux_449_8_32_1_1.v",
      "impl\/verilog\/kernel_cnn_store_output_S0.v",
      "impl\/verilog\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.v",
      "impl\/verilog\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3.v",
      "impl\/verilog\/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3.v",
      "impl\/verilog\/kernel_cnn_urem_4ns_4ns_3_8_1.v",
      "impl\/verilog\/kernel_cnn_urem_6ns_3ns_2_10_1.v",
      "impl\/verilog\/kernel_cnn_urem_8ns_4ns_3_12_1.v",
      "impl\/verilog\/kernel_cnn_urem_8ns_4ns_3_12_seq_1.v",
      "impl\/verilog\/kernel_cnn_urem_8ns_5ns_4_12_1.v",
      "impl\/verilog\/kernel_cnn_urem_20ns_4ns_3_24_1.v",
      "impl\/verilog\/kernel_cnn_weight_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/kernel_cnn_weight_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn_weight_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/data\/kernel_cnn.mdd",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/data\/kernel_cnn.tcl",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/data\/kernel_cnn.yaml",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/xkernel_cnn.c",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/xkernel_cnn.h",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/xkernel_cnn_hw.h",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/xkernel_cnn_linux.c",
      "impl\/misc\/drivers\/kernel_cnn_v1_0\/src\/xkernel_cnn_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_kernel_output",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "vinput_1",
          "access": "W",
          "description": "Data signal of vinput",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vinput",
              "access": "W",
              "description": "Bit 31 to 0 of vinput"
            }]
        },
        {
          "offset": "0x14",
          "name": "vinput_2",
          "access": "W",
          "description": "Data signal of vinput",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vinput",
              "access": "W",
              "description": "Bit 63 to 32 of vinput"
            }]
        },
        {
          "offset": "0x1c",
          "name": "vweight_1",
          "access": "W",
          "description": "Data signal of vweight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vweight",
              "access": "W",
              "description": "Bit 31 to 0 of vweight"
            }]
        },
        {
          "offset": "0x20",
          "name": "vweight_2",
          "access": "W",
          "description": "Data signal of vweight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vweight",
              "access": "W",
              "description": "Bit 63 to 32 of vweight"
            }]
        },
        {
          "offset": "0x28",
          "name": "voutput_1",
          "access": "W",
          "description": "Data signal of voutput",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voutput",
              "access": "W",
              "description": "Bit 31 to 0 of voutput"
            }]
        },
        {
          "offset": "0x2c",
          "name": "voutput_2",
          "access": "W",
          "description": "Data signal of voutput",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voutput",
              "access": "W",
              "description": "Bit 63 to 32 of voutput"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "vinput"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "vweight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "voutput"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_kernel_input:m_axi_kernel_weight:m_axi_kernel_output",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_kernel_input": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_kernel_input_",
      "paramPrefix": "C_M_AXI_KERNEL_INPUT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_kernel_input_ARADDR",
        "m_axi_kernel_input_ARBURST",
        "m_axi_kernel_input_ARCACHE",
        "m_axi_kernel_input_ARID",
        "m_axi_kernel_input_ARLEN",
        "m_axi_kernel_input_ARLOCK",
        "m_axi_kernel_input_ARPROT",
        "m_axi_kernel_input_ARQOS",
        "m_axi_kernel_input_ARREADY",
        "m_axi_kernel_input_ARREGION",
        "m_axi_kernel_input_ARSIZE",
        "m_axi_kernel_input_ARUSER",
        "m_axi_kernel_input_ARVALID",
        "m_axi_kernel_input_AWADDR",
        "m_axi_kernel_input_AWBURST",
        "m_axi_kernel_input_AWCACHE",
        "m_axi_kernel_input_AWID",
        "m_axi_kernel_input_AWLEN",
        "m_axi_kernel_input_AWLOCK",
        "m_axi_kernel_input_AWPROT",
        "m_axi_kernel_input_AWQOS",
        "m_axi_kernel_input_AWREADY",
        "m_axi_kernel_input_AWREGION",
        "m_axi_kernel_input_AWSIZE",
        "m_axi_kernel_input_AWUSER",
        "m_axi_kernel_input_AWVALID",
        "m_axi_kernel_input_BID",
        "m_axi_kernel_input_BREADY",
        "m_axi_kernel_input_BRESP",
        "m_axi_kernel_input_BUSER",
        "m_axi_kernel_input_BVALID",
        "m_axi_kernel_input_RDATA",
        "m_axi_kernel_input_RID",
        "m_axi_kernel_input_RLAST",
        "m_axi_kernel_input_RREADY",
        "m_axi_kernel_input_RRESP",
        "m_axi_kernel_input_RUSER",
        "m_axi_kernel_input_RVALID",
        "m_axi_kernel_input_WDATA",
        "m_axi_kernel_input_WID",
        "m_axi_kernel_input_WLAST",
        "m_axi_kernel_input_WREADY",
        "m_axi_kernel_input_WSTRB",
        "m_axi_kernel_input_WUSER",
        "m_axi_kernel_input_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "vinput"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "vinput"
        }
      ]
    },
    "m_axi_kernel_weight": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_kernel_weight_",
      "paramPrefix": "C_M_AXI_KERNEL_WEIGHT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_kernel_weight_ARADDR",
        "m_axi_kernel_weight_ARBURST",
        "m_axi_kernel_weight_ARCACHE",
        "m_axi_kernel_weight_ARID",
        "m_axi_kernel_weight_ARLEN",
        "m_axi_kernel_weight_ARLOCK",
        "m_axi_kernel_weight_ARPROT",
        "m_axi_kernel_weight_ARQOS",
        "m_axi_kernel_weight_ARREADY",
        "m_axi_kernel_weight_ARREGION",
        "m_axi_kernel_weight_ARSIZE",
        "m_axi_kernel_weight_ARUSER",
        "m_axi_kernel_weight_ARVALID",
        "m_axi_kernel_weight_AWADDR",
        "m_axi_kernel_weight_AWBURST",
        "m_axi_kernel_weight_AWCACHE",
        "m_axi_kernel_weight_AWID",
        "m_axi_kernel_weight_AWLEN",
        "m_axi_kernel_weight_AWLOCK",
        "m_axi_kernel_weight_AWPROT",
        "m_axi_kernel_weight_AWQOS",
        "m_axi_kernel_weight_AWREADY",
        "m_axi_kernel_weight_AWREGION",
        "m_axi_kernel_weight_AWSIZE",
        "m_axi_kernel_weight_AWUSER",
        "m_axi_kernel_weight_AWVALID",
        "m_axi_kernel_weight_BID",
        "m_axi_kernel_weight_BREADY",
        "m_axi_kernel_weight_BRESP",
        "m_axi_kernel_weight_BUSER",
        "m_axi_kernel_weight_BVALID",
        "m_axi_kernel_weight_RDATA",
        "m_axi_kernel_weight_RID",
        "m_axi_kernel_weight_RLAST",
        "m_axi_kernel_weight_RREADY",
        "m_axi_kernel_weight_RRESP",
        "m_axi_kernel_weight_RUSER",
        "m_axi_kernel_weight_RVALID",
        "m_axi_kernel_weight_WDATA",
        "m_axi_kernel_weight_WID",
        "m_axi_kernel_weight_WLAST",
        "m_axi_kernel_weight_WREADY",
        "m_axi_kernel_weight_WSTRB",
        "m_axi_kernel_weight_WUSER",
        "m_axi_kernel_weight_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "vweight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "vweight"
        }
      ]
    },
    "m_axi_kernel_output": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_kernel_output_",
      "paramPrefix": "C_M_AXI_KERNEL_OUTPUT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_kernel_output_ARADDR",
        "m_axi_kernel_output_ARBURST",
        "m_axi_kernel_output_ARCACHE",
        "m_axi_kernel_output_ARID",
        "m_axi_kernel_output_ARLEN",
        "m_axi_kernel_output_ARLOCK",
        "m_axi_kernel_output_ARPROT",
        "m_axi_kernel_output_ARQOS",
        "m_axi_kernel_output_ARREADY",
        "m_axi_kernel_output_ARREGION",
        "m_axi_kernel_output_ARSIZE",
        "m_axi_kernel_output_ARUSER",
        "m_axi_kernel_output_ARVALID",
        "m_axi_kernel_output_AWADDR",
        "m_axi_kernel_output_AWBURST",
        "m_axi_kernel_output_AWCACHE",
        "m_axi_kernel_output_AWID",
        "m_axi_kernel_output_AWLEN",
        "m_axi_kernel_output_AWLOCK",
        "m_axi_kernel_output_AWPROT",
        "m_axi_kernel_output_AWQOS",
        "m_axi_kernel_output_AWREADY",
        "m_axi_kernel_output_AWREGION",
        "m_axi_kernel_output_AWSIZE",
        "m_axi_kernel_output_AWUSER",
        "m_axi_kernel_output_AWVALID",
        "m_axi_kernel_output_BID",
        "m_axi_kernel_output_BREADY",
        "m_axi_kernel_output_BRESP",
        "m_axi_kernel_output_BUSER",
        "m_axi_kernel_output_BVALID",
        "m_axi_kernel_output_RDATA",
        "m_axi_kernel_output_RID",
        "m_axi_kernel_output_RLAST",
        "m_axi_kernel_output_RREADY",
        "m_axi_kernel_output_RRESP",
        "m_axi_kernel_output_RUSER",
        "m_axi_kernel_output_RVALID",
        "m_axi_kernel_output_WDATA",
        "m_axi_kernel_output_WID",
        "m_axi_kernel_output_WLAST",
        "m_axi_kernel_output_WREADY",
        "m_axi_kernel_output_WSTRB",
        "m_axi_kernel_output_WUSER",
        "m_axi_kernel_output_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "voutput"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "voutput"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_input_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_input_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_input_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_input_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_input_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_input_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_kernel_input_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_kernel_input_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_input_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_input_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_input_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_input_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_input_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_input_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_input_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_kernel_input_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_input_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_input_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_input_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_input_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_input_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_weight_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_weight_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_weight_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_weight_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_weight_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_weight_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_kernel_weight_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_weight_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_weight_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_weight_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_weight_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_weight_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_weight_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_weight_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_kernel_weight_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_weight_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_weight_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_weight_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_weight_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_weight_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_output_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_output_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_output_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_output_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_output_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_output_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_kernel_output_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_output_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_kernel_output_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_output_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_output_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_output_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_output_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_output_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_output_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_kernel_output_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_output_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_output_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_output_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_output_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_output_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_cnn",
      "Instances": [{
          "ModuleName": "cnn",
          "InstanceName": "grp_cnn_fu_1908",
          "Instances": [
            {
              "ModuleName": "load_weight_S0",
              "InstanceName": "grp_load_weight_S0_fu_6537",
              "Instances": [{
                  "ModuleName": "load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS",
                  "InstanceName": "grp_load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_fu_865"
                }]
            },
            {
              "ModuleName": "load_output_S0",
              "InstanceName": "grp_load_output_S0_fu_7345",
              "Instances": [{
                  "ModuleName": "load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3",
                  "InstanceName": "grp_load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3_fu_129"
                }]
            },
            {
              "ModuleName": "load_input_S0",
              "InstanceName": "grp_load_input_S0_fu_7417",
              "Instances": [{
                  "ModuleName": "load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3",
                  "InstanceName": "grp_load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3_fu_115"
                }]
            },
            {
              "ModuleName": "store_output_S0",
              "InstanceName": "grp_store_output_S0_fu_7475",
              "Instances": [{
                  "ModuleName": "store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3",
                  "InstanceName": "grp_store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3_fu_132"
                }]
            },
            {
              "ModuleName": "cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5",
              "InstanceName": "grp_cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5_fu_7547"
            },
            {
              "ModuleName": "cnn_Pipeline_VITIS_LOOP_911_6",
              "InstanceName": "grp_cnn_Pipeline_VITIS_LOOP_911_6_fu_7663"
            }
          ]
        }]
    },
    "Info": {
      "load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weight_S0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_output_S0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_input_S0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_Pipeline_VITIS_LOOP_911_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_output_S0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_cnn": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_weight_S0_Pipeline_VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS": {
        "Latency": {
          "LatencyBest": "102403",
          "LatencyAvg": "102403",
          "LatencyWorst": "102403",
          "PipelineII": "102403",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_750_1_VITIS_LOOP_751_2_VITIS_LOOP_752_3_VITIS_LOOP_753_4",
            "TripCount": "102400",
            "Latency": "102401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "113",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_weight_S0": {
        "Latency": {
          "LatencyBest": "102477",
          "LatencyAvg": "102477",
          "LatencyWorst": "102477",
          "PipelineII": "102477",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "274",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "917",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_output_S0_Pipeline_VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3": {
        "Latency": {
          "LatencyBest": "200707",
          "LatencyAvg": "200707",
          "LatencyWorst": "200707",
          "PipelineII": "200707",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_681_1_VITIS_LOOP_682_2_VITIS_LOOP_683_3",
            "TripCount": "50176",
            "Latency": "200705",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "674",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3939",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_output_S0": {
        "Latency": {
          "LatencyBest": "200781",
          "LatencyAvg": "200781",
          "LatencyWorst": "200781",
          "PipelineII": "200781",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "834",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "4508",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_input_S0_Pipeline_VITIS_LOOP_627_2_VITIS_LOOP_628_3": {
        "Latency": {
          "LatencyBest": "13009",
          "LatencyAvg": "13009",
          "LatencyWorst": "13009",
          "PipelineII": "13009",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_627_2_VITIS_LOOP_628_3",
            "TripCount": "12996",
            "Latency": "13007",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "FF": "752",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2227",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_input_S0": {
        "Latency": {
          "LatencyBest": "13083",
          "LatencyAvg": "13083",
          "LatencyWorst": "13083",
          "PipelineII": "13083",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "910",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2792",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cnn_Pipeline_VITIS_LOOP_902_4_VITIS_LOOP_903_5": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.915"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_902_4_VITIS_LOOP_903_5",
            "TripCount": "30",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "FF": "1645",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "989",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cnn_Pipeline_VITIS_LOOP_911_6": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.843"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_911_6",
            "TripCount": "56",
            "Latency": "165",
            "PipelineII": "2",
            "PipelineDepth": "56"
          }],
        "Area": {
          "DSP": "4000",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "58",
          "FF": "504825",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "21",
          "LUT": "286997",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "store_output_S0_Pipeline_VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3": {
        "Latency": {
          "LatencyBest": "200708",
          "LatencyAvg": "200708",
          "LatencyWorst": "200708",
          "PipelineII": "200708",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_804_1_VITIS_LOOP_805_2_VITIS_LOOP_806_3",
            "TripCount": "50176",
            "Latency": "200706",
            "PipelineII": "4",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "605",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2752",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "store_output_S0": {
        "Latency": {
          "LatencyBest": "200780",
          "LatencyAvg": "200780",
          "LatencyWorst": "200780",
          "PipelineII": "200780",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "763",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3331",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "256371153",
          "LatencyAvg": "256371153",
          "LatencyWorst": "256371153",
          "PipelineII": "256371153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_874_1",
            "TripCount": "16",
            "Latency": "256371152",
            "PipelineII": "",
            "PipelineDepth": "16023197",
            "Loops": [{
                "Name": "VITIS_LOOP_889_2",
                "TripCount": "256",
                "Latency": "15621632",
                "PipelineII": "",
                "PipelineDepth": "61022",
                "Loops": [{
                    "Name": "VITIS_LOOP_899_3",
                    "TripCount": "224",
                    "Latency": "47936",
                    "PipelineII": "",
                    "PipelineDepth": "214"
                  }]
              }]
          }],
        "Area": {
          "DSP": "4004",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "58",
          "FF": "523235",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "22",
          "LUT": "320728",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "27",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_cnn": {
        "Latency": {
          "LatencyBest": "256371154",
          "LatencyAvg": "256371154",
          "LatencyWorst": "256371154",
          "PipelineII": "256371155",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "BRAM_18K": "2008",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "46",
          "DSP": "4004",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "58",
          "FF": "529078",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "22",
          "LUT": "325790",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "27",
          "URAM": "25",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "2"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-29 05:43:52 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
