ILOC Simulator, Version 412-2020-1
Interlock settings: branches 

0:	[loadI 12 => r3 (12); loadI 8 => r1 (8)]
1:	[nop ; mult r1 (8), r3 (12) => r2 (96)]
2:	[nop ; nop ]
3:	[nop ; nop ] *1
4:	[add r1 (8), r2 (96) => r0 (104); nop ]

Executed 5 instructions and 10 operations in 5 cycles.
