0.7
2020.2
Nov  8 2024
22:36:57
E:/Xilinx_project/full_adder/full_adder.srcs/sim_1/new/Test_bench_full_adder.vhd,1736159141,vhdl,,,,full_adder_32_bit_testbench,,,,,,,,
E:/Xilinx_project/full_adder/full_adder.srcs/sources_1/new/main.vhd,1736159857,vhdl,E:/Xilinx_project/full_adder/full_adder.srcs/sim_1/new/Test_bench_full_adder.vhd,,,full_adder_32_bit,,,,,,,,
E:/Xilinx_project/full_adder/full_adder.srcs/sources_1/new/sum_1_bit.vhd,1736158338,vhdl,E:/Xilinx_project/full_adder/full_adder.srcs/sources_1/new/main.vhd,,,full_adder_1_bit,,,,,,,,
