Abramovici, M. Breuer, M. A., and Friedman, A. D. 1990. Digital Systems Testing and Testable Design, Computer Science, New York.
Berman C. L. and Trevillyan, L. H. 1991. Global flow optimization in automatic logic design. IEEE Trans. Comput. Aided Des. 10, (May), 557--564.
Shih-Chieh Chang , Kwang-Ting Cheng , Nam-Sung Woo , M. Marek-Sadowska, Postlayout logic restructuring using alternative wires, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.6, p.587-596, November 2006[doi>10.1109/43.640617]
Shih-Chieh Chang , Jung-Cheng Chuang , Zhong-Zhen Wu, Synthesis for multiple input wires replacement of a gate for wiring consideration, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.115-119, November 07-11, 1999, San Jose, California, USA
Shih-Chieh Chang , M. Marek-Sadowska , Kwang-Ting Cheng, Perturb and simplify: multilevel Boolean network optimizer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1494-1504, December 1996[doi>10.1109/43.552082]
Cheng and K. T. and Entrena, L. A. 1993. Multi-level logic optimization by redundancy addition and removal. In Proceedings of the European Conference on Design Automation. 373--377.
David Ihsin Cheng , Chih-Chang Lin , Malgorzata Marek-Sadowska, Circuit partitioning with logic perturbation, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.650-655, November 05-09, 1995, San Jose, California, USA
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Robert F. Damiano , Len Berman, Dual Global Flow, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.49-53, October 14-16, 1991
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Gary D. H. and Fabio, S. 1996. Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers, MA.
Yi-Min Jiang , Angela Krstic , Kwang-Ting Cheng , Malgorzata Marek-Sadowska, Post-layout logic restructuring for performance optimization, Proceedings of the 34th annual Design Automation Conference, p.662-665, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266313]
Ki-Wook Kim , C. L. Liu , Sung-Mo Kang, Implication graph based domino logic synthesis, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.111-114, November 07-11, 1999, San Jose, California, USA
Wolfgang Kunz , Prem R. Menon, Multi-level logic optimization by implication analysis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.6-13, November 06-10, 1994, San Jose, California, USA
Wolfgang Kunz , Dhiraj K. Pradhan, Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.816-825, September 20-24, 1992
Berhard Rohfleisch , Bernd Wurth , Kurt Antreich, Logic clause analysis for delay optimization, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.668-672, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217608]
Masayuki Yuguchi , Yuichi Nakamura , Kazutoshi Wakabayashi , Tomoyuki Fujita, Multi-level logic minimization based on multi-signal implications, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.658-662, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217606]
