Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 19:56:35 2025
| Host         : Prestige14 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/mat_mul_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                     Path #1                                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
| Requirement               | 3.333                                                                                                           |
| Path Delay                | 2.217                                                                                                           |
| Logic Delay               | 2.179(99%)                                                                                                      |
| Net Delay                 | 0.038(1%)                                                                                                       |
| Clock Skew                | -0.017                                                                                                          |
| Slack                     | 1.079                                                                                                           |
| Clock Uncertainty         | 0.035                                                                                                           |
| Clock Relationship        | Timed                                                                                                           |
| Clock Delay Group         | Same Clock                                                                                                      |
| Logic Levels              | 6                                                                                                               |
| Routes                    | 1                                                                                                               |
| Logical Path              | DSP_A_B_DATA/CLK-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT/ALU_OUT[0] |
| Start Point Clock         | ap_clk                                                                                                          |
| End Point Clock           | ap_clk                                                                                                          |
| DSP Block                 | Seq                                                                                                             |
| RAM Registers             | None-None                                                                                                       |
| IO Crossings              | 0                                                                                                               |
| SLR Crossings             | 0                                                                                                               |
| PBlocks                   | 0                                                                                                               |
| High Fanout               | 1                                                                                                               |
| Dont Touch                | 0                                                                                                               |
| Mark Debug                | 0                                                                                                               |
| Start Point Pin Primitive | DSP_A_B_DATA/CLK                                                                                                |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[0]                                                                                           |
| Start Point Pin           | DSP_A_B_DATA_INST/CLK                                                                                           |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[0]                                                                                      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+-----+----+-----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4  |  5 |  6  |
+-----------------+-------------+-----+-----+----+----+-----+----+-----+
| ap_clk          | 3.333ns     | 200 | 131 | 44 | 30 | 104 | 42 | 104 |
+-----------------+-------------+-----+-----+----+----+-----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 655 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


