// Seed: 65465347
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11
);
  supply1 id_13 = 1;
  always @(posedge id_0 or posedge (1)) force id_4[1 : 1] = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    output wand id_14,
    output tri id_15,
    input uwire id_16,
    input uwire id_17
    , id_19
);
  always begin
    id_12 = 1;
    id_1  = {id_16, id_13} == 1;
  end
  module_0(
      id_4, id_10, id_12, id_17, id_1, id_3, id_12, id_11, id_2, id_3, id_14, id_15
  );
endmodule
