Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 21:08:34 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                     Instance                     |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                                              |                      (top) |       3717 |       3523 |     192 |    2 | 3060 |     18 |     19 |            3 |
|   (top)                                          |                      (top) |       1937 |       1791 |     144 |    2 | 1920 |     16 |     17 |            0 |
|   lm32_cpu                                       |                   lm32_cpu |       1780 |       1732 |      48 |    0 | 1140 |      2 |      2 |            3 |
|     (lm32_cpu)                                   |                   lm32_cpu |        113 |         65 |      48 |    0 |  340 |      0 |      0 |            0 |
|     instruction_unit                             |      lm32_instruction_unit |        595 |        595 |       0 |    0 |  323 |      1 |      1 |            0 |
|       (instruction_unit)                         |      lm32_instruction_unit |        431 |        431 |       0 |    0 |  277 |      0 |      0 |            0 |
|       icache                                     |                lm32_icache |        164 |        164 |       0 |    0 |   46 |      1 |      1 |            0 |
|         (icache)                                 |                lm32_icache |         87 |         87 |       0 |    0 |   46 |      0 |      0 |            0 |
|         memories[0].way_0_data_ram               |                 lm32_ram_0 |         22 |         22 |       0 |    0 |    0 |      1 |      0 |            0 |
|         memories[0].way_0_tag_ram                | lm32_ram__parameterized0_1 |         55 |         55 |       0 |    0 |    0 |      0 |      1 |            0 |
|     interrupt_unit                               |             lm32_interrupt |         40 |         40 |       0 |    0 |   34 |      0 |      0 |            0 |
|     load_store_unit                              |       lm32_load_store_unit |        620 |        620 |       0 |    0 |  224 |      1 |      1 |            0 |
|       (load_store_unit)                          |       lm32_load_store_unit |        414 |        414 |       0 |    0 |  180 |      0 |      0 |            0 |
|       dcache                                     |                lm32_dcache |        206 |        206 |       0 |    0 |   44 |      1 |      1 |            0 |
|         (dcache)                                 |                lm32_dcache |         98 |         98 |       0 |    0 |   44 |      0 |      0 |            0 |
|         memories[0].data_memories.way_0_data_ram |                   lm32_ram |         90 |         90 |       0 |    0 |    0 |      1 |      0 |            0 |
|         memories[0].way_0_tag_ram                |   lm32_ram__parameterized0 |         18 |         18 |       0 |    0 |    0 |      0 |      1 |            0 |
|     mc_arithmetic                                |         lm32_mc_arithmetic |        184 |        184 |       0 |    0 |  137 |      0 |      0 |            0 |
|     multiplier                                   |            lm32_multiplier |         94 |         94 |       0 |    0 |   49 |      0 |      0 |            3 |
|     shifter                                      |               lm32_shifter |        135 |        135 |       0 |    0 |   33 |      0 |      0 |            0 |
+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


