/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [10:0] _02_;
  wire [10:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_3z | in_data[72]) & celloutsig_0_3z);
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_0z[3]) & celloutsig_0_10z);
  assign celloutsig_0_19z = ~((celloutsig_0_10z | celloutsig_0_13z) & celloutsig_0_4z);
  assign celloutsig_0_3z = ~((in_data[7] | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_5z[13] | ~(celloutsig_1_8z);
  assign celloutsig_1_11z = celloutsig_1_7z[4] | ~(celloutsig_1_10z);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_7z);
  assign celloutsig_1_2z = in_data[154] | ~(celloutsig_1_1z);
  assign celloutsig_1_12z = celloutsig_1_2z | celloutsig_1_10z;
  assign celloutsig_0_27z = celloutsig_0_12z | _00_;
  assign celloutsig_1_5z = { in_data[167], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } + { in_data[189:185], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_5z[11:1] + in_data[126:116];
  assign celloutsig_1_18z = celloutsig_1_5z[13:2] + { celloutsig_1_5z[10:0], celloutsig_1_13z };
  assign celloutsig_0_17z = { in_data[83:65], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z } + { in_data[28:23], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_17z[16:3], celloutsig_0_11z } + { in_data[39:32], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z };
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[0], negedge out_data[101])
    if (!out_data[101]) _20_ <= 11'h000;
    else _20_ <= { in_data[12:11], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z };
  assign { _03_[10], _02_[10:7], _00_, _02_[5:3], _03_[1:0] } = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[0], posedge out_data[101])
    if (out_data[101]) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z };
  assign _01_[2:0] = _21_;
  assign celloutsig_0_0z = in_data[26:15] & in_data[83:72];
  assign celloutsig_1_4z = { in_data[174:168], celloutsig_1_3z, celloutsig_1_2z } > { in_data[171:164], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[106:102], celloutsig_1_2z } > { in_data[167:165], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_5z[11:0] > { celloutsig_1_5z[13:4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:4], celloutsig_1_2z } > { in_data[151], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[63:62], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } > { celloutsig_0_0z[7:3], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z[6:0], celloutsig_0_5z, celloutsig_0_4z } > celloutsig_0_0z[9:1];
  assign celloutsig_0_1z = in_data[11:5] > in_data[68:62];
  assign celloutsig_0_28z = { _01_[2], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_14z } > { celloutsig_0_17z[3], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_1_17z = ! { in_data[133:131], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_8z = ! { celloutsig_0_0z[10:1], celloutsig_0_3z };
  assign celloutsig_0_2z = ! celloutsig_0_0z[11:4];
  assign celloutsig_1_0z = ! in_data[135:132];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z } || { celloutsig_1_7z[10], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_16z = { in_data[70:41], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z } || { in_data[94:80], celloutsig_0_1z, _03_[10], _02_[10:7], _00_, _02_[5:3], _03_[1:0], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_5z, _03_[10], _02_[10:7], _00_, _02_[5:3], _03_[1:0] };
  assign celloutsig_0_20z = celloutsig_0_10z ? { celloutsig_0_0z[4:0], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z } : celloutsig_0_0z[7:0];
  assign celloutsig_0_29z = { celloutsig_0_17z[22:5], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_27z, _01_[2:0] } != { celloutsig_0_23z[7:3], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[167:154] != in_data[121:108];
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z[10:8] };
  assign celloutsig_0_10z = & { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[95:94] };
  assign celloutsig_0_13z = & { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, in_data[30:23] };
  assign celloutsig_0_11z = | { in_data[55:51], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_13z = celloutsig_1_9z & celloutsig_1_7z[7];
  assign celloutsig_1_15z = celloutsig_1_7z[9] & celloutsig_1_6z;
  assign celloutsig_0_14z = celloutsig_0_10z & in_data[36];
  assign { out_data[100:99], out_data[101], out_data[98:97] } = ~ { celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z };
  assign _01_[7:3] = { celloutsig_0_20z[3:1], celloutsig_0_4z, celloutsig_0_5z };
  assign { _02_[6], _02_[2:0] } = { _00_, _01_[2:0] };
  assign _03_[9:2] = { _02_[10:7], _00_, _02_[5:3] };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, out_data[101], celloutsig_0_28z, celloutsig_0_29z };
endmodule
