digraph "0_linux_81f9c4e4177d31ced6f52a89bb70e93bfb77ca03_0" {
"1000153" [label="(MethodReturn,RET)"];
"1000102" [label="(MethodParameterIn,struct trace_array *tr)"];
"1000209" [label="(MethodParameterOut,struct trace_array *tr)"];
"1000103" [label="(MethodParameterIn,struct task_struct *tsk)"];
"1000210" [label="(MethodParameterOut,struct task_struct *tsk)"];
"1000104" [label="(MethodParameterIn,int cpu)"];
"1000211" [label="(MethodParameterOut,int cpu)"];
"1000121" [label="(Call,tr->current_trace != &nop_trace)"];
"1000122" [label="(Call,tr->current_trace)"];
"1000123" [label="(Identifier,tr)"];
"1000124" [label="(FieldIdentifier,current_trace)"];
"1000120" [label="(Call,WARN_ON_ONCE(tr->current_trace != &nop_trace))"];
"1000125" [label="(Call,&nop_trace)"];
"1000126" [label="(Identifier,nop_trace)"];
"1000127" [label="(Return,return;)"];
"1000129" [label="(Call,&tr->max_lock)"];
"1000130" [label="(Call,tr->max_lock)"];
"1000131" [label="(Identifier,tr)"];
"1000128" [label="(Call,arch_spin_lock(&tr->max_lock))"];
"1000132" [label="(FieldIdentifier,max_lock)"];
"1000133" [label="(Call,swap(tr->trace_buffer.buffer, tr->max_buffer.buffer))"];
"1000137" [label="(FieldIdentifier,trace_buffer)"];
"1000138" [label="(FieldIdentifier,buffer)"];
"1000139" [label="(Call,tr->max_buffer.buffer)"];
"1000140" [label="(Call,tr->max_buffer)"];
"1000141" [label="(Identifier,tr)"];
"1000142" [label="(FieldIdentifier,max_buffer)"];
"1000143" [label="(FieldIdentifier,buffer)"];
"1000134" [label="(Call,tr->trace_buffer.buffer)"];
"1000135" [label="(Call,tr->trace_buffer)"];
"1000136" [label="(Identifier,tr)"];
"1000145" [label="(Identifier,tr)"];
"1000144" [label="(Call,__update_max_tr(tr, tsk, cpu))"];
"1000146" [label="(Identifier,tsk)"];
"1000147" [label="(Identifier,cpu)"];
"1000149" [label="(Call,&tr->max_lock)"];
"1000148" [label="(Call,arch_spin_unlock(&tr->max_lock))"];
"1000150" [label="(Call,tr->max_lock)"];
"1000151" [label="(Identifier,tr)"];
"1000152" [label="(FieldIdentifier,max_lock)"];
"1000105" [label="(Block,)"];
"1000109" [label="(FieldIdentifier,stop_count)"];
"1000106" [label="(ControlStructure,if (tr->stop_count))"];
"1000107" [label="(Call,tr->stop_count)"];
"1000108" [label="(Identifier,tr)"];
"1000110" [label="(Return,return;)"];
"1000111" [label="(Call,WARN_ON_ONCE(!irqs_disabled()))"];
"1000112" [label="(Call,!irqs_disabled())"];
"1000113" [label="(Call,irqs_disabled())"];
"1000114" [label="(ControlStructure,if (!tr->allocated_snapshot))"];
"1000118" [label="(FieldIdentifier,allocated_snapshot)"];
"1000119" [label="(Block,)"];
"1000115" [label="(Call,!tr->allocated_snapshot)"];
"1000116" [label="(Call,tr->allocated_snapshot)"];
"1000117" [label="(Identifier,tr)"];
"1000153" -> "1000101"  [label="AST: "];
"1000153" -> "1000110"  [label="CFG: "];
"1000153" -> "1000127"  [label="CFG: "];
"1000153" -> "1000148"  [label="CFG: "];
"1000127" -> "1000153"  [label="DDG: <RET>"];
"1000121" -> "1000153"  [label="DDG: &nop_trace"];
"1000121" -> "1000153"  [label="DDG: tr->current_trace"];
"1000104" -> "1000153"  [label="DDG: cpu"];
"1000133" -> "1000153"  [label="DDG: tr->max_buffer.buffer"];
"1000133" -> "1000153"  [label="DDG: tr->trace_buffer.buffer"];
"1000133" -> "1000153"  [label="DDG: swap(tr->trace_buffer.buffer, tr->max_buffer.buffer)"];
"1000128" -> "1000153"  [label="DDG: arch_spin_lock(&tr->max_lock)"];
"1000144" -> "1000153"  [label="DDG: tsk"];
"1000144" -> "1000153"  [label="DDG: __update_max_tr(tr, tsk, cpu)"];
"1000144" -> "1000153"  [label="DDG: tr"];
"1000144" -> "1000153"  [label="DDG: cpu"];
"1000103" -> "1000153"  [label="DDG: tsk"];
"1000115" -> "1000153"  [label="DDG: !tr->allocated_snapshot"];
"1000115" -> "1000153"  [label="DDG: tr->allocated_snapshot"];
"1000120" -> "1000153"  [label="DDG: tr->current_trace != &nop_trace"];
"1000120" -> "1000153"  [label="DDG: WARN_ON_ONCE(tr->current_trace != &nop_trace)"];
"1000148" -> "1000153"  [label="DDG: &tr->max_lock"];
"1000148" -> "1000153"  [label="DDG: arch_spin_unlock(&tr->max_lock)"];
"1000102" -> "1000153"  [label="DDG: tr"];
"1000111" -> "1000153"  [label="DDG: !irqs_disabled()"];
"1000111" -> "1000153"  [label="DDG: WARN_ON_ONCE(!irqs_disabled())"];
"1000112" -> "1000153"  [label="DDG: irqs_disabled()"];
"1000110" -> "1000153"  [label="DDG: <RET>"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000153"  [label="DDG: tr"];
"1000102" -> "1000144"  [label="DDG: tr"];
"1000209" -> "1000101"  [label="AST: "];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000153"  [label="DDG: tsk"];
"1000103" -> "1000144"  [label="DDG: tsk"];
"1000210" -> "1000101"  [label="AST: "];
"1000104" -> "1000101"  [label="AST: "];
"1000104" -> "1000153"  [label="DDG: cpu"];
"1000104" -> "1000144"  [label="DDG: cpu"];
"1000211" -> "1000101"  [label="AST: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000125"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000153"  [label="DDG: &nop_trace"];
"1000121" -> "1000153"  [label="DDG: tr->current_trace"];
"1000121" -> "1000120"  [label="DDG: tr->current_trace"];
"1000121" -> "1000120"  [label="DDG: &nop_trace"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000126" -> "1000122"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000115"  [label="CFG: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000124" -> "1000122"  [label="AST: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000120" -> "1000153"  [label="DDG: tr->current_trace != &nop_trace"];
"1000120" -> "1000153"  [label="DDG: WARN_ON_ONCE(tr->current_trace != &nop_trace)"];
"1000121" -> "1000120"  [label="DDG: tr->current_trace"];
"1000121" -> "1000120"  [label="DDG: &nop_trace"];
"1000125" -> "1000121"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000121" -> "1000125"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000122"  [label="CFG: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000127" -> "1000119"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000153" -> "1000127"  [label="CFG: "];
"1000127" -> "1000153"  [label="DDG: <RET>"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000115"  [label="CFG: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000128" -> "1000105"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000136" -> "1000128"  [label="CFG: "];
"1000128" -> "1000153"  [label="DDG: arch_spin_lock(&tr->max_lock)"];
"1000128" -> "1000148"  [label="DDG: &tr->max_lock"];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000133" -> "1000105"  [label="AST: "];
"1000133" -> "1000139"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000139" -> "1000133"  [label="AST: "];
"1000145" -> "1000133"  [label="CFG: "];
"1000133" -> "1000153"  [label="DDG: tr->max_buffer.buffer"];
"1000133" -> "1000153"  [label="DDG: tr->trace_buffer.buffer"];
"1000133" -> "1000153"  [label="DDG: swap(tr->trace_buffer.buffer, tr->max_buffer.buffer)"];
"1000137" -> "1000135"  [label="AST: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000138" -> "1000134"  [label="AST: "];
"1000138" -> "1000135"  [label="CFG: "];
"1000134" -> "1000138"  [label="CFG: "];
"1000139" -> "1000133"  [label="AST: "];
"1000139" -> "1000143"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000143" -> "1000139"  [label="AST: "];
"1000133" -> "1000139"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000143" -> "1000140"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000134"  [label="CFG: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000142" -> "1000140"  [label="AST: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000143" -> "1000139"  [label="AST: "];
"1000143" -> "1000140"  [label="CFG: "];
"1000139" -> "1000143"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000138"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000138" -> "1000134"  [label="AST: "];
"1000141" -> "1000134"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000138" -> "1000135"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000128"  [label="CFG: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000133"  [label="CFG: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000144" -> "1000105"  [label="AST: "];
"1000144" -> "1000147"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000147" -> "1000144"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000144" -> "1000153"  [label="DDG: tsk"];
"1000144" -> "1000153"  [label="DDG: __update_max_tr(tr, tsk, cpu)"];
"1000144" -> "1000153"  [label="DDG: tr"];
"1000144" -> "1000153"  [label="DDG: cpu"];
"1000102" -> "1000144"  [label="DDG: tr"];
"1000103" -> "1000144"  [label="DDG: tsk"];
"1000104" -> "1000144"  [label="DDG: cpu"];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000147" -> "1000144"  [label="AST: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000144" -> "1000147"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000150"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000148" -> "1000105"  [label="AST: "];
"1000148" -> "1000149"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000153" -> "1000148"  [label="CFG: "];
"1000148" -> "1000153"  [label="DDG: &tr->max_lock"];
"1000148" -> "1000153"  [label="DDG: arch_spin_unlock(&tr->max_lock)"];
"1000128" -> "1000148"  [label="DDG: &tr->max_lock"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000152"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000152" -> "1000150"  [label="AST: "];
"1000149" -> "1000150"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000152" -> "1000151"  [label="CFG: "];
"1000152" -> "1000150"  [label="AST: "];
"1000152" -> "1000151"  [label="CFG: "];
"1000150" -> "1000152"  [label="CFG: "];
"1000105" -> "1000101"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000111" -> "1000105"  [label="AST: "];
"1000114" -> "1000105"  [label="AST: "];
"1000128" -> "1000105"  [label="AST: "];
"1000133" -> "1000105"  [label="AST: "];
"1000144" -> "1000105"  [label="AST: "];
"1000148" -> "1000105"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000113" -> "1000107"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000101"  [label="CFG: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000110" -> "1000106"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000153" -> "1000110"  [label="CFG: "];
"1000110" -> "1000153"  [label="DDG: <RET>"];
"1000111" -> "1000105"  [label="AST: "];
"1000111" -> "1000112"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000117" -> "1000111"  [label="CFG: "];
"1000111" -> "1000153"  [label="DDG: !irqs_disabled()"];
"1000111" -> "1000153"  [label="DDG: WARN_ON_ONCE(!irqs_disabled())"];
"1000112" -> "1000111"  [label="DDG: irqs_disabled()"];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000113"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000111" -> "1000112"  [label="CFG: "];
"1000112" -> "1000153"  [label="DDG: irqs_disabled()"];
"1000112" -> "1000111"  [label="DDG: irqs_disabled()"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000107"  [label="CFG: "];
"1000112" -> "1000113"  [label="CFG: "];
"1000114" -> "1000105"  [label="AST: "];
"1000115" -> "1000114"  [label="AST: "];
"1000119" -> "1000114"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000119" -> "1000114"  [label="AST: "];
"1000120" -> "1000119"  [label="AST: "];
"1000127" -> "1000119"  [label="AST: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000123" -> "1000115"  [label="CFG: "];
"1000131" -> "1000115"  [label="CFG: "];
"1000115" -> "1000153"  [label="DDG: !tr->allocated_snapshot"];
"1000115" -> "1000153"  [label="DDG: tr->allocated_snapshot"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000111"  [label="CFG: "];
"1000118" -> "1000117"  [label="CFG: "];
}
