// Seed: 206059582
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3
);
  logic [-1 'd0 : 1] id_5;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7
);
  wire [!  -1 'b0 : ~  1] id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0
  );
  wire id_10 = id_0;
endmodule
