# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.sv(47): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'in'. The port definition is at: ./muxes.sv(6).
# 
#         Region: /cpu_testbench/dut/neg_flag_mux
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftgi67s5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftgi67s5
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 118
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 118
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.sv(47): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'in'. The port definition is at: ./muxes.sv(6).
# 
#         Region: /cpu_testbench/dut/neg_flag_mux
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftngh6jk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftngh6jk
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 119
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 119
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlfthgx1aq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthgx1aq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 120
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 120
# MACRO ./runlab3.do PAUSED at line 40
add wave -position 13  sim:/cpu_testbench/dut/negativeFlagTemp
add wave -position 12  sim:/cpu_testbench/dut/negativeFlag
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlfttrxfc7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfttrxfc7
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 118
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 118
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftk0k5a3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftk0k5a3
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 121
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 121
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftaxknfb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftaxknfb
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 122
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 122
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlft6wf1nq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6wf1nq
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 122
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 122
# MACRO ./runlab3.do PAUSED at line 40
do runlab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5to32
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_5bit
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_2to1_5bit
# 	mux_32to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module xor64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	xor64
# 	not64
# 	nor_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ZE
# 
# Top level modules:
# 	ZE
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SE
# -- Compiling module SE_testbench
# 
# Top level modules:
# 	SE_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shifter
# -- Compiling module shift_testbench
# 
# Top level modules:
# 	shift_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps cpu_testbench 
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.mux_2to1_5bit
# Loading work.mux_2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.alu
# Loading work.addSub64
# Loading work.not64
# Loading work.addSub
# Loading work.and64
# Loading work.or64
# Loading work.xor64
# Loading work.mux_8to1
# Loading work.nor64
# Loading work.or_multi
# Loading work.mux_2to1_1bit
# Loading work.datamem
# Loading work.SE
# Loading work.ZE
# Loading work.PC
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controlUnit
# Loading work.shifter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Sailesh  Hostname: SAILESH-PC  ProcessID: 5140
# 
#           Attempting to use alternate WLF file "./wlftf4x52n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftf4x52n
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# Break in Module cpu_testbench at ./cpu.sv line 122
# Simulation Breakpoint: Break in Module cpu_testbench at ./cpu.sv line 122
# MACRO ./runlab3.do PAUSED at line 40
