# include <tm4c123gh6pm.h>;

void ADC0_InitSWTriggerSeq3_Ch9(void){ volatile unsigned long delay;
  SYSCTL_RCGC2_R |= 0x00000010;   // Enable clock for Port E
  delay = SYSCTL_RCGC2_R;         // Clock stabilization time
  GPIO_PORTE_DIR_R &= ~0x04;      // Define PE2 as a input
  GPIO_PORTE_AFSEL_R |= 0x04;     // Set PE2 to "alternate function" aka. Analog
  GPIO_PORTE_DEN_R &= ~0x04;      // Disable digital on PE2
  GPIO_PORTE_AMSEL_R |= 0x04;     // Enable analog functions on PE2
  SYSCTL_RCGC0_R |= 0x00010000;   // Enable ADC0
  delay = SYSCTL_RCGC2_R;        
  SYSCTL_RCGC0_R &= ~0x00000300;  // Set sample sequencer for 125k samples a sec
  ADC0_SSPRI_R = 0x0123;          // Set sequencer 3 for highest priority
  ADC0_ACTSS_R &= ~0x0008;        // Disable sample sequencer 3 during setup
  ADC0_EMUX_R &= ~0xF000;         // Set sequencer 3 for software trigger
  ADC0_SSMUX3_R &= ~0x000F;       // Clear SS3 bits
  ADC0_SSMUX3_R += 1;             // Set input to "Ain1" (PE2)
  ADC0_SSCTL3_R = 0x0006;         // 12) Set sample 1 as end bit, and enable interrupts
  ADC0_ACTSS_R |= 0x0008;         // 13) Enable sample sequencer 3 again
}