

================================================================
== Vitis HLS Report for 'matrixmult'
================================================================
* Date:           Mon Aug 12 18:56:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11536152|  11536152|  57.681 ms|  57.681 ms|  11536152|  11536152|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_1  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_2  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_3  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_4  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_5  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_6  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        |- loop_7  |  1442018|  1442018|    721009|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 137
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 36 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 19 
36 --> 37 53 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 36 
53 --> 54 70 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 53 
70 --> 71 87 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 70 
87 --> 88 104 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 87 
104 --> 105 121 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 104 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 121 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 138 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%s_7_21_loc = alloca i64 1"   --->   Operation 139 'alloca' 's_7_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%s_6_21_loc = alloca i64 1"   --->   Operation 140 'alloca' 's_6_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%s_5_21_loc = alloca i64 1"   --->   Operation 141 'alloca' 's_5_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%s_4_21_loc = alloca i64 1"   --->   Operation 142 'alloca' 's_4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%s_3_21_loc = alloca i64 1"   --->   Operation 143 'alloca' 's_3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%s_2_21_loc = alloca i64 1"   --->   Operation 144 'alloca' 's_2_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%s_1_21_loc = alloca i64 1"   --->   Operation 145 'alloca' 's_1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%s_0_21_loc = alloca i64 1"   --->   Operation 146 'alloca' 's_0_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%s_7_18_loc = alloca i64 1"   --->   Operation 147 'alloca' 's_7_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%s_6_18_loc = alloca i64 1"   --->   Operation 148 'alloca' 's_6_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%s_5_18_loc = alloca i64 1"   --->   Operation 149 'alloca' 's_5_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%s_4_18_loc = alloca i64 1"   --->   Operation 150 'alloca' 's_4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%s_3_18_loc = alloca i64 1"   --->   Operation 151 'alloca' 's_3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%s_2_18_loc = alloca i64 1"   --->   Operation 152 'alloca' 's_2_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%s_1_18_loc = alloca i64 1"   --->   Operation 153 'alloca' 's_1_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%s_0_18_loc = alloca i64 1"   --->   Operation 154 'alloca' 's_0_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%s_7_15_loc = alloca i64 1"   --->   Operation 155 'alloca' 's_7_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%s_6_15_loc = alloca i64 1"   --->   Operation 156 'alloca' 's_6_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%s_5_15_loc = alloca i64 1"   --->   Operation 157 'alloca' 's_5_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%s_4_15_loc = alloca i64 1"   --->   Operation 158 'alloca' 's_4_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%s_3_15_loc = alloca i64 1"   --->   Operation 159 'alloca' 's_3_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%s_2_15_loc = alloca i64 1"   --->   Operation 160 'alloca' 's_2_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%s_1_15_loc = alloca i64 1"   --->   Operation 161 'alloca' 's_1_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%s_0_15_loc = alloca i64 1"   --->   Operation 162 'alloca' 's_0_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%s_7_12_loc = alloca i64 1"   --->   Operation 163 'alloca' 's_7_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%s_6_12_loc = alloca i64 1"   --->   Operation 164 'alloca' 's_6_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%s_5_12_loc = alloca i64 1"   --->   Operation 165 'alloca' 's_5_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%s_4_12_loc = alloca i64 1"   --->   Operation 166 'alloca' 's_4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%s_3_12_loc = alloca i64 1"   --->   Operation 167 'alloca' 's_3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%s_2_12_loc = alloca i64 1"   --->   Operation 168 'alloca' 's_2_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%s_1_12_loc = alloca i64 1"   --->   Operation 169 'alloca' 's_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%s_0_12_loc = alloca i64 1"   --->   Operation 170 'alloca' 's_0_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%s_7_9_loc = alloca i64 1"   --->   Operation 171 'alloca' 's_7_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%s_6_9_loc = alloca i64 1"   --->   Operation 172 'alloca' 's_6_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%s_5_9_loc = alloca i64 1"   --->   Operation 173 'alloca' 's_5_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%s_4_9_loc = alloca i64 1"   --->   Operation 174 'alloca' 's_4_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%s_3_9_loc = alloca i64 1"   --->   Operation 175 'alloca' 's_3_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%s_2_9_loc = alloca i64 1"   --->   Operation 176 'alloca' 's_2_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%s_1_9_loc = alloca i64 1"   --->   Operation 177 'alloca' 's_1_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%s_0_9_loc = alloca i64 1"   --->   Operation 178 'alloca' 's_0_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%s_7_6_loc = alloca i64 1"   --->   Operation 179 'alloca' 's_7_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%s_6_6_loc = alloca i64 1"   --->   Operation 180 'alloca' 's_6_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%s_5_6_loc = alloca i64 1"   --->   Operation 181 'alloca' 's_5_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%s_4_6_loc = alloca i64 1"   --->   Operation 182 'alloca' 's_4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%s_3_6_loc = alloca i64 1"   --->   Operation 183 'alloca' 's_3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%s_2_6_loc = alloca i64 1"   --->   Operation 184 'alloca' 's_2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%s_1_6_loc = alloca i64 1"   --->   Operation 185 'alloca' 's_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%s_0_6_loc = alloca i64 1"   --->   Operation 186 'alloca' 's_0_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%s_7_3_loc = alloca i64 1"   --->   Operation 187 'alloca' 's_7_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%s_6_3_loc = alloca i64 1"   --->   Operation 188 'alloca' 's_6_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%s_5_3_loc = alloca i64 1"   --->   Operation 189 'alloca' 's_5_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%s_4_3_loc = alloca i64 1"   --->   Operation 190 'alloca' 's_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%s_3_3_loc = alloca i64 1"   --->   Operation 191 'alloca' 's_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%s_2_3_loc = alloca i64 1"   --->   Operation 192 'alloca' 's_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%s_1_3_loc = alloca i64 1"   --->   Operation 193 'alloca' 's_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%s_0_3_loc = alloca i64 1"   --->   Operation 194 'alloca' 's_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%s_7_loc = alloca i64 1"   --->   Operation 195 'alloca' 's_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%s_6_loc = alloca i64 1"   --->   Operation 196 'alloca' 's_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%s_5_loc = alloca i64 1"   --->   Operation 197 'alloca' 's_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 198 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%s_3_loc = alloca i64 1"   --->   Operation 199 'alloca' 's_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%s_2_loc = alloca i64 1"   --->   Operation 200 'alloca' 's_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 201 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%s_0_loc = alloca i64 1"   --->   Operation 202 'alloca' 's_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln38 = store i2 0, i2 %i" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 203 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_40_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 204 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i"   --->   Operation 205 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.56ns)   --->   "%icmp_ln38 = icmp_eq  i2 %i_8, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 206 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (1.56ns)   --->   "%add_ln38 = add i2 %i_8, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 207 'add' 'add_ln38' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %VITIS_LOOP_40_1.split, void %VITIS_LOOP_108_9.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 208 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i_8"   --->   Operation 209 'trunc' 'empty' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty, i4 0"   --->   Operation 210 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_40_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc"   --->   Operation 211 'call' 'call_ln0' <Predicate = (!icmp_ln38)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln38 = store i2 %add_ln38, i2 %i" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 212 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 213 'alloca' 'i_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln106 = store i2 0, i2 %i_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 214 'store' 'store_ln106' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln106 = br void %VITIS_LOOP_108_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 215 'br' 'br_ln106' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_40_1, i5 %tmp_s, i32 %A_0, i32 %B_0, i32 %s_0_loc"   --->   Operation 216 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %tmp_s" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40]   --->   Operation 217 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%s_0_loc_load = load i32 %s_0_loc"   --->   Operation 218 'load' 's_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln40" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:46]   --->   Operation 219 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %s_0_loc_load, i5 %C_0_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:46]   --->   Operation 220 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 221 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_48_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_48_2, i5 %tmp_s, i32 %A_1, i32 %B_0, i32 %s_1_loc"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 223 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln54 = or i5 %tmp_s, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:54]   --->   Operation 224 'or' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %or_ln54" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:54]   --->   Operation 225 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%C_0_addr_1 = getelementptr i32 %C_0, i64 0, i64 %zext_ln54" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:54]   --->   Operation 226 'getelementptr' 'C_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %s_1_loc_load, i5 %C_0_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:54]   --->   Operation 227 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 228 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_56_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_56_3, i5 %tmp_s, i32 %A_2, i32 %B_0, i32 %s_2_loc"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%s_2_loc_load = load i32 %s_2_loc"   --->   Operation 230 'load' 's_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln62 = or i5 %tmp_s, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:62]   --->   Operation 231 'or' 'or_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %or_ln62" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:62]   --->   Operation 232 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%C_0_addr_2 = getelementptr i32 %C_0, i64 0, i64 %zext_ln62" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:62]   --->   Operation 233 'getelementptr' 'C_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln62 = store i32 %s_2_loc_load, i5 %C_0_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:62]   --->   Operation 234 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 235 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_64_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_64_4, i5 %tmp_s, i32 %A_3, i32 %B_0, i32 %s_3_loc"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%s_3_loc_load = load i32 %s_3_loc"   --->   Operation 237 'load' 's_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln70 = or i5 %tmp_s, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:70]   --->   Operation 238 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %or_ln70" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:70]   --->   Operation 239 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%C_0_addr_3 = getelementptr i32 %C_0, i64 0, i64 %zext_ln70" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:70]   --->   Operation 240 'getelementptr' 'C_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %s_3_loc_load, i5 %C_0_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:70]   --->   Operation 241 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 242 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_72_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc"   --->   Operation 242 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_72_5, i5 %tmp_s, i32 %A_4, i32 %B_0, i32 %s_4_loc"   --->   Operation 243 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i32 %s_4_loc"   --->   Operation 244 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln78 = or i5 %tmp_s, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:78]   --->   Operation 245 'or' 'or_ln78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %or_ln78" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:78]   --->   Operation 246 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%C_0_addr_4 = getelementptr i32 %C_0, i64 0, i64 %zext_ln78" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:78]   --->   Operation 247 'getelementptr' 'C_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %s_4_loc_load, i5 %C_0_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:78]   --->   Operation 248 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 249 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_80_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc"   --->   Operation 249 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 250 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_80_6, i5 %tmp_s, i32 %A_5, i32 %B_0, i32 %s_5_loc"   --->   Operation 250 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%s_5_loc_load = load i32 %s_5_loc"   --->   Operation 251 'load' 's_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln86 = or i5 %tmp_s, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:86]   --->   Operation 252 'or' 'or_ln86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %or_ln86" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:86]   --->   Operation 253 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%C_0_addr_5 = getelementptr i32 %C_0, i64 0, i64 %zext_ln86" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:86]   --->   Operation 254 'getelementptr' 'C_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %s_5_loc_load, i5 %C_0_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:86]   --->   Operation 255 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 256 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_88_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc"   --->   Operation 256 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_88_7, i5 %tmp_s, i32 %A_6, i32 %B_0, i32 %s_6_loc"   --->   Operation 257 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%s_6_loc_load = load i32 %s_6_loc"   --->   Operation 258 'load' 's_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln94 = or i5 %tmp_s, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:94]   --->   Operation 259 'or' 'or_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %or_ln94" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:94]   --->   Operation 260 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%C_0_addr_6 = getelementptr i32 %C_0, i64 0, i64 %zext_ln94" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:94]   --->   Operation 261 'getelementptr' 'C_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln94 = store i32 %s_6_loc_load, i5 %C_0_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:94]   --->   Operation 262 'store' 'store_ln94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 263 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_96_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc"   --->   Operation 263 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_96_8, i5 %tmp_s, i32 %A_7, i32 %B_0, i32 %s_7_loc"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 265 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 266 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%s_7_loc_load = load i32 %s_7_loc"   --->   Operation 267 'load' 's_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln102 = or i5 %tmp_s, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:102]   --->   Operation 268 'or' 'or_ln102' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %or_ln102" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:102]   --->   Operation 269 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%C_0_addr_7 = getelementptr i32 %C_0, i64 0, i64 %zext_ln102" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:102]   --->   Operation 270 'getelementptr' 'C_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %s_7_loc_load, i5 %C_0_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:102]   --->   Operation 271 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_40_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38]   --->   Operation 272 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 3.24>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i_1"   --->   Operation 273 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (1.56ns)   --->   "%icmp_ln106 = icmp_eq  i2 %i_9, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 274 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (1.56ns)   --->   "%add_ln106 = add i2 %i_9, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 275 'add' 'add_ln106' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %VITIS_LOOP_108_9.split, void %VITIS_LOOP_176_17.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 276 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%empty_82 = trunc i2 %i_9"   --->   Operation 277 'trunc' 'empty_82' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_82, i4 0"   --->   Operation 278 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_108_9, i5 %tmp_130, i32 %A_0, i32 %B_1, i32 %s_0_3_loc"   --->   Operation 279 'call' 'call_ln0' <Predicate = (!icmp_ln106)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 280 [1/1] (1.58ns)   --->   "%store_ln106 = store i2 %add_ln106, i2 %i_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 280 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 281 'alloca' 'i_2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (1.58ns)   --->   "%store_ln174 = store i2 0, i2 %i_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 282 'store' 'store_ln174' <Predicate = (icmp_ln106)> <Delay = 1.58>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln174 = br void %VITIS_LOOP_176_17" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 283 'br' 'br_ln174' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_108_9, i5 %tmp_130, i32 %A_0, i32 %B_1, i32 %s_0_3_loc"   --->   Operation 284 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 4> <Delay = 3.25>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %tmp_130" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108]   --->   Operation 285 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%s_0_3_loc_load = load i32 %s_0_3_loc"   --->   Operation 286 'load' 's_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln108" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:114]   --->   Operation 287 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln114 = store i32 %s_0_3_loc_load, i5 %C_1_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:114]   --->   Operation 288 'store' 'store_ln114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 289 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_116_10, i5 %tmp_130, i32 %A_1, i32 %B_1, i32 %s_1_3_loc"   --->   Operation 289 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 290 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_116_10, i5 %tmp_130, i32 %A_1, i32 %B_1, i32 %s_1_3_loc"   --->   Operation 290 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%s_1_3_loc_load = load i32 %s_1_3_loc"   --->   Operation 291 'load' 's_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln122 = or i5 %tmp_130, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:122]   --->   Operation 292 'or' 'or_ln122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %or_ln122" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:122]   --->   Operation 293 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr i32 %C_1, i64 0, i64 %zext_ln122" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:122]   --->   Operation 294 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %s_1_3_loc_load, i5 %C_1_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:122]   --->   Operation 295 'store' 'store_ln122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 296 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_124_11, i5 %tmp_130, i32 %A_2, i32 %B_1, i32 %s_2_3_loc"   --->   Operation 296 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_124_11, i5 %tmp_130, i32 %A_2, i32 %B_1, i32 %s_2_3_loc"   --->   Operation 297 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 8> <Delay = 3.25>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%s_2_3_loc_load = load i32 %s_2_3_loc"   --->   Operation 298 'load' 's_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln130 = or i5 %tmp_130, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:130]   --->   Operation 299 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %or_ln130" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:130]   --->   Operation 300 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr i32 %C_1, i64 0, i64 %zext_ln130" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:130]   --->   Operation 301 'getelementptr' 'C_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln130 = store i32 %s_2_3_loc_load, i5 %C_1_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:130]   --->   Operation 302 'store' 'store_ln130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 303 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_132_12, i5 %tmp_130, i32 %A_3, i32 %B_1, i32 %s_3_3_loc"   --->   Operation 303 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 9> <Delay = 0.00>
ST_26 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_132_12, i5 %tmp_130, i32 %A_3, i32 %B_1, i32 %s_3_3_loc"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%s_3_3_loc_load = load i32 %s_3_3_loc"   --->   Operation 305 'load' 's_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln138 = or i5 %tmp_130, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:138]   --->   Operation 306 'or' 'or_ln138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %or_ln138" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:138]   --->   Operation 307 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%C_1_addr_3 = getelementptr i32 %C_1, i64 0, i64 %zext_ln138" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:138]   --->   Operation 308 'getelementptr' 'C_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %s_3_3_loc_load, i5 %C_1_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:138]   --->   Operation 309 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 310 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_140_13, i5 %tmp_130, i32 %A_4, i32 %B_1, i32 %s_4_3_loc"   --->   Operation 310 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 11> <Delay = 0.00>
ST_28 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_140_13, i5 %tmp_130, i32 %A_4, i32 %B_1, i32 %s_4_3_loc"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 12> <Delay = 3.25>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%s_4_3_loc_load = load i32 %s_4_3_loc"   --->   Operation 312 'load' 's_4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln146 = or i5 %tmp_130, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:146]   --->   Operation 313 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i5 %or_ln146" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:146]   --->   Operation 314 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%C_1_addr_4 = getelementptr i32 %C_1, i64 0, i64 %zext_ln146" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:146]   --->   Operation 315 'getelementptr' 'C_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln146 = store i32 %s_4_3_loc_load, i5 %C_1_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:146]   --->   Operation 316 'store' 'store_ln146' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 317 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_148_14, i5 %tmp_130, i32 %A_5, i32 %B_1, i32 %s_5_3_loc"   --->   Operation 317 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 13> <Delay = 0.00>
ST_30 : Operation 318 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_148_14, i5 %tmp_130, i32 %A_5, i32 %B_1, i32 %s_5_3_loc"   --->   Operation 318 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 14> <Delay = 3.25>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%s_5_3_loc_load = load i32 %s_5_3_loc"   --->   Operation 319 'load' 's_5_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln154 = or i5 %tmp_130, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:154]   --->   Operation 320 'or' 'or_ln154' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i5 %or_ln154" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:154]   --->   Operation 321 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%C_1_addr_5 = getelementptr i32 %C_1, i64 0, i64 %zext_ln154" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:154]   --->   Operation 322 'getelementptr' 'C_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (3.25ns)   --->   "%store_ln154 = store i32 %s_5_3_loc_load, i5 %C_1_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:154]   --->   Operation 323 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 324 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_156_15, i5 %tmp_130, i32 %A_6, i32 %B_1, i32 %s_6_3_loc"   --->   Operation 324 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 15> <Delay = 0.00>
ST_32 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_156_15, i5 %tmp_130, i32 %A_6, i32 %B_1, i32 %s_6_3_loc"   --->   Operation 325 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%s_6_3_loc_load = load i32 %s_6_3_loc"   --->   Operation 326 'load' 's_6_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln162 = or i5 %tmp_130, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:162]   --->   Operation 327 'or' 'or_ln162' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i5 %or_ln162" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:162]   --->   Operation 328 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 329 [1/1] (0.00ns)   --->   "%C_1_addr_6 = getelementptr i32 %C_1, i64 0, i64 %zext_ln162" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:162]   --->   Operation 329 'getelementptr' 'C_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln162 = store i32 %s_6_3_loc_load, i5 %C_1_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:162]   --->   Operation 330 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 331 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_164_16, i5 %tmp_130, i32 %A_7, i32 %B_1, i32 %s_7_3_loc"   --->   Operation 331 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 17> <Delay = 0.00>
ST_34 : Operation 332 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_164_16, i5 %tmp_130, i32 %A_7, i32 %B_1, i32 %s_7_3_loc"   --->   Operation 332 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 18> <Delay = 3.25>
ST_35 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 334 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%s_7_3_loc_load = load i32 %s_7_3_loc"   --->   Operation 335 'load' 's_7_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln170 = or i5 %tmp_130, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:170]   --->   Operation 336 'or' 'or_ln170' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i5 %or_ln170" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:170]   --->   Operation 337 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 338 [1/1] (0.00ns)   --->   "%C_1_addr_7 = getelementptr i32 %C_1, i64 0, i64 %zext_ln170" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:170]   --->   Operation 338 'getelementptr' 'C_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln170 = store i32 %s_7_3_loc_load, i5 %C_1_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:170]   --->   Operation 339 'store' 'store_ln170' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln106 = br void %VITIS_LOOP_108_9" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106]   --->   Operation 340 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 36 <SV = 3> <Delay = 3.24>
ST_36 : Operation 341 [1/1] (0.00ns)   --->   "%i_10 = load i2 %i_2"   --->   Operation 341 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 342 [1/1] (1.56ns)   --->   "%icmp_ln174 = icmp_eq  i2 %i_10, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 342 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 343 [1/1] (1.56ns)   --->   "%add_ln174 = add i2 %i_10, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 343 'add' 'add_ln174' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %VITIS_LOOP_176_17.split, void %VITIS_LOOP_244_25.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 344 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 345 [1/1] (0.00ns)   --->   "%empty_83 = trunc i2 %i_10"   --->   Operation 345 'trunc' 'empty_83' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_36 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_83, i4 0"   --->   Operation 346 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_36 : Operation 347 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_176_17, i5 %tmp_131, i32 %A_0, i32 %B_2, i32 %s_0_6_loc"   --->   Operation 347 'call' 'call_ln0' <Predicate = (!icmp_ln174)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 348 [1/1] (1.58ns)   --->   "%store_ln174 = store i2 %add_ln174, i2 %i_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 348 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>
ST_36 : Operation 349 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 349 'alloca' 'i_3' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_36 : Operation 350 [1/1] (1.58ns)   --->   "%store_ln242 = store i2 0, i2 %i_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 350 'store' 'store_ln242' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_36 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln242 = br void %VITIS_LOOP_244_25" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 351 'br' 'br_ln242' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 37 <SV = 4> <Delay = 0.00>
ST_37 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_176_17, i5 %tmp_131, i32 %A_0, i32 %B_2, i32 %s_0_6_loc"   --->   Operation 352 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 5> <Delay = 3.25>
ST_38 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %tmp_131" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176]   --->   Operation 353 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%s_0_6_loc_load = load i32 %s_0_6_loc"   --->   Operation 354 'load' 's_0_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 355 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln176" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:182]   --->   Operation 355 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %s_0_6_loc_load, i5 %C_2_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:182]   --->   Operation 356 'store' 'store_ln182' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 357 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_184_18, i5 %tmp_131, i32 %A_1, i32 %B_2, i32 %s_1_6_loc"   --->   Operation 357 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 6> <Delay = 0.00>
ST_39 : Operation 358 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_184_18, i5 %tmp_131, i32 %A_1, i32 %B_2, i32 %s_1_6_loc"   --->   Operation 358 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 7> <Delay = 3.25>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%s_1_6_loc_load = load i32 %s_1_6_loc"   --->   Operation 359 'load' 's_1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln190 = or i5 %tmp_131, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:190]   --->   Operation 360 'or' 'or_ln190' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i5 %or_ln190" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:190]   --->   Operation 361 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr i32 %C_2, i64 0, i64 %zext_ln190" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:190]   --->   Operation 362 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln190 = store i32 %s_1_6_loc_load, i5 %C_2_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:190]   --->   Operation 363 'store' 'store_ln190' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 364 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_192_19, i5 %tmp_131, i32 %A_2, i32 %B_2, i32 %s_2_6_loc"   --->   Operation 364 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 8> <Delay = 0.00>
ST_41 : Operation 365 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_192_19, i5 %tmp_131, i32 %A_2, i32 %B_2, i32 %s_2_6_loc"   --->   Operation 365 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 9> <Delay = 3.25>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%s_2_6_loc_load = load i32 %s_2_6_loc"   --->   Operation 366 'load' 's_2_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln198 = or i5 %tmp_131, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:198]   --->   Operation 367 'or' 'or_ln198' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i5 %or_ln198" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:198]   --->   Operation 368 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 369 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr i32 %C_2, i64 0, i64 %zext_ln198" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:198]   --->   Operation 369 'getelementptr' 'C_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln198 = store i32 %s_2_6_loc_load, i5 %C_2_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:198]   --->   Operation 370 'store' 'store_ln198' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 371 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_200_20, i5 %tmp_131, i32 %A_3, i32 %B_2, i32 %s_3_6_loc"   --->   Operation 371 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 10> <Delay = 0.00>
ST_43 : Operation 372 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_200_20, i5 %tmp_131, i32 %A_3, i32 %B_2, i32 %s_3_6_loc"   --->   Operation 372 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 11> <Delay = 3.25>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%s_3_6_loc_load = load i32 %s_3_6_loc"   --->   Operation 373 'load' 's_3_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln206 = or i5 %tmp_131, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:206]   --->   Operation 374 'or' 'or_ln206' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i5 %or_ln206" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:206]   --->   Operation 375 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 376 [1/1] (0.00ns)   --->   "%C_2_addr_3 = getelementptr i32 %C_2, i64 0, i64 %zext_ln206" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:206]   --->   Operation 376 'getelementptr' 'C_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln206 = store i32 %s_3_6_loc_load, i5 %C_2_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:206]   --->   Operation 377 'store' 'store_ln206' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 378 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_208_21, i5 %tmp_131, i32 %A_4, i32 %B_2, i32 %s_4_6_loc"   --->   Operation 378 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 12> <Delay = 0.00>
ST_45 : Operation 379 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_208_21, i5 %tmp_131, i32 %A_4, i32 %B_2, i32 %s_4_6_loc"   --->   Operation 379 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 13> <Delay = 3.25>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%s_4_6_loc_load = load i32 %s_4_6_loc"   --->   Operation 380 'load' 's_4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln214 = or i5 %tmp_131, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:214]   --->   Operation 381 'or' 'or_ln214' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i5 %or_ln214" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:214]   --->   Operation 382 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "%C_2_addr_4 = getelementptr i32 %C_2, i64 0, i64 %zext_ln214" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:214]   --->   Operation 383 'getelementptr' 'C_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln214 = store i32 %s_4_6_loc_load, i5 %C_2_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:214]   --->   Operation 384 'store' 'store_ln214' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 385 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_216_22, i5 %tmp_131, i32 %A_5, i32 %B_2, i32 %s_5_6_loc"   --->   Operation 385 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 14> <Delay = 0.00>
ST_47 : Operation 386 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_216_22, i5 %tmp_131, i32 %A_5, i32 %B_2, i32 %s_5_6_loc"   --->   Operation 386 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 15> <Delay = 3.25>
ST_48 : Operation 387 [1/1] (0.00ns)   --->   "%s_5_6_loc_load = load i32 %s_5_6_loc"   --->   Operation 387 'load' 's_5_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln222 = or i5 %tmp_131, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:222]   --->   Operation 388 'or' 'or_ln222' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i5 %or_ln222" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:222]   --->   Operation 389 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 390 [1/1] (0.00ns)   --->   "%C_2_addr_5 = getelementptr i32 %C_2, i64 0, i64 %zext_ln222" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:222]   --->   Operation 390 'getelementptr' 'C_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln222 = store i32 %s_5_6_loc_load, i5 %C_2_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:222]   --->   Operation 391 'store' 'store_ln222' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 392 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_224_23, i5 %tmp_131, i32 %A_6, i32 %B_2, i32 %s_6_6_loc"   --->   Operation 392 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 16> <Delay = 0.00>
ST_49 : Operation 393 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_224_23, i5 %tmp_131, i32 %A_6, i32 %B_2, i32 %s_6_6_loc"   --->   Operation 393 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 17> <Delay = 3.25>
ST_50 : Operation 394 [1/1] (0.00ns)   --->   "%s_6_6_loc_load = load i32 %s_6_6_loc"   --->   Operation 394 'load' 's_6_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln230 = or i5 %tmp_131, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:230]   --->   Operation 395 'or' 'or_ln230' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %or_ln230" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:230]   --->   Operation 396 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 397 [1/1] (0.00ns)   --->   "%C_2_addr_6 = getelementptr i32 %C_2, i64 0, i64 %zext_ln230" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:230]   --->   Operation 397 'getelementptr' 'C_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln230 = store i32 %s_6_6_loc_load, i5 %C_2_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:230]   --->   Operation 398 'store' 'store_ln230' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 399 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_232_24, i5 %tmp_131, i32 %A_7, i32 %B_2, i32 %s_7_6_loc"   --->   Operation 399 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 18> <Delay = 0.00>
ST_51 : Operation 400 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_232_24, i5 %tmp_131, i32 %A_7, i32 %B_2, i32 %s_7_6_loc"   --->   Operation 400 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 3.25>
ST_52 : Operation 401 [1/1] (0.00ns)   --->   "%speclooptripcount_ln174 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 401 'speclooptripcount' 'speclooptripcount_ln174' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 402 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 403 [1/1] (0.00ns)   --->   "%s_7_6_loc_load = load i32 %s_7_6_loc"   --->   Operation 403 'load' 's_7_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln238 = or i5 %tmp_131, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:238]   --->   Operation 404 'or' 'or_ln238' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i5 %or_ln238" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:238]   --->   Operation 405 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 406 [1/1] (0.00ns)   --->   "%C_2_addr_7 = getelementptr i32 %C_2, i64 0, i64 %zext_ln238" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:238]   --->   Operation 406 'getelementptr' 'C_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 407 [1/1] (3.25ns)   --->   "%store_ln238 = store i32 %s_7_6_loc_load, i5 %C_2_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:238]   --->   Operation 407 'store' 'store_ln238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln174 = br void %VITIS_LOOP_176_17" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174]   --->   Operation 408 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 53 <SV = 4> <Delay = 3.24>
ST_53 : Operation 409 [1/1] (0.00ns)   --->   "%i_11 = load i2 %i_3"   --->   Operation 409 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 410 [1/1] (1.56ns)   --->   "%icmp_ln242 = icmp_eq  i2 %i_11, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 410 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 411 [1/1] (1.56ns)   --->   "%add_ln242 = add i2 %i_11, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 411 'add' 'add_ln242' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %VITIS_LOOP_244_25.split, void %VITIS_LOOP_312_33.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 412 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 413 [1/1] (0.00ns)   --->   "%empty_84 = trunc i2 %i_11"   --->   Operation 413 'trunc' 'empty_84' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_53 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_84, i4 0"   --->   Operation 414 'bitconcatenate' 'tmp_132' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_53 : Operation 415 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_244_25, i5 %tmp_132, i32 %A_0, i32 %B_3, i32 %s_0_9_loc"   --->   Operation 415 'call' 'call_ln0' <Predicate = (!icmp_ln242)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln242 = store i2 %add_ln242, i2 %i_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 416 'store' 'store_ln242' <Predicate = (!icmp_ln242)> <Delay = 1.58>
ST_53 : Operation 417 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 417 'alloca' 'i_4' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_53 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln310 = store i2 0, i2 %i_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 418 'store' 'store_ln310' <Predicate = (icmp_ln242)> <Delay = 1.58>
ST_53 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln310 = br void %VITIS_LOOP_312_33" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 419 'br' 'br_ln310' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 54 <SV = 5> <Delay = 0.00>
ST_54 : Operation 420 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_244_25, i5 %tmp_132, i32 %A_0, i32 %B_3, i32 %s_0_9_loc"   --->   Operation 420 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 6> <Delay = 3.25>
ST_55 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i5 %tmp_132" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244]   --->   Operation 421 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 422 [1/1] (0.00ns)   --->   "%s_0_9_loc_load = load i32 %s_0_9_loc"   --->   Operation 422 'load' 's_0_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 423 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln244" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:250]   --->   Operation 423 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln250 = store i32 %s_0_9_loc_load, i5 %C_3_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:250]   --->   Operation 424 'store' 'store_ln250' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 425 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_252_26, i5 %tmp_132, i32 %A_1, i32 %B_3, i32 %s_1_9_loc"   --->   Operation 425 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 7> <Delay = 0.00>
ST_56 : Operation 426 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_252_26, i5 %tmp_132, i32 %A_1, i32 %B_3, i32 %s_1_9_loc"   --->   Operation 426 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 8> <Delay = 3.25>
ST_57 : Operation 427 [1/1] (0.00ns)   --->   "%s_1_9_loc_load = load i32 %s_1_9_loc"   --->   Operation 427 'load' 's_1_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln258 = or i5 %tmp_132, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:258]   --->   Operation 428 'or' 'or_ln258' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %or_ln258" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:258]   --->   Operation 429 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 430 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr i32 %C_3, i64 0, i64 %zext_ln258" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:258]   --->   Operation 430 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 431 [1/1] (3.25ns)   --->   "%store_ln258 = store i32 %s_1_9_loc_load, i5 %C_3_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:258]   --->   Operation 431 'store' 'store_ln258' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 432 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_260_27, i5 %tmp_132, i32 %A_2, i32 %B_3, i32 %s_2_9_loc"   --->   Operation 432 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 9> <Delay = 0.00>
ST_58 : Operation 433 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_260_27, i5 %tmp_132, i32 %A_2, i32 %B_3, i32 %s_2_9_loc"   --->   Operation 433 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 10> <Delay = 3.25>
ST_59 : Operation 434 [1/1] (0.00ns)   --->   "%s_2_9_loc_load = load i32 %s_2_9_loc"   --->   Operation 434 'load' 's_2_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%or_ln266 = or i5 %tmp_132, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:266]   --->   Operation 435 'or' 'or_ln266' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i5 %or_ln266" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:266]   --->   Operation 436 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 437 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr i32 %C_3, i64 0, i64 %zext_ln266" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:266]   --->   Operation 437 'getelementptr' 'C_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (3.25ns)   --->   "%store_ln266 = store i32 %s_2_9_loc_load, i5 %C_3_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:266]   --->   Operation 438 'store' 'store_ln266' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 439 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_268_28, i5 %tmp_132, i32 %A_3, i32 %B_3, i32 %s_3_9_loc"   --->   Operation 439 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 11> <Delay = 0.00>
ST_60 : Operation 440 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_268_28, i5 %tmp_132, i32 %A_3, i32 %B_3, i32 %s_3_9_loc"   --->   Operation 440 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 12> <Delay = 3.25>
ST_61 : Operation 441 [1/1] (0.00ns)   --->   "%s_3_9_loc_load = load i32 %s_3_9_loc"   --->   Operation 441 'load' 's_3_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln274 = or i5 %tmp_132, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:274]   --->   Operation 442 'or' 'or_ln274' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i5 %or_ln274" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:274]   --->   Operation 443 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 444 [1/1] (0.00ns)   --->   "%C_3_addr_3 = getelementptr i32 %C_3, i64 0, i64 %zext_ln274" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:274]   --->   Operation 444 'getelementptr' 'C_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln274 = store i32 %s_3_9_loc_load, i5 %C_3_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:274]   --->   Operation 445 'store' 'store_ln274' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 446 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_276_29, i5 %tmp_132, i32 %A_4, i32 %B_3, i32 %s_4_9_loc"   --->   Operation 446 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 13> <Delay = 0.00>
ST_62 : Operation 447 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_276_29, i5 %tmp_132, i32 %A_4, i32 %B_3, i32 %s_4_9_loc"   --->   Operation 447 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 14> <Delay = 3.25>
ST_63 : Operation 448 [1/1] (0.00ns)   --->   "%s_4_9_loc_load = load i32 %s_4_9_loc"   --->   Operation 448 'load' 's_4_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln282 = or i5 %tmp_132, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:282]   --->   Operation 449 'or' 'or_ln282' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i5 %or_ln282" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:282]   --->   Operation 450 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 451 [1/1] (0.00ns)   --->   "%C_3_addr_4 = getelementptr i32 %C_3, i64 0, i64 %zext_ln282" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:282]   --->   Operation 451 'getelementptr' 'C_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 452 [1/1] (3.25ns)   --->   "%store_ln282 = store i32 %s_4_9_loc_load, i5 %C_3_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:282]   --->   Operation 452 'store' 'store_ln282' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 453 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_284_30, i5 %tmp_132, i32 %A_5, i32 %B_3, i32 %s_5_9_loc"   --->   Operation 453 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 15> <Delay = 0.00>
ST_64 : Operation 454 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_284_30, i5 %tmp_132, i32 %A_5, i32 %B_3, i32 %s_5_9_loc"   --->   Operation 454 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 16> <Delay = 3.25>
ST_65 : Operation 455 [1/1] (0.00ns)   --->   "%s_5_9_loc_load = load i32 %s_5_9_loc"   --->   Operation 455 'load' 's_5_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln290 = or i5 %tmp_132, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:290]   --->   Operation 456 'or' 'or_ln290' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %or_ln290" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:290]   --->   Operation 457 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 458 [1/1] (0.00ns)   --->   "%C_3_addr_5 = getelementptr i32 %C_3, i64 0, i64 %zext_ln290" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:290]   --->   Operation 458 'getelementptr' 'C_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 459 [1/1] (3.25ns)   --->   "%store_ln290 = store i32 %s_5_9_loc_load, i5 %C_3_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:290]   --->   Operation 459 'store' 'store_ln290' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 460 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_292_31, i5 %tmp_132, i32 %A_6, i32 %B_3, i32 %s_6_9_loc"   --->   Operation 460 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 17> <Delay = 0.00>
ST_66 : Operation 461 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_292_31, i5 %tmp_132, i32 %A_6, i32 %B_3, i32 %s_6_9_loc"   --->   Operation 461 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 18> <Delay = 3.25>
ST_67 : Operation 462 [1/1] (0.00ns)   --->   "%s_6_9_loc_load = load i32 %s_6_9_loc"   --->   Operation 462 'load' 's_6_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln298 = or i5 %tmp_132, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:298]   --->   Operation 463 'or' 'or_ln298' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i5 %or_ln298" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:298]   --->   Operation 464 'zext' 'zext_ln298' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 465 [1/1] (0.00ns)   --->   "%C_3_addr_6 = getelementptr i32 %C_3, i64 0, i64 %zext_ln298" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:298]   --->   Operation 465 'getelementptr' 'C_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln298 = store i32 %s_6_9_loc_load, i5 %C_3_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:298]   --->   Operation 466 'store' 'store_ln298' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 467 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_300_32, i5 %tmp_132, i32 %A_7, i32 %B_3, i32 %s_7_9_loc"   --->   Operation 467 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 19> <Delay = 0.00>
ST_68 : Operation 468 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_300_32, i5 %tmp_132, i32 %A_7, i32 %B_3, i32 %s_7_9_loc"   --->   Operation 468 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 20> <Delay = 3.25>
ST_69 : Operation 469 [1/1] (0.00ns)   --->   "%speclooptripcount_ln242 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 469 'speclooptripcount' 'speclooptripcount_ln242' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 470 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 470 'specloopname' 'specloopname_ln242' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 471 [1/1] (0.00ns)   --->   "%s_7_9_loc_load = load i32 %s_7_9_loc"   --->   Operation 471 'load' 's_7_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 472 [1/1] (0.00ns)   --->   "%or_ln306 = or i5 %tmp_132, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:306]   --->   Operation 472 'or' 'or_ln306' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i5 %or_ln306" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:306]   --->   Operation 473 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 474 [1/1] (0.00ns)   --->   "%C_3_addr_7 = getelementptr i32 %C_3, i64 0, i64 %zext_ln306" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:306]   --->   Operation 474 'getelementptr' 'C_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 475 [1/1] (3.25ns)   --->   "%store_ln306 = store i32 %s_7_9_loc_load, i5 %C_3_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:306]   --->   Operation 475 'store' 'store_ln306' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_69 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln242 = br void %VITIS_LOOP_244_25" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242]   --->   Operation 476 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 70 <SV = 5> <Delay = 3.24>
ST_70 : Operation 477 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i_4"   --->   Operation 477 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 478 [1/1] (1.56ns)   --->   "%icmp_ln310 = icmp_eq  i2 %i_12, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 478 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 479 [1/1] (1.56ns)   --->   "%add_ln310 = add i2 %i_12, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 479 'add' 'add_ln310' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %VITIS_LOOP_312_33.split, void %VITIS_LOOP_380_41.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 480 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 481 [1/1] (0.00ns)   --->   "%empty_85 = trunc i2 %i_12"   --->   Operation 481 'trunc' 'empty_85' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_70 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_85, i4 0"   --->   Operation 482 'bitconcatenate' 'tmp_133' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_70 : Operation 483 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_312_33, i5 %tmp_133, i32 %A_0, i32 %B_4, i32 %s_0_12_loc"   --->   Operation 483 'call' 'call_ln0' <Predicate = (!icmp_ln310)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 484 [1/1] (1.58ns)   --->   "%store_ln310 = store i2 %add_ln310, i2 %i_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 484 'store' 'store_ln310' <Predicate = (!icmp_ln310)> <Delay = 1.58>
ST_70 : Operation 485 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 485 'alloca' 'i_5' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_70 : Operation 486 [1/1] (1.58ns)   --->   "%store_ln378 = store i2 0, i2 %i_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 486 'store' 'store_ln378' <Predicate = (icmp_ln310)> <Delay = 1.58>
ST_70 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln378 = br void %VITIS_LOOP_380_41" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 487 'br' 'br_ln378' <Predicate = (icmp_ln310)> <Delay = 0.00>

State 71 <SV = 6> <Delay = 0.00>
ST_71 : Operation 488 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_312_33, i5 %tmp_133, i32 %A_0, i32 %B_4, i32 %s_0_12_loc"   --->   Operation 488 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 7> <Delay = 3.25>
ST_72 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i5 %tmp_133" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312]   --->   Operation 489 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 490 [1/1] (0.00ns)   --->   "%s_0_12_loc_load = load i32 %s_0_12_loc"   --->   Operation 490 'load' 's_0_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 491 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln312" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:318]   --->   Operation 491 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 %s_0_12_loc_load, i5 %C_4_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:318]   --->   Operation 492 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 493 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_320_34, i5 %tmp_133, i32 %A_1, i32 %B_4, i32 %s_1_12_loc"   --->   Operation 493 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 8> <Delay = 0.00>
ST_73 : Operation 494 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_320_34, i5 %tmp_133, i32 %A_1, i32 %B_4, i32 %s_1_12_loc"   --->   Operation 494 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 9> <Delay = 3.25>
ST_74 : Operation 495 [1/1] (0.00ns)   --->   "%s_1_12_loc_load = load i32 %s_1_12_loc"   --->   Operation 495 'load' 's_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln326 = or i5 %tmp_133, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:326]   --->   Operation 496 'or' 'or_ln326' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i5 %or_ln326" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:326]   --->   Operation 497 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 498 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr i32 %C_4, i64 0, i64 %zext_ln326" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:326]   --->   Operation 498 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln326 = store i32 %s_1_12_loc_load, i5 %C_4_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:326]   --->   Operation 499 'store' 'store_ln326' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 500 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_328_35, i5 %tmp_133, i32 %A_2, i32 %B_4, i32 %s_2_12_loc"   --->   Operation 500 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 10> <Delay = 0.00>
ST_75 : Operation 501 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_328_35, i5 %tmp_133, i32 %A_2, i32 %B_4, i32 %s_2_12_loc"   --->   Operation 501 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 11> <Delay = 3.25>
ST_76 : Operation 502 [1/1] (0.00ns)   --->   "%s_2_12_loc_load = load i32 %s_2_12_loc"   --->   Operation 502 'load' 's_2_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln334 = or i5 %tmp_133, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:334]   --->   Operation 503 'or' 'or_ln334' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i5 %or_ln334" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:334]   --->   Operation 504 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 505 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr i32 %C_4, i64 0, i64 %zext_ln334" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:334]   --->   Operation 505 'getelementptr' 'C_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln334 = store i32 %s_2_12_loc_load, i5 %C_4_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:334]   --->   Operation 506 'store' 'store_ln334' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_76 : Operation 507 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_336_36, i5 %tmp_133, i32 %A_3, i32 %B_4, i32 %s_3_12_loc"   --->   Operation 507 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 12> <Delay = 0.00>
ST_77 : Operation 508 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_336_36, i5 %tmp_133, i32 %A_3, i32 %B_4, i32 %s_3_12_loc"   --->   Operation 508 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 13> <Delay = 3.25>
ST_78 : Operation 509 [1/1] (0.00ns)   --->   "%s_3_12_loc_load = load i32 %s_3_12_loc"   --->   Operation 509 'load' 's_3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln342 = or i5 %tmp_133, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:342]   --->   Operation 510 'or' 'or_ln342' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i5 %or_ln342" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:342]   --->   Operation 511 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 512 [1/1] (0.00ns)   --->   "%C_4_addr_3 = getelementptr i32 %C_4, i64 0, i64 %zext_ln342" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:342]   --->   Operation 512 'getelementptr' 'C_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln342 = store i32 %s_3_12_loc_load, i5 %C_4_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:342]   --->   Operation 513 'store' 'store_ln342' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 514 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_344_37, i5 %tmp_133, i32 %A_4, i32 %B_4, i32 %s_4_12_loc"   --->   Operation 514 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 14> <Delay = 0.00>
ST_79 : Operation 515 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_344_37, i5 %tmp_133, i32 %A_4, i32 %B_4, i32 %s_4_12_loc"   --->   Operation 515 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 15> <Delay = 3.25>
ST_80 : Operation 516 [1/1] (0.00ns)   --->   "%s_4_12_loc_load = load i32 %s_4_12_loc"   --->   Operation 516 'load' 's_4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln350 = or i5 %tmp_133, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:350]   --->   Operation 517 'or' 'or_ln350' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i5 %or_ln350" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:350]   --->   Operation 518 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 519 [1/1] (0.00ns)   --->   "%C_4_addr_4 = getelementptr i32 %C_4, i64 0, i64 %zext_ln350" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:350]   --->   Operation 519 'getelementptr' 'C_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %s_4_12_loc_load, i5 %C_4_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:350]   --->   Operation 520 'store' 'store_ln350' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_80 : Operation 521 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_352_38, i5 %tmp_133, i32 %A_5, i32 %B_4, i32 %s_5_12_loc"   --->   Operation 521 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 16> <Delay = 0.00>
ST_81 : Operation 522 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_352_38, i5 %tmp_133, i32 %A_5, i32 %B_4, i32 %s_5_12_loc"   --->   Operation 522 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 17> <Delay = 3.25>
ST_82 : Operation 523 [1/1] (0.00ns)   --->   "%s_5_12_loc_load = load i32 %s_5_12_loc"   --->   Operation 523 'load' 's_5_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln358 = or i5 %tmp_133, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:358]   --->   Operation 524 'or' 'or_ln358' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i5 %or_ln358" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:358]   --->   Operation 525 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 526 [1/1] (0.00ns)   --->   "%C_4_addr_5 = getelementptr i32 %C_4, i64 0, i64 %zext_ln358" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:358]   --->   Operation 526 'getelementptr' 'C_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 527 [1/1] (3.25ns)   --->   "%store_ln358 = store i32 %s_5_12_loc_load, i5 %C_4_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:358]   --->   Operation 527 'store' 'store_ln358' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 528 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_360_39, i5 %tmp_133, i32 %A_6, i32 %B_4, i32 %s_6_12_loc"   --->   Operation 528 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 18> <Delay = 0.00>
ST_83 : Operation 529 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_360_39, i5 %tmp_133, i32 %A_6, i32 %B_4, i32 %s_6_12_loc"   --->   Operation 529 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 19> <Delay = 3.25>
ST_84 : Operation 530 [1/1] (0.00ns)   --->   "%s_6_12_loc_load = load i32 %s_6_12_loc"   --->   Operation 530 'load' 's_6_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln366 = or i5 %tmp_133, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:366]   --->   Operation 531 'or' 'or_ln366' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i5 %or_ln366" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:366]   --->   Operation 532 'zext' 'zext_ln366' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 533 [1/1] (0.00ns)   --->   "%C_4_addr_6 = getelementptr i32 %C_4, i64 0, i64 %zext_ln366" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:366]   --->   Operation 533 'getelementptr' 'C_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 534 [1/1] (3.25ns)   --->   "%store_ln366 = store i32 %s_6_12_loc_load, i5 %C_4_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:366]   --->   Operation 534 'store' 'store_ln366' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_84 : Operation 535 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_368_40, i5 %tmp_133, i32 %A_7, i32 %B_4, i32 %s_7_12_loc"   --->   Operation 535 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 20> <Delay = 0.00>
ST_85 : Operation 536 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_368_40, i5 %tmp_133, i32 %A_7, i32 %B_4, i32 %s_7_12_loc"   --->   Operation 536 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 21> <Delay = 3.25>
ST_86 : Operation 537 [1/1] (0.00ns)   --->   "%speclooptripcount_ln310 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 537 'speclooptripcount' 'speclooptripcount_ln310' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 538 'specloopname' 'specloopname_ln310' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 539 [1/1] (0.00ns)   --->   "%s_7_12_loc_load = load i32 %s_7_12_loc"   --->   Operation 539 'load' 's_7_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln374 = or i5 %tmp_133, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:374]   --->   Operation 540 'or' 'or_ln374' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i5 %or_ln374" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:374]   --->   Operation 541 'zext' 'zext_ln374' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 542 [1/1] (0.00ns)   --->   "%C_4_addr_7 = getelementptr i32 %C_4, i64 0, i64 %zext_ln374" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:374]   --->   Operation 542 'getelementptr' 'C_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 543 [1/1] (3.25ns)   --->   "%store_ln374 = store i32 %s_7_12_loc_load, i5 %C_4_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:374]   --->   Operation 543 'store' 'store_ln374' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln310 = br void %VITIS_LOOP_312_33" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310]   --->   Operation 544 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>

State 87 <SV = 6> <Delay = 3.24>
ST_87 : Operation 545 [1/1] (0.00ns)   --->   "%i_13 = load i2 %i_5"   --->   Operation 545 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 546 [1/1] (1.56ns)   --->   "%icmp_ln378 = icmp_eq  i2 %i_13, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 546 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (1.56ns)   --->   "%add_ln378 = add i2 %i_13, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 547 'add' 'add_ln378' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %VITIS_LOOP_380_41.split, void %VITIS_LOOP_448_49.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 548 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 549 [1/1] (0.00ns)   --->   "%empty_86 = trunc i2 %i_13"   --->   Operation 549 'trunc' 'empty_86' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_87 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_86, i4 0"   --->   Operation 550 'bitconcatenate' 'tmp_134' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_87 : Operation 551 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_380_41, i5 %tmp_134, i32 %A_0, i32 %B_5, i32 %s_0_15_loc"   --->   Operation 551 'call' 'call_ln0' <Predicate = (!icmp_ln378)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 552 [1/1] (1.58ns)   --->   "%store_ln378 = store i2 %add_ln378, i2 %i_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 552 'store' 'store_ln378' <Predicate = (!icmp_ln378)> <Delay = 1.58>
ST_87 : Operation 553 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 553 'alloca' 'i_6' <Predicate = (icmp_ln378)> <Delay = 0.00>
ST_87 : Operation 554 [1/1] (1.58ns)   --->   "%store_ln446 = store i2 0, i2 %i_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 554 'store' 'store_ln446' <Predicate = (icmp_ln378)> <Delay = 1.58>
ST_87 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln446 = br void %VITIS_LOOP_448_49" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 555 'br' 'br_ln446' <Predicate = (icmp_ln378)> <Delay = 0.00>

State 88 <SV = 7> <Delay = 0.00>
ST_88 : Operation 556 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_380_41, i5 %tmp_134, i32 %A_0, i32 %B_5, i32 %s_0_15_loc"   --->   Operation 556 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 8> <Delay = 3.25>
ST_89 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i5 %tmp_134" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380]   --->   Operation 557 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 558 [1/1] (0.00ns)   --->   "%s_0_15_loc_load = load i32 %s_0_15_loc"   --->   Operation 558 'load' 's_0_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 559 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln380" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:386]   --->   Operation 559 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln386 = store i32 %s_0_15_loc_load, i5 %C_5_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:386]   --->   Operation 560 'store' 'store_ln386' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_89 : Operation 561 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_388_42, i5 %tmp_134, i32 %A_1, i32 %B_5, i32 %s_1_15_loc"   --->   Operation 561 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 9> <Delay = 0.00>
ST_90 : Operation 562 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_388_42, i5 %tmp_134, i32 %A_1, i32 %B_5, i32 %s_1_15_loc"   --->   Operation 562 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 10> <Delay = 3.25>
ST_91 : Operation 563 [1/1] (0.00ns)   --->   "%s_1_15_loc_load = load i32 %s_1_15_loc"   --->   Operation 563 'load' 's_1_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln394 = or i5 %tmp_134, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:394]   --->   Operation 564 'or' 'or_ln394' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i5 %or_ln394" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:394]   --->   Operation 565 'zext' 'zext_ln394' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 566 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr i32 %C_5, i64 0, i64 %zext_ln394" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:394]   --->   Operation 566 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln394 = store i32 %s_1_15_loc_load, i5 %C_5_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:394]   --->   Operation 567 'store' 'store_ln394' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 568 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_396_43, i5 %tmp_134, i32 %A_2, i32 %B_5, i32 %s_2_15_loc"   --->   Operation 568 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 11> <Delay = 0.00>
ST_92 : Operation 569 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_396_43, i5 %tmp_134, i32 %A_2, i32 %B_5, i32 %s_2_15_loc"   --->   Operation 569 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 12> <Delay = 3.25>
ST_93 : Operation 570 [1/1] (0.00ns)   --->   "%s_2_15_loc_load = load i32 %s_2_15_loc"   --->   Operation 570 'load' 's_2_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln402 = or i5 %tmp_134, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:402]   --->   Operation 571 'or' 'or_ln402' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i5 %or_ln402" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:402]   --->   Operation 572 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 573 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr i32 %C_5, i64 0, i64 %zext_ln402" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:402]   --->   Operation 573 'getelementptr' 'C_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln402 = store i32 %s_2_15_loc_load, i5 %C_5_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:402]   --->   Operation 574 'store' 'store_ln402' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_93 : Operation 575 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_404_44, i5 %tmp_134, i32 %A_3, i32 %B_5, i32 %s_3_15_loc"   --->   Operation 575 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 13> <Delay = 0.00>
ST_94 : Operation 576 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_404_44, i5 %tmp_134, i32 %A_3, i32 %B_5, i32 %s_3_15_loc"   --->   Operation 576 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 14> <Delay = 3.25>
ST_95 : Operation 577 [1/1] (0.00ns)   --->   "%s_3_15_loc_load = load i32 %s_3_15_loc"   --->   Operation 577 'load' 's_3_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln410 = or i5 %tmp_134, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:410]   --->   Operation 578 'or' 'or_ln410' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i5 %or_ln410" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:410]   --->   Operation 579 'zext' 'zext_ln410' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 580 [1/1] (0.00ns)   --->   "%C_5_addr_3 = getelementptr i32 %C_5, i64 0, i64 %zext_ln410" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:410]   --->   Operation 580 'getelementptr' 'C_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln410 = store i32 %s_3_15_loc_load, i5 %C_5_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:410]   --->   Operation 581 'store' 'store_ln410' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 582 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_412_45, i5 %tmp_134, i32 %A_4, i32 %B_5, i32 %s_4_15_loc"   --->   Operation 582 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 15> <Delay = 0.00>
ST_96 : Operation 583 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_412_45, i5 %tmp_134, i32 %A_4, i32 %B_5, i32 %s_4_15_loc"   --->   Operation 583 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 16> <Delay = 3.25>
ST_97 : Operation 584 [1/1] (0.00ns)   --->   "%s_4_15_loc_load = load i32 %s_4_15_loc"   --->   Operation 584 'load' 's_4_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 585 [1/1] (0.00ns)   --->   "%or_ln418 = or i5 %tmp_134, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:418]   --->   Operation 585 'or' 'or_ln418' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i5 %or_ln418" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:418]   --->   Operation 586 'zext' 'zext_ln418' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 587 [1/1] (0.00ns)   --->   "%C_5_addr_4 = getelementptr i32 %C_5, i64 0, i64 %zext_ln418" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:418]   --->   Operation 587 'getelementptr' 'C_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln418 = store i32 %s_4_15_loc_load, i5 %C_5_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:418]   --->   Operation 588 'store' 'store_ln418' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_97 : Operation 589 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_420_46, i5 %tmp_134, i32 %A_5, i32 %B_5, i32 %s_5_15_loc"   --->   Operation 589 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 17> <Delay = 0.00>
ST_98 : Operation 590 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_420_46, i5 %tmp_134, i32 %A_5, i32 %B_5, i32 %s_5_15_loc"   --->   Operation 590 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 18> <Delay = 3.25>
ST_99 : Operation 591 [1/1] (0.00ns)   --->   "%s_5_15_loc_load = load i32 %s_5_15_loc"   --->   Operation 591 'load' 's_5_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 592 [1/1] (0.00ns)   --->   "%or_ln426 = or i5 %tmp_134, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:426]   --->   Operation 592 'or' 'or_ln426' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i5 %or_ln426" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:426]   --->   Operation 593 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 594 [1/1] (0.00ns)   --->   "%C_5_addr_5 = getelementptr i32 %C_5, i64 0, i64 %zext_ln426" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:426]   --->   Operation 594 'getelementptr' 'C_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %s_5_15_loc_load, i5 %C_5_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:426]   --->   Operation 595 'store' 'store_ln426' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 596 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_428_47, i5 %tmp_134, i32 %A_6, i32 %B_5, i32 %s_6_15_loc"   --->   Operation 596 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 19> <Delay = 0.00>
ST_100 : Operation 597 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_428_47, i5 %tmp_134, i32 %A_6, i32 %B_5, i32 %s_6_15_loc"   --->   Operation 597 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 20> <Delay = 3.25>
ST_101 : Operation 598 [1/1] (0.00ns)   --->   "%s_6_15_loc_load = load i32 %s_6_15_loc"   --->   Operation 598 'load' 's_6_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln434 = or i5 %tmp_134, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:434]   --->   Operation 599 'or' 'or_ln434' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i5 %or_ln434" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:434]   --->   Operation 600 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 601 [1/1] (0.00ns)   --->   "%C_5_addr_6 = getelementptr i32 %C_5, i64 0, i64 %zext_ln434" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:434]   --->   Operation 601 'getelementptr' 'C_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln434 = store i32 %s_6_15_loc_load, i5 %C_5_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:434]   --->   Operation 602 'store' 'store_ln434' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_101 : Operation 603 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_436_48, i5 %tmp_134, i32 %A_7, i32 %B_5, i32 %s_7_15_loc"   --->   Operation 603 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 21> <Delay = 0.00>
ST_102 : Operation 604 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_436_48, i5 %tmp_134, i32 %A_7, i32 %B_5, i32 %s_7_15_loc"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 22> <Delay = 3.25>
ST_103 : Operation 605 [1/1] (0.00ns)   --->   "%speclooptripcount_ln378 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 605 'speclooptripcount' 'speclooptripcount_ln378' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 606 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 606 'specloopname' 'specloopname_ln378' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 607 [1/1] (0.00ns)   --->   "%s_7_15_loc_load = load i32 %s_7_15_loc"   --->   Operation 607 'load' 's_7_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 608 [1/1] (0.00ns)   --->   "%or_ln442 = or i5 %tmp_134, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:442]   --->   Operation 608 'or' 'or_ln442' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln442 = zext i5 %or_ln442" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:442]   --->   Operation 609 'zext' 'zext_ln442' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 610 [1/1] (0.00ns)   --->   "%C_5_addr_7 = getelementptr i32 %C_5, i64 0, i64 %zext_ln442" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:442]   --->   Operation 610 'getelementptr' 'C_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln442 = store i32 %s_7_15_loc_load, i5 %C_5_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:442]   --->   Operation 611 'store' 'store_ln442' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln378 = br void %VITIS_LOOP_380_41" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378]   --->   Operation 612 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>

State 104 <SV = 7> <Delay = 3.24>
ST_104 : Operation 613 [1/1] (0.00ns)   --->   "%i_14 = load i2 %i_6"   --->   Operation 613 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 614 [1/1] (1.56ns)   --->   "%icmp_ln446 = icmp_eq  i2 %i_14, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 614 'icmp' 'icmp_ln446' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 615 [1/1] (1.56ns)   --->   "%add_ln446 = add i2 %i_14, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 615 'add' 'add_ln446' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln446 = br i1 %icmp_ln446, void %VITIS_LOOP_448_49.split, void %VITIS_LOOP_516_57.preheader" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 616 'br' 'br_ln446' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 617 [1/1] (0.00ns)   --->   "%empty_87 = trunc i2 %i_14"   --->   Operation 617 'trunc' 'empty_87' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_104 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_87, i4 0"   --->   Operation 618 'bitconcatenate' 'tmp_135' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_104 : Operation 619 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_448_49, i5 %tmp_135, i32 %A_0, i32 %B_6, i32 %s_0_18_loc"   --->   Operation 619 'call' 'call_ln0' <Predicate = (!icmp_ln446)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 620 [1/1] (1.58ns)   --->   "%store_ln446 = store i2 %add_ln446, i2 %i_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 620 'store' 'store_ln446' <Predicate = (!icmp_ln446)> <Delay = 1.58>
ST_104 : Operation 621 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 621 'alloca' 'i_7' <Predicate = (icmp_ln446)> <Delay = 0.00>
ST_104 : Operation 622 [1/1] (1.58ns)   --->   "%store_ln514 = store i2 0, i2 %i_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 622 'store' 'store_ln514' <Predicate = (icmp_ln446)> <Delay = 1.58>
ST_104 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln514 = br void %VITIS_LOOP_516_57" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 623 'br' 'br_ln514' <Predicate = (icmp_ln446)> <Delay = 0.00>

State 105 <SV = 8> <Delay = 0.00>
ST_105 : Operation 624 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_448_49, i5 %tmp_135, i32 %A_0, i32 %B_6, i32 %s_0_18_loc"   --->   Operation 624 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 9> <Delay = 3.25>
ST_106 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln448 = zext i5 %tmp_135" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448]   --->   Operation 625 'zext' 'zext_ln448' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 626 [1/1] (0.00ns)   --->   "%s_0_18_loc_load = load i32 %s_0_18_loc"   --->   Operation 626 'load' 's_0_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 627 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln448" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:454]   --->   Operation 627 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 628 [1/1] (3.25ns)   --->   "%store_ln454 = store i32 %s_0_18_loc_load, i5 %C_6_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:454]   --->   Operation 628 'store' 'store_ln454' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 629 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_456_50, i5 %tmp_135, i32 %A_1, i32 %B_6, i32 %s_1_18_loc"   --->   Operation 629 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 10> <Delay = 0.00>
ST_107 : Operation 630 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_456_50, i5 %tmp_135, i32 %A_1, i32 %B_6, i32 %s_1_18_loc"   --->   Operation 630 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 11> <Delay = 3.25>
ST_108 : Operation 631 [1/1] (0.00ns)   --->   "%s_1_18_loc_load = load i32 %s_1_18_loc"   --->   Operation 631 'load' 's_1_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 632 [1/1] (0.00ns)   --->   "%or_ln462 = or i5 %tmp_135, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:462]   --->   Operation 632 'or' 'or_ln462' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln462 = zext i5 %or_ln462" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:462]   --->   Operation 633 'zext' 'zext_ln462' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 634 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr i32 %C_6, i64 0, i64 %zext_ln462" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:462]   --->   Operation 634 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 635 [1/1] (3.25ns)   --->   "%store_ln462 = store i32 %s_1_18_loc_load, i5 %C_6_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:462]   --->   Operation 635 'store' 'store_ln462' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_108 : Operation 636 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_464_51, i5 %tmp_135, i32 %A_2, i32 %B_6, i32 %s_2_18_loc"   --->   Operation 636 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 12> <Delay = 0.00>
ST_109 : Operation 637 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_464_51, i5 %tmp_135, i32 %A_2, i32 %B_6, i32 %s_2_18_loc"   --->   Operation 637 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 13> <Delay = 3.25>
ST_110 : Operation 638 [1/1] (0.00ns)   --->   "%s_2_18_loc_load = load i32 %s_2_18_loc"   --->   Operation 638 'load' 's_2_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln470 = or i5 %tmp_135, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:470]   --->   Operation 639 'or' 'or_ln470' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i5 %or_ln470" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:470]   --->   Operation 640 'zext' 'zext_ln470' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 641 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr i32 %C_6, i64 0, i64 %zext_ln470" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:470]   --->   Operation 641 'getelementptr' 'C_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 642 [1/1] (3.25ns)   --->   "%store_ln470 = store i32 %s_2_18_loc_load, i5 %C_6_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:470]   --->   Operation 642 'store' 'store_ln470' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 643 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_472_52, i5 %tmp_135, i32 %A_3, i32 %B_6, i32 %s_3_18_loc"   --->   Operation 643 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 14> <Delay = 0.00>
ST_111 : Operation 644 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_472_52, i5 %tmp_135, i32 %A_3, i32 %B_6, i32 %s_3_18_loc"   --->   Operation 644 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 15> <Delay = 3.25>
ST_112 : Operation 645 [1/1] (0.00ns)   --->   "%s_3_18_loc_load = load i32 %s_3_18_loc"   --->   Operation 645 'load' 's_3_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 646 [1/1] (0.00ns)   --->   "%or_ln478 = or i5 %tmp_135, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:478]   --->   Operation 646 'or' 'or_ln478' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i5 %or_ln478" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:478]   --->   Operation 647 'zext' 'zext_ln478' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 648 [1/1] (0.00ns)   --->   "%C_6_addr_3 = getelementptr i32 %C_6, i64 0, i64 %zext_ln478" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:478]   --->   Operation 648 'getelementptr' 'C_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 649 [1/1] (3.25ns)   --->   "%store_ln478 = store i32 %s_3_18_loc_load, i5 %C_6_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:478]   --->   Operation 649 'store' 'store_ln478' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_112 : Operation 650 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_480_53, i5 %tmp_135, i32 %A_4, i32 %B_6, i32 %s_4_18_loc"   --->   Operation 650 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 16> <Delay = 0.00>
ST_113 : Operation 651 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_480_53, i5 %tmp_135, i32 %A_4, i32 %B_6, i32 %s_4_18_loc"   --->   Operation 651 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 17> <Delay = 3.25>
ST_114 : Operation 652 [1/1] (0.00ns)   --->   "%s_4_18_loc_load = load i32 %s_4_18_loc"   --->   Operation 652 'load' 's_4_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 653 [1/1] (0.00ns)   --->   "%or_ln486 = or i5 %tmp_135, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:486]   --->   Operation 653 'or' 'or_ln486' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i5 %or_ln486" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:486]   --->   Operation 654 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 655 [1/1] (0.00ns)   --->   "%C_6_addr_4 = getelementptr i32 %C_6, i64 0, i64 %zext_ln486" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:486]   --->   Operation 655 'getelementptr' 'C_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln486 = store i32 %s_4_18_loc_load, i5 %C_6_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:486]   --->   Operation 656 'store' 'store_ln486' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 657 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_488_54, i5 %tmp_135, i32 %A_5, i32 %B_6, i32 %s_5_18_loc"   --->   Operation 657 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 18> <Delay = 0.00>
ST_115 : Operation 658 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_488_54, i5 %tmp_135, i32 %A_5, i32 %B_6, i32 %s_5_18_loc"   --->   Operation 658 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 19> <Delay = 3.25>
ST_116 : Operation 659 [1/1] (0.00ns)   --->   "%s_5_18_loc_load = load i32 %s_5_18_loc"   --->   Operation 659 'load' 's_5_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 660 [1/1] (0.00ns)   --->   "%or_ln494 = or i5 %tmp_135, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:494]   --->   Operation 660 'or' 'or_ln494' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i5 %or_ln494" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:494]   --->   Operation 661 'zext' 'zext_ln494' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 662 [1/1] (0.00ns)   --->   "%C_6_addr_5 = getelementptr i32 %C_6, i64 0, i64 %zext_ln494" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:494]   --->   Operation 662 'getelementptr' 'C_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln494 = store i32 %s_5_18_loc_load, i5 %C_6_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:494]   --->   Operation 663 'store' 'store_ln494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_116 : Operation 664 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_496_55, i5 %tmp_135, i32 %A_6, i32 %B_6, i32 %s_6_18_loc"   --->   Operation 664 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 20> <Delay = 0.00>
ST_117 : Operation 665 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_496_55, i5 %tmp_135, i32 %A_6, i32 %B_6, i32 %s_6_18_loc"   --->   Operation 665 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 21> <Delay = 3.25>
ST_118 : Operation 666 [1/1] (0.00ns)   --->   "%s_6_18_loc_load = load i32 %s_6_18_loc"   --->   Operation 666 'load' 's_6_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 667 [1/1] (0.00ns)   --->   "%or_ln502 = or i5 %tmp_135, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:502]   --->   Operation 667 'or' 'or_ln502' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i5 %or_ln502" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:502]   --->   Operation 668 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 669 [1/1] (0.00ns)   --->   "%C_6_addr_6 = getelementptr i32 %C_6, i64 0, i64 %zext_ln502" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:502]   --->   Operation 669 'getelementptr' 'C_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 670 [1/1] (3.25ns)   --->   "%store_ln502 = store i32 %s_6_18_loc_load, i5 %C_6_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:502]   --->   Operation 670 'store' 'store_ln502' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 671 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_504_56, i5 %tmp_135, i32 %A_7, i32 %B_6, i32 %s_7_18_loc"   --->   Operation 671 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 22> <Delay = 0.00>
ST_119 : Operation 672 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_504_56, i5 %tmp_135, i32 %A_7, i32 %B_6, i32 %s_7_18_loc"   --->   Operation 672 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 23> <Delay = 3.25>
ST_120 : Operation 673 [1/1] (0.00ns)   --->   "%speclooptripcount_ln446 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 673 'speclooptripcount' 'speclooptripcount_ln446' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 674 [1/1] (0.00ns)   --->   "%specloopname_ln446 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 674 'specloopname' 'specloopname_ln446' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 675 [1/1] (0.00ns)   --->   "%s_7_18_loc_load = load i32 %s_7_18_loc"   --->   Operation 675 'load' 's_7_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 676 [1/1] (0.00ns)   --->   "%or_ln510 = or i5 %tmp_135, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:510]   --->   Operation 676 'or' 'or_ln510' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i5 %or_ln510" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:510]   --->   Operation 677 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 678 [1/1] (0.00ns)   --->   "%C_6_addr_7 = getelementptr i32 %C_6, i64 0, i64 %zext_ln510" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:510]   --->   Operation 678 'getelementptr' 'C_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 679 [1/1] (3.25ns)   --->   "%store_ln510 = store i32 %s_7_18_loc_load, i5 %C_6_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:510]   --->   Operation 679 'store' 'store_ln510' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_120 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln446 = br void %VITIS_LOOP_448_49" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446]   --->   Operation 680 'br' 'br_ln446' <Predicate = true> <Delay = 0.00>

State 121 <SV = 8> <Delay = 3.24>
ST_121 : Operation 681 [1/1] (0.00ns)   --->   "%i_15 = load i2 %i_7"   --->   Operation 681 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 682 [1/1] (1.56ns)   --->   "%icmp_ln514 = icmp_eq  i2 %i_15, i2 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 682 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 683 [1/1] (1.56ns)   --->   "%add_ln514 = add i2 %i_15, i2 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 683 'add' 'add_ln514' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %icmp_ln514, void %VITIS_LOOP_516_57.split, void %for.end1958" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 684 'br' 'br_ln514' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 685 [1/1] (0.00ns)   --->   "%empty_88 = trunc i2 %i_15"   --->   Operation 685 'trunc' 'empty_88' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_121 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_88, i4 0"   --->   Operation 686 'bitconcatenate' 'tmp_136' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_121 : Operation 687 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_516_57, i5 %tmp_136, i32 %A_0, i32 %B_7, i32 %s_0_21_loc"   --->   Operation 687 'call' 'call_ln0' <Predicate = (!icmp_ln514)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 688 [1/1] (1.58ns)   --->   "%store_ln514 = store i2 %add_ln514, i2 %i_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 688 'store' 'store_ln514' <Predicate = (!icmp_ln514)> <Delay = 1.58>
ST_121 : Operation 689 [1/1] (0.00ns)   --->   "%ret_ln580 = ret" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:580]   --->   Operation 689 'ret' 'ret_ln580' <Predicate = (icmp_ln514)> <Delay = 0.00>

State 122 <SV = 9> <Delay = 0.00>
ST_122 : Operation 690 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_516_57, i5 %tmp_136, i32 %A_0, i32 %B_7, i32 %s_0_21_loc"   --->   Operation 690 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 10> <Delay = 3.25>
ST_123 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i5 %tmp_136" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516]   --->   Operation 691 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 692 [1/1] (0.00ns)   --->   "%s_0_21_loc_load = load i32 %s_0_21_loc"   --->   Operation 692 'load' 's_0_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 693 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln516" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:522]   --->   Operation 693 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 694 [1/1] (3.25ns)   --->   "%store_ln522 = store i32 %s_0_21_loc_load, i5 %C_7_addr" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:522]   --->   Operation 694 'store' 'store_ln522' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_123 : Operation 695 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_524_58, i5 %tmp_136, i32 %A_1, i32 %B_7, i32 %s_1_21_loc"   --->   Operation 695 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 11> <Delay = 0.00>
ST_124 : Operation 696 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_524_58, i5 %tmp_136, i32 %A_1, i32 %B_7, i32 %s_1_21_loc"   --->   Operation 696 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 12> <Delay = 3.25>
ST_125 : Operation 697 [1/1] (0.00ns)   --->   "%s_1_21_loc_load = load i32 %s_1_21_loc"   --->   Operation 697 'load' 's_1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln530 = or i5 %tmp_136, i5 1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:530]   --->   Operation 698 'or' 'or_ln530' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i5 %or_ln530" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:530]   --->   Operation 699 'zext' 'zext_ln530' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 700 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr i32 %C_7, i64 0, i64 %zext_ln530" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:530]   --->   Operation 700 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 701 [1/1] (3.25ns)   --->   "%store_ln530 = store i32 %s_1_21_loc_load, i5 %C_7_addr_1" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:530]   --->   Operation 701 'store' 'store_ln530' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_125 : Operation 702 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_532_59, i5 %tmp_136, i32 %A_2, i32 %B_7, i32 %s_2_21_loc"   --->   Operation 702 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 13> <Delay = 0.00>
ST_126 : Operation 703 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_532_59, i5 %tmp_136, i32 %A_2, i32 %B_7, i32 %s_2_21_loc"   --->   Operation 703 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 14> <Delay = 3.25>
ST_127 : Operation 704 [1/1] (0.00ns)   --->   "%s_2_21_loc_load = load i32 %s_2_21_loc"   --->   Operation 704 'load' 's_2_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln538 = or i5 %tmp_136, i5 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:538]   --->   Operation 705 'or' 'or_ln538' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i5 %or_ln538" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:538]   --->   Operation 706 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 707 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr i32 %C_7, i64 0, i64 %zext_ln538" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:538]   --->   Operation 707 'getelementptr' 'C_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 708 [1/1] (3.25ns)   --->   "%store_ln538 = store i32 %s_2_21_loc_load, i5 %C_7_addr_2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:538]   --->   Operation 708 'store' 'store_ln538' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 709 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_540_60, i5 %tmp_136, i32 %A_3, i32 %B_7, i32 %s_3_21_loc"   --->   Operation 709 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 15> <Delay = 0.00>
ST_128 : Operation 710 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_540_60, i5 %tmp_136, i32 %A_3, i32 %B_7, i32 %s_3_21_loc"   --->   Operation 710 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 16> <Delay = 3.25>
ST_129 : Operation 711 [1/1] (0.00ns)   --->   "%s_3_21_loc_load = load i32 %s_3_21_loc"   --->   Operation 711 'load' 's_3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 712 [1/1] (0.00ns)   --->   "%or_ln546 = or i5 %tmp_136, i5 3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:546]   --->   Operation 712 'or' 'or_ln546' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i5 %or_ln546" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:546]   --->   Operation 713 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 714 [1/1] (0.00ns)   --->   "%C_7_addr_3 = getelementptr i32 %C_7, i64 0, i64 %zext_ln546" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:546]   --->   Operation 714 'getelementptr' 'C_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 715 [1/1] (3.25ns)   --->   "%store_ln546 = store i32 %s_3_21_loc_load, i5 %C_7_addr_3" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:546]   --->   Operation 715 'store' 'store_ln546' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_129 : Operation 716 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_548_61, i5 %tmp_136, i32 %A_4, i32 %B_7, i32 %s_4_21_loc"   --->   Operation 716 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 17> <Delay = 0.00>
ST_130 : Operation 717 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_548_61, i5 %tmp_136, i32 %A_4, i32 %B_7, i32 %s_4_21_loc"   --->   Operation 717 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 18> <Delay = 3.25>
ST_131 : Operation 718 [1/1] (0.00ns)   --->   "%s_4_21_loc_load = load i32 %s_4_21_loc"   --->   Operation 718 'load' 's_4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 719 [1/1] (0.00ns)   --->   "%or_ln554 = or i5 %tmp_136, i5 4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:554]   --->   Operation 719 'or' 'or_ln554' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln554 = zext i5 %or_ln554" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:554]   --->   Operation 720 'zext' 'zext_ln554' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 721 [1/1] (0.00ns)   --->   "%C_7_addr_4 = getelementptr i32 %C_7, i64 0, i64 %zext_ln554" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:554]   --->   Operation 721 'getelementptr' 'C_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln554 = store i32 %s_4_21_loc_load, i5 %C_7_addr_4" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:554]   --->   Operation 722 'store' 'store_ln554' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 723 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_556_62, i5 %tmp_136, i32 %A_5, i32 %B_7, i32 %s_5_21_loc"   --->   Operation 723 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 19> <Delay = 0.00>
ST_132 : Operation 724 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_556_62, i5 %tmp_136, i32 %A_5, i32 %B_7, i32 %s_5_21_loc"   --->   Operation 724 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 20> <Delay = 3.25>
ST_133 : Operation 725 [1/1] (0.00ns)   --->   "%s_5_21_loc_load = load i32 %s_5_21_loc"   --->   Operation 725 'load' 's_5_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 726 [1/1] (0.00ns)   --->   "%or_ln562 = or i5 %tmp_136, i5 5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:562]   --->   Operation 726 'or' 'or_ln562' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln562 = zext i5 %or_ln562" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:562]   --->   Operation 727 'zext' 'zext_ln562' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 728 [1/1] (0.00ns)   --->   "%C_7_addr_5 = getelementptr i32 %C_7, i64 0, i64 %zext_ln562" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:562]   --->   Operation 728 'getelementptr' 'C_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 729 [1/1] (3.25ns)   --->   "%store_ln562 = store i32 %s_5_21_loc_load, i5 %C_7_addr_5" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:562]   --->   Operation 729 'store' 'store_ln562' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_133 : Operation 730 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_564_63, i5 %tmp_136, i32 %A_6, i32 %B_7, i32 %s_6_21_loc"   --->   Operation 730 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 21> <Delay = 0.00>
ST_134 : Operation 731 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_564_63, i5 %tmp_136, i32 %A_6, i32 %B_7, i32 %s_6_21_loc"   --->   Operation 731 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 22> <Delay = 3.25>
ST_135 : Operation 732 [1/1] (0.00ns)   --->   "%s_6_21_loc_load = load i32 %s_6_21_loc"   --->   Operation 732 'load' 's_6_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 733 [1/1] (0.00ns)   --->   "%or_ln570 = or i5 %tmp_136, i5 6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:570]   --->   Operation 733 'or' 'or_ln570' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln570 = zext i5 %or_ln570" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:570]   --->   Operation 734 'zext' 'zext_ln570' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 735 [1/1] (0.00ns)   --->   "%C_7_addr_6 = getelementptr i32 %C_7, i64 0, i64 %zext_ln570" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:570]   --->   Operation 735 'getelementptr' 'C_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 736 [1/1] (3.25ns)   --->   "%store_ln570 = store i32 %s_6_21_loc_load, i5 %C_7_addr_6" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:570]   --->   Operation 736 'store' 'store_ln570' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 737 [2/2] (1.67ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_572_64, i5 %tmp_136, i32 %A_7, i32 %B_7, i32 %s_7_21_loc"   --->   Operation 737 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 23> <Delay = 0.00>
ST_136 : Operation 738 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmult_Pipeline_VITIS_LOOP_572_64, i5 %tmp_136, i32 %A_7, i32 %B_7, i32 %s_7_21_loc"   --->   Operation 738 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 24> <Delay = 3.25>
ST_137 : Operation 739 [1/1] (0.00ns)   --->   "%speclooptripcount_ln514 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 739 'speclooptripcount' 'speclooptripcount_ln514' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 740 [1/1] (0.00ns)   --->   "%specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 740 'specloopname' 'specloopname_ln514' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 741 [1/1] (0.00ns)   --->   "%s_7_21_loc_load = load i32 %s_7_21_loc"   --->   Operation 741 'load' 's_7_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln578 = or i5 %tmp_136, i5 7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:578]   --->   Operation 742 'or' 'or_ln578' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i5 %or_ln578" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:578]   --->   Operation 743 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 744 [1/1] (0.00ns)   --->   "%C_7_addr_7 = getelementptr i32 %C_7, i64 0, i64 %zext_ln578" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:578]   --->   Operation 744 'getelementptr' 'C_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 745 [1/1] (3.25ns)   --->   "%store_ln578 = store i32 %s_7_21_loc_load, i5 %C_7_addr_7" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:578]   --->   Operation 745 'store' 'store_ln578' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_137 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln514 = br void %VITIS_LOOP_516_57" [benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514]   --->   Operation 746 'br' 'br_ln514' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38) [25]  (0.000 ns)
	'store' operation 0 bit ('store_ln38', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38) of constant 0 on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38 [90]  (1.588 ns)

 <State 2>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38 [93]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38) [94]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_40_1' [103]  (1.679 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_0_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:46) [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:46) of variable 's_0_loc_load' on array 'C_0' [106]  (3.254 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_loc_load') on local variable 's_1_loc' [108]  (0.000 ns)
	'store' operation 0 bit ('store_ln54', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:54) of variable 's_1_loc_load' on array 'C_0' [112]  (3.254 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_loc_load') on local variable 's_2_loc' [114]  (0.000 ns)
	'store' operation 0 bit ('store_ln62', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:62) of variable 's_2_loc_load' on array 'C_0' [118]  (3.254 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_loc_load') on local variable 's_3_loc' [120]  (0.000 ns)
	'store' operation 0 bit ('store_ln70', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:70) of variable 's_3_loc_load' on array 'C_0' [124]  (3.254 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_loc_load') on local variable 's_4_loc' [126]  (0.000 ns)
	'store' operation 0 bit ('store_ln78', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:78) of variable 's_4_loc_load' on array 'C_0' [130]  (3.254 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_loc_load') on local variable 's_5_loc' [132]  (0.000 ns)
	'store' operation 0 bit ('store_ln86', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:86) of variable 's_5_loc_load' on array 'C_0' [136]  (3.254 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_loc_load') on local variable 's_6_loc' [138]  (0.000 ns)
	'store' operation 0 bit ('store_ln94', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:94) of variable 's_6_loc_load' on array 'C_0' [142]  (3.254 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_loc_load') on local variable 's_7_loc' [144]  (0.000 ns)
	'store' operation 0 bit ('store_ln102', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:102) of variable 's_7_loc_load' on array 'C_0' [148]  (3.254 ns)

 <State 19>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106 [156]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln106', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106) [157]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_108_9' [166]  (1.679 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_1_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:114) [168]  (0.000 ns)
	'store' operation 0 bit ('store_ln114', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:114) of variable 's_0_3_loc_load' on array 'C_1' [169]  (3.254 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_3_loc_load') on local variable 's_1_3_loc' [171]  (0.000 ns)
	'store' operation 0 bit ('store_ln122', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:122) of variable 's_1_3_loc_load' on array 'C_1' [175]  (3.254 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_3_loc_load') on local variable 's_2_3_loc' [177]  (0.000 ns)
	'store' operation 0 bit ('store_ln130', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:130) of variable 's_2_3_loc_load' on array 'C_1' [181]  (3.254 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_3_loc_load') on local variable 's_3_3_loc' [183]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:138) of variable 's_3_3_loc_load' on array 'C_1' [187]  (3.254 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_3_loc_load') on local variable 's_4_3_loc' [189]  (0.000 ns)
	'store' operation 0 bit ('store_ln146', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:146) of variable 's_4_3_loc_load' on array 'C_1' [193]  (3.254 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_3_loc_load') on local variable 's_5_3_loc' [195]  (0.000 ns)
	'store' operation 0 bit ('store_ln154', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:154) of variable 's_5_3_loc_load' on array 'C_1' [199]  (3.254 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_3_loc_load') on local variable 's_6_3_loc' [201]  (0.000 ns)
	'store' operation 0 bit ('store_ln162', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:162) of variable 's_6_3_loc_load' on array 'C_1' [205]  (3.254 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_3_loc_load') on local variable 's_7_3_loc' [207]  (0.000 ns)
	'store' operation 0 bit ('store_ln170', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:170) of variable 's_7_3_loc_load' on array 'C_1' [211]  (3.254 ns)

 <State 36>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174 [219]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174) [220]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_176_17' [229]  (1.679 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_2_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:182) [231]  (0.000 ns)
	'store' operation 0 bit ('store_ln182', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:182) of variable 's_0_6_loc_load' on array 'C_2' [232]  (3.254 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_6_loc_load') on local variable 's_1_6_loc' [234]  (0.000 ns)
	'store' operation 0 bit ('store_ln190', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:190) of variable 's_1_6_loc_load' on array 'C_2' [238]  (3.254 ns)

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_6_loc_load') on local variable 's_2_6_loc' [240]  (0.000 ns)
	'store' operation 0 bit ('store_ln198', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:198) of variable 's_2_6_loc_load' on array 'C_2' [244]  (3.254 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_6_loc_load') on local variable 's_3_6_loc' [246]  (0.000 ns)
	'store' operation 0 bit ('store_ln206', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:206) of variable 's_3_6_loc_load' on array 'C_2' [250]  (3.254 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_6_loc_load') on local variable 's_4_6_loc' [252]  (0.000 ns)
	'store' operation 0 bit ('store_ln214', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:214) of variable 's_4_6_loc_load' on array 'C_2' [256]  (3.254 ns)

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_6_loc_load') on local variable 's_5_6_loc' [258]  (0.000 ns)
	'store' operation 0 bit ('store_ln222', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:222) of variable 's_5_6_loc_load' on array 'C_2' [262]  (3.254 ns)

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_6_loc_load') on local variable 's_6_6_loc' [264]  (0.000 ns)
	'store' operation 0 bit ('store_ln230', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:230) of variable 's_6_6_loc_load' on array 'C_2' [268]  (3.254 ns)

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_6_loc_load') on local variable 's_7_6_loc' [270]  (0.000 ns)
	'store' operation 0 bit ('store_ln238', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:238) of variable 's_7_6_loc_load' on array 'C_2' [274]  (3.254 ns)

 <State 53>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242 [282]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln242', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242) [283]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_244_25' [292]  (1.679 ns)

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_3_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:250) [294]  (0.000 ns)
	'store' operation 0 bit ('store_ln250', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:250) of variable 's_0_9_loc_load' on array 'C_3' [295]  (3.254 ns)

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_9_loc_load') on local variable 's_1_9_loc' [297]  (0.000 ns)
	'store' operation 0 bit ('store_ln258', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:258) of variable 's_1_9_loc_load' on array 'C_3' [301]  (3.254 ns)

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_9_loc_load') on local variable 's_2_9_loc' [303]  (0.000 ns)
	'store' operation 0 bit ('store_ln266', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:266) of variable 's_2_9_loc_load' on array 'C_3' [307]  (3.254 ns)

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_9_loc_load') on local variable 's_3_9_loc' [309]  (0.000 ns)
	'store' operation 0 bit ('store_ln274', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:274) of variable 's_3_9_loc_load' on array 'C_3' [313]  (3.254 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_9_loc_load') on local variable 's_4_9_loc' [315]  (0.000 ns)
	'store' operation 0 bit ('store_ln282', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:282) of variable 's_4_9_loc_load' on array 'C_3' [319]  (3.254 ns)

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_9_loc_load') on local variable 's_5_9_loc' [321]  (0.000 ns)
	'store' operation 0 bit ('store_ln290', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:290) of variable 's_5_9_loc_load' on array 'C_3' [325]  (3.254 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_9_loc_load') on local variable 's_6_9_loc' [327]  (0.000 ns)
	'store' operation 0 bit ('store_ln298', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:298) of variable 's_6_9_loc_load' on array 'C_3' [331]  (3.254 ns)

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_9_loc_load') on local variable 's_7_9_loc' [333]  (0.000 ns)
	'store' operation 0 bit ('store_ln306', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:306) of variable 's_7_9_loc_load' on array 'C_3' [337]  (3.254 ns)

 <State 70>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310 [345]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln310', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310) [346]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_312_33' [355]  (1.679 ns)

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_4_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:318) [357]  (0.000 ns)
	'store' operation 0 bit ('store_ln318', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:318) of variable 's_0_12_loc_load' on array 'C_4' [358]  (3.254 ns)

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_12_loc_load') on local variable 's_1_12_loc' [360]  (0.000 ns)
	'store' operation 0 bit ('store_ln326', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:326) of variable 's_1_12_loc_load' on array 'C_4' [364]  (3.254 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_12_loc_load') on local variable 's_2_12_loc' [366]  (0.000 ns)
	'store' operation 0 bit ('store_ln334', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:334) of variable 's_2_12_loc_load' on array 'C_4' [370]  (3.254 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_12_loc_load') on local variable 's_3_12_loc' [372]  (0.000 ns)
	'store' operation 0 bit ('store_ln342', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:342) of variable 's_3_12_loc_load' on array 'C_4' [376]  (3.254 ns)

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_12_loc_load') on local variable 's_4_12_loc' [378]  (0.000 ns)
	'store' operation 0 bit ('store_ln350', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:350) of variable 's_4_12_loc_load' on array 'C_4' [382]  (3.254 ns)

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_12_loc_load') on local variable 's_5_12_loc' [384]  (0.000 ns)
	'store' operation 0 bit ('store_ln358', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:358) of variable 's_5_12_loc_load' on array 'C_4' [388]  (3.254 ns)

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_12_loc_load') on local variable 's_6_12_loc' [390]  (0.000 ns)
	'store' operation 0 bit ('store_ln366', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:366) of variable 's_6_12_loc_load' on array 'C_4' [394]  (3.254 ns)

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_12_loc_load') on local variable 's_7_12_loc' [396]  (0.000 ns)
	'store' operation 0 bit ('store_ln374', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:374) of variable 's_7_12_loc_load' on array 'C_4' [400]  (3.254 ns)

 <State 87>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378 [408]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln378', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378) [409]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_380_41' [418]  (1.679 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_5_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:386) [420]  (0.000 ns)
	'store' operation 0 bit ('store_ln386', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:386) of variable 's_0_15_loc_load' on array 'C_5' [421]  (3.254 ns)

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_15_loc_load') on local variable 's_1_15_loc' [423]  (0.000 ns)
	'store' operation 0 bit ('store_ln394', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:394) of variable 's_1_15_loc_load' on array 'C_5' [427]  (3.254 ns)

 <State 92>: 0.000ns
The critical path consists of the following:

 <State 93>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_15_loc_load') on local variable 's_2_15_loc' [429]  (0.000 ns)
	'store' operation 0 bit ('store_ln402', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:402) of variable 's_2_15_loc_load' on array 'C_5' [433]  (3.254 ns)

 <State 94>: 0.000ns
The critical path consists of the following:

 <State 95>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_15_loc_load') on local variable 's_3_15_loc' [435]  (0.000 ns)
	'store' operation 0 bit ('store_ln410', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:410) of variable 's_3_15_loc_load' on array 'C_5' [439]  (3.254 ns)

 <State 96>: 0.000ns
The critical path consists of the following:

 <State 97>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_15_loc_load') on local variable 's_4_15_loc' [441]  (0.000 ns)
	'store' operation 0 bit ('store_ln418', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:418) of variable 's_4_15_loc_load' on array 'C_5' [445]  (3.254 ns)

 <State 98>: 0.000ns
The critical path consists of the following:

 <State 99>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_15_loc_load') on local variable 's_5_15_loc' [447]  (0.000 ns)
	'store' operation 0 bit ('store_ln426', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:426) of variable 's_5_15_loc_load' on array 'C_5' [451]  (3.254 ns)

 <State 100>: 0.000ns
The critical path consists of the following:

 <State 101>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_15_loc_load') on local variable 's_6_15_loc' [453]  (0.000 ns)
	'store' operation 0 bit ('store_ln434', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:434) of variable 's_6_15_loc_load' on array 'C_5' [457]  (3.254 ns)

 <State 102>: 0.000ns
The critical path consists of the following:

 <State 103>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_15_loc_load') on local variable 's_7_15_loc' [459]  (0.000 ns)
	'store' operation 0 bit ('store_ln442', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:442) of variable 's_7_15_loc_load' on array 'C_5' [463]  (3.254 ns)

 <State 104>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446 [471]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln446', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446) [472]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_448_49' [481]  (1.679 ns)

 <State 105>: 0.000ns
The critical path consists of the following:

 <State 106>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_6_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:454) [483]  (0.000 ns)
	'store' operation 0 bit ('store_ln454', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:454) of variable 's_0_18_loc_load' on array 'C_6' [484]  (3.254 ns)

 <State 107>: 0.000ns
The critical path consists of the following:

 <State 108>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_18_loc_load') on local variable 's_1_18_loc' [486]  (0.000 ns)
	'store' operation 0 bit ('store_ln462', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:462) of variable 's_1_18_loc_load' on array 'C_6' [490]  (3.254 ns)

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_18_loc_load') on local variable 's_2_18_loc' [492]  (0.000 ns)
	'store' operation 0 bit ('store_ln470', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:470) of variable 's_2_18_loc_load' on array 'C_6' [496]  (3.254 ns)

 <State 111>: 0.000ns
The critical path consists of the following:

 <State 112>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_18_loc_load') on local variable 's_3_18_loc' [498]  (0.000 ns)
	'store' operation 0 bit ('store_ln478', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:478) of variable 's_3_18_loc_load' on array 'C_6' [502]  (3.254 ns)

 <State 113>: 0.000ns
The critical path consists of the following:

 <State 114>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_18_loc_load') on local variable 's_4_18_loc' [504]  (0.000 ns)
	'store' operation 0 bit ('store_ln486', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:486) of variable 's_4_18_loc_load' on array 'C_6' [508]  (3.254 ns)

 <State 115>: 0.000ns
The critical path consists of the following:

 <State 116>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_18_loc_load') on local variable 's_5_18_loc' [510]  (0.000 ns)
	'store' operation 0 bit ('store_ln494', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:494) of variable 's_5_18_loc_load' on array 'C_6' [514]  (3.254 ns)

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_18_loc_load') on local variable 's_6_18_loc' [516]  (0.000 ns)
	'store' operation 0 bit ('store_ln502', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:502) of variable 's_6_18_loc_load' on array 'C_6' [520]  (3.254 ns)

 <State 119>: 0.000ns
The critical path consists of the following:

 <State 120>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_18_loc_load') on local variable 's_7_18_loc' [522]  (0.000 ns)
	'store' operation 0 bit ('store_ln510', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:510) of variable 's_7_18_loc_load' on array 'C_6' [526]  (3.254 ns)

 <State 121>: 3.244ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514 [534]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln514', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514) [535]  (1.565 ns)
	'call' operation 0 bit ('call_ln0') to 'matrixmult_Pipeline_VITIS_LOOP_516_57' [544]  (1.679 ns)

 <State 122>: 0.000ns
The critical path consists of the following:

 <State 123>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('C_7_addr', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:522) [546]  (0.000 ns)
	'store' operation 0 bit ('store_ln522', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:522) of variable 's_0_21_loc_load' on array 'C_7' [547]  (3.254 ns)

 <State 124>: 0.000ns
The critical path consists of the following:

 <State 125>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_1_21_loc_load') on local variable 's_1_21_loc' [549]  (0.000 ns)
	'store' operation 0 bit ('store_ln530', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:530) of variable 's_1_21_loc_load' on array 'C_7' [553]  (3.254 ns)

 <State 126>: 0.000ns
The critical path consists of the following:

 <State 127>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_21_loc_load') on local variable 's_2_21_loc' [555]  (0.000 ns)
	'store' operation 0 bit ('store_ln538', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:538) of variable 's_2_21_loc_load' on array 'C_7' [559]  (3.254 ns)

 <State 128>: 0.000ns
The critical path consists of the following:

 <State 129>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_3_21_loc_load') on local variable 's_3_21_loc' [561]  (0.000 ns)
	'store' operation 0 bit ('store_ln546', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:546) of variable 's_3_21_loc_load' on array 'C_7' [565]  (3.254 ns)

 <State 130>: 0.000ns
The critical path consists of the following:

 <State 131>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_4_21_loc_load') on local variable 's_4_21_loc' [567]  (0.000 ns)
	'store' operation 0 bit ('store_ln554', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:554) of variable 's_4_21_loc_load' on array 'C_7' [571]  (3.254 ns)

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_5_21_loc_load') on local variable 's_5_21_loc' [573]  (0.000 ns)
	'store' operation 0 bit ('store_ln562', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:562) of variable 's_5_21_loc_load' on array 'C_7' [577]  (3.254 ns)

 <State 134>: 0.000ns
The critical path consists of the following:

 <State 135>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_21_loc_load') on local variable 's_6_21_loc' [579]  (0.000 ns)
	'store' operation 0 bit ('store_ln570', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:570) of variable 's_6_21_loc_load' on array 'C_7' [583]  (3.254 ns)

 <State 136>: 0.000ns
The critical path consists of the following:

 <State 137>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('s_7_21_loc_load') on local variable 's_7_21_loc' [585]  (0.000 ns)
	'store' operation 0 bit ('store_ln578', benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:578) of variable 's_7_21_loc_load' on array 'C_7' [589]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
