INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Simulation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Sim
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:7]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:13]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:17]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:18]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:19]
ERROR: [VRFC 10-91] g is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-283] actual of formal out port g cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-91] a is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-283] actual of formal out port a cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-91] r is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-283] actual of formal out port r cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:27]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:28]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:29]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:31]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:33]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:34]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Sim
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:7]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:13]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:17]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:18]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:19]
ERROR: [VRFC 10-91] g is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-283] actual of formal out port g cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-91] a is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-283] actual of formal out port a cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-91] r is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-283] actual of formal out port r cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:27]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:28]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:29]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:31]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:33]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:34]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Sim
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:7]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:13]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:17]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:18]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:19]
ERROR: [VRFC 10-91] g is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-283] actual of formal out port g cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:20]
ERROR: [VRFC 10-91] a is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-283] actual of formal out port a cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:21]
ERROR: [VRFC 10-91] r is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-283] actual of formal out port r cannot be an expression [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:22]
ERROR: [VRFC 10-91] g0 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:27]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:28]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:29]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:31]
ERROR: [VRFC 10-91] g1 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:33]
ERROR: [VRFC 10-91] g2 is not declared [/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd:34]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Sim
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sources_1/new/Circuit2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sahithyan/learning/vivado/lab2/lab2.srcs/sim_1/new/Circuit2Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Circuit2Sim
