sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
0.778177
instruction cache misses l1

  l1 cache instruction misses                                 4215000

