
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035646                       # Number of seconds simulated
sim_ticks                                 35645990664                       # Number of ticks simulated
final_tick                               562612353849                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77343                       # Simulator instruction rate (inst/s)
host_op_rate                                    97488                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2506336                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890352                       # Number of bytes of host memory used
host_seconds                                 14222.35                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1272704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1274496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       663552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            663552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         9943                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9957                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5184                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5184                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        50272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     35703987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35754259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        50272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18615053                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18615053                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18615053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        50272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     35703987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54369312                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 85481993                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31075743                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25255448                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2120527                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13155789                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12130398                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3280945                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89952                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     31198079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              172375502                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31075743                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15411343                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37909716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11383965                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6176372                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15279153                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        911139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     84500511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.520086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.307412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46590795     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3331997      3.94%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2688477      3.18%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6545560      7.75%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1767732      2.09%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2280823      2.70%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1653290      1.96%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           926580      1.10%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18715257     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     84500511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363536                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.016512                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32635752                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5984962                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          36461434                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        244137                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9174224                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5309251                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         42459                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      206093911                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         84142                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9174224                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35021666                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1295944                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1174117                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34263438                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3571120                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      198837191                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         27528                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1479789                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1111875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          473                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    278389321                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     928291994                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    928291994                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107693772                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        40715                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22892                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           9794380                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18529849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9447657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       146945                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3014301                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          188027618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         149380250                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       289018                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64926756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    198361345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6078                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     84500511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.888083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29172589     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18251355     21.60%     56.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11915291     14.10%     70.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8846907     10.47%     80.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7632177      9.03%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3944783      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3379196      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       635911      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       722302      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84500511                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          874646     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178135     14.48%     85.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        177658     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124456900     83.32%     83.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2126114      1.42%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14831284      9.93%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7949418      5.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      149380250                       # Type of FU issued
system.switch_cpus.iq.rate                   1.747505                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1230445                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    384780472                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    252994148                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    145572481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      150610695                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       558155                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7295881                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          630                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2421881                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9174224                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          537495                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         80660                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    188066764                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       413251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18529849                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9447657                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22612                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          72552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          630                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1269623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1190256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2459879                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     147001042                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13916355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2379206                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21654705                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20738544                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7738350                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.719673                       # Inst execution rate
system.switch_cpus.iew.wb_sent              145669755                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             145572481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94859740                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         267818676                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.702961                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354194                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     65258136                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2125094                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75326287                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.630366                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.140977                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29085326     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20964930     27.83%     66.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8536655     11.33%     77.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4795068      6.37%     84.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3917111      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1590578      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1889555      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       949185      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3597879      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75326287                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3597879                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            259795979                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           385315326                       # The number of ROB writes
system.switch_cpus.timesIdled                   39241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  981482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.854820                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854820                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.169837                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169837                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        661315289                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       201198957                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       190173972                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                           9957                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           987377                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75493                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.079054                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         36850.070102                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.819058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5123.602558                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           23437.508281                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.562287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.078180                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001694                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.357628                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        62656                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   62656                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26376                       # number of Writeback hits
system.l2.Writeback_hits::total                 26376                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         62656                       # number of demand (read+write) hits
system.l2.demand_hits::total                    62656                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        62656                       # number of overall hits
system.l2.overall_hits::total                   62656                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9943                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9957                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9943                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9957                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9943                       # number of overall misses
system.l2.overall_misses::total                  9957                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       771493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    587637642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       588409135                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       771493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    587637642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        588409135                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       771493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    587637642                       # number of overall miss cycles
system.l2.overall_miss_latency::total       588409135                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72613                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26376                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72613                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72613                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.136958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137124                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.136958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137124                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.136958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137124                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 55106.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 59100.637836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59095.022095                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 55106.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59100.637836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59095.022095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 55106.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59100.637836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59095.022095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5184                       # number of writebacks
system.l2.writebacks::total                      5184                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9957                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9957                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       688631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    528295182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    528983813                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       688631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    528295182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    528983813                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       688631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    528295182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    528983813                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.136958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137124                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.136958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.136958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137124                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49187.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53132.372725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53126.826655                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 49187.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 53132.372725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53126.826655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 49187.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 53132.372725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53126.826655                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.995820                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015286754                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042830.490946                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.995820                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022429                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796468                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15279137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15279137                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15279137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15279137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15279137                       # number of overall hits
system.cpu.icache.overall_hits::total        15279137                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       923394                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       923394                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       923394                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       923394                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       923394                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       923394                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15279153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15279153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15279153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15279153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15279153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15279153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57712.125000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57712.125000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57712.125000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57712.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57712.125000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57712.125000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       804833                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       804833                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       804833                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       804833                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       804833                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       804833                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57488.071429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57488.071429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57488.071429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57488.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57488.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57488.071429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72599                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                180565689                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  72855                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2478.425489                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.510579                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.489421                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900432                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099568                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10573760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10573760                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        22206                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        22206                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17566465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17566465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17566465                       # number of overall hits
system.cpu.dcache.overall_hits::total        17566465                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       155127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        155127                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       155127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       155127                       # number of overall misses
system.cpu.dcache.overall_misses::total        155127                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4393591140                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4393591140                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4393591140                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4393591140                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4393591140                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4393591140                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10728887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10728887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        22206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        22206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17721592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17721592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17721592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17721592                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014459                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008754                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28322.543078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28322.543078                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28322.543078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28322.543078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28322.543078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28322.543078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26376                       # number of writebacks
system.cpu.dcache.writebacks::total             26376                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        82528                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82528                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82528                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72599                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72599                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1090349428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1090349428                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1090349428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1090349428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1090349428                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1090349428                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15018.794033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15018.794033                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15018.794033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15018.794033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15018.794033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15018.794033                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
