"use strict";(self.webpackChunkdocusaurus=self.webpackChunkdocusaurus||[]).push([[7830],{3351:(e,i,t)=>{t.r(i),t.d(i,{assets:()=>a,contentTitle:()=>o,default:()=>u,frontMatter:()=>r,metadata:()=>c,toc:()=>d});var n=t(5893),s=t(1151);const r={},o="About RISC-V",c={id:"reference-docs/about-risc-v",title:"About RISC-V",description:"RISC-V is a minimal, modular Von Neumann architecture.",source:"@site/docs/reference-docs/about-risc-v.md",sourceDirName:"reference-docs",slug:"/reference-docs/about-risc-v",permalink:"/website-preview/risc0/risc0/pr/1442/reference-docs/about-risc-v",draft:!1,unlisted:!1,tags:[],version:"current",frontMatter:{},sidebar:"docs",previous:{title:"About Number Theoretic Transforms",permalink:"/website-preview/risc0/risc0/pr/1442/reference-docs/about-ntts-and-fourier"},next:{title:"About Reed Solomon Codes",permalink:"/website-preview/risc0/risc0/pr/1442/reference-docs/about-rs-codes"}},a={},d=[{value:"Relevance in RISC Zero",id:"relevance-in-risc-zero",level:2},{value:"Documentation",id:"documentation",level:2},{value:"Suggested Reading and Videos",id:"suggested-reading-and-videos",level:2}];function l(e){const i={a:"a",h1:"h1",h2:"h2",li:"li",p:"p",ul:"ul",...(0,s.a)(),...e.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(i.h1,{id:"about-risc-v",children:"About RISC-V"}),"\n",(0,n.jsxs)(i.p,{children:[(0,n.jsx)(i.a,{href:"https://en.wikipedia.org/wiki/RISC-V",children:"RISC-V"})," is a minimal, modular ",(0,n.jsx)(i.a,{href:"https://en.wikipedia.org/wiki/Von_Neumann_architecture",children:"Von Neumann architecture"}),"."]}),"\n",(0,n.jsx)(i.h2,{id:"relevance-in-risc-zero",children:"Relevance in RISC Zero"}),"\n",(0,n.jsxs)(i.p,{children:["The simplicity of RISC-V as well as the maturity of the RISC-V ecosystem makes it ideal for a zero-knowledge virtual machine.\nRISC Zero's ",(0,n.jsx)(i.a,{href:"/api/zkvm",children:"zkVM"})," implements the RISC-V rv32im specification, which consists of the rv32i base with the multiplication extension.\nThis means that developers can write code in languages such as Rust, Go, and C, compile the code to RISC-V assembly code, and execute it on the zkVM."]}),"\n",(0,n.jsx)(i.h2,{id:"documentation",children:"Documentation"}),"\n",(0,n.jsxs)(i.p,{children:["The specification of rv32im is defined in ",(0,n.jsx)(i.a,{href:"https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf",children:"The RISC-V Instruction Set Manual, Volume I: User-Level ISA"}),".\nA succinct summary of the architecture is available ",(0,n.jsx)(i.a,{href:"https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf",children:"here"})]}),"\n",(0,n.jsx)(i.h2,{id:"suggested-reading-and-videos",children:"Suggested Reading and Videos"}),"\n",(0,n.jsx)(i.p,{children:"For more on how these ideas fit into RISC Zero's system, we recommend:"}),"\n",(0,n.jsxs)(i.ul,{children:["\n",(0,n.jsxs)(i.li,{children:["RISC Zero's talk from zk Summit 7: ",(0,n.jsx)(i.a,{href:"https://www.youtube.com/watch?v=od033ugtlYQ&list=PLcPzhUaCxlCgCvzkkaBWzVuHdBRsTNxj1&index=7",children:"Encoding Von-Neumann Architectures in Zero-Knowledge Proof Systems"})]}),"\n",(0,n.jsxs)(i.li,{children:["RISC Zero Study Club: What is RISC-V and what does it have to do with RISC Zero's zkVM -- ",(0,n.jsx)(i.a,{href:"https://www.youtube.com/watch?v=11DIflEwx50&list=PLcPzhUaCxlCjdhONxEYZ1dgKjZh3ZvPtl&index=5&t=1s",children:"video"})," and ",(0,n.jsx)(i.a,{href:"https://drive.google.com/file/d/1p7E5Sgi__5_CevGKHpTwrlb0KWjSaYPU/view",children:"slides"})]}),"\n"]})]})}function u(e={}){const{wrapper:i}={...(0,s.a)(),...e.components};return i?(0,n.jsx)(i,{...e,children:(0,n.jsx)(l,{...e})}):l(e)}},1151:(e,i,t)=>{t.d(i,{Z:()=>c,a:()=>o});var n=t(7294);const s={},r=n.createContext(s);function o(e){const i=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(i):{...i,...e}}),[i,e])}function c(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:o(e.components),n.createElement(r.Provider,{value:i},e.children)}}}]);