{
    "content": [
        {
            "hidden": false,
            "name": "Makefile.am",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1471,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "Verilog.i",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1500,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "Verilog.tcl",
            "stat": {
                "perms": "rw-r--r--",
                "size": 1127,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogLex.ll",
            "stat": {
                "perms": "rw-r--r--",
                "size": 3892,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogParse.yy",
            "stat": {
                "perms": "rw-r--r--",
                "size": 10418,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogReader.cc",
            "stat": {
                "perms": "rw-r--r--",
                "size": 56928,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogReader.hh",
            "stat": {
                "perms": "rw-r--r--",
                "size": 983,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogReaderPvt.hh",
            "stat": {
                "perms": "rw-r--r--",
                "size": 20255,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogWriter.cc",
            "stat": {
                "perms": "rw-r--r--",
                "size": 7852,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        },
        {
            "hidden": false,
            "name": "VerilogWriter.hh",
            "stat": {
                "perms": "rw-r--r--",
                "size": 932,
                "symlink_dest": null,
                "type": "-"
            },
            "type": "file"
        }
    ],
    "directory": "verilog",
    "package": "opensta",
    "path": "opensta/0~20191111gitc018cb2+dfsg-1/verilog",
    "pkg_infos": {
        "area": "main",
        "copyright": true,
        "ctags_count": 0,
        "license": "/copyright/license/opensta/0%7E20191111gitc018cb2+dfsg-1/",
        "metric": {
            "size": 5116
        },
        "pts_link": "https://tracker.debian.org/pkg/opensta",
        "sloc": [
            [
                "cpp",
                99117
            ],
            [
                "tcl",
                8530
            ],
            [
                "yacc",
                1435
            ],
            [
                "lex",
                894
            ],
            [
                "makefile",
                541
            ],
            [
                "sh",
                107
            ]
        ],
        "suites": [
            "bookworm",
            "bullseye",
            "sid"
        ],
        "vcs_browser": "https://salsa.debian.org/electronics-team/opensta",
        "vcs_type": "git"
    },
    "type": "directory",
    "version": "0~20191111gitc018cb2+dfsg-1"
}