
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000286  00800200  00001d0e  00001da2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  00800486  00800486  00002028  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002028  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000003a8  00000000  00000000  00002084  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002c80  00000000  00000000  0000242c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001667  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000020de  00000000  00000000  00006713  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000938  00000000  00000000  000087f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008e6  00000000  00000000  0000912c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001639  00000000  00000000  00009a12  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002d0  00000000  00000000  0000b04b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	df c0       	rjmp	.+446    	; 0x1e0 <__vector_8>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	a0 c3       	rjmp	.+1856   	; 0x77e <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	81 c2       	rjmp	.+1282   	; 0x578 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	2f c2       	rjmp	.+1118   	; 0x4f0 <__vector_36>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	4d c6       	rjmp	.+3226   	; 0xd38 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cc c5       	rjmp	.+2968   	; 0xc42 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b7 06       	cpc	r11, r23
      e6:	09 07       	cpc	r16, r25
      e8:	09 07       	cpc	r16, r25
      ea:	09 07       	cpc	r16, r25
      ec:	09 07       	cpc	r16, r25
      ee:	09 07       	cpc	r16, r25
      f0:	09 07       	cpc	r16, r25
      f2:	09 07       	cpc	r16, r25
      f4:	b7 06       	cpc	r11, r23
      f6:	09 07       	cpc	r16, r25
      f8:	09 07       	cpc	r16, r25
      fa:	09 07       	cpc	r16, r25
      fc:	09 07       	cpc	r16, r25
      fe:	09 07       	cpc	r16, r25
     100:	09 07       	cpc	r16, r25
     102:	09 07       	cpc	r16, r25
     104:	b9 06       	cpc	r11, r25
     106:	09 07       	cpc	r16, r25
     108:	09 07       	cpc	r16, r25
     10a:	09 07       	cpc	r16, r25
     10c:	09 07       	cpc	r16, r25
     10e:	09 07       	cpc	r16, r25
     110:	09 07       	cpc	r16, r25
     112:	09 07       	cpc	r16, r25
     114:	09 07       	cpc	r16, r25
     116:	09 07       	cpc	r16, r25
     118:	09 07       	cpc	r16, r25
     11a:	09 07       	cpc	r16, r25
     11c:	09 07       	cpc	r16, r25
     11e:	09 07       	cpc	r16, r25
     120:	09 07       	cpc	r16, r25
     122:	09 07       	cpc	r16, r25
     124:	b9 06       	cpc	r11, r25
     126:	09 07       	cpc	r16, r25
     128:	09 07       	cpc	r16, r25
     12a:	09 07       	cpc	r16, r25
     12c:	09 07       	cpc	r16, r25
     12e:	09 07       	cpc	r16, r25
     130:	09 07       	cpc	r16, r25
     132:	09 07       	cpc	r16, r25
     134:	09 07       	cpc	r16, r25
     136:	09 07       	cpc	r16, r25
     138:	09 07       	cpc	r16, r25
     13a:	09 07       	cpc	r16, r25
     13c:	09 07       	cpc	r16, r25
     13e:	09 07       	cpc	r16, r25
     140:	09 07       	cpc	r16, r25
     142:	09 07       	cpc	r16, r25
     144:	05 07       	cpc	r16, r21
     146:	09 07       	cpc	r16, r25
     148:	09 07       	cpc	r16, r25
     14a:	09 07       	cpc	r16, r25
     14c:	09 07       	cpc	r16, r25
     14e:	09 07       	cpc	r16, r25
     150:	09 07       	cpc	r16, r25
     152:	09 07       	cpc	r16, r25
     154:	e2 06       	cpc	r14, r18
     156:	09 07       	cpc	r16, r25
     158:	09 07       	cpc	r16, r25
     15a:	09 07       	cpc	r16, r25
     15c:	09 07       	cpc	r16, r25
     15e:	09 07       	cpc	r16, r25
     160:	09 07       	cpc	r16, r25
     162:	09 07       	cpc	r16, r25
     164:	09 07       	cpc	r16, r25
     166:	09 07       	cpc	r16, r25
     168:	09 07       	cpc	r16, r25
     16a:	09 07       	cpc	r16, r25
     16c:	09 07       	cpc	r16, r25
     16e:	09 07       	cpc	r16, r25
     170:	09 07       	cpc	r16, r25
     172:	09 07       	cpc	r16, r25
     174:	d6 06       	cpc	r13, r22
     176:	09 07       	cpc	r16, r25
     178:	09 07       	cpc	r16, r25
     17a:	09 07       	cpc	r16, r25
     17c:	09 07       	cpc	r16, r25
     17e:	09 07       	cpc	r16, r25
     180:	09 07       	cpc	r16, r25
     182:	09 07       	cpc	r16, r25
     184:	f4 06       	cpc	r15, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	14 e0       	ldi	r17, 0x04	; 4
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e0       	ldi	r30, 0x0E	; 14
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 38       	cpi	r26, 0x86	; 134
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a6 e8       	ldi	r26, 0x86	; 134
     1b4:	b4 e0       	ldi	r27, 0x04	; 4
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 3a       	cpi	r26, 0xAA	; 170
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	69 d6       	rcall	.+3282   	; 0xe94 <main>
     1c2:	0c 94 85 0e 	jmp	0x1d0a	; 0x1d0a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 9f 04 	sts	0x049F, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <__vector_8>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	0b b6       	in	r0, 0x3b	; 59
     1ec:	0f 92       	push	r0
     1ee:	2f 93       	push	r18
     1f0:	3f 93       	push	r19
     1f2:	4f 93       	push	r20
     1f4:	5f 93       	push	r21
     1f6:	6f 93       	push	r22
     1f8:	7f 93       	push	r23
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	af 93       	push	r26
     200:	bf 93       	push	r27
     202:	ef 93       	push	r30
     204:	ff 93       	push	r31
     206:	80 e1       	ldi	r24, 0x10	; 16
     208:	92 e0       	ldi	r25, 0x02	; 2
     20a:	9f 93       	push	r25
     20c:	8f 93       	push	r24
     20e:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>
     212:	0f 90       	pop	r0
     214:	0f 90       	pop	r0
     216:	ff 91       	pop	r31
     218:	ef 91       	pop	r30
     21a:	bf 91       	pop	r27
     21c:	af 91       	pop	r26
     21e:	9f 91       	pop	r25
     220:	8f 91       	pop	r24
     222:	7f 91       	pop	r23
     224:	6f 91       	pop	r22
     226:	5f 91       	pop	r21
     228:	4f 91       	pop	r20
     22a:	3f 91       	pop	r19
     22c:	2f 91       	pop	r18
     22e:	0f 90       	pop	r0
     230:	0b be       	out	0x3b, r0	; 59
     232:	0f 90       	pop	r0
     234:	0f be       	out	0x3f, r0	; 63
     236:	0f 90       	pop	r0
     238:	1f 90       	pop	r1
     23a:	18 95       	reti

0000023c <CAN_init>:
     23c:	d2 d1       	rcall	.+932    	; 0x5e2 <MCP2515_init>
     23e:	40 e6       	ldi	r20, 0x60	; 96
     240:	64 e6       	ldi	r22, 0x64	; 100
     242:	80 e6       	ldi	r24, 0x60	; 96
     244:	b5 d1       	rcall	.+874    	; 0x5b0 <MCP2515_bit_modify>
     246:	40 e0       	ldi	r20, 0x00	; 0
     248:	60 ee       	ldi	r22, 0xE0	; 224
     24a:	8f e0       	ldi	r24, 0x0F	; 15
     24c:	b1 d1       	rcall	.+866    	; 0x5b0 <MCP2515_bit_modify>
     24e:	4f ef       	ldi	r20, 0xFF	; 255
     250:	61 e0       	ldi	r22, 0x01	; 1
     252:	8b e2       	ldi	r24, 0x2B	; 43
     254:	ad d1       	rcall	.+858    	; 0x5b0 <MCP2515_bit_modify>
     256:	4f ef       	ldi	r20, 0xFF	; 255
     258:	60 e6       	ldi	r22, 0x60	; 96
     25a:	80 e6       	ldi	r24, 0x60	; 96
     25c:	a9 c1       	rjmp	.+850    	; 0x5b0 <MCP2515_bit_modify>
     25e:	08 95       	ret

00000260 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     260:	1f 93       	push	r17
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
     266:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     268:	8c e2       	ldi	r24, 0x2C	; 44
     26a:	95 d1       	rcall	.+810    	; 0x596 <MCP2515_read>
     26c:	80 ff       	sbrs	r24, 0
     26e:	34 c0       	rjmp	.+104    	; 0x2d8 <CAN_recieve_data+0x78>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     270:	2f ef       	ldi	r18, 0xFF	; 255
     272:	80 e7       	ldi	r24, 0x70	; 112
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	21 50       	subi	r18, 0x01	; 1
     278:	80 40       	sbci	r24, 0x00	; 0
     27a:	90 40       	sbci	r25, 0x00	; 0
     27c:	e1 f7       	brne	.-8      	; 0x276 <CAN_recieve_data+0x16>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <CAN_recieve_data+0x20>
     280:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     282:	81 e6       	ldi	r24, 0x61	; 97
     284:	88 d1       	rcall	.+784    	; 0x596 <MCP2515_read>
     286:	18 2f       	mov	r17, r24
     288:	82 e6       	ldi	r24, 0x62	; 98
     28a:	85 d1       	rcall	.+778    	; 0x596 <MCP2515_read>
     28c:	48 2f       	mov	r20, r24
     28e:	42 95       	swap	r20
     290:	46 95       	lsr	r20
     292:	47 70       	andi	r20, 0x07	; 7
     294:	21 2f       	mov	r18, r17
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	c9 01       	movw	r24, r18
     29a:	88 0f       	add	r24, r24
     29c:	99 1f       	adc	r25, r25
     29e:	88 0f       	add	r24, r24
     2a0:	99 1f       	adc	r25, r25
     2a2:	88 0f       	add	r24, r24
     2a4:	99 1f       	adc	r25, r25
     2a6:	84 2b       	or	r24, r20
     2a8:	99 83       	std	Y+1, r25	; 0x01
     2aa:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     2ac:	85 e6       	ldi	r24, 0x65	; 101
     2ae:	73 d1       	rcall	.+742    	; 0x596 <MCP2515_read>
     2b0:	8f 70       	andi	r24, 0x0F	; 15
     2b2:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     2b4:	88 23       	and	r24, r24
     2b6:	61 f0       	breq	.+24     	; 0x2d0 <CAN_recieve_data+0x70>
     2b8:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     2ba:	86 e6       	ldi	r24, 0x66	; 102
     2bc:	81 0f       	add	r24, r17
     2be:	6b d1       	rcall	.+726    	; 0x596 <MCP2515_read>
     2c0:	fe 01       	movw	r30, r28
     2c2:	e1 0f       	add	r30, r17
     2c4:	f1 1d       	adc	r31, r1
     2c6:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     2c8:	1f 5f       	subi	r17, 0xFF	; 255
     2ca:	8a 81       	ldd	r24, Y+2	; 0x02
     2cc:	18 17       	cp	r17, r24
     2ce:	a8 f3       	brcs	.-22     	; 0x2ba <CAN_recieve_data+0x5a>
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		
		//CAN_print_message(*message);
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     2d0:	40 e0       	ldi	r20, 0x00	; 0
     2d2:	61 e0       	ldi	r22, 0x01	; 1
     2d4:	8c e2       	ldi	r24, 0x2C	; 44
     2d6:	6c d1       	rcall	.+728    	; 0x5b0 <MCP2515_bit_modify>
	//MCP_CANINTF &= (~(0b00000001));
	
	//can_receive_flag = 0;
	
	
}
     2d8:	df 91       	pop	r29
     2da:	cf 91       	pop	r28
     2dc:	1f 91       	pop	r17
     2de:	08 95       	ret

000002e0 <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     2e0:	cf 92       	push	r12
     2e2:	df 92       	push	r13
     2e4:	ef 92       	push	r14
     2e6:	ff 92       	push	r15
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	cd b7       	in	r28, 0x3d	; 61
     2f2:	de b7       	in	r29, 0x3e	; 62
     2f4:	2b 97       	sbiw	r28, 0x0b	; 11
     2f6:	0f b6       	in	r0, 0x3f	; 63
     2f8:	f8 94       	cli
     2fa:	de bf       	out	0x3e, r29	; 62
     2fc:	0f be       	out	0x3f, r0	; 63
     2fe:	cd bf       	out	0x3d, r28	; 61
     300:	e9 82       	std	Y+1, r14	; 0x01
     302:	fa 82       	std	Y+2, r15	; 0x02
     304:	c0 2e       	mov	r12, r16
     306:	0b 83       	std	Y+3, r16	; 0x03
     308:	1c 83       	std	Y+4, r17	; 0x04
     30a:	2d 83       	std	Y+5, r18	; 0x05
     30c:	3e 83       	std	Y+6, r19	; 0x06
     30e:	4f 83       	std	Y+7, r20	; 0x07
     310:	58 87       	std	Y+8, r21	; 0x08
     312:	69 87       	std	Y+9, r22	; 0x09
     314:	7a 87       	std	Y+10, r23	; 0x0a
     316:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     318:	1f 92       	push	r1
     31a:	0f 93       	push	r16
     31c:	8a 81       	ldd	r24, Y+2	; 0x02
     31e:	8f 93       	push	r24
     320:	89 81       	ldd	r24, Y+1	; 0x01
     322:	8f 93       	push	r24
     324:	8b e1       	ldi	r24, 0x1B	; 27
     326:	92 e0       	ldi	r25, 0x02	; 2
     328:	9f 93       	push	r25
     32a:	8f 93       	push	r24
     32c:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	00 23       	and	r16, r16
     33e:	b9 f0       	breq	.+46     	; 0x36e <CAN_print_message+0x8e>
     340:	7e 01       	movw	r14, r28
     342:	84 e0       	ldi	r24, 0x04	; 4
     344:	e8 0e       	add	r14, r24
     346:	f1 1c       	adc	r15, r1
     348:	d1 2c       	mov	r13, r1
		
		printf("%d ", message.data[i]);
     34a:	0e e3       	ldi	r16, 0x3E	; 62
     34c:	12 e0       	ldi	r17, 0x02	; 2
     34e:	f7 01       	movw	r30, r14
     350:	81 91       	ld	r24, Z+
     352:	7f 01       	movw	r14, r30
     354:	1f 92       	push	r1
     356:	8f 93       	push	r24
     358:	1f 93       	push	r17
     35a:	0f 93       	push	r16
     35c:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     360:	d3 94       	inc	r13
     362:	0f 90       	pop	r0
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	dc 10       	cpse	r13, r12
     36c:	f0 cf       	rjmp	.-32     	; 0x34e <CAN_print_message+0x6e>
		
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     36e:	8b ee       	ldi	r24, 0xEB	; 235
     370:	93 e0       	ldi	r25, 0x03	; 3
     372:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
}
     376:	2b 96       	adiw	r28, 0x0b	; 11
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	ff 90       	pop	r15
     38c:	ef 90       	pop	r14
     38e:	df 90       	pop	r13
     390:	cf 90       	pop	r12
     392:	08 95       	ret

00000394 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     394:	78 94       	sei
	TWI_Master_Initialise();
     396:	a4 c4       	rjmp	.+2376   	; 0xce0 <TWI_Master_Initialise>
     398:	08 95       	ret

0000039a <DAC_write>:
}

void DAC_write(uint8_t data){
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	00 d0       	rcall	.+0      	; 0x3a0 <DAC_write+0x6>
     3a0:	cd b7       	in	r28, 0x3d	; 61
     3a2:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     3a4:	9e e5       	ldi	r25, 0x5E	; 94
     3a6:	99 83       	std	Y+1, r25	; 0x01
     3a8:	1a 82       	std	Y+2, r1	; 0x02
     3aa:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     3ac:	63 e0       	ldi	r22, 0x03	; 3
     3ae:	ce 01       	movw	r24, r28
     3b0:	01 96       	adiw	r24, 0x01	; 1
     3b2:	a0 d4       	rcall	.+2368   	; 0xcf4 <TWI_Start_Transceiver_With_Data>
     3b4:	0f 90       	pop	r0
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	08 95       	ret

000003c0 <HC05_init>:
}

double HC05_convert_to_servo_dc(uint8_t data) {
	printf("SERVO INPUT: %d\n\n",(((data*10)-5)/250)*(31-16) + 15);
	return (double)(((data*10)-5)/250)*(31-16) + 15;
}
     3c0:	cf 93       	push	r28
     3c2:	df 93       	push	r29
     3c4:	cc ec       	ldi	r28, 0xCC	; 204
     3c6:	d0 e0       	ldi	r29, 0x00	; 0
     3c8:	19 82       	std	Y+1, r1	; 0x01
     3ca:	18 82       	st	Y, r1
     3cc:	53 9a       	sbi	0x0a, 3	; 10
     3ce:	5b 98       	cbi	0x0b, 3	; 11
     3d0:	aa ec       	ldi	r26, 0xCA	; 202
     3d2:	b0 e0       	ldi	r27, 0x00	; 0
     3d4:	20 ec       	ldi	r18, 0xC0	; 192
     3d6:	2c 93       	st	X, r18
     3d8:	e9 ec       	ldi	r30, 0xC9	; 201
     3da:	f0 e0       	ldi	r31, 0x00	; 0
     3dc:	28 e1       	ldi	r18, 0x18	; 24
     3de:	20 83       	st	Z, r18
     3e0:	90 93 cd 00 	sts	0x00CD, r25
     3e4:	88 83       	st	Y, r24
     3e6:	8e e0       	ldi	r24, 0x0E	; 14
     3e8:	8c 93       	st	X, r24
     3ea:	80 81       	ld	r24, Z
     3ec:	80 68       	ori	r24, 0x80	; 128
     3ee:	80 83       	st	Z, r24
     3f0:	78 94       	sei
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	08 95       	ret

000003f8 <HC05_receive>:
     3f8:	e8 ec       	ldi	r30, 0xC8	; 200
     3fa:	f0 e0       	ldi	r31, 0x00	; 0
     3fc:	80 81       	ld	r24, Z
     3fe:	88 23       	and	r24, r24
     400:	ec f7       	brge	.-6      	; 0x3fc <HC05_receive+0x4>
     402:	81 e0       	ldi	r24, 0x01	; 1
     404:	80 93 87 04 	sts	0x0487, r24
     408:	80 91 ce 00 	lds	r24, 0x00CE
     40c:	08 95       	ret

0000040e <HC05_convert_to_motor_speed>:
     40e:	28 2f       	mov	r18, r24
     410:	30 e0       	ldi	r19, 0x00	; 0
     412:	2e 57       	subi	r18, 0x7E	; 126
     414:	31 09       	sbc	r19, r1
     416:	2d 31       	cpi	r18, 0x1D	; 29
     418:	31 05       	cpc	r19, r1
     41a:	b0 f0       	brcs	.+44     	; 0x448 <HC05_convert_to_motor_speed+0x3a>
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	8c 58       	subi	r24, 0x8C	; 140
     420:	91 09       	sbc	r25, r1
     422:	bc 01       	movw	r22, r24
     424:	99 23       	and	r25, r25
     426:	24 f4       	brge	.+8      	; 0x430 <HC05_convert_to_motor_speed+0x22>
     428:	66 27       	eor	r22, r22
     42a:	77 27       	eor	r23, r23
     42c:	68 1b       	sub	r22, r24
     42e:	79 0b       	sbc	r23, r25
     430:	88 27       	eor	r24, r24
     432:	77 fd       	sbrc	r23, 7
     434:	80 95       	com	r24
     436:	98 2f       	mov	r25, r24
     438:	e7 d6       	rcall	.+3534   	; 0x1208 <__floatsisf>
     43a:	2f e8       	ldi	r18, 0x8F	; 143
     43c:	32 ec       	ldi	r19, 0xC2	; 194
     43e:	45 e3       	ldi	r20, 0x35	; 53
     440:	5f e3       	ldi	r21, 0x3F	; 63
     442:	47 d6       	rcall	.+3214   	; 0x10d2 <__divsf3>
     444:	b3 d6       	rcall	.+3430   	; 0x11ac <__fixunssfsi>
     446:	01 c0       	rjmp	.+2      	; 0x44a <HC05_convert_to_motor_speed+0x3c>
     448:	60 e0       	ldi	r22, 0x00	; 0
     44a:	70 e0       	ldi	r23, 0x00	; 0
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	db d6       	rcall	.+3510   	; 0x1208 <__floatsisf>
     452:	26 e6       	ldi	r18, 0x66	; 102
     454:	36 e6       	ldi	r19, 0x66	; 102
     456:	46 ee       	ldi	r20, 0xE6	; 230
     458:	5f e3       	ldi	r21, 0x3F	; 63
     45a:	8a d7       	rcall	.+3860   	; 0x1370 <__mulsf3>
     45c:	a7 d6       	rcall	.+3406   	; 0x11ac <__fixunssfsi>
     45e:	86 2f       	mov	r24, r22
     460:	08 95       	ret

00000462 <HC05_set_control_input>:
     462:	cf 93       	push	r28
     464:	c9 df       	rcall	.-110    	; 0x3f8 <HC05_receive>
     466:	80 93 86 04 	sts	0x0486, r24
     46a:	1f 92       	push	r1
     46c:	8f 93       	push	r24
     46e:	82 e4       	ldi	r24, 0x42	; 66
     470:	92 e0       	ldi	r25, 0x02	; 2
     472:	9f 93       	push	r25
     474:	8f 93       	push	r24
     476:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>
     47a:	80 91 86 04 	lds	r24, 0x0486
     47e:	81 50       	subi	r24, 0x01	; 1
     480:	0f 90       	pop	r0
     482:	0f 90       	pop	r0
     484:	0f 90       	pop	r0
     486:	0f 90       	pop	r0
     488:	82 30       	cpi	r24, 0x02	; 2
     48a:	20 f4       	brcc	.+8      	; 0x494 <HC05_set_control_input+0x32>
     48c:	82 e5       	ldi	r24, 0x52	; 82
     48e:	92 e0       	ldi	r25, 0x02	; 2
     490:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
     494:	c0 91 86 04 	lds	r28, 0x0486
     498:	ca 3f       	cpi	r28, 0xFA	; 250
     49a:	81 f4       	brne	.+32     	; 0x4bc <HC05_set_control_input+0x5a>
     49c:	ba d3       	rcall	.+1908   	; 0xc12 <SOLENOID_enable>
     49e:	82 e6       	ldi	r24, 0x62	; 98
     4a0:	92 e0       	ldi	r25, 0x02	; 2
     4a2:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
     4a6:	2f ef       	ldi	r18, 0xFF	; 255
     4a8:	80 e7       	ldi	r24, 0x70	; 112
     4aa:	92 e0       	ldi	r25, 0x02	; 2
     4ac:	21 50       	subi	r18, 0x01	; 1
     4ae:	80 40       	sbci	r24, 0x00	; 0
     4b0:	90 40       	sbci	r25, 0x00	; 0
     4b2:	e1 f7       	brne	.-8      	; 0x4ac <HC05_set_control_input+0x4a>
     4b4:	00 c0       	rjmp	.+0      	; 0x4b6 <HC05_set_control_input+0x54>
     4b6:	00 00       	nop
     4b8:	aa d3       	rcall	.+1876   	; 0xc0e <SOLENOID_disable>
     4ba:	16 c0       	rjmp	.+44     	; 0x4e8 <HC05_set_control_input+0x86>
     4bc:	8a ef       	ldi	r24, 0xFA	; 250
     4be:	8c 0f       	add	r24, r28
     4c0:	88 31       	cpi	r24, 0x18	; 24
     4c2:	38 f4       	brcc	.+14     	; 0x4d2 <HC05_set_control_input+0x70>
     4c4:	6c 2f       	mov	r22, r28
     4c6:	70 e0       	ldi	r23, 0x00	; 0
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	9b d6       	rcall	.+3382   	; 0x1204 <__floatunsisf>
     4ce:	6c d3       	rcall	.+1752   	; 0xba8 <PWM_set_duty_cycle>
     4d0:	0b c0       	rjmp	.+22     	; 0x4e8 <HC05_set_control_input+0x86>
     4d2:	8d ec       	ldi	r24, 0xCD	; 205
     4d4:	8c 0f       	add	r24, r28
     4d6:	83 3b       	cpi	r24, 0xB3	; 179
     4d8:	38 f4       	brcc	.+14     	; 0x4e8 <HC05_set_control_input+0x86>
     4da:	8c 2f       	mov	r24, r28
     4dc:	98 df       	rcall	.-208    	; 0x40e <HC05_convert_to_motor_speed>
     4de:	61 e0       	ldi	r22, 0x01	; 1
     4e0:	c3 38       	cpi	r28, 0x83	; 131
     4e2:	08 f4       	brcc	.+2      	; 0x4e6 <HC05_set_control_input+0x84>
     4e4:	60 e0       	ldi	r22, 0x00	; 0
     4e6:	da d0       	rcall	.+436    	; 0x69c <MOTOR_write_speed>
     4e8:	80 91 86 04 	lds	r24, 0x0486
     4ec:	cf 91       	pop	r28
     4ee:	08 95       	ret

000004f0 <__vector_36>:



ISR(USART1_RX_vect) {
     4f0:	1f 92       	push	r1
     4f2:	0f 92       	push	r0
     4f4:	0f b6       	in	r0, 0x3f	; 63
     4f6:	0f 92       	push	r0
     4f8:	11 24       	eor	r1, r1
     4fa:	0b b6       	in	r0, 0x3b	; 59
     4fc:	0f 92       	push	r0
     4fe:	8f 93       	push	r24
     500:	ef 93       	push	r30
     502:	ff 93       	push	r31
	
	//Set interrupt flag
	HC05_flag = 0;
     504:	10 92 87 04 	sts	0x0487, r1
	
	//Get data from app controller
	app_data = UDR1;
     508:	80 91 ce 00 	lds	r24, 0x00CE
     50c:	80 93 86 04 	sts	0x0486, r24
	
	//Clear interrupt
	UCSR1A &= ~(1 << RXCIE1);
     510:	e8 ec       	ldi	r30, 0xC8	; 200
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	80 81       	ld	r24, Z
     516:	8f 77       	andi	r24, 0x7F	; 127
     518:	80 83       	st	Z, r24
	
}
     51a:	ff 91       	pop	r31
     51c:	ef 91       	pop	r30
     51e:	8f 91       	pop	r24
     520:	0f 90       	pop	r0
     522:	0b be       	out	0x3b, r0	; 59
     524:	0f 90       	pop	r0
     526:	0f be       	out	0x3f, r0	; 63
     528:	0f 90       	pop	r0
     52a:	1f 90       	pop	r1
     52c:	18 95       	reti

0000052e <IR_init>:
		return ADC;
	};
		*/
		

	}
     52e:	ea e7       	ldi	r30, 0x7A	; 122
     530:	f0 e0       	ldi	r31, 0x00	; 0
     532:	80 81       	ld	r24, Z
     534:	87 68       	ori	r24, 0x87	; 135
     536:	80 83       	st	Z, r24
     538:	80 98       	cbi	0x10, 0	; 16
     53a:	ec e7       	ldi	r30, 0x7C	; 124
     53c:	f0 e0       	ldi	r31, 0x00	; 0
     53e:	80 81       	ld	r24, Z
     540:	80 64       	ori	r24, 0x40	; 64
     542:	80 83       	st	Z, r24
     544:	80 81       	ld	r24, Z
     546:	8f 77       	andi	r24, 0x7F	; 127
     548:	80 83       	st	Z, r24
     54a:	80 81       	ld	r24, Z
     54c:	80 7e       	andi	r24, 0xE0	; 224
     54e:	80 83       	st	Z, r24
     550:	eb e7       	ldi	r30, 0x7B	; 123
     552:	f0 e0       	ldi	r31, 0x00	; 0
     554:	80 81       	ld	r24, Z
     556:	87 7f       	andi	r24, 0xF7	; 247
     558:	80 83       	st	Z, r24
     55a:	78 94       	sei
     55c:	ea e7       	ldi	r30, 0x7A	; 122
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	80 81       	ld	r24, Z
     562:	88 60       	ori	r24, 0x08	; 8
     564:	80 83       	st	Z, r24
     566:	80 81       	ld	r24, Z
     568:	8f 7e       	andi	r24, 0xEF	; 239
     56a:	80 83       	st	Z, r24
     56c:	ec e7       	ldi	r30, 0x7C	; 124
     56e:	f0 e0       	ldi	r31, 0x00	; 0
     570:	80 81       	ld	r24, Z
     572:	80 62       	ori	r24, 0x20	; 32
     574:	80 83       	st	Z, r24
     576:	08 95       	ret

00000578 <__vector_29>:
	
ISR(ADC_vect){
     578:	1f 92       	push	r1
     57a:	0f 92       	push	r0
     57c:	0f b6       	in	r0, 0x3f	; 63
     57e:	0f 92       	push	r0
     580:	11 24       	eor	r1, r1
     582:	8f 93       	push	r24
	IR_intflag = true;
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	80 93 88 04 	sts	0x0488, r24
     58a:	8f 91       	pop	r24
     58c:	0f 90       	pop	r0
     58e:	0f be       	out	0x3f, r0	; 63
     590:	0f 90       	pop	r0
     592:	1f 90       	pop	r1
     594:	18 95       	reti

00000596 <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     596:	cf 93       	push	r28
     598:	c8 2f       	mov	r28, r24
     59a:	4f d3       	rcall	.+1694   	; 0xc3a <SPI_enable_chipselect>
     59c:	83 e0       	ldi	r24, 0x03	; 3
     59e:	44 d3       	rcall	.+1672   	; 0xc28 <SPI_send>
     5a0:	8c 2f       	mov	r24, r28
     5a2:	42 d3       	rcall	.+1668   	; 0xc28 <SPI_send>
     5a4:	46 d3       	rcall	.+1676   	; 0xc32 <SPI_read>
     5a6:	c8 2f       	mov	r28, r24
     5a8:	4a d3       	rcall	.+1684   	; 0xc3e <SPI_disable_chipselect>
     5aa:	8c 2f       	mov	r24, r28
     5ac:	cf 91       	pop	r28
     5ae:	08 95       	ret

000005b0 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     5b0:	1f 93       	push	r17
     5b2:	cf 93       	push	r28
     5b4:	df 93       	push	r29
     5b6:	18 2f       	mov	r17, r24
     5b8:	d6 2f       	mov	r29, r22
     5ba:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     5bc:	3e d3       	rcall	.+1660   	; 0xc3a <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     5be:	85 e0       	ldi	r24, 0x05	; 5
     5c0:	33 d3       	rcall	.+1638   	; 0xc28 <SPI_send>
	SPI_send(addr);
     5c2:	81 2f       	mov	r24, r17
     5c4:	31 d3       	rcall	.+1634   	; 0xc28 <SPI_send>
	SPI_send(maskbyte);
     5c6:	8d 2f       	mov	r24, r29
     5c8:	2f d3       	rcall	.+1630   	; 0xc28 <SPI_send>
	SPI_send(databyte);
     5ca:	8c 2f       	mov	r24, r28
     5cc:	2d d3       	rcall	.+1626   	; 0xc28 <SPI_send>
	
	SPI_disable_chipselect();
     5ce:	37 d3       	rcall	.+1646   	; 0xc3e <SPI_disable_chipselect>
	
}
     5d0:	df 91       	pop	r29
     5d2:	cf 91       	pop	r28
     5d4:	1f 91       	pop	r17
     5d6:	08 95       	ret

000005d8 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     5d8:	30 d3       	rcall	.+1632   	; 0xc3a <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     5da:	80 ec       	ldi	r24, 0xC0	; 192
     5dc:	25 d3       	rcall	.+1610   	; 0xc28 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     5de:	2f c3       	rjmp	.+1630   	; 0xc3e <SPI_disable_chipselect>
     5e0:	08 95       	ret

000005e2 <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     5e2:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     5e4:	18 d3       	rcall	.+1584   	; 0xc16 <SPI_init>
	
	MCP2515_reset();
     5e6:	f8 df       	rcall	.-16     	; 0x5d8 <MCP2515_reset>
     5e8:	8f e9       	ldi	r24, 0x9F	; 159
     5ea:	9f e0       	ldi	r25, 0x0F	; 15
     5ec:	01 97       	sbiw	r24, 0x01	; 1
     5ee:	f1 f7       	brne	.-4      	; 0x5ec <MCP2515_init+0xa>
     5f0:	00 c0       	rjmp	.+0      	; 0x5f2 <MCP2515_init+0x10>
     5f2:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     5f4:	41 e0       	ldi	r20, 0x01	; 1
     5f6:	61 e0       	ldi	r22, 0x01	; 1
     5f8:	8b e2       	ldi	r24, 0x2B	; 43
     5fa:	da df       	rcall	.-76     	; 0x5b0 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     5fc:	8e e0       	ldi	r24, 0x0E	; 14
     5fe:	cb df       	rcall	.-106    	; 0x596 <MCP2515_read>
     600:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     602:	1f 92       	push	r1
     604:	8f 93       	push	r24
     606:	25 e8       	ldi	r18, 0x85	; 133
     608:	32 e0       	ldi	r19, 0x02	; 2
     60a:	3f 93       	push	r19
     60c:	2f 93       	push	r18
     60e:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     612:	c0 7e       	andi	r28, 0xE0	; 224
     614:	0f 90       	pop	r0
     616:	0f 90       	pop	r0
     618:	0f 90       	pop	r0
     61a:	0f 90       	pop	r0
     61c:	c0 38       	cpi	r28, 0x80	; 128
     61e:	31 f0       	breq	.+12     	; 0x62c <MCP2515_init+0x4a>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     620:	8f e8       	ldi	r24, 0x8F	; 143
     622:	92 e0       	ldi	r25, 0x02	; 2
     624:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
		return 1;
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	01 c0       	rjmp	.+2      	; 0x62e <MCP2515_init+0x4c>
	}
	
	
	
	return 0;
     62c:	80 e0       	ldi	r24, 0x00	; 0
}
     62e:	cf 91       	pop	r28
     630:	08 95       	ret

00000632 <MOTOR_init>:
	
	uint8_t lsb = PINK;
	PORTH &= ~(1<<_RST);
	_delay_ms(20);
	PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     632:	e1 e0       	ldi	r30, 0x01	; 1
     634:	f1 e0       	ldi	r31, 0x01	; 1
     636:	80 81       	ld	r24, Z
     638:	8a 67       	ori	r24, 0x7A	; 122
     63a:	80 83       	st	Z, r24
     63c:	51 d3       	rcall	.+1698   	; 0xce0 <TWI_Master_Initialise>
     63e:	e2 e0       	ldi	r30, 0x02	; 2
     640:	f1 e0       	ldi	r31, 0x01	; 1
     642:	80 81       	ld	r24, Z
     644:	82 61       	ori	r24, 0x12	; 18
     646:	80 83       	st	Z, r24
     648:	80 81       	ld	r24, Z
     64a:	8f 7b       	andi	r24, 0xBF	; 191
     64c:	80 83       	st	Z, r24
     64e:	80 81       	ld	r24, Z
     650:	80 64       	ori	r24, 0x40	; 64
     652:	80 83       	st	Z, r24
     654:	80 81       	ld	r24, Z
     656:	8f 7d       	andi	r24, 0xDF	; 223
     658:	80 83       	st	Z, r24
     65a:	80 81       	ld	r24, Z
     65c:	87 7f       	andi	r24, 0xF7	; 247
     65e:	80 83       	st	Z, r24
     660:	08 95       	ret

00000662 <MOTOR_read>:
 }


uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     662:	e2 e0       	ldi	r30, 0x02	; 2
     664:	f1 e0       	ldi	r31, 0x01	; 1
     666:	80 81       	ld	r24, Z
     668:	8f 7d       	andi	r24, 0xDF	; 223
     66a:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     66c:	80 81       	ld	r24, Z
     66e:	87 7f       	andi	r24, 0xF7	; 247
     670:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     672:	85 e8       	ldi	r24, 0x85	; 133
     674:	8a 95       	dec	r24
     676:	f1 f7       	brne	.-4      	; 0x674 <MOTOR_read+0x12>
     678:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     67a:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     67e:	80 81       	ld	r24, Z
     680:	88 60       	ori	r24, 0x08	; 8
     682:	80 83       	st	Z, r24
     684:	85 e8       	ldi	r24, 0x85	; 133
     686:	8a 95       	dec	r24
     688:	f1 f7       	brne	.-4      	; 0x686 <MOTOR_read+0x24>
     68a:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     68c:	80 91 06 01 	lds	r24, 0x0106
	//PORTH &= ~(1<<_RST);
	//PORTH |=  (1<<_RST);
	PORTH |= (1<<_OE);
     690:	90 81       	ld	r25, Z
     692:	90 62       	ori	r25, 0x20	; 32
     694:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     696:	90 e0       	ldi	r25, 0x00	; 0
	
}
     698:	92 2b       	or	r25, r18
     69a:	08 95       	ret

0000069c <MOTOR_write_speed>:


void MOTOR_write_speed(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     69c:	61 30       	cpi	r22, 0x01	; 1
     69e:	31 f4       	brne	.+12     	; 0x6ac <MOTOR_write_speed+0x10>
		PORTH |= (1<<PH1);
     6a0:	e2 e0       	ldi	r30, 0x02	; 2
     6a2:	f1 e0       	ldi	r31, 0x01	; 1
     6a4:	90 81       	ld	r25, Z
     6a6:	92 60       	ori	r25, 0x02	; 2
     6a8:	90 83       	st	Z, r25
     6aa:	05 c0       	rjmp	.+10     	; 0x6b6 <MOTOR_write_speed+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     6ac:	e2 e0       	ldi	r30, 0x02	; 2
     6ae:	f1 e0       	ldi	r31, 0x01	; 1
     6b0:	90 81       	ld	r25, Z
     6b2:	9d 7f       	andi	r25, 0xFD	; 253
     6b4:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     6b6:	71 ce       	rjmp	.-798    	; 0x39a <DAC_write>
     6b8:	08 95       	ret

000006ba <MOTOR_write_pos>:
}



void MOTOR_write_pos(int16_t target_pos) {
     6ba:	0f 93       	push	r16
     6bc:	1f 93       	push	r17
     6be:	cf 93       	push	r28
     6c0:	df 93       	push	r29
     6c2:	ec 01       	movw	r28, r24
			MOTOR_write_speed(0,RIGHT);
		}
	}*/
	
	
		uint8_t current_pos = PID_scale(MOTOR_read());
     6c4:	ce df       	rcall	.-100    	; 0x662 <MOTOR_read>
     6c6:	6f d0       	rcall	.+222    	; 0x7a6 <PID_scale>
     6c8:	18 2f       	mov	r17, r24
	
		
		if (target_pos+30 > current_pos) {
     6ca:	28 2f       	mov	r18, r24
     6cc:	30 e0       	ldi	r19, 0x00	; 0
     6ce:	ae 01       	movw	r20, r28
     6d0:	42 5e       	subi	r20, 0xE2	; 226
     6d2:	5f 4f       	sbci	r21, 0xFF	; 255
     6d4:	24 17       	cp	r18, r20
     6d6:	35 07       	cpc	r19, r21
     6d8:	cc f4       	brge	.+50     	; 0x70c <MOTOR_write_pos+0x52>
			//PORTH &= ~(1<<PH1);
			printf("current pos = %d\n target pos %d \n", current_pos, target_pos);
     6da:	df 93       	push	r29
     6dc:	cf 93       	push	r28
     6de:	1f 92       	push	r1
     6e0:	1f 93       	push	r17
     6e2:	21 ec       	ldi	r18, 0xC1	; 193
     6e4:	32 e0       	ldi	r19, 0x02	; 2
     6e6:	3f 93       	push	r19
     6e8:	2f 93       	push	r18
     6ea:	0e 94 92 0b 	call	0x1724	; 0x1724 <printf>
			//DAC_write(127);*/
			
			MOTOR_write_speed(speed,RIGHT);
     6ee:	61 e0       	ldi	r22, 0x01	; 1
     6f0:	80 91 06 02 	lds	r24, 0x0206
     6f4:	d3 df       	rcall	.-90     	; 0x69c <MOTOR_write_speed>
			printf("target_pos+20 < current_pos\n");
     6f6:	83 ee       	ldi	r24, 0xE3	; 227
     6f8:	92 e0       	ldi	r25, 0x02	; 2
     6fa:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	0f 90       	pop	r0
     708:	0f 90       	pop	r0
     70a:	19 c0       	rjmp	.+50     	; 0x73e <MOTOR_write_pos+0x84>
		}
	
		else if (target_pos-30 < current_pos) {
     70c:	ae 01       	movw	r20, r28
     70e:	4e 51       	subi	r20, 0x1E	; 30
     710:	51 09       	sbc	r21, r1
     712:	42 17       	cp	r20, r18
     714:	53 07       	cpc	r21, r19
     716:	4c f4       	brge	.+18     	; 0x72a <MOTOR_write_pos+0x70>
			
			MOTOR_write_speed(speed,LEFT);
     718:	60 e0       	ldi	r22, 0x00	; 0
     71a:	80 91 06 02 	lds	r24, 0x0206
     71e:	be df       	rcall	.-132    	; 0x69c <MOTOR_write_speed>
			printf("target_pos-5 > current_pos\n");
     720:	8f ef       	ldi	r24, 0xFF	; 255
     722:	92 e0       	ldi	r25, 0x02	; 2
     724:	0e 94 a3 0b 	call	0x1746	; 0x1746 <puts>
     728:	0a c0       	rjmp	.+20     	; 0x73e <MOTOR_write_pos+0x84>
		}
		else {
			MOTOR_write_speed(0,RIGHT);
     72a:	61 e0       	ldi	r22, 0x01	; 1
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	b6 df       	rcall	.-148    	; 0x69c <MOTOR_write_speed>
			printf("nuthiiin");
     730:	2a e1       	ldi	r18, 0x1A	; 26
     732:	33 e0       	ldi	r19, 0x03	; 3
     734:	3f 93       	push	r19
     736:	2f 93       	push	r18
     738:	f5 d7       	rcall	.+4074   	; 0x1724 <printf>
     73a:	0f 90       	pop	r0
     73c:	0f 90       	pop	r0
		}
	
	printf("target pos = %d\n current pos = %d\n motor read = %d\n rotmax%d\n rotmin%d\n" ,target_pos,current_pos,PID_scale(MOTOR_read()),PID_get_rot_max(),0);
     73e:	ce d1       	rcall	.+924    	; 0xadc <PID_get_rot_max>
     740:	08 2f       	mov	r16, r24
     742:	8f df       	rcall	.-226    	; 0x662 <MOTOR_read>
     744:	30 d0       	rcall	.+96     	; 0x7a6 <PID_scale>
     746:	1f 92       	push	r1
     748:	1f 92       	push	r1
     74a:	1f 92       	push	r1
     74c:	0f 93       	push	r16
     74e:	1f 92       	push	r1
     750:	8f 93       	push	r24
     752:	1f 92       	push	r1
     754:	1f 93       	push	r17
     756:	df 93       	push	r29
     758:	cf 93       	push	r28
     75a:	83 e2       	ldi	r24, 0x23	; 35
     75c:	93 e0       	ldi	r25, 0x03	; 3
     75e:	9f 93       	push	r25
     760:	8f 93       	push	r24
     762:	e0 d7       	rcall	.+4032   	; 0x1724 <printf>
     764:	8d b7       	in	r24, 0x3d	; 61
     766:	9e b7       	in	r25, 0x3e	; 62
     768:	0c 96       	adiw	r24, 0x0c	; 12
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	f8 94       	cli
     76e:	9e bf       	out	0x3e, r25	; 62
     770:	0f be       	out	0x3f, r0	; 63
     772:	8d bf       	out	0x3d, r24	; 61
	 }
     774:	df 91       	pop	r29
     776:	cf 91       	pop	r28
     778:	1f 91       	pop	r17
     77a:	0f 91       	pop	r16
     77c:	08 95       	ret

0000077e <__vector_15>:
	double val = (encoder_val)*(abs(rot_max)/255);
	return val;
}

void PID_update_ref(int16_t pos){
	ref_position = pos;
     77e:	1f 92       	push	r1
     780:	0f 92       	push	r0
     782:	0f b6       	in	r0, 0x3f	; 63
     784:	0f 92       	push	r0
     786:	11 24       	eor	r1, r1
     788:	8f 93       	push	r24
     78a:	9f 93       	push	r25
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	90 93 8a 04 	sts	0x048A, r25
     794:	80 93 89 04 	sts	0x0489, r24
     798:	9f 91       	pop	r25
     79a:	8f 91       	pop	r24
     79c:	0f 90       	pop	r0
     79e:	0f be       	out	0x3f, r0	; 63
     7a0:	0f 90       	pop	r0
     7a2:	1f 90       	pop	r1
     7a4:	18 95       	reti

000007a6 <PID_scale>:
}

uint8_t PID_scale(int16_t encoder_val) {
     7a6:	cf 92       	push	r12
     7a8:	df 92       	push	r13
     7aa:	ef 92       	push	r14
     7ac:	ff 92       	push	r15
     7ae:	cf 93       	push	r28
     7b0:	df 93       	push	r29
     7b2:	bc 01       	movw	r22, r24
	if (encoder_val < rot_max) {
     7b4:	80 91 94 04 	lds	r24, 0x0494
     7b8:	90 91 95 04 	lds	r25, 0x0495
     7bc:	68 17       	cp	r22, r24
     7be:	79 07       	cpc	r23, r25
     7c0:	2c f4       	brge	.+10     	; 0x7cc <PID_scale+0x26>
		encoder_val = rot_max;
     7c2:	60 91 94 04 	lds	r22, 0x0494
     7c6:	70 91 95 04 	lds	r23, 0x0495
     7ca:	0b c0       	rjmp	.+22     	; 0x7e2 <PID_scale+0x3c>
	}
	else if (encoder_val > rot_min) {
     7cc:	80 91 92 04 	lds	r24, 0x0492
     7d0:	90 91 93 04 	lds	r25, 0x0493
     7d4:	86 17       	cp	r24, r22
     7d6:	97 07       	cpc	r25, r23
     7d8:	24 f4       	brge	.+8      	; 0x7e2 <PID_scale+0x3c>
		encoder_val = rot_min;
     7da:	60 91 92 04 	lds	r22, 0x0492
     7de:	70 91 93 04 	lds	r23, 0x0493
	}
	
	uint8_t val = -(encoder_val *(255.0/rot_max));
     7e2:	c0 91 94 04 	lds	r28, 0x0494
     7e6:	d0 91 95 04 	lds	r29, 0x0495
     7ea:	88 27       	eor	r24, r24
     7ec:	77 fd       	sbrc	r23, 7
     7ee:	80 95       	com	r24
     7f0:	98 2f       	mov	r25, r24
     7f2:	0a d5       	rcall	.+2580   	; 0x1208 <__floatsisf>
     7f4:	6b 01       	movw	r12, r22
     7f6:	7c 01       	movw	r14, r24
     7f8:	be 01       	movw	r22, r28
     7fa:	88 27       	eor	r24, r24
     7fc:	77 fd       	sbrc	r23, 7
     7fe:	80 95       	com	r24
     800:	98 2f       	mov	r25, r24
     802:	02 d5       	rcall	.+2564   	; 0x1208 <__floatsisf>
     804:	9b 01       	movw	r18, r22
     806:	ac 01       	movw	r20, r24
     808:	60 e0       	ldi	r22, 0x00	; 0
     80a:	70 e0       	ldi	r23, 0x00	; 0
     80c:	8f e7       	ldi	r24, 0x7F	; 127
     80e:	93 e4       	ldi	r25, 0x43	; 67
     810:	60 d4       	rcall	.+2240   	; 0x10d2 <__divsf3>
     812:	9b 01       	movw	r18, r22
     814:	ac 01       	movw	r20, r24
     816:	c7 01       	movw	r24, r14
     818:	b6 01       	movw	r22, r12
     81a:	aa d5       	rcall	.+2900   	; 0x1370 <__mulsf3>
     81c:	90 58       	subi	r25, 0x80	; 128
     81e:	c6 d4       	rcall	.+2444   	; 0x11ac <__fixunssfsi>

		
	return 255-val;
}
     820:	86 2f       	mov	r24, r22
     822:	80 95       	com	r24
     824:	df 91       	pop	r29
     826:	cf 91       	pop	r28
     828:	ff 90       	pop	r15
     82a:	ef 90       	pop	r14
     82c:	df 90       	pop	r13
     82e:	cf 90       	pop	r12
     830:	08 95       	ret

00000832 <PID_init>:
	//TIMER_start();
	
	}


void PID_init(void){
     832:	0f 93       	push	r16
     834:	1f 93       	push	r17
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
	//cli();
	//DAC_init();
	
	
	MOTOR_write_speed(127,LEFT);
     83a:	60 e0       	ldi	r22, 0x00	; 0
     83c:	8f e7       	ldi	r24, 0x7F	; 127
     83e:	2e df       	rcall	.-420    	; 0x69c <MOTOR_write_speed>
	printf("GOIN RIGHT WROOM\n\n");
     840:	8b e6       	ldi	r24, 0x6B	; 107
     842:	93 e0       	ldi	r25, 0x03	; 3
     844:	80 d7       	rcall	.+3840   	; 0x1746 <puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     846:	2f ef       	ldi	r18, 0xFF	; 255
     848:	89 e6       	ldi	r24, 0x69	; 105
     84a:	98 e1       	ldi	r25, 0x18	; 24
     84c:	21 50       	subi	r18, 0x01	; 1
     84e:	80 40       	sbci	r24, 0x00	; 0
     850:	90 40       	sbci	r25, 0x00	; 0
     852:	e1 f7       	brne	.-8      	; 0x84c <PID_init+0x1a>
     854:	00 c0       	rjmp	.+0      	; 0x856 <PID_init+0x24>
     856:	00 00       	nop
	_delay_ms(500);
	MOTOR_write_speed(0,LEFT);
     858:	60 e0       	ldi	r22, 0x00	; 0
     85a:	80 e0       	ldi	r24, 0x00	; 0
     85c:	1f df       	rcall	.-450    	; 0x69c <MOTOR_write_speed>
	printf("rot_min before = %d\n", MOTOR_read());
     85e:	01 df       	rcall	.-510    	; 0x662 <MOTOR_read>
     860:	9f 93       	push	r25
     862:	8f 93       	push	r24
     864:	8d e7       	ldi	r24, 0x7D	; 125
     866:	93 e0       	ldi	r25, 0x03	; 3
     868:	9f 93       	push	r25
     86a:	8f 93       	push	r24
     86c:	5b d7       	rcall	.+3766   	; 0x1724 <printf>
	while (MOTOR_read()!= 0){
     86e:	0f 90       	pop	r0
     870:	0f 90       	pop	r0
     872:	0f 90       	pop	r0
     874:	0f 90       	pop	r0
		_delay_ms(20);
		printf("IN THE SHIT");
     876:	02 e9       	ldi	r16, 0x92	; 146
     878:	13 e0       	ldi	r17, 0x03	; 3
		PORTH &= ~(1<<_RST);
     87a:	c2 e0       	ldi	r28, 0x02	; 2
     87c:	d1 e0       	ldi	r29, 0x01	; 1
	MOTOR_write_speed(127,LEFT);
	printf("GOIN RIGHT WROOM\n\n");
	_delay_ms(500);
	MOTOR_write_speed(0,LEFT);
	printf("rot_min before = %d\n", MOTOR_read());
	while (MOTOR_read()!= 0){
     87e:	1d c0       	rjmp	.+58     	; 0x8ba <PID_init+0x88>
     880:	2f ef       	ldi	r18, 0xFF	; 255
     882:	89 ef       	ldi	r24, 0xF9	; 249
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	21 50       	subi	r18, 0x01	; 1
     888:	80 40       	sbci	r24, 0x00	; 0
     88a:	90 40       	sbci	r25, 0x00	; 0
     88c:	e1 f7       	brne	.-8      	; 0x886 <PID_init+0x54>
     88e:	00 c0       	rjmp	.+0      	; 0x890 <PID_init+0x5e>
     890:	00 00       	nop
		_delay_ms(20);
		printf("IN THE SHIT");
     892:	1f 93       	push	r17
     894:	0f 93       	push	r16
     896:	46 d7       	rcall	.+3724   	; 0x1724 <printf>
		PORTH &= ~(1<<_RST);
     898:	88 81       	ld	r24, Y
     89a:	8f 7b       	andi	r24, 0xBF	; 191
     89c:	88 83       	st	Y, r24
     89e:	2f ef       	ldi	r18, 0xFF	; 255
     8a0:	89 ef       	ldi	r24, 0xF9	; 249
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	21 50       	subi	r18, 0x01	; 1
     8a6:	80 40       	sbci	r24, 0x00	; 0
     8a8:	90 40       	sbci	r25, 0x00	; 0
     8aa:	e1 f7       	brne	.-8      	; 0x8a4 <PID_init+0x72>
     8ac:	00 c0       	rjmp	.+0      	; 0x8ae <PID_init+0x7c>
     8ae:	00 00       	nop
		_delay_ms(20);
		PORTH |=  (1<<_RST);
     8b0:	88 81       	ld	r24, Y
     8b2:	80 64       	ori	r24, 0x40	; 64
     8b4:	88 83       	st	Y, r24
     8b6:	0f 90       	pop	r0
     8b8:	0f 90       	pop	r0
	MOTOR_write_speed(127,LEFT);
	printf("GOIN RIGHT WROOM\n\n");
	_delay_ms(500);
	MOTOR_write_speed(0,LEFT);
	printf("rot_min before = %d\n", MOTOR_read());
	while (MOTOR_read()!= 0){
     8ba:	d3 de       	rcall	.-602    	; 0x662 <MOTOR_read>
     8bc:	89 2b       	or	r24, r25
     8be:	01 f7       	brne	.-64     	; 0x880 <PID_init+0x4e>
		PORTH &= ~(1<<_RST);
		_delay_ms(20);
		PORTH |=  (1<<_RST);
		//void MOTOR_encoder_reset(void); //resetting the encoder so that rot_min = 0
	}
	rot_min = MOTOR_read();
     8c0:	d0 de       	rcall	.-608    	; 0x662 <MOTOR_read>
     8c2:	90 93 93 04 	sts	0x0493, r25
     8c6:	80 93 92 04 	sts	0x0492, r24
	printf("rot_min = %d\n", MOTOR_read());
     8ca:	cb de       	rcall	.-618    	; 0x662 <MOTOR_read>
     8cc:	9f 93       	push	r25
     8ce:	8f 93       	push	r24
     8d0:	8e e9       	ldi	r24, 0x9E	; 158
     8d2:	93 e0       	ldi	r25, 0x03	; 3
     8d4:	9f 93       	push	r25
     8d6:	8f 93       	push	r24
     8d8:	25 d7       	rcall	.+3658   	; 0x1724 <printf>
     8da:	2f ef       	ldi	r18, 0xFF	; 255
     8dc:	83 ed       	ldi	r24, 0xD3	; 211
     8de:	90 e3       	ldi	r25, 0x30	; 48
     8e0:	21 50       	subi	r18, 0x01	; 1
     8e2:	80 40       	sbci	r24, 0x00	; 0
     8e4:	90 40       	sbci	r25, 0x00	; 0
     8e6:	e1 f7       	brne	.-8      	; 0x8e0 <PID_init+0xae>
     8e8:	00 c0       	rjmp	.+0      	; 0x8ea <PID_init+0xb8>
     8ea:	00 00       	nop
	_delay_ms(1000);
	
	
	MOTOR_write_speed(127,RIGHT);
     8ec:	61 e0       	ldi	r22, 0x01	; 1
     8ee:	8f e7       	ldi	r24, 0x7F	; 127
     8f0:	d5 de       	rcall	.-598    	; 0x69c <MOTOR_write_speed>
     8f2:	2f ef       	ldi	r18, 0xFF	; 255
     8f4:	89 e6       	ldi	r24, 0x69	; 105
     8f6:	98 e1       	ldi	r25, 0x18	; 24
     8f8:	21 50       	subi	r18, 0x01	; 1
     8fa:	80 40       	sbci	r24, 0x00	; 0
     8fc:	90 40       	sbci	r25, 0x00	; 0
     8fe:	e1 f7       	brne	.-8      	; 0x8f8 <PID_init+0xc6>
     900:	00 c0       	rjmp	.+0      	; 0x902 <PID_init+0xd0>
     902:	00 00       	nop
	_delay_ms(500);
	MOTOR_write_speed(0,RIGHT);
     904:	61 e0       	ldi	r22, 0x01	; 1
     906:	80 e0       	ldi	r24, 0x00	; 0
     908:	c9 de       	rcall	.-622    	; 0x69c <MOTOR_write_speed>
	printf("rot_max = %d\n", MOTOR_read());
     90a:	ab de       	rcall	.-682    	; 0x662 <MOTOR_read>
     90c:	9f 93       	push	r25
     90e:	8f 93       	push	r24
     910:	8c ea       	ldi	r24, 0xAC	; 172
     912:	93 e0       	ldi	r25, 0x03	; 3
     914:	9f 93       	push	r25
     916:	8f 93       	push	r24
     918:	05 d7       	rcall	.+3594   	; 0x1724 <printf>
	rot_max = MOTOR_read();
     91a:	a3 de       	rcall	.-698    	; 0x662 <MOTOR_read>
     91c:	90 93 95 04 	sts	0x0495, r25
     920:	80 93 94 04 	sts	0x0494, r24
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	83 ed       	ldi	r24, 0xD3	; 211
     928:	90 e3       	ldi	r25, 0x30	; 48
     92a:	21 50       	subi	r18, 0x01	; 1
     92c:	80 40       	sbci	r24, 0x00	; 0
     92e:	90 40       	sbci	r25, 0x00	; 0
     930:	e1 f7       	brne	.-8      	; 0x92a <PID_init+0xf8>
     932:	00 c0       	rjmp	.+0      	; 0x934 <PID_init+0x102>
     934:	00 00       	nop
	_delay_ms(1000);
	 
	
	MOTOR_write_speed(127,LEFT);
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	8f e7       	ldi	r24, 0x7F	; 127
     93a:	b0 de       	rcall	.-672    	; 0x69c <MOTOR_write_speed>
     93c:	2f ef       	ldi	r18, 0xFF	; 255
     93e:	85 ea       	ldi	r24, 0xA5	; 165
     940:	9e e0       	ldi	r25, 0x0E	; 14
     942:	21 50       	subi	r18, 0x01	; 1
     944:	80 40       	sbci	r24, 0x00	; 0
     946:	90 40       	sbci	r25, 0x00	; 0
     948:	e1 f7       	brne	.-8      	; 0x942 <PID_init+0x110>
     94a:	00 c0       	rjmp	.+0      	; 0x94c <PID_init+0x11a>
     94c:	00 00       	nop
	_delay_ms(300);
	MOTOR_write_speed(0,LEFT);
     94e:	60 e0       	ldi	r22, 0x00	; 0
     950:	80 e0       	ldi	r24, 0x00	; 0
     952:	a4 de       	rcall	.-696    	; 0x69c <MOTOR_write_speed>
	
	printf("PID_scale(rot_min) = %d\n", PID_scale(rot_min));
     954:	80 91 92 04 	lds	r24, 0x0492
     958:	90 91 93 04 	lds	r25, 0x0493
     95c:	24 df       	rcall	.-440    	; 0x7a6 <PID_scale>
     95e:	1f 92       	push	r1
     960:	8f 93       	push	r24
     962:	8a eb       	ldi	r24, 0xBA	; 186
     964:	93 e0       	ldi	r25, 0x03	; 3
     966:	9f 93       	push	r25
     968:	8f 93       	push	r24
     96a:	dc d6       	rcall	.+3512   	; 0x1724 <printf>
	printf("PID_scale(rot_max) = %d\n\n\n", PID_scale(rot_max));
     96c:	80 91 94 04 	lds	r24, 0x0494
     970:	90 91 95 04 	lds	r25, 0x0495
     974:	18 df       	rcall	.-464    	; 0x7a6 <PID_scale>
     976:	1f 92       	push	r1
     978:	8f 93       	push	r24
     97a:	83 ed       	ldi	r24, 0xD3	; 211
     97c:	93 e0       	ldi	r25, 0x03	; 3
     97e:	9f 93       	push	r25
     980:	8f 93       	push	r24
     982:	d0 d6       	rcall	.+3488   	; 0x1724 <printf>
	
	
	
	
	// start pid_timer with /1024 prescaler --> dt = 0.016
	TIMER_start(pid_timer);
     984:	82 e0       	ldi	r24, 0x02	; 2
     986:	94 d1       	rcall	.+808    	; 0xcb0 <TIMER_start>
	/*TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);*/
	printf("fr sei");
     988:	8e ee       	ldi	r24, 0xEE	; 238
     98a:	93 e0       	ldi	r25, 0x03	; 3
     98c:	9f 93       	push	r25
     98e:	8f 93       	push	r24
     990:	c9 d6       	rcall	.+3474   	; 0x1724 <printf>
	sei();
     992:	78 94       	sei
     994:	8d b7       	in	r24, 0x3d	; 61
     996:	9e b7       	in	r25, 0x3e	; 62
     998:	42 96       	adiw	r24, 0x12	; 18
     99a:	0f b6       	in	r0, 0x3f	; 63
     99c:	f8 94       	cli
     99e:	9e bf       	out	0x3e, r25	; 62
     9a0:	0f be       	out	0x3f, r0	; 63
     9a2:	8d bf       	out	0x3d, r24	; 61
	// start pid_timer with /1024 prescaler --> dt = 0.016
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
	
	sei();*/
	
}
     9a4:	df 91       	pop	r29
     9a6:	cf 91       	pop	r28
     9a8:	1f 91       	pop	r17
     9aa:	0f 91       	pop	r16
     9ac:	08 95       	ret

000009ae <PID_control>:
		
	return 255-val;
}


int16_t PID_control(can_message_t msg) {
     9ae:	8f 92       	push	r8
     9b0:	9f 92       	push	r9
     9b2:	af 92       	push	r10
     9b4:	bf 92       	push	r11
     9b6:	cf 92       	push	r12
     9b8:	df 92       	push	r13
     9ba:	ef 92       	push	r14
     9bc:	ff 92       	push	r15
     9be:	0f 93       	push	r16
     9c0:	1f 93       	push	r17
     9c2:	cf 93       	push	r28
     9c4:	df 93       	push	r29
     9c6:	cd b7       	in	r28, 0x3d	; 61
     9c8:	de b7       	in	r29, 0x3e	; 62
     9ca:	2b 97       	sbiw	r28, 0x0b	; 11
     9cc:	0f b6       	in	r0, 0x3f	; 63
     9ce:	f8 94       	cli
     9d0:	de bf       	out	0x3e, r29	; 62
     9d2:	0f be       	out	0x3f, r0	; 63
     9d4:	cd bf       	out	0x3d, r28	; 61
	 /*dt = TIMER_get_time(); //OBS m vre en annen timer enn highscore*/
	int16_t setpoint = (msg.data[2]);
     9d6:	03 2f       	mov	r16, r19
     9d8:	10 e0       	ldi	r17, 0x00	; 0
	//int8_t encoder_val = PID_scale(MOTOR_read());
	printf("setpoint = %d\n", setpoint);
     9da:	1f 92       	push	r1
     9dc:	3f 93       	push	r19
     9de:	86 ef       	ldi	r24, 0xF6	; 246
     9e0:	93 e0       	ldi	r25, 0x03	; 3
     9e2:	9f 93       	push	r25
     9e4:	8f 93       	push	r24
     9e6:	9e d6       	rcall	.+3388   	; 0x1724 <printf>
	int16_t encoder_val = PID_scale(MOTOR_read()); //value between 0 - 255
     9e8:	3c de       	rcall	.-904    	; 0x662 <MOTOR_read>
     9ea:	dd de       	rcall	.-582    	; 0x7a6 <PID_scale>
	
	int16_t current_error = setpoint - encoder_val;
     9ec:	08 1b       	sub	r16, r24
     9ee:	11 09       	sbc	r17, r1
	
	error_integrated = current_error*dt + error_integrated;
     9f0:	b8 01       	movw	r22, r16
     9f2:	88 27       	eor	r24, r24
     9f4:	77 fd       	sbrc	r23, 7
     9f6:	80 95       	com	r24
     9f8:	98 2f       	mov	r25, r24
     9fa:	06 d4       	rcall	.+2060   	; 0x1208 <__floatsisf>
     9fc:	6b 01       	movw	r12, r22
     9fe:	7c 01       	movw	r14, r24
     a00:	20 91 8e 04 	lds	r18, 0x048E
     a04:	30 91 8f 04 	lds	r19, 0x048F
     a08:	40 91 90 04 	lds	r20, 0x0490
     a0c:	50 91 91 04 	lds	r21, 0x0491
     a10:	af d4       	rcall	.+2398   	; 0x1370 <__mulsf3>
     a12:	4b 01       	movw	r8, r22
     a14:	5c 01       	movw	r10, r24
     a16:	60 91 8d 04 	lds	r22, 0x048D
     a1a:	77 27       	eor	r23, r23
     a1c:	67 fd       	sbrc	r22, 7
     a1e:	70 95       	com	r23
     a20:	87 2f       	mov	r24, r23
     a22:	97 2f       	mov	r25, r23
     a24:	f1 d3       	rcall	.+2018   	; 0x1208 <__floatsisf>
     a26:	9b 01       	movw	r18, r22
     a28:	ac 01       	movw	r20, r24
     a2a:	c5 01       	movw	r24, r10
     a2c:	b4 01       	movw	r22, r8
     a2e:	e9 d2       	rcall	.+1490   	; 0x1002 <__addsf3>
     a30:	b8 d3       	rcall	.+1904   	; 0x11a2 <__fixsfsi>
     a32:	b6 2e       	mov	r11, r22
     a34:	60 93 8d 04 	sts	0x048D, r22
	
	int16_t control_output = Kp*current_error + Ki*error_integrated;
     a38:	20 91 0b 02 	lds	r18, 0x020B
     a3c:	30 91 0c 02 	lds	r19, 0x020C
     a40:	40 91 0d 02 	lds	r20, 0x020D
     a44:	50 91 0e 02 	lds	r21, 0x020E
     a48:	c7 01       	movw	r24, r14
     a4a:	b6 01       	movw	r22, r12
     a4c:	91 d4       	rcall	.+2338   	; 0x1370 <__mulsf3>
     a4e:	6b 01       	movw	r12, r22
     a50:	7c 01       	movw	r14, r24
     a52:	6b 2d       	mov	r22, r11
     a54:	77 27       	eor	r23, r23
     a56:	67 fd       	sbrc	r22, 7
     a58:	70 95       	com	r23
     a5a:	87 2f       	mov	r24, r23
     a5c:	97 2f       	mov	r25, r23
     a5e:	d4 d3       	rcall	.+1960   	; 0x1208 <__floatsisf>
     a60:	20 91 07 02 	lds	r18, 0x0207
     a64:	30 91 08 02 	lds	r19, 0x0208
     a68:	40 91 09 02 	lds	r20, 0x0209
     a6c:	50 91 0a 02 	lds	r21, 0x020A
     a70:	7f d4       	rcall	.+2302   	; 0x1370 <__mulsf3>
     a72:	9b 01       	movw	r18, r22
     a74:	ac 01       	movw	r20, r24
     a76:	c7 01       	movw	r24, r14
     a78:	b6 01       	movw	r22, r12
     a7a:	c3 d2       	rcall	.+1414   	; 0x1002 <__addsf3>
     a7c:	92 d3       	rcall	.+1828   	; 0x11a2 <__fixsfsi>
     a7e:	e6 2e       	mov	r14, r22
     a80:	f7 2e       	mov	r15, r23
	
	prev_error= current_error;
     a82:	10 93 8c 04 	sts	0x048C, r17
     a86:	00 93 8b 04 	sts	0x048B, r16
		control_output = -25;
	} 
	else{
		control_output = 0;
	}*/
	printf("current_error = %d\n control output = %d\n error intgrated = %d\n",current_error,control_output,error_integrated);
     a8a:	2b 2d       	mov	r18, r11
     a8c:	33 27       	eor	r19, r19
     a8e:	27 fd       	sbrc	r18, 7
     a90:	30 95       	com	r19
     a92:	3f 93       	push	r19
     a94:	bf 92       	push	r11
     a96:	7f 93       	push	r23
     a98:	6f 93       	push	r22
     a9a:	1f 93       	push	r17
     a9c:	0f 93       	push	r16
     a9e:	25 e0       	ldi	r18, 0x05	; 5
     aa0:	34 e0       	ldi	r19, 0x04	; 4
     aa2:	3f 93       	push	r19
     aa4:	2f 93       	push	r18
     aa6:	3e d6       	rcall	.+3196   	; 0x1724 <printf>
	return control_output;
     aa8:	0f b6       	in	r0, 0x3f	; 63
     aaa:	f8 94       	cli
     aac:	de bf       	out	0x3e, r29	; 62
     aae:	0f be       	out	0x3f, r0	; 63
     ab0:	cd bf       	out	0x3d, r28	; 61
	
}
     ab2:	8e 2d       	mov	r24, r14
     ab4:	9f 2d       	mov	r25, r15
     ab6:	2b 96       	adiw	r28, 0x0b	; 11
     ab8:	0f b6       	in	r0, 0x3f	; 63
     aba:	f8 94       	cli
     abc:	de bf       	out	0x3e, r29	; 62
     abe:	0f be       	out	0x3f, r0	; 63
     ac0:	cd bf       	out	0x3d, r28	; 61
     ac2:	df 91       	pop	r29
     ac4:	cf 91       	pop	r28
     ac6:	1f 91       	pop	r17
     ac8:	0f 91       	pop	r16
     aca:	ff 90       	pop	r15
     acc:	ef 90       	pop	r14
     ace:	df 90       	pop	r13
     ad0:	cf 90       	pop	r12
     ad2:	bf 90       	pop	r11
     ad4:	af 90       	pop	r10
     ad6:	9f 90       	pop	r9
     ad8:	8f 90       	pop	r8
     ada:	08 95       	ret

00000adc <PID_get_rot_max>:
}
*/


uint8_t PID_get_rot_max(void){
	return rot_max;
     adc:	80 91 94 04 	lds	r24, 0x0494
     ae0:	90 91 95 04 	lds	r25, 0x0495
}
     ae4:	08 95       	ret

00000ae6 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     ae6:	a0 e8       	ldi	r26, 0x80	; 128
     ae8:	b0 e0       	ldi	r27, 0x00	; 0
     aea:	8c 91       	ld	r24, X
     aec:	8e 7f       	andi	r24, 0xFE	; 254
     aee:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     af0:	8c 91       	ld	r24, X
     af2:	82 60       	ori	r24, 0x02	; 2
     af4:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     af6:	e1 e8       	ldi	r30, 0x81	; 129
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	80 81       	ld	r24, Z
     afc:	88 60       	ori	r24, 0x08	; 8
     afe:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     b00:	80 81       	ld	r24, Z
     b02:	80 61       	ori	r24, 0x10	; 16
     b04:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     b06:	8c 91       	ld	r24, X
     b08:	80 68       	ori	r24, 0x80	; 128
     b0a:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     b0c:	80 81       	ld	r24, Z
     b0e:	84 60       	ori	r24, 0x04	; 4
     b10:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     b12:	80 81       	ld	r24, Z
     b14:	8d 7f       	andi	r24, 0xFD	; 253
     b16:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     b18:	80 81       	ld	r24, Z
     b1a:	81 60       	ori	r24, 0x01	; 1
     b1c:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     b1e:	88 e3       	ldi	r24, 0x38	; 56
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	90 93 87 00 	sts	0x0087, r25
     b26:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     b2a:	86 e1       	ldi	r24, 0x16	; 22
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	90 93 89 00 	sts	0x0089, r25
     b32:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     b36:	25 9a       	sbi	0x04, 5	; 4
     b38:	08 95       	ret

00000b3a <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     b3a:	ef 92       	push	r14
     b3c:	ff 92       	push	r15
     b3e:	0f 93       	push	r16
     b40:	1f 93       	push	r17
     b42:	cf 93       	push	r28
     b44:	df 93       	push	r29
     b46:	cd b7       	in	r28, 0x3d	; 61
     b48:	de b7       	in	r29, 0x3e	; 62
     b4a:	2b 97       	sbiw	r28, 0x0b	; 11
     b4c:	0f b6       	in	r0, 0x3f	; 63
     b4e:	f8 94       	cli
     b50:	de bf       	out	0x3e, r29	; 62
     b52:	0f be       	out	0x3f, r0	; 63
     b54:	cd bf       	out	0x3d, r28	; 61
     b56:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     b58:	8b ee       	ldi	r24, 0xEB	; 235
     b5a:	93 e0       	ldi	r25, 0x03	; 3
     b5c:	f4 d5       	rcall	.+3048   	; 0x1746 <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     b5e:	41 e0       	ldi	r20, 0x01	; 1
     b60:	61 e0       	ldi	r22, 0x01	; 1
     b62:	8c e2       	ldi	r24, 0x2C	; 44
     b64:	25 dd       	rcall	.-1462   	; 0x5b0 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     b66:	6c 81       	ldd	r22, Y+4	; 0x04
     b68:	70 e0       	ldi	r23, 0x00	; 0
     b6a:	80 e0       	ldi	r24, 0x00	; 0
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	4a d3       	rcall	.+1684   	; 0x1204 <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     b70:	20 e0       	ldi	r18, 0x00	; 0
     b72:	30 e0       	ldi	r19, 0x00	; 0
     b74:	4f e7       	ldi	r20, 0x7F	; 127
     b76:	53 e4       	ldi	r21, 0x43	; 67
     b78:	ac d2       	rcall	.+1368   	; 0x10d2 <__divsf3>
     b7a:	20 e0       	ldi	r18, 0x00	; 0
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	40 e8       	ldi	r20, 0x80	; 128
     b80:	51 e4       	ldi	r21, 0x41	; 65
     b82:	f6 d3       	rcall	.+2028   	; 0x1370 <__mulsf3>
     b84:	20 e0       	ldi	r18, 0x00	; 0
     b86:	30 e0       	ldi	r19, 0x00	; 0
     b88:	40 e6       	ldi	r20, 0x60	; 96
     b8a:	51 e4       	ldi	r21, 0x41	; 65
     b8c:	3a d2       	rcall	.+1140   	; 0x1002 <__addsf3>
	
}
     b8e:	2b 96       	adiw	r28, 0x0b	; 11
     b90:	0f b6       	in	r0, 0x3f	; 63
     b92:	f8 94       	cli
     b94:	de bf       	out	0x3e, r29	; 62
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	cd bf       	out	0x3d, r28	; 61
     b9a:	df 91       	pop	r29
     b9c:	cf 91       	pop	r28
     b9e:	1f 91       	pop	r17
     ba0:	0f 91       	pop	r16
     ba2:	ff 90       	pop	r15
     ba4:	ef 90       	pop	r14
     ba6:	08 95       	ret

00000ba8 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     ba8:	cf 92       	push	r12
     baa:	df 92       	push	r13
     bac:	ef 92       	push	r14
     bae:	ff 92       	push	r15
     bb0:	6b 01       	movw	r12, r22
     bb2:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     bb4:	20 e0       	ldi	r18, 0x00	; 0
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	40 ef       	ldi	r20, 0xF0	; 240
     bba:	51 e4       	ldi	r21, 0x41	; 65
     bbc:	d5 d3       	rcall	.+1962   	; 0x1368 <__gesf2>
     bbe:	88 23       	and	r24, r24
     bc0:	3c f0       	brlt	.+14     	; 0xbd0 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     bc2:	8e e1       	ldi	r24, 0x1E	; 30
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	90 93 89 00 	sts	0x0089, r25
     bca:	80 93 88 00 	sts	0x0088, r24
     bce:	18 c0       	rjmp	.+48     	; 0xc00 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	40 e6       	ldi	r20, 0x60	; 96
     bd6:	51 e4       	ldi	r21, 0x41	; 65
     bd8:	c7 01       	movw	r24, r14
     bda:	b6 01       	movw	r22, r12
     bdc:	76 d2       	rcall	.+1260   	; 0x10ca <__cmpsf2>
     bde:	18 16       	cp	r1, r24
     be0:	3c f0       	brlt	.+14     	; 0xbf0 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     be2:	8e e0       	ldi	r24, 0x0E	; 14
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	90 93 89 00 	sts	0x0089, r25
     bea:	80 93 88 00 	sts	0x0088, r24
     bee:	08 c0       	rjmp	.+16     	; 0xc00 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     bf0:	c7 01       	movw	r24, r14
     bf2:	b6 01       	movw	r22, r12
     bf4:	db d2       	rcall	.+1462   	; 0x11ac <__fixunssfsi>
     bf6:	70 e0       	ldi	r23, 0x00	; 0
     bf8:	70 93 89 00 	sts	0x0089, r23
     bfc:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     c00:	ff 90       	pop	r15
     c02:	ef 90       	pop	r14
     c04:	df 90       	pop	r13
     c06:	cf 90       	pop	r12
     c08:	08 95       	ret

00000c0a <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     c0a:	24 9a       	sbi	0x04, 4	; 4
     c0c:	08 95       	ret

00000c0e <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB &= ~(1 << PB4);
     c0e:	2c 98       	cbi	0x05, 4	; 5
     c10:	08 95       	ret

00000c12 <SOLENOID_enable>:
}

void SOLENOID_enable(){
	
	
	PORTB |= (1 << PB4);
     c12:	2c 9a       	sbi	0x05, 4	; 5
     c14:	08 95       	ret

00000c16 <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     c16:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     c18:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     c1a:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     c1c:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     c1e:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     c20:	8c b5       	in	r24, 0x2c	; 44
     c22:	81 65       	ori	r24, 0x51	; 81
     c24:	8c bd       	out	0x2c, r24	; 44
     c26:	08 95       	ret

00000c28 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     c28:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     c2a:	0d b4       	in	r0, 0x2d	; 45
     c2c:	07 fe       	sbrs	r0, 7
     c2e:	fd cf       	rjmp	.-6      	; 0xc2a <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     c30:	08 95       	ret

00000c32 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	f9 df       	rcall	.-14     	; 0xc28 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     c36:	8e b5       	in	r24, 0x2e	; 46
	
}
     c38:	08 95       	ret

00000c3a <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     c3a:	2f 98       	cbi	0x05, 7	; 5
     c3c:	08 95       	ret

00000c3e <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     c3e:	2f 9a       	sbi	0x05, 7	; 5
     c40:	08 95       	ret

00000c42 <__vector_42>:

uint16_t volatile static stopwatch = 0;



ISR(TIMER4_COMPA_vect) {
     c42:	1f 92       	push	r1
     c44:	0f 92       	push	r0
     c46:	0f b6       	in	r0, 0x3f	; 63
     c48:	0f 92       	push	r0
     c4a:	11 24       	eor	r1, r1
     c4c:	8f 93       	push	r24
     c4e:	9f 93       	push	r25
	stopwatch = stopwatch + 1;
     c50:	80 91 96 04 	lds	r24, 0x0496
     c54:	90 91 97 04 	lds	r25, 0x0497
     c58:	01 96       	adiw	r24, 0x01	; 1
     c5a:	90 93 97 04 	sts	0x0497, r25
     c5e:	80 93 96 04 	sts	0x0496, r24
     c62:	8f e9       	ldi	r24, 0x9F	; 159
     c64:	9f e0       	ldi	r25, 0x0F	; 15
     c66:	01 97       	sbiw	r24, 0x01	; 1
     c68:	f1 f7       	brne	.-4      	; 0xc66 <__vector_42+0x24>
     c6a:	00 c0       	rjmp	.+0      	; 0xc6c <__vector_42+0x2a>
     c6c:	00 00       	nop
	_delay_ms(1);
	/*printf("Interrupt vector func\n\n");*/
} 
     c6e:	9f 91       	pop	r25
     c70:	8f 91       	pop	r24
     c72:	0f 90       	pop	r0
     c74:	0f be       	out	0x3f, r0	; 63
     c76:	0f 90       	pop	r0
     c78:	1f 90       	pop	r1
     c7a:	18 95       	reti

00000c7c <TIMER_init>:

void TIMER_init() {
	
	
	//CTC mode for highscore_timer
	TCCR4B |= (1 << WGM42); 
     c7c:	e1 ea       	ldi	r30, 0xA1	; 161
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	80 81       	ld	r24, Z
     c82:	88 60       	ori	r24, 0x08	; 8
     c84:	80 83       	st	Z, r24
	
	/*Want to count each second:
	Clock frequency = 16 000 000 and prescaler = 1024 ---> 16000000/1024 = 15625 ticks per sec*/
	
	//Defining top value of counter for highscore_timer --> reset each second
	OCR4A = 15625;
     c86:	89 e0       	ldi	r24, 0x09	; 9
     c88:	9d e3       	ldi	r25, 0x3D	; 61
     c8a:	90 93 a9 00 	sts	0x00A9, r25
     c8e:	80 93 a8 00 	sts	0x00A8, r24
	//Defining top value of counter for pid_timer --> reset each 1/25 second
	OCR2A = 625;
     c92:	81 e7       	ldi	r24, 0x71	; 113
     c94:	80 93 b3 00 	sts	0x00B3, r24
	
	//Enable global interrupt
	sei();
     c98:	78 94       	sei
	
	//Enable Timer Compare Match A Interrupt for highscore_timer
	TIMSK4 |= (1 << OCIE4A);
     c9a:	e2 e7       	ldi	r30, 0x72	; 114
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	82 60       	ori	r24, 0x02	; 2
     ca2:	80 83       	st	Z, r24
	
	//Enable Timer Overflow Interrupt for pid_timer 
	TIMSK2 |= (1 << TOIE2);
     ca4:	e0 e7       	ldi	r30, 0x70	; 112
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	81 60       	ori	r24, 0x01	; 1
     cac:	80 83       	st	Z, r24
     cae:	08 95       	ret

00000cb0 <TIMER_start>:
	
}

void TIMER_start(timer_t timer){
	
	stopwatch = 0;
     cb0:	10 92 97 04 	sts	0x0497, r1
     cb4:	10 92 96 04 	sts	0x0496, r1
	
	if (timer == highscore_timer) {
     cb8:	84 30       	cpi	r24, 0x04	; 4
     cba:	51 f4       	brne	.+20     	; 0xcd0 <TIMER_start+0x20>
		TCNT4H = 0x00;
     cbc:	10 92 a5 00 	sts	0x00A5, r1
		TCNT4L = 0x00;
     cc0:	10 92 a4 00 	sts	0x00A4, r1
		
		//Prescaler = 1024
		TCCR4B |= (1 << CS40) | (1 << CS42);
     cc4:	e1 ea       	ldi	r30, 0xA1	; 161
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	85 60       	ori	r24, 0x05	; 5
     ccc:	80 83       	st	Z, r24
     cce:	08 95       	ret
	}
	else if (timer == pid_timer) {
     cd0:	82 30       	cpi	r24, 0x02	; 2
     cd2:	29 f4       	brne	.+10     	; 0xcde <TIMER_start+0x2e>
	
		//Prescaler = 1024
		TCCR2B |= (1 << CS20) | (1 << CS22);
     cd4:	e1 eb       	ldi	r30, 0xB1	; 177
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	85 60       	ori	r24, 0x05	; 5
     cdc:	80 83       	st	Z, r24
     cde:	08 95       	ret

00000ce0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ce0:	8c e0       	ldi	r24, 0x0C	; 12
     ce2:	80 93 b8 00 	sts	0x00B8, r24
     ce6:	8f ef       	ldi	r24, 0xFF	; 255
     ce8:	80 93 bb 00 	sts	0x00BB, r24
     cec:	84 e0       	ldi	r24, 0x04	; 4
     cee:	80 93 bc 00 	sts	0x00BC, r24
     cf2:	08 95       	ret

00000cf4 <TWI_Start_Transceiver_With_Data>:
     cf4:	ec eb       	ldi	r30, 0xBC	; 188
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	20 81       	ld	r18, Z
     cfa:	20 fd       	sbrc	r18, 0
     cfc:	fd cf       	rjmp	.-6      	; 0xcf8 <TWI_Start_Transceiver_With_Data+0x4>
     cfe:	60 93 9a 04 	sts	0x049A, r22
     d02:	fc 01       	movw	r30, r24
     d04:	20 81       	ld	r18, Z
     d06:	20 93 9b 04 	sts	0x049B, r18
     d0a:	20 fd       	sbrc	r18, 0
     d0c:	0c c0       	rjmp	.+24     	; 0xd26 <TWI_Start_Transceiver_With_Data+0x32>
     d0e:	62 30       	cpi	r22, 0x02	; 2
     d10:	50 f0       	brcs	.+20     	; 0xd26 <TWI_Start_Transceiver_With_Data+0x32>
     d12:	dc 01       	movw	r26, r24
     d14:	11 96       	adiw	r26, 0x01	; 1
     d16:	ec e9       	ldi	r30, 0x9C	; 156
     d18:	f4 e0       	ldi	r31, 0x04	; 4
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	9d 91       	ld	r25, X+
     d1e:	91 93       	st	Z+, r25
     d20:	8f 5f       	subi	r24, 0xFF	; 255
     d22:	86 13       	cpse	r24, r22
     d24:	fb cf       	rjmp	.-10     	; 0xd1c <TWI_Start_Transceiver_With_Data+0x28>
     d26:	10 92 99 04 	sts	0x0499, r1
     d2a:	88 ef       	ldi	r24, 0xF8	; 248
     d2c:	80 93 0f 02 	sts	0x020F, r24
     d30:	85 ea       	ldi	r24, 0xA5	; 165
     d32:	80 93 bc 00 	sts	0x00BC, r24
     d36:	08 95       	ret

00000d38 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     d38:	1f 92       	push	r1
     d3a:	0f 92       	push	r0
     d3c:	0f b6       	in	r0, 0x3f	; 63
     d3e:	0f 92       	push	r0
     d40:	11 24       	eor	r1, r1
     d42:	0b b6       	in	r0, 0x3b	; 59
     d44:	0f 92       	push	r0
     d46:	2f 93       	push	r18
     d48:	3f 93       	push	r19
     d4a:	8f 93       	push	r24
     d4c:	9f 93       	push	r25
     d4e:	af 93       	push	r26
     d50:	bf 93       	push	r27
     d52:	ef 93       	push	r30
     d54:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     d56:	80 91 b9 00 	lds	r24, 0x00B9
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	fc 01       	movw	r30, r24
     d5e:	38 97       	sbiw	r30, 0x08	; 8
     d60:	e1 35       	cpi	r30, 0x51	; 81
     d62:	f1 05       	cpc	r31, r1
     d64:	08 f0       	brcs	.+2      	; 0xd68 <__vector_39+0x30>
     d66:	55 c0       	rjmp	.+170    	; 0xe12 <__vector_39+0xda>
     d68:	ee 58       	subi	r30, 0x8E	; 142
     d6a:	ff 4f       	sbci	r31, 0xFF	; 255
     d6c:	64 c3       	rjmp	.+1736   	; 0x1436 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     d6e:	10 92 98 04 	sts	0x0498, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     d72:	e0 91 98 04 	lds	r30, 0x0498
     d76:	80 91 9a 04 	lds	r24, 0x049A
     d7a:	e8 17       	cp	r30, r24
     d7c:	70 f4       	brcc	.+28     	; 0xd9a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	8e 0f       	add	r24, r30
     d82:	80 93 98 04 	sts	0x0498, r24
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	e5 56       	subi	r30, 0x65	; 101
     d8a:	fb 4f       	sbci	r31, 0xFB	; 251
     d8c:	80 81       	ld	r24, Z
     d8e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d92:	85 e8       	ldi	r24, 0x85	; 133
     d94:	80 93 bc 00 	sts	0x00BC, r24
     d98:	43 c0       	rjmp	.+134    	; 0xe20 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d9a:	80 91 99 04 	lds	r24, 0x0499
     d9e:	81 60       	ori	r24, 0x01	; 1
     da0:	80 93 99 04 	sts	0x0499, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     da4:	84 e9       	ldi	r24, 0x94	; 148
     da6:	80 93 bc 00 	sts	0x00BC, r24
     daa:	3a c0       	rjmp	.+116    	; 0xe20 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     dac:	e0 91 98 04 	lds	r30, 0x0498
     db0:	81 e0       	ldi	r24, 0x01	; 1
     db2:	8e 0f       	add	r24, r30
     db4:	80 93 98 04 	sts	0x0498, r24
     db8:	80 91 bb 00 	lds	r24, 0x00BB
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	e5 56       	subi	r30, 0x65	; 101
     dc0:	fb 4f       	sbci	r31, 0xFB	; 251
     dc2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     dc4:	20 91 98 04 	lds	r18, 0x0498
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	80 91 9a 04 	lds	r24, 0x049A
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	01 97       	sbiw	r24, 0x01	; 1
     dd2:	28 17       	cp	r18, r24
     dd4:	39 07       	cpc	r19, r25
     dd6:	24 f4       	brge	.+8      	; 0xde0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dd8:	85 ec       	ldi	r24, 0xC5	; 197
     dda:	80 93 bc 00 	sts	0x00BC, r24
     dde:	20 c0       	rjmp	.+64     	; 0xe20 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     de0:	85 e8       	ldi	r24, 0x85	; 133
     de2:	80 93 bc 00 	sts	0x00BC, r24
     de6:	1c c0       	rjmp	.+56     	; 0xe20 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     de8:	80 91 bb 00 	lds	r24, 0x00BB
     dec:	e0 91 98 04 	lds	r30, 0x0498
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	e5 56       	subi	r30, 0x65	; 101
     df4:	fb 4f       	sbci	r31, 0xFB	; 251
     df6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     df8:	80 91 99 04 	lds	r24, 0x0499
     dfc:	81 60       	ori	r24, 0x01	; 1
     dfe:	80 93 99 04 	sts	0x0499, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e02:	84 e9       	ldi	r24, 0x94	; 148
     e04:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e08:	0b c0       	rjmp	.+22     	; 0xe20 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e0a:	85 ea       	ldi	r24, 0xA5	; 165
     e0c:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e10:	07 c0       	rjmp	.+14     	; 0xe20 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e12:	80 91 b9 00 	lds	r24, 0x00B9
     e16:	80 93 0f 02 	sts	0x020F, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e1a:	84 e0       	ldi	r24, 0x04	; 4
     e1c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     e20:	ff 91       	pop	r31
     e22:	ef 91       	pop	r30
     e24:	bf 91       	pop	r27
     e26:	af 91       	pop	r26
     e28:	9f 91       	pop	r25
     e2a:	8f 91       	pop	r24
     e2c:	3f 91       	pop	r19
     e2e:	2f 91       	pop	r18
     e30:	0f 90       	pop	r0
     e32:	0b be       	out	0x3b, r0	; 59
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     e3e:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     e42:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     e46:	88 e1       	ldi	r24, 0x18	; 24
     e48:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     e4c:	8e e0       	ldi	r24, 0x0E	; 14
     e4e:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     e52:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     e54:	e1 ec       	ldi	r30, 0xC1	; 193
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	80 68       	ori	r24, 0x80	; 128
     e5c:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     e5e:	e0 ec       	ldi	r30, 0xC0	; 192
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	80 81       	ld	r24, Z
     e64:	80 68       	ori	r24, 0x80	; 128
     e66:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     e68:	78 94       	sei


	return 1;
}
     e6a:	81 e0       	ldi	r24, 0x01	; 1
     e6c:	90 e0       	ldi	r25, 0x00	; 0
     e6e:	08 95       	ret

00000e70 <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     e70:	e0 ec       	ldi	r30, 0xC0	; 192
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	90 81       	ld	r25, Z
     e76:	95 ff       	sbrs	r25, 5
     e78:	fd cf       	rjmp	.-6      	; 0xe74 <UART_Transmit+0x4>
	
	UDR0 = data;
     e7a:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     e7e:	83 e0       	ldi	r24, 0x03	; 3
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	08 95       	ret

00000e84 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     e84:	e0 ec       	ldi	r30, 0xC0	; 192
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	88 23       	and	r24, r24
     e8c:	ec f7       	brge	.-6      	; 0xe88 <UART_Recieve+0x4>
	
	return UDR0;
     e8e:	80 91 c6 00 	lds	r24, 0x00C6
	
     e92:	08 95       	ret

00000e94 <main>:
	//unsigned char temp = UDR0;
	//UART_Transmit(temp); // for  teste at det funker
//}


int main(void) {
     e94:	cf 93       	push	r28
     e96:	df 93       	push	r29
     e98:	cd b7       	in	r28, 0x3d	; 61
     e9a:	de b7       	in	r29, 0x3e	; 62
     e9c:	66 97       	sbiw	r28, 0x16	; 22
     e9e:	0f b6       	in	r0, 0x3f	; 63
     ea0:	f8 94       	cli
     ea2:	de bf       	out	0x3e, r29	; 62
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	cd bf       	out	0x3d, r28	; 61
	
	
	
	//cli();	//disable alle interrupts
	
	DDRA = 0xFF;
     ea8:	8f ef       	ldi	r24, 0xFF	; 255
     eaa:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     eac:	87 e6       	ldi	r24, 0x67	; 103
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	c6 df       	rcall	.-116    	; 0xe3e <UART_Init>
	HC05_init(UBRR);
     eb2:	87 e6       	ldi	r24, 0x67	; 103
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	84 da       	rcall	.-2808   	; 0x3c0 <HC05_init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     eb8:	62 e4       	ldi	r22, 0x42	; 66
     eba:	77 e0       	ldi	r23, 0x07	; 7
     ebc:	88 e3       	ldi	r24, 0x38	; 56
     ebe:	97 e0       	ldi	r25, 0x07	; 7
     ec0:	e7 d3       	rcall	.+1998   	; 0x1690 <fdevopen>

	
	CAN_init();
     ec2:	bc d9       	rcall	.-3208   	; 0x23c <CAN_init>
	PWM_init();
     ec4:	10 de       	rcall	.-992    	; 0xae6 <PWM_init>
	DAC_init();
     ec6:	66 da       	rcall	.-2868   	; 0x394 <DAC_init>
	
	//Enable global interrupt
	//sei();
	
	
	MOTOR_init();
     ec8:	b4 db       	rcall	.-2200   	; 0x632 <MOTOR_init>
	IR_init();
     eca:	31 db       	rcall	.-2462   	; 0x52e <IR_init>
	SOLENOID_init();
     ecc:	9e de       	rcall	.-708    	; 0xc0a <SOLENOID_init>
	TIMER_init();
     ece:	d6 de       	rcall	.-596    	; 0xc7c <TIMER_init>
	
	printf("before pid init\n\n");
     ed0:	84 e4       	ldi	r24, 0x44	; 68
     ed2:	94 e0       	ldi	r25, 0x04	; 4
     ed4:	38 d4       	rcall	.+2160   	; 0x1746 <puts>
	
	PID_init();
     ed6:	ad dc       	rcall	.-1702   	; 0x832 <PID_init>
		printf("PID_scale(MOTOR_read()) = %d \n", PID_scale(MOTOR_read()));
		
	}*/
	
	can_message_t msg;
	msg.id = 0;
     ed8:	1a 82       	std	Y+2, r1	; 0x02
     eda:	19 82       	std	Y+1, r1	; 0x01
	msg.length = 1;
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	8b 83       	std	Y+3, r24	; 0x03
	msg.data[0] = 0;
     ee0:	1c 82       	std	Y+4, r1	; 0x04

	//msg.data[GAME_ENABLE] = 0;	//--> clearing bit in order to recognize new message
		
	CAN_recieve_data(&msg);
     ee2:	ce 01       	movw	r24, r28
     ee4:	01 96       	adiw	r24, 0x01	; 1
     ee6:	bc d9       	rcall	.-3208   	; 0x260 <CAN_recieve_data>
     ee8:	8f e3       	ldi	r24, 0x3F	; 63
     eea:	9c e9       	ldi	r25, 0x9C	; 156
     eec:	01 97       	sbiw	r24, 0x01	; 1
     eee:	f1 f7       	brne	.-4      	; 0xeec <main+0x58>
     ef0:	00 c0       	rjmp	.+0      	; 0xef2 <main+0x5e>
     ef2:	00 00       	nop
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     ef4:	0f 2e       	mov	r0, r31
     ef6:	f5 e5       	ldi	r31, 0x55	; 85
     ef8:	cf 2e       	mov	r12, r31
     efa:	f4 e0       	ldi	r31, 0x04	; 4
     efc:	df 2e       	mov	r13, r31
     efe:	f0 2d       	mov	r31, r0
		can_message_t msg; 
		msg.id = 0;
		msg.length = 1;
     f00:	77 24       	eor	r7, r7
     f02:	73 94       	inc	r7

					//_delay_ms(1000);
				}
		
					//uint8_t target_pos = msg.data[MOTOR_REF];
					printf("msg.data[2] = %d\n", msg.data[2]);
     f04:	0f 2e       	mov	r0, r31
     f06:	fb e5       	ldi	r31, 0x5B	; 91
     f08:	8f 2e       	mov	r8, r31
     f0a:	f4 e0       	ldi	r31, 0x04	; 4
     f0c:	9f 2e       	mov	r9, r31
     f0e:	f0 2d       	mov	r31, r0
					
					printf("PID_control(msg) = %d\n\n", PID_control(msg));
     f10:	0f 2e       	mov	r0, r31
     f12:	fd e6       	ldi	r31, 0x6D	; 109
     f14:	af 2e       	mov	r10, r31
     f16:	f4 e0       	ldi	r31, 0x04	; 4
     f18:	bf 2e       	mov	r11, r31
     f1a:	f0 2d       	mov	r31, r0
		while(1){
		//_delay_ms(100);
		
		//printf("ADC IR %d\n",IR_read());
	
		printf("Hello");
     f1c:	df 92       	push	r13
     f1e:	cf 92       	push	r12
     f20:	01 d4       	rcall	.+2050   	; 0x1724 <printf>
		can_message_t msg; 
		msg.id = 0;
     f22:	1d 86       	std	Y+13, r1	; 0x0d
     f24:	1c 86       	std	Y+12, r1	; 0x0c
		msg.length = 1;
     f26:	7e 86       	std	Y+14, r7	; 0x0e
		msg.data[0] = 0;
     f28:	1f 86       	std	Y+15, r1	; 0x0f

		//msg.data[GAME_ENABLE] = 0;	//--> clearing bit in order to recognize new message
		
		CAN_recieve_data(&msg);
     f2a:	ce 01       	movw	r24, r28
     f2c:	0c 96       	adiw	r24, 0x0c	; 12
     f2e:	98 d9       	rcall	.-3280   	; 0x260 <CAN_recieve_data>
     f30:	8f e3       	ldi	r24, 0x3F	; 63
     f32:	9c e9       	ldi	r25, 0x9C	; 156
     f34:	01 97       	sbiw	r24, 0x01	; 1
     f36:	f1 f7       	brne	.-4      	; 0xf34 <main+0xa0>
     f38:	00 c0       	rjmp	.+0      	; 0xf3a <main+0xa6>
     f3a:	00 00       	nop
		_delay_ms(10);
		
		
		//printf("IN MAIN:\n");
		//if (msg.id == 100 && msg.length == 7){	
			CAN_print_message(msg);
     f3c:	ec 84       	ldd	r14, Y+12	; 0x0c
     f3e:	fd 84       	ldd	r15, Y+13	; 0x0d
     f40:	0e 85       	ldd	r16, Y+14	; 0x0e
     f42:	1f 85       	ldd	r17, Y+15	; 0x0f
     f44:	28 89       	ldd	r18, Y+16	; 0x10
     f46:	39 89       	ldd	r19, Y+17	; 0x11
     f48:	4a 89       	ldd	r20, Y+18	; 0x12
     f4a:	5b 89       	ldd	r21, Y+19	; 0x13
     f4c:	6c 89       	ldd	r22, Y+20	; 0x14
     f4e:	7d 89       	ldd	r23, Y+21	; 0x15
     f50:	8e 89       	ldd	r24, Y+22	; 0x16
     f52:	c6 d9       	rcall	.-3188   	; 0x2e0 <CAN_print_message>
		//}
		
		if (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/ && msg.length == 7) {
     f54:	8c 85       	ldd	r24, Y+12	; 0x0c
     f56:	9d 85       	ldd	r25, Y+13	; 0x0d
     f58:	0f 90       	pop	r0
     f5a:	0f 90       	pop	r0
     f5c:	84 36       	cpi	r24, 0x64	; 100
     f5e:	91 05       	cpc	r25, r1
     f60:	09 f0       	breq	.+2      	; 0xf64 <main+0xd0>
     f62:	41 c0       	rjmp	.+130    	; 0xfe6 <main+0x152>
     f64:	8e 85       	ldd	r24, Y+14	; 0x0e
     f66:	87 30       	cpi	r24, 0x07	; 7
     f68:	c9 f6       	brne	.-78     	; 0xf1c <main+0x88>
			
				//MOTOR_write_pos(PID_control(msg));
				//PID_update_ref(msg.data[2]);
			
			float dc = PWM_get_duty_cycle(msg);
     f6a:	ec 84       	ldd	r14, Y+12	; 0x0c
     f6c:	fd 84       	ldd	r15, Y+13	; 0x0d
     f6e:	08 2f       	mov	r16, r24
     f70:	1f 85       	ldd	r17, Y+15	; 0x0f
     f72:	28 89       	ldd	r18, Y+16	; 0x10
     f74:	39 89       	ldd	r19, Y+17	; 0x11
     f76:	4a 89       	ldd	r20, Y+18	; 0x12
     f78:	5b 89       	ldd	r21, Y+19	; 0x13
     f7a:	6c 89       	ldd	r22, Y+20	; 0x14
     f7c:	7d 89       	ldd	r23, Y+21	; 0x15
     f7e:	8e 89       	ldd	r24, Y+22	; 0x16
     f80:	dc dd       	rcall	.-1096   	; 0xb3a <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
     f82:	12 de       	rcall	.-988    	; 0xba8 <PWM_set_duty_cycle>
			
			
		
		
			
				if (/*msg.id == GAME_ID &&*/ msg.data[SOLENOID_ENABLE]) {
     f84:	8a 89       	ldd	r24, Y+18	; 0x12
     f86:	88 23       	and	r24, r24
     f88:	71 f0       	breq	.+28     	; 0xfa6 <main+0x112>
				
					SOLENOID_enable();
     f8a:	43 de       	rcall	.-890    	; 0xc12 <SOLENOID_enable>
					printf("SOLENOID_enabled\n");
     f8c:	82 e6       	ldi	r24, 0x62	; 98
     f8e:	92 e0       	ldi	r25, 0x02	; 2
     f90:	da d3       	rcall	.+1972   	; 0x1746 <puts>
     f92:	9f ef       	ldi	r25, 0xFF	; 255
     f94:	25 ea       	ldi	r18, 0xA5	; 165
     f96:	8e e0       	ldi	r24, 0x0E	; 14
     f98:	91 50       	subi	r25, 0x01	; 1
     f9a:	20 40       	sbci	r18, 0x00	; 0
     f9c:	80 40       	sbci	r24, 0x00	; 0
     f9e:	e1 f7       	brne	.-8      	; 0xf98 <main+0x104>
     fa0:	00 c0       	rjmp	.+0      	; 0xfa2 <main+0x10e>
     fa2:	00 00       	nop
					_delay_ms(300);
					SOLENOID_disable();
     fa4:	34 de       	rcall	.-920    	; 0xc0e <SOLENOID_disable>

					//_delay_ms(1000);
				}
		
					//uint8_t target_pos = msg.data[MOTOR_REF];
					printf("msg.data[2] = %d\n", msg.data[2]);
     fa6:	89 89       	ldd	r24, Y+17	; 0x11
     fa8:	1f 92       	push	r1
     faa:	8f 93       	push	r24
     fac:	9f 92       	push	r9
     fae:	8f 92       	push	r8
     fb0:	b9 d3       	rcall	.+1906   	; 0x1724 <printf>
					
					printf("PID_control(msg) = %d\n\n", PID_control(msg));
     fb2:	ec 84       	ldd	r14, Y+12	; 0x0c
     fb4:	fd 84       	ldd	r15, Y+13	; 0x0d
     fb6:	0e 85       	ldd	r16, Y+14	; 0x0e
     fb8:	1f 85       	ldd	r17, Y+15	; 0x0f
     fba:	28 89       	ldd	r18, Y+16	; 0x10
     fbc:	39 89       	ldd	r19, Y+17	; 0x11
     fbe:	4a 89       	ldd	r20, Y+18	; 0x12
     fc0:	5b 89       	ldd	r21, Y+19	; 0x13
     fc2:	6c 89       	ldd	r22, Y+20	; 0x14
     fc4:	7d 89       	ldd	r23, Y+21	; 0x15
     fc6:	8e 89       	ldd	r24, Y+22	; 0x16
     fc8:	f2 dc       	rcall	.-1564   	; 0x9ae <PID_control>
     fca:	9f 93       	push	r25
     fcc:	8f 93       	push	r24
     fce:	bf 92       	push	r11
     fd0:	af 92       	push	r10
     fd2:	a8 d3       	rcall	.+1872   	; 0x1724 <printf>
					
					MOTOR_write_pos(msg.data[2] /*- PID_control(msg)*/);
     fd4:	89 89       	ldd	r24, Y+17	; 0x11
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	70 db       	rcall	.-2336   	; 0x6ba <MOTOR_write_pos>
		//printf("IN MAIN:\n");
		//if (msg.id == 100 && msg.length == 7){	
			CAN_print_message(msg);
		//}
		
		if (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE]*/ && msg.length == 7) {
     fda:	0f b6       	in	r0, 0x3f	; 63
     fdc:	f8 94       	cli
     fde:	de bf       	out	0x3e, r29	; 62
     fe0:	0f be       	out	0x3f, r0	; 63
     fe2:	cd bf       	out	0x3d, r28	; 61
     fe4:	9b cf       	rjmp	.-202    	; 0xf1c <main+0x88>
	
		
		
				//MCP_CANINTF = MCP_CANINTF | 0b00000001;
	}
	else if (msg.id == WIRELESS_ID) {
     fe6:	80 35       	cpi	r24, 0x50	; 80
     fe8:	91 05       	cpc	r25, r1
     fea:	09 f0       	breq	.+2      	; 0xfee <main+0x15a>
     fec:	97 cf       	rjmp	.-210    	; 0xf1c <main+0x88>
		uint8_t enable = FALSE;
		if (HC05_receive() == PLAY) {
     fee:	04 da       	rcall	.-3064   	; 0x3f8 <HC05_receive>
     ff0:	81 30       	cpi	r24, 0x01	; 1
     ff2:	09 f0       	breq	.+2      	; 0xff6 <main+0x162>
     ff4:	93 cf       	rjmp	.-218    	; 0xf1c <main+0x88>
			enable = TRUE;
			TIMER_start(highscore_timer);
     ff6:	84 e0       	ldi	r24, 0x04	; 4
     ff8:	5b de       	rcall	.-842    	; 0xcb0 <TIMER_start>
		}
		
		while(enable) {
			HC05_set_control_input();
     ffa:	33 da       	rcall	.-2970   	; 0x462 <HC05_set_control_input>
     ffc:	32 da       	rcall	.-2972   	; 0x462 <HC05_set_control_input>
     ffe:	fe cf       	rjmp	.-4      	; 0xffc <main+0x168>

00001000 <__subsf3>:
    1000:	50 58       	subi	r21, 0x80	; 128

00001002 <__addsf3>:
    1002:	bb 27       	eor	r27, r27
    1004:	aa 27       	eor	r26, r26
    1006:	0e d0       	rcall	.+28     	; 0x1024 <__addsf3x>
    1008:	75 c1       	rjmp	.+746    	; 0x12f4 <__fp_round>
    100a:	66 d1       	rcall	.+716    	; 0x12d8 <__fp_pscA>
    100c:	30 f0       	brcs	.+12     	; 0x101a <__addsf3+0x18>
    100e:	6b d1       	rcall	.+726    	; 0x12e6 <__fp_pscB>
    1010:	20 f0       	brcs	.+8      	; 0x101a <__addsf3+0x18>
    1012:	31 f4       	brne	.+12     	; 0x1020 <__addsf3+0x1e>
    1014:	9f 3f       	cpi	r25, 0xFF	; 255
    1016:	11 f4       	brne	.+4      	; 0x101c <__addsf3+0x1a>
    1018:	1e f4       	brtc	.+6      	; 0x1020 <__addsf3+0x1e>
    101a:	5b c1       	rjmp	.+694    	; 0x12d2 <__fp_nan>
    101c:	0e f4       	brtc	.+2      	; 0x1020 <__addsf3+0x1e>
    101e:	e0 95       	com	r30
    1020:	e7 fb       	bst	r30, 7
    1022:	51 c1       	rjmp	.+674    	; 0x12c6 <__fp_inf>

00001024 <__addsf3x>:
    1024:	e9 2f       	mov	r30, r25
    1026:	77 d1       	rcall	.+750    	; 0x1316 <__fp_split3>
    1028:	80 f3       	brcs	.-32     	; 0x100a <__addsf3+0x8>
    102a:	ba 17       	cp	r27, r26
    102c:	62 07       	cpc	r22, r18
    102e:	73 07       	cpc	r23, r19
    1030:	84 07       	cpc	r24, r20
    1032:	95 07       	cpc	r25, r21
    1034:	18 f0       	brcs	.+6      	; 0x103c <__addsf3x+0x18>
    1036:	71 f4       	brne	.+28     	; 0x1054 <__addsf3x+0x30>
    1038:	9e f5       	brtc	.+102    	; 0x10a0 <__addsf3x+0x7c>
    103a:	8f c1       	rjmp	.+798    	; 0x135a <__fp_zero>
    103c:	0e f4       	brtc	.+2      	; 0x1040 <__addsf3x+0x1c>
    103e:	e0 95       	com	r30
    1040:	0b 2e       	mov	r0, r27
    1042:	ba 2f       	mov	r27, r26
    1044:	a0 2d       	mov	r26, r0
    1046:	0b 01       	movw	r0, r22
    1048:	b9 01       	movw	r22, r18
    104a:	90 01       	movw	r18, r0
    104c:	0c 01       	movw	r0, r24
    104e:	ca 01       	movw	r24, r20
    1050:	a0 01       	movw	r20, r0
    1052:	11 24       	eor	r1, r1
    1054:	ff 27       	eor	r31, r31
    1056:	59 1b       	sub	r21, r25
    1058:	99 f0       	breq	.+38     	; 0x1080 <__addsf3x+0x5c>
    105a:	59 3f       	cpi	r21, 0xF9	; 249
    105c:	50 f4       	brcc	.+20     	; 0x1072 <__addsf3x+0x4e>
    105e:	50 3e       	cpi	r21, 0xE0	; 224
    1060:	68 f1       	brcs	.+90     	; 0x10bc <__addsf3x+0x98>
    1062:	1a 16       	cp	r1, r26
    1064:	f0 40       	sbci	r31, 0x00	; 0
    1066:	a2 2f       	mov	r26, r18
    1068:	23 2f       	mov	r18, r19
    106a:	34 2f       	mov	r19, r20
    106c:	44 27       	eor	r20, r20
    106e:	58 5f       	subi	r21, 0xF8	; 248
    1070:	f3 cf       	rjmp	.-26     	; 0x1058 <__addsf3x+0x34>
    1072:	46 95       	lsr	r20
    1074:	37 95       	ror	r19
    1076:	27 95       	ror	r18
    1078:	a7 95       	ror	r26
    107a:	f0 40       	sbci	r31, 0x00	; 0
    107c:	53 95       	inc	r21
    107e:	c9 f7       	brne	.-14     	; 0x1072 <__addsf3x+0x4e>
    1080:	7e f4       	brtc	.+30     	; 0x10a0 <__addsf3x+0x7c>
    1082:	1f 16       	cp	r1, r31
    1084:	ba 0b       	sbc	r27, r26
    1086:	62 0b       	sbc	r22, r18
    1088:	73 0b       	sbc	r23, r19
    108a:	84 0b       	sbc	r24, r20
    108c:	ba f0       	brmi	.+46     	; 0x10bc <__addsf3x+0x98>
    108e:	91 50       	subi	r25, 0x01	; 1
    1090:	a1 f0       	breq	.+40     	; 0x10ba <__addsf3x+0x96>
    1092:	ff 0f       	add	r31, r31
    1094:	bb 1f       	adc	r27, r27
    1096:	66 1f       	adc	r22, r22
    1098:	77 1f       	adc	r23, r23
    109a:	88 1f       	adc	r24, r24
    109c:	c2 f7       	brpl	.-16     	; 0x108e <__addsf3x+0x6a>
    109e:	0e c0       	rjmp	.+28     	; 0x10bc <__addsf3x+0x98>
    10a0:	ba 0f       	add	r27, r26
    10a2:	62 1f       	adc	r22, r18
    10a4:	73 1f       	adc	r23, r19
    10a6:	84 1f       	adc	r24, r20
    10a8:	48 f4       	brcc	.+18     	; 0x10bc <__addsf3x+0x98>
    10aa:	87 95       	ror	r24
    10ac:	77 95       	ror	r23
    10ae:	67 95       	ror	r22
    10b0:	b7 95       	ror	r27
    10b2:	f7 95       	ror	r31
    10b4:	9e 3f       	cpi	r25, 0xFE	; 254
    10b6:	08 f0       	brcs	.+2      	; 0x10ba <__addsf3x+0x96>
    10b8:	b3 cf       	rjmp	.-154    	; 0x1020 <__addsf3+0x1e>
    10ba:	93 95       	inc	r25
    10bc:	88 0f       	add	r24, r24
    10be:	08 f0       	brcs	.+2      	; 0x10c2 <__addsf3x+0x9e>
    10c0:	99 27       	eor	r25, r25
    10c2:	ee 0f       	add	r30, r30
    10c4:	97 95       	ror	r25
    10c6:	87 95       	ror	r24
    10c8:	08 95       	ret

000010ca <__cmpsf2>:
    10ca:	d9 d0       	rcall	.+434    	; 0x127e <__fp_cmp>
    10cc:	08 f4       	brcc	.+2      	; 0x10d0 <__cmpsf2+0x6>
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	08 95       	ret

000010d2 <__divsf3>:
    10d2:	0c d0       	rcall	.+24     	; 0x10ec <__divsf3x>
    10d4:	0f c1       	rjmp	.+542    	; 0x12f4 <__fp_round>
    10d6:	07 d1       	rcall	.+526    	; 0x12e6 <__fp_pscB>
    10d8:	40 f0       	brcs	.+16     	; 0x10ea <__divsf3+0x18>
    10da:	fe d0       	rcall	.+508    	; 0x12d8 <__fp_pscA>
    10dc:	30 f0       	brcs	.+12     	; 0x10ea <__divsf3+0x18>
    10de:	21 f4       	brne	.+8      	; 0x10e8 <__divsf3+0x16>
    10e0:	5f 3f       	cpi	r21, 0xFF	; 255
    10e2:	19 f0       	breq	.+6      	; 0x10ea <__divsf3+0x18>
    10e4:	f0 c0       	rjmp	.+480    	; 0x12c6 <__fp_inf>
    10e6:	51 11       	cpse	r21, r1
    10e8:	39 c1       	rjmp	.+626    	; 0x135c <__fp_szero>
    10ea:	f3 c0       	rjmp	.+486    	; 0x12d2 <__fp_nan>

000010ec <__divsf3x>:
    10ec:	14 d1       	rcall	.+552    	; 0x1316 <__fp_split3>
    10ee:	98 f3       	brcs	.-26     	; 0x10d6 <__divsf3+0x4>

000010f0 <__divsf3_pse>:
    10f0:	99 23       	and	r25, r25
    10f2:	c9 f3       	breq	.-14     	; 0x10e6 <__divsf3+0x14>
    10f4:	55 23       	and	r21, r21
    10f6:	b1 f3       	breq	.-20     	; 0x10e4 <__divsf3+0x12>
    10f8:	95 1b       	sub	r25, r21
    10fa:	55 0b       	sbc	r21, r21
    10fc:	bb 27       	eor	r27, r27
    10fe:	aa 27       	eor	r26, r26
    1100:	62 17       	cp	r22, r18
    1102:	73 07       	cpc	r23, r19
    1104:	84 07       	cpc	r24, r20
    1106:	38 f0       	brcs	.+14     	; 0x1116 <__divsf3_pse+0x26>
    1108:	9f 5f       	subi	r25, 0xFF	; 255
    110a:	5f 4f       	sbci	r21, 0xFF	; 255
    110c:	22 0f       	add	r18, r18
    110e:	33 1f       	adc	r19, r19
    1110:	44 1f       	adc	r20, r20
    1112:	aa 1f       	adc	r26, r26
    1114:	a9 f3       	breq	.-22     	; 0x1100 <__divsf3_pse+0x10>
    1116:	33 d0       	rcall	.+102    	; 0x117e <__divsf3_pse+0x8e>
    1118:	0e 2e       	mov	r0, r30
    111a:	3a f0       	brmi	.+14     	; 0x112a <__divsf3_pse+0x3a>
    111c:	e0 e8       	ldi	r30, 0x80	; 128
    111e:	30 d0       	rcall	.+96     	; 0x1180 <__divsf3_pse+0x90>
    1120:	91 50       	subi	r25, 0x01	; 1
    1122:	50 40       	sbci	r21, 0x00	; 0
    1124:	e6 95       	lsr	r30
    1126:	00 1c       	adc	r0, r0
    1128:	ca f7       	brpl	.-14     	; 0x111c <__divsf3_pse+0x2c>
    112a:	29 d0       	rcall	.+82     	; 0x117e <__divsf3_pse+0x8e>
    112c:	fe 2f       	mov	r31, r30
    112e:	27 d0       	rcall	.+78     	; 0x117e <__divsf3_pse+0x8e>
    1130:	66 0f       	add	r22, r22
    1132:	77 1f       	adc	r23, r23
    1134:	88 1f       	adc	r24, r24
    1136:	bb 1f       	adc	r27, r27
    1138:	26 17       	cp	r18, r22
    113a:	37 07       	cpc	r19, r23
    113c:	48 07       	cpc	r20, r24
    113e:	ab 07       	cpc	r26, r27
    1140:	b0 e8       	ldi	r27, 0x80	; 128
    1142:	09 f0       	breq	.+2      	; 0x1146 <__divsf3_pse+0x56>
    1144:	bb 0b       	sbc	r27, r27
    1146:	80 2d       	mov	r24, r0
    1148:	bf 01       	movw	r22, r30
    114a:	ff 27       	eor	r31, r31
    114c:	93 58       	subi	r25, 0x83	; 131
    114e:	5f 4f       	sbci	r21, 0xFF	; 255
    1150:	2a f0       	brmi	.+10     	; 0x115c <__divsf3_pse+0x6c>
    1152:	9e 3f       	cpi	r25, 0xFE	; 254
    1154:	51 05       	cpc	r21, r1
    1156:	68 f0       	brcs	.+26     	; 0x1172 <__divsf3_pse+0x82>
    1158:	b6 c0       	rjmp	.+364    	; 0x12c6 <__fp_inf>
    115a:	00 c1       	rjmp	.+512    	; 0x135c <__fp_szero>
    115c:	5f 3f       	cpi	r21, 0xFF	; 255
    115e:	ec f3       	brlt	.-6      	; 0x115a <__divsf3_pse+0x6a>
    1160:	98 3e       	cpi	r25, 0xE8	; 232
    1162:	dc f3       	brlt	.-10     	; 0x115a <__divsf3_pse+0x6a>
    1164:	86 95       	lsr	r24
    1166:	77 95       	ror	r23
    1168:	67 95       	ror	r22
    116a:	b7 95       	ror	r27
    116c:	f7 95       	ror	r31
    116e:	9f 5f       	subi	r25, 0xFF	; 255
    1170:	c9 f7       	brne	.-14     	; 0x1164 <__divsf3_pse+0x74>
    1172:	88 0f       	add	r24, r24
    1174:	91 1d       	adc	r25, r1
    1176:	96 95       	lsr	r25
    1178:	87 95       	ror	r24
    117a:	97 f9       	bld	r25, 7
    117c:	08 95       	ret
    117e:	e1 e0       	ldi	r30, 0x01	; 1
    1180:	66 0f       	add	r22, r22
    1182:	77 1f       	adc	r23, r23
    1184:	88 1f       	adc	r24, r24
    1186:	bb 1f       	adc	r27, r27
    1188:	62 17       	cp	r22, r18
    118a:	73 07       	cpc	r23, r19
    118c:	84 07       	cpc	r24, r20
    118e:	ba 07       	cpc	r27, r26
    1190:	20 f0       	brcs	.+8      	; 0x119a <__divsf3_pse+0xaa>
    1192:	62 1b       	sub	r22, r18
    1194:	73 0b       	sbc	r23, r19
    1196:	84 0b       	sbc	r24, r20
    1198:	ba 0b       	sbc	r27, r26
    119a:	ee 1f       	adc	r30, r30
    119c:	88 f7       	brcc	.-30     	; 0x1180 <__divsf3_pse+0x90>
    119e:	e0 95       	com	r30
    11a0:	08 95       	ret

000011a2 <__fixsfsi>:
    11a2:	04 d0       	rcall	.+8      	; 0x11ac <__fixunssfsi>
    11a4:	68 94       	set
    11a6:	b1 11       	cpse	r27, r1
    11a8:	d9 c0       	rjmp	.+434    	; 0x135c <__fp_szero>
    11aa:	08 95       	ret

000011ac <__fixunssfsi>:
    11ac:	bc d0       	rcall	.+376    	; 0x1326 <__fp_splitA>
    11ae:	88 f0       	brcs	.+34     	; 0x11d2 <__fixunssfsi+0x26>
    11b0:	9f 57       	subi	r25, 0x7F	; 127
    11b2:	90 f0       	brcs	.+36     	; 0x11d8 <__fixunssfsi+0x2c>
    11b4:	b9 2f       	mov	r27, r25
    11b6:	99 27       	eor	r25, r25
    11b8:	b7 51       	subi	r27, 0x17	; 23
    11ba:	a0 f0       	brcs	.+40     	; 0x11e4 <__fixunssfsi+0x38>
    11bc:	d1 f0       	breq	.+52     	; 0x11f2 <__fixunssfsi+0x46>
    11be:	66 0f       	add	r22, r22
    11c0:	77 1f       	adc	r23, r23
    11c2:	88 1f       	adc	r24, r24
    11c4:	99 1f       	adc	r25, r25
    11c6:	1a f0       	brmi	.+6      	; 0x11ce <__fixunssfsi+0x22>
    11c8:	ba 95       	dec	r27
    11ca:	c9 f7       	brne	.-14     	; 0x11be <__fixunssfsi+0x12>
    11cc:	12 c0       	rjmp	.+36     	; 0x11f2 <__fixunssfsi+0x46>
    11ce:	b1 30       	cpi	r27, 0x01	; 1
    11d0:	81 f0       	breq	.+32     	; 0x11f2 <__fixunssfsi+0x46>
    11d2:	c3 d0       	rcall	.+390    	; 0x135a <__fp_zero>
    11d4:	b1 e0       	ldi	r27, 0x01	; 1
    11d6:	08 95       	ret
    11d8:	c0 c0       	rjmp	.+384    	; 0x135a <__fp_zero>
    11da:	67 2f       	mov	r22, r23
    11dc:	78 2f       	mov	r23, r24
    11de:	88 27       	eor	r24, r24
    11e0:	b8 5f       	subi	r27, 0xF8	; 248
    11e2:	39 f0       	breq	.+14     	; 0x11f2 <__fixunssfsi+0x46>
    11e4:	b9 3f       	cpi	r27, 0xF9	; 249
    11e6:	cc f3       	brlt	.-14     	; 0x11da <__fixunssfsi+0x2e>
    11e8:	86 95       	lsr	r24
    11ea:	77 95       	ror	r23
    11ec:	67 95       	ror	r22
    11ee:	b3 95       	inc	r27
    11f0:	d9 f7       	brne	.-10     	; 0x11e8 <__fixunssfsi+0x3c>
    11f2:	3e f4       	brtc	.+14     	; 0x1202 <__fixunssfsi+0x56>
    11f4:	90 95       	com	r25
    11f6:	80 95       	com	r24
    11f8:	70 95       	com	r23
    11fa:	61 95       	neg	r22
    11fc:	7f 4f       	sbci	r23, 0xFF	; 255
    11fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1200:	9f 4f       	sbci	r25, 0xFF	; 255
    1202:	08 95       	ret

00001204 <__floatunsisf>:
    1204:	e8 94       	clt
    1206:	09 c0       	rjmp	.+18     	; 0x121a <__floatsisf+0x12>

00001208 <__floatsisf>:
    1208:	97 fb       	bst	r25, 7
    120a:	3e f4       	brtc	.+14     	; 0x121a <__floatsisf+0x12>
    120c:	90 95       	com	r25
    120e:	80 95       	com	r24
    1210:	70 95       	com	r23
    1212:	61 95       	neg	r22
    1214:	7f 4f       	sbci	r23, 0xFF	; 255
    1216:	8f 4f       	sbci	r24, 0xFF	; 255
    1218:	9f 4f       	sbci	r25, 0xFF	; 255
    121a:	99 23       	and	r25, r25
    121c:	a9 f0       	breq	.+42     	; 0x1248 <__floatsisf+0x40>
    121e:	f9 2f       	mov	r31, r25
    1220:	96 e9       	ldi	r25, 0x96	; 150
    1222:	bb 27       	eor	r27, r27
    1224:	93 95       	inc	r25
    1226:	f6 95       	lsr	r31
    1228:	87 95       	ror	r24
    122a:	77 95       	ror	r23
    122c:	67 95       	ror	r22
    122e:	b7 95       	ror	r27
    1230:	f1 11       	cpse	r31, r1
    1232:	f8 cf       	rjmp	.-16     	; 0x1224 <__floatsisf+0x1c>
    1234:	fa f4       	brpl	.+62     	; 0x1274 <__floatsisf+0x6c>
    1236:	bb 0f       	add	r27, r27
    1238:	11 f4       	brne	.+4      	; 0x123e <__floatsisf+0x36>
    123a:	60 ff       	sbrs	r22, 0
    123c:	1b c0       	rjmp	.+54     	; 0x1274 <__floatsisf+0x6c>
    123e:	6f 5f       	subi	r22, 0xFF	; 255
    1240:	7f 4f       	sbci	r23, 0xFF	; 255
    1242:	8f 4f       	sbci	r24, 0xFF	; 255
    1244:	9f 4f       	sbci	r25, 0xFF	; 255
    1246:	16 c0       	rjmp	.+44     	; 0x1274 <__floatsisf+0x6c>
    1248:	88 23       	and	r24, r24
    124a:	11 f0       	breq	.+4      	; 0x1250 <__floatsisf+0x48>
    124c:	96 e9       	ldi	r25, 0x96	; 150
    124e:	11 c0       	rjmp	.+34     	; 0x1272 <__floatsisf+0x6a>
    1250:	77 23       	and	r23, r23
    1252:	21 f0       	breq	.+8      	; 0x125c <__floatsisf+0x54>
    1254:	9e e8       	ldi	r25, 0x8E	; 142
    1256:	87 2f       	mov	r24, r23
    1258:	76 2f       	mov	r23, r22
    125a:	05 c0       	rjmp	.+10     	; 0x1266 <__floatsisf+0x5e>
    125c:	66 23       	and	r22, r22
    125e:	71 f0       	breq	.+28     	; 0x127c <__floatsisf+0x74>
    1260:	96 e8       	ldi	r25, 0x86	; 134
    1262:	86 2f       	mov	r24, r22
    1264:	70 e0       	ldi	r23, 0x00	; 0
    1266:	60 e0       	ldi	r22, 0x00	; 0
    1268:	2a f0       	brmi	.+10     	; 0x1274 <__floatsisf+0x6c>
    126a:	9a 95       	dec	r25
    126c:	66 0f       	add	r22, r22
    126e:	77 1f       	adc	r23, r23
    1270:	88 1f       	adc	r24, r24
    1272:	da f7       	brpl	.-10     	; 0x126a <__floatsisf+0x62>
    1274:	88 0f       	add	r24, r24
    1276:	96 95       	lsr	r25
    1278:	87 95       	ror	r24
    127a:	97 f9       	bld	r25, 7
    127c:	08 95       	ret

0000127e <__fp_cmp>:
    127e:	99 0f       	add	r25, r25
    1280:	00 08       	sbc	r0, r0
    1282:	55 0f       	add	r21, r21
    1284:	aa 0b       	sbc	r26, r26
    1286:	e0 e8       	ldi	r30, 0x80	; 128
    1288:	fe ef       	ldi	r31, 0xFE	; 254
    128a:	16 16       	cp	r1, r22
    128c:	17 06       	cpc	r1, r23
    128e:	e8 07       	cpc	r30, r24
    1290:	f9 07       	cpc	r31, r25
    1292:	c0 f0       	brcs	.+48     	; 0x12c4 <__fp_cmp+0x46>
    1294:	12 16       	cp	r1, r18
    1296:	13 06       	cpc	r1, r19
    1298:	e4 07       	cpc	r30, r20
    129a:	f5 07       	cpc	r31, r21
    129c:	98 f0       	brcs	.+38     	; 0x12c4 <__fp_cmp+0x46>
    129e:	62 1b       	sub	r22, r18
    12a0:	73 0b       	sbc	r23, r19
    12a2:	84 0b       	sbc	r24, r20
    12a4:	95 0b       	sbc	r25, r21
    12a6:	39 f4       	brne	.+14     	; 0x12b6 <__fp_cmp+0x38>
    12a8:	0a 26       	eor	r0, r26
    12aa:	61 f0       	breq	.+24     	; 0x12c4 <__fp_cmp+0x46>
    12ac:	23 2b       	or	r18, r19
    12ae:	24 2b       	or	r18, r20
    12b0:	25 2b       	or	r18, r21
    12b2:	21 f4       	brne	.+8      	; 0x12bc <__fp_cmp+0x3e>
    12b4:	08 95       	ret
    12b6:	0a 26       	eor	r0, r26
    12b8:	09 f4       	brne	.+2      	; 0x12bc <__fp_cmp+0x3e>
    12ba:	a1 40       	sbci	r26, 0x01	; 1
    12bc:	a6 95       	lsr	r26
    12be:	8f ef       	ldi	r24, 0xFF	; 255
    12c0:	81 1d       	adc	r24, r1
    12c2:	81 1d       	adc	r24, r1
    12c4:	08 95       	ret

000012c6 <__fp_inf>:
    12c6:	97 f9       	bld	r25, 7
    12c8:	9f 67       	ori	r25, 0x7F	; 127
    12ca:	80 e8       	ldi	r24, 0x80	; 128
    12cc:	70 e0       	ldi	r23, 0x00	; 0
    12ce:	60 e0       	ldi	r22, 0x00	; 0
    12d0:	08 95       	ret

000012d2 <__fp_nan>:
    12d2:	9f ef       	ldi	r25, 0xFF	; 255
    12d4:	80 ec       	ldi	r24, 0xC0	; 192
    12d6:	08 95       	ret

000012d8 <__fp_pscA>:
    12d8:	00 24       	eor	r0, r0
    12da:	0a 94       	dec	r0
    12dc:	16 16       	cp	r1, r22
    12de:	17 06       	cpc	r1, r23
    12e0:	18 06       	cpc	r1, r24
    12e2:	09 06       	cpc	r0, r25
    12e4:	08 95       	ret

000012e6 <__fp_pscB>:
    12e6:	00 24       	eor	r0, r0
    12e8:	0a 94       	dec	r0
    12ea:	12 16       	cp	r1, r18
    12ec:	13 06       	cpc	r1, r19
    12ee:	14 06       	cpc	r1, r20
    12f0:	05 06       	cpc	r0, r21
    12f2:	08 95       	ret

000012f4 <__fp_round>:
    12f4:	09 2e       	mov	r0, r25
    12f6:	03 94       	inc	r0
    12f8:	00 0c       	add	r0, r0
    12fa:	11 f4       	brne	.+4      	; 0x1300 <__fp_round+0xc>
    12fc:	88 23       	and	r24, r24
    12fe:	52 f0       	brmi	.+20     	; 0x1314 <__fp_round+0x20>
    1300:	bb 0f       	add	r27, r27
    1302:	40 f4       	brcc	.+16     	; 0x1314 <__fp_round+0x20>
    1304:	bf 2b       	or	r27, r31
    1306:	11 f4       	brne	.+4      	; 0x130c <__fp_round+0x18>
    1308:	60 ff       	sbrs	r22, 0
    130a:	04 c0       	rjmp	.+8      	; 0x1314 <__fp_round+0x20>
    130c:	6f 5f       	subi	r22, 0xFF	; 255
    130e:	7f 4f       	sbci	r23, 0xFF	; 255
    1310:	8f 4f       	sbci	r24, 0xFF	; 255
    1312:	9f 4f       	sbci	r25, 0xFF	; 255
    1314:	08 95       	ret

00001316 <__fp_split3>:
    1316:	57 fd       	sbrc	r21, 7
    1318:	90 58       	subi	r25, 0x80	; 128
    131a:	44 0f       	add	r20, r20
    131c:	55 1f       	adc	r21, r21
    131e:	59 f0       	breq	.+22     	; 0x1336 <__fp_splitA+0x10>
    1320:	5f 3f       	cpi	r21, 0xFF	; 255
    1322:	71 f0       	breq	.+28     	; 0x1340 <__fp_splitA+0x1a>
    1324:	47 95       	ror	r20

00001326 <__fp_splitA>:
    1326:	88 0f       	add	r24, r24
    1328:	97 fb       	bst	r25, 7
    132a:	99 1f       	adc	r25, r25
    132c:	61 f0       	breq	.+24     	; 0x1346 <__fp_splitA+0x20>
    132e:	9f 3f       	cpi	r25, 0xFF	; 255
    1330:	79 f0       	breq	.+30     	; 0x1350 <__fp_splitA+0x2a>
    1332:	87 95       	ror	r24
    1334:	08 95       	ret
    1336:	12 16       	cp	r1, r18
    1338:	13 06       	cpc	r1, r19
    133a:	14 06       	cpc	r1, r20
    133c:	55 1f       	adc	r21, r21
    133e:	f2 cf       	rjmp	.-28     	; 0x1324 <__fp_split3+0xe>
    1340:	46 95       	lsr	r20
    1342:	f1 df       	rcall	.-30     	; 0x1326 <__fp_splitA>
    1344:	08 c0       	rjmp	.+16     	; 0x1356 <__fp_splitA+0x30>
    1346:	16 16       	cp	r1, r22
    1348:	17 06       	cpc	r1, r23
    134a:	18 06       	cpc	r1, r24
    134c:	99 1f       	adc	r25, r25
    134e:	f1 cf       	rjmp	.-30     	; 0x1332 <__fp_splitA+0xc>
    1350:	86 95       	lsr	r24
    1352:	71 05       	cpc	r23, r1
    1354:	61 05       	cpc	r22, r1
    1356:	08 94       	sec
    1358:	08 95       	ret

0000135a <__fp_zero>:
    135a:	e8 94       	clt

0000135c <__fp_szero>:
    135c:	bb 27       	eor	r27, r27
    135e:	66 27       	eor	r22, r22
    1360:	77 27       	eor	r23, r23
    1362:	cb 01       	movw	r24, r22
    1364:	97 f9       	bld	r25, 7
    1366:	08 95       	ret

00001368 <__gesf2>:
    1368:	8a df       	rcall	.-236    	; 0x127e <__fp_cmp>
    136a:	08 f4       	brcc	.+2      	; 0x136e <__gesf2+0x6>
    136c:	8f ef       	ldi	r24, 0xFF	; 255
    136e:	08 95       	ret

00001370 <__mulsf3>:
    1370:	0b d0       	rcall	.+22     	; 0x1388 <__mulsf3x>
    1372:	c0 cf       	rjmp	.-128    	; 0x12f4 <__fp_round>
    1374:	b1 df       	rcall	.-158    	; 0x12d8 <__fp_pscA>
    1376:	28 f0       	brcs	.+10     	; 0x1382 <__mulsf3+0x12>
    1378:	b6 df       	rcall	.-148    	; 0x12e6 <__fp_pscB>
    137a:	18 f0       	brcs	.+6      	; 0x1382 <__mulsf3+0x12>
    137c:	95 23       	and	r25, r21
    137e:	09 f0       	breq	.+2      	; 0x1382 <__mulsf3+0x12>
    1380:	a2 cf       	rjmp	.-188    	; 0x12c6 <__fp_inf>
    1382:	a7 cf       	rjmp	.-178    	; 0x12d2 <__fp_nan>
    1384:	11 24       	eor	r1, r1
    1386:	ea cf       	rjmp	.-44     	; 0x135c <__fp_szero>

00001388 <__mulsf3x>:
    1388:	c6 df       	rcall	.-116    	; 0x1316 <__fp_split3>
    138a:	a0 f3       	brcs	.-24     	; 0x1374 <__mulsf3+0x4>

0000138c <__mulsf3_pse>:
    138c:	95 9f       	mul	r25, r21
    138e:	d1 f3       	breq	.-12     	; 0x1384 <__mulsf3+0x14>
    1390:	95 0f       	add	r25, r21
    1392:	50 e0       	ldi	r21, 0x00	; 0
    1394:	55 1f       	adc	r21, r21
    1396:	62 9f       	mul	r22, r18
    1398:	f0 01       	movw	r30, r0
    139a:	72 9f       	mul	r23, r18
    139c:	bb 27       	eor	r27, r27
    139e:	f0 0d       	add	r31, r0
    13a0:	b1 1d       	adc	r27, r1
    13a2:	63 9f       	mul	r22, r19
    13a4:	aa 27       	eor	r26, r26
    13a6:	f0 0d       	add	r31, r0
    13a8:	b1 1d       	adc	r27, r1
    13aa:	aa 1f       	adc	r26, r26
    13ac:	64 9f       	mul	r22, r20
    13ae:	66 27       	eor	r22, r22
    13b0:	b0 0d       	add	r27, r0
    13b2:	a1 1d       	adc	r26, r1
    13b4:	66 1f       	adc	r22, r22
    13b6:	82 9f       	mul	r24, r18
    13b8:	22 27       	eor	r18, r18
    13ba:	b0 0d       	add	r27, r0
    13bc:	a1 1d       	adc	r26, r1
    13be:	62 1f       	adc	r22, r18
    13c0:	73 9f       	mul	r23, r19
    13c2:	b0 0d       	add	r27, r0
    13c4:	a1 1d       	adc	r26, r1
    13c6:	62 1f       	adc	r22, r18
    13c8:	83 9f       	mul	r24, r19
    13ca:	a0 0d       	add	r26, r0
    13cc:	61 1d       	adc	r22, r1
    13ce:	22 1f       	adc	r18, r18
    13d0:	74 9f       	mul	r23, r20
    13d2:	33 27       	eor	r19, r19
    13d4:	a0 0d       	add	r26, r0
    13d6:	61 1d       	adc	r22, r1
    13d8:	23 1f       	adc	r18, r19
    13da:	84 9f       	mul	r24, r20
    13dc:	60 0d       	add	r22, r0
    13de:	21 1d       	adc	r18, r1
    13e0:	82 2f       	mov	r24, r18
    13e2:	76 2f       	mov	r23, r22
    13e4:	6a 2f       	mov	r22, r26
    13e6:	11 24       	eor	r1, r1
    13e8:	9f 57       	subi	r25, 0x7F	; 127
    13ea:	50 40       	sbci	r21, 0x00	; 0
    13ec:	8a f0       	brmi	.+34     	; 0x1410 <__mulsf3_pse+0x84>
    13ee:	e1 f0       	breq	.+56     	; 0x1428 <__mulsf3_pse+0x9c>
    13f0:	88 23       	and	r24, r24
    13f2:	4a f0       	brmi	.+18     	; 0x1406 <__mulsf3_pse+0x7a>
    13f4:	ee 0f       	add	r30, r30
    13f6:	ff 1f       	adc	r31, r31
    13f8:	bb 1f       	adc	r27, r27
    13fa:	66 1f       	adc	r22, r22
    13fc:	77 1f       	adc	r23, r23
    13fe:	88 1f       	adc	r24, r24
    1400:	91 50       	subi	r25, 0x01	; 1
    1402:	50 40       	sbci	r21, 0x00	; 0
    1404:	a9 f7       	brne	.-22     	; 0x13f0 <__mulsf3_pse+0x64>
    1406:	9e 3f       	cpi	r25, 0xFE	; 254
    1408:	51 05       	cpc	r21, r1
    140a:	70 f0       	brcs	.+28     	; 0x1428 <__mulsf3_pse+0x9c>
    140c:	5c cf       	rjmp	.-328    	; 0x12c6 <__fp_inf>
    140e:	a6 cf       	rjmp	.-180    	; 0x135c <__fp_szero>
    1410:	5f 3f       	cpi	r21, 0xFF	; 255
    1412:	ec f3       	brlt	.-6      	; 0x140e <__mulsf3_pse+0x82>
    1414:	98 3e       	cpi	r25, 0xE8	; 232
    1416:	dc f3       	brlt	.-10     	; 0x140e <__mulsf3_pse+0x82>
    1418:	86 95       	lsr	r24
    141a:	77 95       	ror	r23
    141c:	67 95       	ror	r22
    141e:	b7 95       	ror	r27
    1420:	f7 95       	ror	r31
    1422:	e7 95       	ror	r30
    1424:	9f 5f       	subi	r25, 0xFF	; 255
    1426:	c1 f7       	brne	.-16     	; 0x1418 <__mulsf3_pse+0x8c>
    1428:	fe 2b       	or	r31, r30
    142a:	88 0f       	add	r24, r24
    142c:	91 1d       	adc	r25, r1
    142e:	96 95       	lsr	r25
    1430:	87 95       	ror	r24
    1432:	97 f9       	bld	r25, 7
    1434:	08 95       	ret

00001436 <__tablejump2__>:
    1436:	ee 0f       	add	r30, r30
    1438:	ff 1f       	adc	r31, r31

0000143a <__tablejump__>:
    143a:	05 90       	lpm	r0, Z+
    143c:	f4 91       	lpm	r31, Z
    143e:	e0 2d       	mov	r30, r0
    1440:	19 94       	eijmp

00001442 <malloc>:
    1442:	cf 93       	push	r28
    1444:	df 93       	push	r29
    1446:	82 30       	cpi	r24, 0x02	; 2
    1448:	91 05       	cpc	r25, r1
    144a:	10 f4       	brcc	.+4      	; 0x1450 <malloc+0xe>
    144c:	82 e0       	ldi	r24, 0x02	; 2
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	e0 91 a2 04 	lds	r30, 0x04A2
    1454:	f0 91 a3 04 	lds	r31, 0x04A3
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	a0 e0       	ldi	r26, 0x00	; 0
    145e:	b0 e0       	ldi	r27, 0x00	; 0
    1460:	30 97       	sbiw	r30, 0x00	; 0
    1462:	39 f1       	breq	.+78     	; 0x14b2 <malloc+0x70>
    1464:	40 81       	ld	r20, Z
    1466:	51 81       	ldd	r21, Z+1	; 0x01
    1468:	48 17       	cp	r20, r24
    146a:	59 07       	cpc	r21, r25
    146c:	b8 f0       	brcs	.+46     	; 0x149c <malloc+0x5a>
    146e:	48 17       	cp	r20, r24
    1470:	59 07       	cpc	r21, r25
    1472:	71 f4       	brne	.+28     	; 0x1490 <malloc+0x4e>
    1474:	82 81       	ldd	r24, Z+2	; 0x02
    1476:	93 81       	ldd	r25, Z+3	; 0x03
    1478:	10 97       	sbiw	r26, 0x00	; 0
    147a:	29 f0       	breq	.+10     	; 0x1486 <malloc+0x44>
    147c:	13 96       	adiw	r26, 0x03	; 3
    147e:	9c 93       	st	X, r25
    1480:	8e 93       	st	-X, r24
    1482:	12 97       	sbiw	r26, 0x02	; 2
    1484:	2c c0       	rjmp	.+88     	; 0x14de <malloc+0x9c>
    1486:	90 93 a3 04 	sts	0x04A3, r25
    148a:	80 93 a2 04 	sts	0x04A2, r24
    148e:	27 c0       	rjmp	.+78     	; 0x14de <malloc+0x9c>
    1490:	21 15       	cp	r18, r1
    1492:	31 05       	cpc	r19, r1
    1494:	31 f0       	breq	.+12     	; 0x14a2 <malloc+0x60>
    1496:	42 17       	cp	r20, r18
    1498:	53 07       	cpc	r21, r19
    149a:	18 f0       	brcs	.+6      	; 0x14a2 <malloc+0x60>
    149c:	a9 01       	movw	r20, r18
    149e:	db 01       	movw	r26, r22
    14a0:	01 c0       	rjmp	.+2      	; 0x14a4 <malloc+0x62>
    14a2:	ef 01       	movw	r28, r30
    14a4:	9a 01       	movw	r18, r20
    14a6:	bd 01       	movw	r22, r26
    14a8:	df 01       	movw	r26, r30
    14aa:	02 80       	ldd	r0, Z+2	; 0x02
    14ac:	f3 81       	ldd	r31, Z+3	; 0x03
    14ae:	e0 2d       	mov	r30, r0
    14b0:	d7 cf       	rjmp	.-82     	; 0x1460 <malloc+0x1e>
    14b2:	21 15       	cp	r18, r1
    14b4:	31 05       	cpc	r19, r1
    14b6:	f9 f0       	breq	.+62     	; 0x14f6 <malloc+0xb4>
    14b8:	28 1b       	sub	r18, r24
    14ba:	39 0b       	sbc	r19, r25
    14bc:	24 30       	cpi	r18, 0x04	; 4
    14be:	31 05       	cpc	r19, r1
    14c0:	80 f4       	brcc	.+32     	; 0x14e2 <malloc+0xa0>
    14c2:	8a 81       	ldd	r24, Y+2	; 0x02
    14c4:	9b 81       	ldd	r25, Y+3	; 0x03
    14c6:	61 15       	cp	r22, r1
    14c8:	71 05       	cpc	r23, r1
    14ca:	21 f0       	breq	.+8      	; 0x14d4 <malloc+0x92>
    14cc:	fb 01       	movw	r30, r22
    14ce:	93 83       	std	Z+3, r25	; 0x03
    14d0:	82 83       	std	Z+2, r24	; 0x02
    14d2:	04 c0       	rjmp	.+8      	; 0x14dc <malloc+0x9a>
    14d4:	90 93 a3 04 	sts	0x04A3, r25
    14d8:	80 93 a2 04 	sts	0x04A2, r24
    14dc:	fe 01       	movw	r30, r28
    14de:	32 96       	adiw	r30, 0x02	; 2
    14e0:	44 c0       	rjmp	.+136    	; 0x156a <malloc+0x128>
    14e2:	fe 01       	movw	r30, r28
    14e4:	e2 0f       	add	r30, r18
    14e6:	f3 1f       	adc	r31, r19
    14e8:	81 93       	st	Z+, r24
    14ea:	91 93       	st	Z+, r25
    14ec:	22 50       	subi	r18, 0x02	; 2
    14ee:	31 09       	sbc	r19, r1
    14f0:	39 83       	std	Y+1, r19	; 0x01
    14f2:	28 83       	st	Y, r18
    14f4:	3a c0       	rjmp	.+116    	; 0x156a <malloc+0x128>
    14f6:	20 91 a0 04 	lds	r18, 0x04A0
    14fa:	30 91 a1 04 	lds	r19, 0x04A1
    14fe:	23 2b       	or	r18, r19
    1500:	41 f4       	brne	.+16     	; 0x1512 <malloc+0xd0>
    1502:	20 91 02 02 	lds	r18, 0x0202
    1506:	30 91 03 02 	lds	r19, 0x0203
    150a:	30 93 a1 04 	sts	0x04A1, r19
    150e:	20 93 a0 04 	sts	0x04A0, r18
    1512:	20 91 00 02 	lds	r18, 0x0200
    1516:	30 91 01 02 	lds	r19, 0x0201
    151a:	21 15       	cp	r18, r1
    151c:	31 05       	cpc	r19, r1
    151e:	41 f4       	brne	.+16     	; 0x1530 <malloc+0xee>
    1520:	2d b7       	in	r18, 0x3d	; 61
    1522:	3e b7       	in	r19, 0x3e	; 62
    1524:	40 91 04 02 	lds	r20, 0x0204
    1528:	50 91 05 02 	lds	r21, 0x0205
    152c:	24 1b       	sub	r18, r20
    152e:	35 0b       	sbc	r19, r21
    1530:	e0 91 a0 04 	lds	r30, 0x04A0
    1534:	f0 91 a1 04 	lds	r31, 0x04A1
    1538:	e2 17       	cp	r30, r18
    153a:	f3 07       	cpc	r31, r19
    153c:	a0 f4       	brcc	.+40     	; 0x1566 <malloc+0x124>
    153e:	2e 1b       	sub	r18, r30
    1540:	3f 0b       	sbc	r19, r31
    1542:	28 17       	cp	r18, r24
    1544:	39 07       	cpc	r19, r25
    1546:	78 f0       	brcs	.+30     	; 0x1566 <malloc+0x124>
    1548:	ac 01       	movw	r20, r24
    154a:	4e 5f       	subi	r20, 0xFE	; 254
    154c:	5f 4f       	sbci	r21, 0xFF	; 255
    154e:	24 17       	cp	r18, r20
    1550:	35 07       	cpc	r19, r21
    1552:	48 f0       	brcs	.+18     	; 0x1566 <malloc+0x124>
    1554:	4e 0f       	add	r20, r30
    1556:	5f 1f       	adc	r21, r31
    1558:	50 93 a1 04 	sts	0x04A1, r21
    155c:	40 93 a0 04 	sts	0x04A0, r20
    1560:	81 93       	st	Z+, r24
    1562:	91 93       	st	Z+, r25
    1564:	02 c0       	rjmp	.+4      	; 0x156a <malloc+0x128>
    1566:	e0 e0       	ldi	r30, 0x00	; 0
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	cf 01       	movw	r24, r30
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	08 95       	ret

00001572 <free>:
    1572:	cf 93       	push	r28
    1574:	df 93       	push	r29
    1576:	00 97       	sbiw	r24, 0x00	; 0
    1578:	09 f4       	brne	.+2      	; 0x157c <free+0xa>
    157a:	87 c0       	rjmp	.+270    	; 0x168a <free+0x118>
    157c:	fc 01       	movw	r30, r24
    157e:	32 97       	sbiw	r30, 0x02	; 2
    1580:	13 82       	std	Z+3, r1	; 0x03
    1582:	12 82       	std	Z+2, r1	; 0x02
    1584:	c0 91 a2 04 	lds	r28, 0x04A2
    1588:	d0 91 a3 04 	lds	r29, 0x04A3
    158c:	20 97       	sbiw	r28, 0x00	; 0
    158e:	81 f4       	brne	.+32     	; 0x15b0 <free+0x3e>
    1590:	20 81       	ld	r18, Z
    1592:	31 81       	ldd	r19, Z+1	; 0x01
    1594:	28 0f       	add	r18, r24
    1596:	39 1f       	adc	r19, r25
    1598:	80 91 a0 04 	lds	r24, 0x04A0
    159c:	90 91 a1 04 	lds	r25, 0x04A1
    15a0:	82 17       	cp	r24, r18
    15a2:	93 07       	cpc	r25, r19
    15a4:	79 f5       	brne	.+94     	; 0x1604 <free+0x92>
    15a6:	f0 93 a1 04 	sts	0x04A1, r31
    15aa:	e0 93 a0 04 	sts	0x04A0, r30
    15ae:	6d c0       	rjmp	.+218    	; 0x168a <free+0x118>
    15b0:	de 01       	movw	r26, r28
    15b2:	20 e0       	ldi	r18, 0x00	; 0
    15b4:	30 e0       	ldi	r19, 0x00	; 0
    15b6:	ae 17       	cp	r26, r30
    15b8:	bf 07       	cpc	r27, r31
    15ba:	50 f4       	brcc	.+20     	; 0x15d0 <free+0x5e>
    15bc:	12 96       	adiw	r26, 0x02	; 2
    15be:	4d 91       	ld	r20, X+
    15c0:	5c 91       	ld	r21, X
    15c2:	13 97       	sbiw	r26, 0x03	; 3
    15c4:	9d 01       	movw	r18, r26
    15c6:	41 15       	cp	r20, r1
    15c8:	51 05       	cpc	r21, r1
    15ca:	09 f1       	breq	.+66     	; 0x160e <free+0x9c>
    15cc:	da 01       	movw	r26, r20
    15ce:	f3 cf       	rjmp	.-26     	; 0x15b6 <free+0x44>
    15d0:	b3 83       	std	Z+3, r27	; 0x03
    15d2:	a2 83       	std	Z+2, r26	; 0x02
    15d4:	40 81       	ld	r20, Z
    15d6:	51 81       	ldd	r21, Z+1	; 0x01
    15d8:	84 0f       	add	r24, r20
    15da:	95 1f       	adc	r25, r21
    15dc:	8a 17       	cp	r24, r26
    15de:	9b 07       	cpc	r25, r27
    15e0:	71 f4       	brne	.+28     	; 0x15fe <free+0x8c>
    15e2:	8d 91       	ld	r24, X+
    15e4:	9c 91       	ld	r25, X
    15e6:	11 97       	sbiw	r26, 0x01	; 1
    15e8:	84 0f       	add	r24, r20
    15ea:	95 1f       	adc	r25, r21
    15ec:	02 96       	adiw	r24, 0x02	; 2
    15ee:	91 83       	std	Z+1, r25	; 0x01
    15f0:	80 83       	st	Z, r24
    15f2:	12 96       	adiw	r26, 0x02	; 2
    15f4:	8d 91       	ld	r24, X+
    15f6:	9c 91       	ld	r25, X
    15f8:	13 97       	sbiw	r26, 0x03	; 3
    15fa:	93 83       	std	Z+3, r25	; 0x03
    15fc:	82 83       	std	Z+2, r24	; 0x02
    15fe:	21 15       	cp	r18, r1
    1600:	31 05       	cpc	r19, r1
    1602:	29 f4       	brne	.+10     	; 0x160e <free+0x9c>
    1604:	f0 93 a3 04 	sts	0x04A3, r31
    1608:	e0 93 a2 04 	sts	0x04A2, r30
    160c:	3e c0       	rjmp	.+124    	; 0x168a <free+0x118>
    160e:	d9 01       	movw	r26, r18
    1610:	13 96       	adiw	r26, 0x03	; 3
    1612:	fc 93       	st	X, r31
    1614:	ee 93       	st	-X, r30
    1616:	12 97       	sbiw	r26, 0x02	; 2
    1618:	4d 91       	ld	r20, X+
    161a:	5d 91       	ld	r21, X+
    161c:	a4 0f       	add	r26, r20
    161e:	b5 1f       	adc	r27, r21
    1620:	ea 17       	cp	r30, r26
    1622:	fb 07       	cpc	r31, r27
    1624:	79 f4       	brne	.+30     	; 0x1644 <free+0xd2>
    1626:	80 81       	ld	r24, Z
    1628:	91 81       	ldd	r25, Z+1	; 0x01
    162a:	84 0f       	add	r24, r20
    162c:	95 1f       	adc	r25, r21
    162e:	02 96       	adiw	r24, 0x02	; 2
    1630:	d9 01       	movw	r26, r18
    1632:	11 96       	adiw	r26, 0x01	; 1
    1634:	9c 93       	st	X, r25
    1636:	8e 93       	st	-X, r24
    1638:	82 81       	ldd	r24, Z+2	; 0x02
    163a:	93 81       	ldd	r25, Z+3	; 0x03
    163c:	13 96       	adiw	r26, 0x03	; 3
    163e:	9c 93       	st	X, r25
    1640:	8e 93       	st	-X, r24
    1642:	12 97       	sbiw	r26, 0x02	; 2
    1644:	e0 e0       	ldi	r30, 0x00	; 0
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	8a 81       	ldd	r24, Y+2	; 0x02
    164a:	9b 81       	ldd	r25, Y+3	; 0x03
    164c:	00 97       	sbiw	r24, 0x00	; 0
    164e:	19 f0       	breq	.+6      	; 0x1656 <free+0xe4>
    1650:	fe 01       	movw	r30, r28
    1652:	ec 01       	movw	r28, r24
    1654:	f9 cf       	rjmp	.-14     	; 0x1648 <free+0xd6>
    1656:	ce 01       	movw	r24, r28
    1658:	02 96       	adiw	r24, 0x02	; 2
    165a:	28 81       	ld	r18, Y
    165c:	39 81       	ldd	r19, Y+1	; 0x01
    165e:	82 0f       	add	r24, r18
    1660:	93 1f       	adc	r25, r19
    1662:	20 91 a0 04 	lds	r18, 0x04A0
    1666:	30 91 a1 04 	lds	r19, 0x04A1
    166a:	28 17       	cp	r18, r24
    166c:	39 07       	cpc	r19, r25
    166e:	69 f4       	brne	.+26     	; 0x168a <free+0x118>
    1670:	30 97       	sbiw	r30, 0x00	; 0
    1672:	29 f4       	brne	.+10     	; 0x167e <free+0x10c>
    1674:	10 92 a3 04 	sts	0x04A3, r1
    1678:	10 92 a2 04 	sts	0x04A2, r1
    167c:	02 c0       	rjmp	.+4      	; 0x1682 <free+0x110>
    167e:	13 82       	std	Z+3, r1	; 0x03
    1680:	12 82       	std	Z+2, r1	; 0x02
    1682:	d0 93 a1 04 	sts	0x04A1, r29
    1686:	c0 93 a0 04 	sts	0x04A0, r28
    168a:	df 91       	pop	r29
    168c:	cf 91       	pop	r28
    168e:	08 95       	ret

00001690 <fdevopen>:
    1690:	0f 93       	push	r16
    1692:	1f 93       	push	r17
    1694:	cf 93       	push	r28
    1696:	df 93       	push	r29
    1698:	ec 01       	movw	r28, r24
    169a:	8b 01       	movw	r16, r22
    169c:	00 97       	sbiw	r24, 0x00	; 0
    169e:	31 f4       	brne	.+12     	; 0x16ac <fdevopen+0x1c>
    16a0:	61 15       	cp	r22, r1
    16a2:	71 05       	cpc	r23, r1
    16a4:	19 f4       	brne	.+6      	; 0x16ac <fdevopen+0x1c>
    16a6:	80 e0       	ldi	r24, 0x00	; 0
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	37 c0       	rjmp	.+110    	; 0x171a <fdevopen+0x8a>
    16ac:	6e e0       	ldi	r22, 0x0E	; 14
    16ae:	70 e0       	ldi	r23, 0x00	; 0
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	63 d2       	rcall	.+1222   	; 0x1b7c <calloc>
    16b6:	fc 01       	movw	r30, r24
    16b8:	00 97       	sbiw	r24, 0x00	; 0
    16ba:	a9 f3       	breq	.-22     	; 0x16a6 <fdevopen+0x16>
    16bc:	80 e8       	ldi	r24, 0x80	; 128
    16be:	83 83       	std	Z+3, r24	; 0x03
    16c0:	01 15       	cp	r16, r1
    16c2:	11 05       	cpc	r17, r1
    16c4:	71 f0       	breq	.+28     	; 0x16e2 <fdevopen+0x52>
    16c6:	13 87       	std	Z+11, r17	; 0x0b
    16c8:	02 87       	std	Z+10, r16	; 0x0a
    16ca:	81 e8       	ldi	r24, 0x81	; 129
    16cc:	83 83       	std	Z+3, r24	; 0x03
    16ce:	80 91 a4 04 	lds	r24, 0x04A4
    16d2:	90 91 a5 04 	lds	r25, 0x04A5
    16d6:	89 2b       	or	r24, r25
    16d8:	21 f4       	brne	.+8      	; 0x16e2 <fdevopen+0x52>
    16da:	f0 93 a5 04 	sts	0x04A5, r31
    16de:	e0 93 a4 04 	sts	0x04A4, r30
    16e2:	20 97       	sbiw	r28, 0x00	; 0
    16e4:	c9 f0       	breq	.+50     	; 0x1718 <fdevopen+0x88>
    16e6:	d1 87       	std	Z+9, r29	; 0x09
    16e8:	c0 87       	std	Z+8, r28	; 0x08
    16ea:	83 81       	ldd	r24, Z+3	; 0x03
    16ec:	82 60       	ori	r24, 0x02	; 2
    16ee:	83 83       	std	Z+3, r24	; 0x03
    16f0:	80 91 a6 04 	lds	r24, 0x04A6
    16f4:	90 91 a7 04 	lds	r25, 0x04A7
    16f8:	89 2b       	or	r24, r25
    16fa:	71 f4       	brne	.+28     	; 0x1718 <fdevopen+0x88>
    16fc:	f0 93 a7 04 	sts	0x04A7, r31
    1700:	e0 93 a6 04 	sts	0x04A6, r30
    1704:	80 91 a8 04 	lds	r24, 0x04A8
    1708:	90 91 a9 04 	lds	r25, 0x04A9
    170c:	89 2b       	or	r24, r25
    170e:	21 f4       	brne	.+8      	; 0x1718 <fdevopen+0x88>
    1710:	f0 93 a9 04 	sts	0x04A9, r31
    1714:	e0 93 a8 04 	sts	0x04A8, r30
    1718:	cf 01       	movw	r24, r30
    171a:	df 91       	pop	r29
    171c:	cf 91       	pop	r28
    171e:	1f 91       	pop	r17
    1720:	0f 91       	pop	r16
    1722:	08 95       	ret

00001724 <printf>:
    1724:	cf 93       	push	r28
    1726:	df 93       	push	r29
    1728:	cd b7       	in	r28, 0x3d	; 61
    172a:	de b7       	in	r29, 0x3e	; 62
    172c:	fe 01       	movw	r30, r28
    172e:	36 96       	adiw	r30, 0x06	; 6
    1730:	61 91       	ld	r22, Z+
    1732:	71 91       	ld	r23, Z+
    1734:	af 01       	movw	r20, r30
    1736:	80 91 a6 04 	lds	r24, 0x04A6
    173a:	90 91 a7 04 	lds	r25, 0x04A7
    173e:	30 d0       	rcall	.+96     	; 0x17a0 <vfprintf>
    1740:	df 91       	pop	r29
    1742:	cf 91       	pop	r28
    1744:	08 95       	ret

00001746 <puts>:
    1746:	0f 93       	push	r16
    1748:	1f 93       	push	r17
    174a:	cf 93       	push	r28
    174c:	df 93       	push	r29
    174e:	e0 91 a6 04 	lds	r30, 0x04A6
    1752:	f0 91 a7 04 	lds	r31, 0x04A7
    1756:	23 81       	ldd	r18, Z+3	; 0x03
    1758:	21 ff       	sbrs	r18, 1
    175a:	1b c0       	rjmp	.+54     	; 0x1792 <puts+0x4c>
    175c:	ec 01       	movw	r28, r24
    175e:	00 e0       	ldi	r16, 0x00	; 0
    1760:	10 e0       	ldi	r17, 0x00	; 0
    1762:	89 91       	ld	r24, Y+
    1764:	60 91 a6 04 	lds	r22, 0x04A6
    1768:	70 91 a7 04 	lds	r23, 0x04A7
    176c:	db 01       	movw	r26, r22
    176e:	18 96       	adiw	r26, 0x08	; 8
    1770:	ed 91       	ld	r30, X+
    1772:	fc 91       	ld	r31, X
    1774:	19 97       	sbiw	r26, 0x09	; 9
    1776:	88 23       	and	r24, r24
    1778:	31 f0       	breq	.+12     	; 0x1786 <puts+0x40>
    177a:	19 95       	eicall
    177c:	89 2b       	or	r24, r25
    177e:	89 f3       	breq	.-30     	; 0x1762 <puts+0x1c>
    1780:	0f ef       	ldi	r16, 0xFF	; 255
    1782:	1f ef       	ldi	r17, 0xFF	; 255
    1784:	ee cf       	rjmp	.-36     	; 0x1762 <puts+0x1c>
    1786:	8a e0       	ldi	r24, 0x0A	; 10
    1788:	19 95       	eicall
    178a:	89 2b       	or	r24, r25
    178c:	11 f4       	brne	.+4      	; 0x1792 <puts+0x4c>
    178e:	c8 01       	movw	r24, r16
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <puts+0x50>
    1792:	8f ef       	ldi	r24, 0xFF	; 255
    1794:	9f ef       	ldi	r25, 0xFF	; 255
    1796:	df 91       	pop	r29
    1798:	cf 91       	pop	r28
    179a:	1f 91       	pop	r17
    179c:	0f 91       	pop	r16
    179e:	08 95       	ret

000017a0 <vfprintf>:
    17a0:	2f 92       	push	r2
    17a2:	3f 92       	push	r3
    17a4:	4f 92       	push	r4
    17a6:	5f 92       	push	r5
    17a8:	6f 92       	push	r6
    17aa:	7f 92       	push	r7
    17ac:	8f 92       	push	r8
    17ae:	9f 92       	push	r9
    17b0:	af 92       	push	r10
    17b2:	bf 92       	push	r11
    17b4:	cf 92       	push	r12
    17b6:	df 92       	push	r13
    17b8:	ef 92       	push	r14
    17ba:	ff 92       	push	r15
    17bc:	0f 93       	push	r16
    17be:	1f 93       	push	r17
    17c0:	cf 93       	push	r28
    17c2:	df 93       	push	r29
    17c4:	cd b7       	in	r28, 0x3d	; 61
    17c6:	de b7       	in	r29, 0x3e	; 62
    17c8:	2c 97       	sbiw	r28, 0x0c	; 12
    17ca:	0f b6       	in	r0, 0x3f	; 63
    17cc:	f8 94       	cli
    17ce:	de bf       	out	0x3e, r29	; 62
    17d0:	0f be       	out	0x3f, r0	; 63
    17d2:	cd bf       	out	0x3d, r28	; 61
    17d4:	7c 01       	movw	r14, r24
    17d6:	6b 01       	movw	r12, r22
    17d8:	8a 01       	movw	r16, r20
    17da:	fc 01       	movw	r30, r24
    17dc:	17 82       	std	Z+7, r1	; 0x07
    17de:	16 82       	std	Z+6, r1	; 0x06
    17e0:	83 81       	ldd	r24, Z+3	; 0x03
    17e2:	81 ff       	sbrs	r24, 1
    17e4:	b0 c1       	rjmp	.+864    	; 0x1b46 <vfprintf+0x3a6>
    17e6:	ce 01       	movw	r24, r28
    17e8:	01 96       	adiw	r24, 0x01	; 1
    17ea:	4c 01       	movw	r8, r24
    17ec:	f7 01       	movw	r30, r14
    17ee:	93 81       	ldd	r25, Z+3	; 0x03
    17f0:	f6 01       	movw	r30, r12
    17f2:	93 fd       	sbrc	r25, 3
    17f4:	85 91       	lpm	r24, Z+
    17f6:	93 ff       	sbrs	r25, 3
    17f8:	81 91       	ld	r24, Z+
    17fa:	6f 01       	movw	r12, r30
    17fc:	88 23       	and	r24, r24
    17fe:	09 f4       	brne	.+2      	; 0x1802 <vfprintf+0x62>
    1800:	9e c1       	rjmp	.+828    	; 0x1b3e <vfprintf+0x39e>
    1802:	85 32       	cpi	r24, 0x25	; 37
    1804:	39 f4       	brne	.+14     	; 0x1814 <vfprintf+0x74>
    1806:	93 fd       	sbrc	r25, 3
    1808:	85 91       	lpm	r24, Z+
    180a:	93 ff       	sbrs	r25, 3
    180c:	81 91       	ld	r24, Z+
    180e:	6f 01       	movw	r12, r30
    1810:	85 32       	cpi	r24, 0x25	; 37
    1812:	21 f4       	brne	.+8      	; 0x181c <vfprintf+0x7c>
    1814:	b7 01       	movw	r22, r14
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	e8 d1       	rcall	.+976    	; 0x1bea <fputc>
    181a:	e8 cf       	rjmp	.-48     	; 0x17ec <vfprintf+0x4c>
    181c:	51 2c       	mov	r5, r1
    181e:	31 2c       	mov	r3, r1
    1820:	20 e0       	ldi	r18, 0x00	; 0
    1822:	20 32       	cpi	r18, 0x20	; 32
    1824:	a0 f4       	brcc	.+40     	; 0x184e <vfprintf+0xae>
    1826:	8b 32       	cpi	r24, 0x2B	; 43
    1828:	69 f0       	breq	.+26     	; 0x1844 <vfprintf+0xa4>
    182a:	30 f4       	brcc	.+12     	; 0x1838 <vfprintf+0x98>
    182c:	80 32       	cpi	r24, 0x20	; 32
    182e:	59 f0       	breq	.+22     	; 0x1846 <vfprintf+0xa6>
    1830:	83 32       	cpi	r24, 0x23	; 35
    1832:	69 f4       	brne	.+26     	; 0x184e <vfprintf+0xae>
    1834:	20 61       	ori	r18, 0x10	; 16
    1836:	2c c0       	rjmp	.+88     	; 0x1890 <vfprintf+0xf0>
    1838:	8d 32       	cpi	r24, 0x2D	; 45
    183a:	39 f0       	breq	.+14     	; 0x184a <vfprintf+0xaa>
    183c:	80 33       	cpi	r24, 0x30	; 48
    183e:	39 f4       	brne	.+14     	; 0x184e <vfprintf+0xae>
    1840:	21 60       	ori	r18, 0x01	; 1
    1842:	26 c0       	rjmp	.+76     	; 0x1890 <vfprintf+0xf0>
    1844:	22 60       	ori	r18, 0x02	; 2
    1846:	24 60       	ori	r18, 0x04	; 4
    1848:	23 c0       	rjmp	.+70     	; 0x1890 <vfprintf+0xf0>
    184a:	28 60       	ori	r18, 0x08	; 8
    184c:	21 c0       	rjmp	.+66     	; 0x1890 <vfprintf+0xf0>
    184e:	27 fd       	sbrc	r18, 7
    1850:	27 c0       	rjmp	.+78     	; 0x18a0 <vfprintf+0x100>
    1852:	30 ed       	ldi	r19, 0xD0	; 208
    1854:	38 0f       	add	r19, r24
    1856:	3a 30       	cpi	r19, 0x0A	; 10
    1858:	78 f4       	brcc	.+30     	; 0x1878 <vfprintf+0xd8>
    185a:	26 ff       	sbrs	r18, 6
    185c:	06 c0       	rjmp	.+12     	; 0x186a <vfprintf+0xca>
    185e:	fa e0       	ldi	r31, 0x0A	; 10
    1860:	5f 9e       	mul	r5, r31
    1862:	30 0d       	add	r19, r0
    1864:	11 24       	eor	r1, r1
    1866:	53 2e       	mov	r5, r19
    1868:	13 c0       	rjmp	.+38     	; 0x1890 <vfprintf+0xf0>
    186a:	8a e0       	ldi	r24, 0x0A	; 10
    186c:	38 9e       	mul	r3, r24
    186e:	30 0d       	add	r19, r0
    1870:	11 24       	eor	r1, r1
    1872:	33 2e       	mov	r3, r19
    1874:	20 62       	ori	r18, 0x20	; 32
    1876:	0c c0       	rjmp	.+24     	; 0x1890 <vfprintf+0xf0>
    1878:	8e 32       	cpi	r24, 0x2E	; 46
    187a:	21 f4       	brne	.+8      	; 0x1884 <vfprintf+0xe4>
    187c:	26 fd       	sbrc	r18, 6
    187e:	5f c1       	rjmp	.+702    	; 0x1b3e <vfprintf+0x39e>
    1880:	20 64       	ori	r18, 0x40	; 64
    1882:	06 c0       	rjmp	.+12     	; 0x1890 <vfprintf+0xf0>
    1884:	8c 36       	cpi	r24, 0x6C	; 108
    1886:	11 f4       	brne	.+4      	; 0x188c <vfprintf+0xec>
    1888:	20 68       	ori	r18, 0x80	; 128
    188a:	02 c0       	rjmp	.+4      	; 0x1890 <vfprintf+0xf0>
    188c:	88 36       	cpi	r24, 0x68	; 104
    188e:	41 f4       	brne	.+16     	; 0x18a0 <vfprintf+0x100>
    1890:	f6 01       	movw	r30, r12
    1892:	93 fd       	sbrc	r25, 3
    1894:	85 91       	lpm	r24, Z+
    1896:	93 ff       	sbrs	r25, 3
    1898:	81 91       	ld	r24, Z+
    189a:	6f 01       	movw	r12, r30
    189c:	81 11       	cpse	r24, r1
    189e:	c1 cf       	rjmp	.-126    	; 0x1822 <vfprintf+0x82>
    18a0:	98 2f       	mov	r25, r24
    18a2:	9f 7d       	andi	r25, 0xDF	; 223
    18a4:	95 54       	subi	r25, 0x45	; 69
    18a6:	93 30       	cpi	r25, 0x03	; 3
    18a8:	28 f4       	brcc	.+10     	; 0x18b4 <vfprintf+0x114>
    18aa:	0c 5f       	subi	r16, 0xFC	; 252
    18ac:	1f 4f       	sbci	r17, 0xFF	; 255
    18ae:	ff e3       	ldi	r31, 0x3F	; 63
    18b0:	f9 83       	std	Y+1, r31	; 0x01
    18b2:	0d c0       	rjmp	.+26     	; 0x18ce <vfprintf+0x12e>
    18b4:	83 36       	cpi	r24, 0x63	; 99
    18b6:	31 f0       	breq	.+12     	; 0x18c4 <vfprintf+0x124>
    18b8:	83 37       	cpi	r24, 0x73	; 115
    18ba:	71 f0       	breq	.+28     	; 0x18d8 <vfprintf+0x138>
    18bc:	83 35       	cpi	r24, 0x53	; 83
    18be:	09 f0       	breq	.+2      	; 0x18c2 <vfprintf+0x122>
    18c0:	57 c0       	rjmp	.+174    	; 0x1970 <vfprintf+0x1d0>
    18c2:	21 c0       	rjmp	.+66     	; 0x1906 <vfprintf+0x166>
    18c4:	f8 01       	movw	r30, r16
    18c6:	80 81       	ld	r24, Z
    18c8:	89 83       	std	Y+1, r24	; 0x01
    18ca:	0e 5f       	subi	r16, 0xFE	; 254
    18cc:	1f 4f       	sbci	r17, 0xFF	; 255
    18ce:	44 24       	eor	r4, r4
    18d0:	43 94       	inc	r4
    18d2:	51 2c       	mov	r5, r1
    18d4:	54 01       	movw	r10, r8
    18d6:	14 c0       	rjmp	.+40     	; 0x1900 <vfprintf+0x160>
    18d8:	38 01       	movw	r6, r16
    18da:	f2 e0       	ldi	r31, 0x02	; 2
    18dc:	6f 0e       	add	r6, r31
    18de:	71 1c       	adc	r7, r1
    18e0:	f8 01       	movw	r30, r16
    18e2:	a0 80       	ld	r10, Z
    18e4:	b1 80       	ldd	r11, Z+1	; 0x01
    18e6:	26 ff       	sbrs	r18, 6
    18e8:	03 c0       	rjmp	.+6      	; 0x18f0 <vfprintf+0x150>
    18ea:	65 2d       	mov	r22, r5
    18ec:	70 e0       	ldi	r23, 0x00	; 0
    18ee:	02 c0       	rjmp	.+4      	; 0x18f4 <vfprintf+0x154>
    18f0:	6f ef       	ldi	r22, 0xFF	; 255
    18f2:	7f ef       	ldi	r23, 0xFF	; 255
    18f4:	c5 01       	movw	r24, r10
    18f6:	2c 87       	std	Y+12, r18	; 0x0c
    18f8:	6d d1       	rcall	.+730    	; 0x1bd4 <strnlen>
    18fa:	2c 01       	movw	r4, r24
    18fc:	83 01       	movw	r16, r6
    18fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1900:	2f 77       	andi	r18, 0x7F	; 127
    1902:	22 2e       	mov	r2, r18
    1904:	16 c0       	rjmp	.+44     	; 0x1932 <vfprintf+0x192>
    1906:	38 01       	movw	r6, r16
    1908:	f2 e0       	ldi	r31, 0x02	; 2
    190a:	6f 0e       	add	r6, r31
    190c:	71 1c       	adc	r7, r1
    190e:	f8 01       	movw	r30, r16
    1910:	a0 80       	ld	r10, Z
    1912:	b1 80       	ldd	r11, Z+1	; 0x01
    1914:	26 ff       	sbrs	r18, 6
    1916:	03 c0       	rjmp	.+6      	; 0x191e <vfprintf+0x17e>
    1918:	65 2d       	mov	r22, r5
    191a:	70 e0       	ldi	r23, 0x00	; 0
    191c:	02 c0       	rjmp	.+4      	; 0x1922 <vfprintf+0x182>
    191e:	6f ef       	ldi	r22, 0xFF	; 255
    1920:	7f ef       	ldi	r23, 0xFF	; 255
    1922:	c5 01       	movw	r24, r10
    1924:	2c 87       	std	Y+12, r18	; 0x0c
    1926:	44 d1       	rcall	.+648    	; 0x1bb0 <strnlen_P>
    1928:	2c 01       	movw	r4, r24
    192a:	2c 85       	ldd	r18, Y+12	; 0x0c
    192c:	20 68       	ori	r18, 0x80	; 128
    192e:	22 2e       	mov	r2, r18
    1930:	83 01       	movw	r16, r6
    1932:	23 fc       	sbrc	r2, 3
    1934:	19 c0       	rjmp	.+50     	; 0x1968 <vfprintf+0x1c8>
    1936:	83 2d       	mov	r24, r3
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	48 16       	cp	r4, r24
    193c:	59 06       	cpc	r5, r25
    193e:	a0 f4       	brcc	.+40     	; 0x1968 <vfprintf+0x1c8>
    1940:	b7 01       	movw	r22, r14
    1942:	80 e2       	ldi	r24, 0x20	; 32
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	51 d1       	rcall	.+674    	; 0x1bea <fputc>
    1948:	3a 94       	dec	r3
    194a:	f5 cf       	rjmp	.-22     	; 0x1936 <vfprintf+0x196>
    194c:	f5 01       	movw	r30, r10
    194e:	27 fc       	sbrc	r2, 7
    1950:	85 91       	lpm	r24, Z+
    1952:	27 fe       	sbrs	r2, 7
    1954:	81 91       	ld	r24, Z+
    1956:	5f 01       	movw	r10, r30
    1958:	b7 01       	movw	r22, r14
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	46 d1       	rcall	.+652    	; 0x1bea <fputc>
    195e:	31 10       	cpse	r3, r1
    1960:	3a 94       	dec	r3
    1962:	f1 e0       	ldi	r31, 0x01	; 1
    1964:	4f 1a       	sub	r4, r31
    1966:	51 08       	sbc	r5, r1
    1968:	41 14       	cp	r4, r1
    196a:	51 04       	cpc	r5, r1
    196c:	79 f7       	brne	.-34     	; 0x194c <vfprintf+0x1ac>
    196e:	de c0       	rjmp	.+444    	; 0x1b2c <vfprintf+0x38c>
    1970:	84 36       	cpi	r24, 0x64	; 100
    1972:	11 f0       	breq	.+4      	; 0x1978 <vfprintf+0x1d8>
    1974:	89 36       	cpi	r24, 0x69	; 105
    1976:	31 f5       	brne	.+76     	; 0x19c4 <vfprintf+0x224>
    1978:	f8 01       	movw	r30, r16
    197a:	27 ff       	sbrs	r18, 7
    197c:	07 c0       	rjmp	.+14     	; 0x198c <vfprintf+0x1ec>
    197e:	60 81       	ld	r22, Z
    1980:	71 81       	ldd	r23, Z+1	; 0x01
    1982:	82 81       	ldd	r24, Z+2	; 0x02
    1984:	93 81       	ldd	r25, Z+3	; 0x03
    1986:	0c 5f       	subi	r16, 0xFC	; 252
    1988:	1f 4f       	sbci	r17, 0xFF	; 255
    198a:	08 c0       	rjmp	.+16     	; 0x199c <vfprintf+0x1fc>
    198c:	60 81       	ld	r22, Z
    198e:	71 81       	ldd	r23, Z+1	; 0x01
    1990:	88 27       	eor	r24, r24
    1992:	77 fd       	sbrc	r23, 7
    1994:	80 95       	com	r24
    1996:	98 2f       	mov	r25, r24
    1998:	0e 5f       	subi	r16, 0xFE	; 254
    199a:	1f 4f       	sbci	r17, 0xFF	; 255
    199c:	2f 76       	andi	r18, 0x6F	; 111
    199e:	b2 2e       	mov	r11, r18
    19a0:	97 ff       	sbrs	r25, 7
    19a2:	09 c0       	rjmp	.+18     	; 0x19b6 <vfprintf+0x216>
    19a4:	90 95       	com	r25
    19a6:	80 95       	com	r24
    19a8:	70 95       	com	r23
    19aa:	61 95       	neg	r22
    19ac:	7f 4f       	sbci	r23, 0xFF	; 255
    19ae:	8f 4f       	sbci	r24, 0xFF	; 255
    19b0:	9f 4f       	sbci	r25, 0xFF	; 255
    19b2:	20 68       	ori	r18, 0x80	; 128
    19b4:	b2 2e       	mov	r11, r18
    19b6:	2a e0       	ldi	r18, 0x0A	; 10
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	a4 01       	movw	r20, r8
    19bc:	48 d1       	rcall	.+656    	; 0x1c4e <__ultoa_invert>
    19be:	a8 2e       	mov	r10, r24
    19c0:	a8 18       	sub	r10, r8
    19c2:	43 c0       	rjmp	.+134    	; 0x1a4a <vfprintf+0x2aa>
    19c4:	85 37       	cpi	r24, 0x75	; 117
    19c6:	29 f4       	brne	.+10     	; 0x19d2 <vfprintf+0x232>
    19c8:	2f 7e       	andi	r18, 0xEF	; 239
    19ca:	b2 2e       	mov	r11, r18
    19cc:	2a e0       	ldi	r18, 0x0A	; 10
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	25 c0       	rjmp	.+74     	; 0x1a1c <vfprintf+0x27c>
    19d2:	f2 2f       	mov	r31, r18
    19d4:	f9 7f       	andi	r31, 0xF9	; 249
    19d6:	bf 2e       	mov	r11, r31
    19d8:	8f 36       	cpi	r24, 0x6F	; 111
    19da:	c1 f0       	breq	.+48     	; 0x1a0c <vfprintf+0x26c>
    19dc:	18 f4       	brcc	.+6      	; 0x19e4 <vfprintf+0x244>
    19de:	88 35       	cpi	r24, 0x58	; 88
    19e0:	79 f0       	breq	.+30     	; 0x1a00 <vfprintf+0x260>
    19e2:	ad c0       	rjmp	.+346    	; 0x1b3e <vfprintf+0x39e>
    19e4:	80 37       	cpi	r24, 0x70	; 112
    19e6:	19 f0       	breq	.+6      	; 0x19ee <vfprintf+0x24e>
    19e8:	88 37       	cpi	r24, 0x78	; 120
    19ea:	21 f0       	breq	.+8      	; 0x19f4 <vfprintf+0x254>
    19ec:	a8 c0       	rjmp	.+336    	; 0x1b3e <vfprintf+0x39e>
    19ee:	2f 2f       	mov	r18, r31
    19f0:	20 61       	ori	r18, 0x10	; 16
    19f2:	b2 2e       	mov	r11, r18
    19f4:	b4 fe       	sbrs	r11, 4
    19f6:	0d c0       	rjmp	.+26     	; 0x1a12 <vfprintf+0x272>
    19f8:	8b 2d       	mov	r24, r11
    19fa:	84 60       	ori	r24, 0x04	; 4
    19fc:	b8 2e       	mov	r11, r24
    19fe:	09 c0       	rjmp	.+18     	; 0x1a12 <vfprintf+0x272>
    1a00:	24 ff       	sbrs	r18, 4
    1a02:	0a c0       	rjmp	.+20     	; 0x1a18 <vfprintf+0x278>
    1a04:	9f 2f       	mov	r25, r31
    1a06:	96 60       	ori	r25, 0x06	; 6
    1a08:	b9 2e       	mov	r11, r25
    1a0a:	06 c0       	rjmp	.+12     	; 0x1a18 <vfprintf+0x278>
    1a0c:	28 e0       	ldi	r18, 0x08	; 8
    1a0e:	30 e0       	ldi	r19, 0x00	; 0
    1a10:	05 c0       	rjmp	.+10     	; 0x1a1c <vfprintf+0x27c>
    1a12:	20 e1       	ldi	r18, 0x10	; 16
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	02 c0       	rjmp	.+4      	; 0x1a1c <vfprintf+0x27c>
    1a18:	20 e1       	ldi	r18, 0x10	; 16
    1a1a:	32 e0       	ldi	r19, 0x02	; 2
    1a1c:	f8 01       	movw	r30, r16
    1a1e:	b7 fe       	sbrs	r11, 7
    1a20:	07 c0       	rjmp	.+14     	; 0x1a30 <vfprintf+0x290>
    1a22:	60 81       	ld	r22, Z
    1a24:	71 81       	ldd	r23, Z+1	; 0x01
    1a26:	82 81       	ldd	r24, Z+2	; 0x02
    1a28:	93 81       	ldd	r25, Z+3	; 0x03
    1a2a:	0c 5f       	subi	r16, 0xFC	; 252
    1a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2e:	06 c0       	rjmp	.+12     	; 0x1a3c <vfprintf+0x29c>
    1a30:	60 81       	ld	r22, Z
    1a32:	71 81       	ldd	r23, Z+1	; 0x01
    1a34:	80 e0       	ldi	r24, 0x00	; 0
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	0e 5f       	subi	r16, 0xFE	; 254
    1a3a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a3c:	a4 01       	movw	r20, r8
    1a3e:	07 d1       	rcall	.+526    	; 0x1c4e <__ultoa_invert>
    1a40:	a8 2e       	mov	r10, r24
    1a42:	a8 18       	sub	r10, r8
    1a44:	fb 2d       	mov	r31, r11
    1a46:	ff 77       	andi	r31, 0x7F	; 127
    1a48:	bf 2e       	mov	r11, r31
    1a4a:	b6 fe       	sbrs	r11, 6
    1a4c:	0b c0       	rjmp	.+22     	; 0x1a64 <vfprintf+0x2c4>
    1a4e:	2b 2d       	mov	r18, r11
    1a50:	2e 7f       	andi	r18, 0xFE	; 254
    1a52:	a5 14       	cp	r10, r5
    1a54:	50 f4       	brcc	.+20     	; 0x1a6a <vfprintf+0x2ca>
    1a56:	b4 fe       	sbrs	r11, 4
    1a58:	0a c0       	rjmp	.+20     	; 0x1a6e <vfprintf+0x2ce>
    1a5a:	b2 fc       	sbrc	r11, 2
    1a5c:	08 c0       	rjmp	.+16     	; 0x1a6e <vfprintf+0x2ce>
    1a5e:	2b 2d       	mov	r18, r11
    1a60:	2e 7e       	andi	r18, 0xEE	; 238
    1a62:	05 c0       	rjmp	.+10     	; 0x1a6e <vfprintf+0x2ce>
    1a64:	7a 2c       	mov	r7, r10
    1a66:	2b 2d       	mov	r18, r11
    1a68:	03 c0       	rjmp	.+6      	; 0x1a70 <vfprintf+0x2d0>
    1a6a:	7a 2c       	mov	r7, r10
    1a6c:	01 c0       	rjmp	.+2      	; 0x1a70 <vfprintf+0x2d0>
    1a6e:	75 2c       	mov	r7, r5
    1a70:	24 ff       	sbrs	r18, 4
    1a72:	0d c0       	rjmp	.+26     	; 0x1a8e <vfprintf+0x2ee>
    1a74:	fe 01       	movw	r30, r28
    1a76:	ea 0d       	add	r30, r10
    1a78:	f1 1d       	adc	r31, r1
    1a7a:	80 81       	ld	r24, Z
    1a7c:	80 33       	cpi	r24, 0x30	; 48
    1a7e:	11 f4       	brne	.+4      	; 0x1a84 <vfprintf+0x2e4>
    1a80:	29 7e       	andi	r18, 0xE9	; 233
    1a82:	09 c0       	rjmp	.+18     	; 0x1a96 <vfprintf+0x2f6>
    1a84:	22 ff       	sbrs	r18, 2
    1a86:	06 c0       	rjmp	.+12     	; 0x1a94 <vfprintf+0x2f4>
    1a88:	73 94       	inc	r7
    1a8a:	73 94       	inc	r7
    1a8c:	04 c0       	rjmp	.+8      	; 0x1a96 <vfprintf+0x2f6>
    1a8e:	82 2f       	mov	r24, r18
    1a90:	86 78       	andi	r24, 0x86	; 134
    1a92:	09 f0       	breq	.+2      	; 0x1a96 <vfprintf+0x2f6>
    1a94:	73 94       	inc	r7
    1a96:	23 fd       	sbrc	r18, 3
    1a98:	12 c0       	rjmp	.+36     	; 0x1abe <vfprintf+0x31e>
    1a9a:	20 ff       	sbrs	r18, 0
    1a9c:	06 c0       	rjmp	.+12     	; 0x1aaa <vfprintf+0x30a>
    1a9e:	5a 2c       	mov	r5, r10
    1aa0:	73 14       	cp	r7, r3
    1aa2:	18 f4       	brcc	.+6      	; 0x1aaa <vfprintf+0x30a>
    1aa4:	53 0c       	add	r5, r3
    1aa6:	57 18       	sub	r5, r7
    1aa8:	73 2c       	mov	r7, r3
    1aaa:	73 14       	cp	r7, r3
    1aac:	60 f4       	brcc	.+24     	; 0x1ac6 <vfprintf+0x326>
    1aae:	b7 01       	movw	r22, r14
    1ab0:	80 e2       	ldi	r24, 0x20	; 32
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	2c 87       	std	Y+12, r18	; 0x0c
    1ab6:	99 d0       	rcall	.+306    	; 0x1bea <fputc>
    1ab8:	73 94       	inc	r7
    1aba:	2c 85       	ldd	r18, Y+12	; 0x0c
    1abc:	f6 cf       	rjmp	.-20     	; 0x1aaa <vfprintf+0x30a>
    1abe:	73 14       	cp	r7, r3
    1ac0:	10 f4       	brcc	.+4      	; 0x1ac6 <vfprintf+0x326>
    1ac2:	37 18       	sub	r3, r7
    1ac4:	01 c0       	rjmp	.+2      	; 0x1ac8 <vfprintf+0x328>
    1ac6:	31 2c       	mov	r3, r1
    1ac8:	24 ff       	sbrs	r18, 4
    1aca:	11 c0       	rjmp	.+34     	; 0x1aee <vfprintf+0x34e>
    1acc:	b7 01       	movw	r22, r14
    1ace:	80 e3       	ldi	r24, 0x30	; 48
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	2c 87       	std	Y+12, r18	; 0x0c
    1ad4:	8a d0       	rcall	.+276    	; 0x1bea <fputc>
    1ad6:	2c 85       	ldd	r18, Y+12	; 0x0c
    1ad8:	22 ff       	sbrs	r18, 2
    1ada:	16 c0       	rjmp	.+44     	; 0x1b08 <vfprintf+0x368>
    1adc:	21 ff       	sbrs	r18, 1
    1ade:	03 c0       	rjmp	.+6      	; 0x1ae6 <vfprintf+0x346>
    1ae0:	88 e5       	ldi	r24, 0x58	; 88
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	02 c0       	rjmp	.+4      	; 0x1aea <vfprintf+0x34a>
    1ae6:	88 e7       	ldi	r24, 0x78	; 120
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	b7 01       	movw	r22, r14
    1aec:	0c c0       	rjmp	.+24     	; 0x1b06 <vfprintf+0x366>
    1aee:	82 2f       	mov	r24, r18
    1af0:	86 78       	andi	r24, 0x86	; 134
    1af2:	51 f0       	breq	.+20     	; 0x1b08 <vfprintf+0x368>
    1af4:	21 fd       	sbrc	r18, 1
    1af6:	02 c0       	rjmp	.+4      	; 0x1afc <vfprintf+0x35c>
    1af8:	80 e2       	ldi	r24, 0x20	; 32
    1afa:	01 c0       	rjmp	.+2      	; 0x1afe <vfprintf+0x35e>
    1afc:	8b e2       	ldi	r24, 0x2B	; 43
    1afe:	27 fd       	sbrc	r18, 7
    1b00:	8d e2       	ldi	r24, 0x2D	; 45
    1b02:	b7 01       	movw	r22, r14
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	71 d0       	rcall	.+226    	; 0x1bea <fputc>
    1b08:	a5 14       	cp	r10, r5
    1b0a:	30 f4       	brcc	.+12     	; 0x1b18 <vfprintf+0x378>
    1b0c:	b7 01       	movw	r22, r14
    1b0e:	80 e3       	ldi	r24, 0x30	; 48
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	6b d0       	rcall	.+214    	; 0x1bea <fputc>
    1b14:	5a 94       	dec	r5
    1b16:	f8 cf       	rjmp	.-16     	; 0x1b08 <vfprintf+0x368>
    1b18:	aa 94       	dec	r10
    1b1a:	f4 01       	movw	r30, r8
    1b1c:	ea 0d       	add	r30, r10
    1b1e:	f1 1d       	adc	r31, r1
    1b20:	80 81       	ld	r24, Z
    1b22:	b7 01       	movw	r22, r14
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	61 d0       	rcall	.+194    	; 0x1bea <fputc>
    1b28:	a1 10       	cpse	r10, r1
    1b2a:	f6 cf       	rjmp	.-20     	; 0x1b18 <vfprintf+0x378>
    1b2c:	33 20       	and	r3, r3
    1b2e:	09 f4       	brne	.+2      	; 0x1b32 <vfprintf+0x392>
    1b30:	5d ce       	rjmp	.-838    	; 0x17ec <vfprintf+0x4c>
    1b32:	b7 01       	movw	r22, r14
    1b34:	80 e2       	ldi	r24, 0x20	; 32
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	58 d0       	rcall	.+176    	; 0x1bea <fputc>
    1b3a:	3a 94       	dec	r3
    1b3c:	f7 cf       	rjmp	.-18     	; 0x1b2c <vfprintf+0x38c>
    1b3e:	f7 01       	movw	r30, r14
    1b40:	86 81       	ldd	r24, Z+6	; 0x06
    1b42:	97 81       	ldd	r25, Z+7	; 0x07
    1b44:	02 c0       	rjmp	.+4      	; 0x1b4a <vfprintf+0x3aa>
    1b46:	8f ef       	ldi	r24, 0xFF	; 255
    1b48:	9f ef       	ldi	r25, 0xFF	; 255
    1b4a:	2c 96       	adiw	r28, 0x0c	; 12
    1b4c:	0f b6       	in	r0, 0x3f	; 63
    1b4e:	f8 94       	cli
    1b50:	de bf       	out	0x3e, r29	; 62
    1b52:	0f be       	out	0x3f, r0	; 63
    1b54:	cd bf       	out	0x3d, r28	; 61
    1b56:	df 91       	pop	r29
    1b58:	cf 91       	pop	r28
    1b5a:	1f 91       	pop	r17
    1b5c:	0f 91       	pop	r16
    1b5e:	ff 90       	pop	r15
    1b60:	ef 90       	pop	r14
    1b62:	df 90       	pop	r13
    1b64:	cf 90       	pop	r12
    1b66:	bf 90       	pop	r11
    1b68:	af 90       	pop	r10
    1b6a:	9f 90       	pop	r9
    1b6c:	8f 90       	pop	r8
    1b6e:	7f 90       	pop	r7
    1b70:	6f 90       	pop	r6
    1b72:	5f 90       	pop	r5
    1b74:	4f 90       	pop	r4
    1b76:	3f 90       	pop	r3
    1b78:	2f 90       	pop	r2
    1b7a:	08 95       	ret

00001b7c <calloc>:
    1b7c:	0f 93       	push	r16
    1b7e:	1f 93       	push	r17
    1b80:	cf 93       	push	r28
    1b82:	df 93       	push	r29
    1b84:	86 9f       	mul	r24, r22
    1b86:	80 01       	movw	r16, r0
    1b88:	87 9f       	mul	r24, r23
    1b8a:	10 0d       	add	r17, r0
    1b8c:	96 9f       	mul	r25, r22
    1b8e:	10 0d       	add	r17, r0
    1b90:	11 24       	eor	r1, r1
    1b92:	c8 01       	movw	r24, r16
    1b94:	56 dc       	rcall	.-1876   	; 0x1442 <malloc>
    1b96:	ec 01       	movw	r28, r24
    1b98:	00 97       	sbiw	r24, 0x00	; 0
    1b9a:	21 f0       	breq	.+8      	; 0x1ba4 <calloc+0x28>
    1b9c:	a8 01       	movw	r20, r16
    1b9e:	60 e0       	ldi	r22, 0x00	; 0
    1ba0:	70 e0       	ldi	r23, 0x00	; 0
    1ba2:	11 d0       	rcall	.+34     	; 0x1bc6 <memset>
    1ba4:	ce 01       	movw	r24, r28
    1ba6:	df 91       	pop	r29
    1ba8:	cf 91       	pop	r28
    1baa:	1f 91       	pop	r17
    1bac:	0f 91       	pop	r16
    1bae:	08 95       	ret

00001bb0 <strnlen_P>:
    1bb0:	fc 01       	movw	r30, r24
    1bb2:	05 90       	lpm	r0, Z+
    1bb4:	61 50       	subi	r22, 0x01	; 1
    1bb6:	70 40       	sbci	r23, 0x00	; 0
    1bb8:	01 10       	cpse	r0, r1
    1bba:	d8 f7       	brcc	.-10     	; 0x1bb2 <strnlen_P+0x2>
    1bbc:	80 95       	com	r24
    1bbe:	90 95       	com	r25
    1bc0:	8e 0f       	add	r24, r30
    1bc2:	9f 1f       	adc	r25, r31
    1bc4:	08 95       	ret

00001bc6 <memset>:
    1bc6:	dc 01       	movw	r26, r24
    1bc8:	01 c0       	rjmp	.+2      	; 0x1bcc <memset+0x6>
    1bca:	6d 93       	st	X+, r22
    1bcc:	41 50       	subi	r20, 0x01	; 1
    1bce:	50 40       	sbci	r21, 0x00	; 0
    1bd0:	e0 f7       	brcc	.-8      	; 0x1bca <memset+0x4>
    1bd2:	08 95       	ret

00001bd4 <strnlen>:
    1bd4:	fc 01       	movw	r30, r24
    1bd6:	61 50       	subi	r22, 0x01	; 1
    1bd8:	70 40       	sbci	r23, 0x00	; 0
    1bda:	01 90       	ld	r0, Z+
    1bdc:	01 10       	cpse	r0, r1
    1bde:	d8 f7       	brcc	.-10     	; 0x1bd6 <strnlen+0x2>
    1be0:	80 95       	com	r24
    1be2:	90 95       	com	r25
    1be4:	8e 0f       	add	r24, r30
    1be6:	9f 1f       	adc	r25, r31
    1be8:	08 95       	ret

00001bea <fputc>:
    1bea:	0f 93       	push	r16
    1bec:	1f 93       	push	r17
    1bee:	cf 93       	push	r28
    1bf0:	df 93       	push	r29
    1bf2:	18 2f       	mov	r17, r24
    1bf4:	09 2f       	mov	r16, r25
    1bf6:	eb 01       	movw	r28, r22
    1bf8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bfa:	81 fd       	sbrc	r24, 1
    1bfc:	03 c0       	rjmp	.+6      	; 0x1c04 <fputc+0x1a>
    1bfe:	8f ef       	ldi	r24, 0xFF	; 255
    1c00:	9f ef       	ldi	r25, 0xFF	; 255
    1c02:	20 c0       	rjmp	.+64     	; 0x1c44 <fputc+0x5a>
    1c04:	82 ff       	sbrs	r24, 2
    1c06:	10 c0       	rjmp	.+32     	; 0x1c28 <fputc+0x3e>
    1c08:	4e 81       	ldd	r20, Y+6	; 0x06
    1c0a:	5f 81       	ldd	r21, Y+7	; 0x07
    1c0c:	2c 81       	ldd	r18, Y+4	; 0x04
    1c0e:	3d 81       	ldd	r19, Y+5	; 0x05
    1c10:	42 17       	cp	r20, r18
    1c12:	53 07       	cpc	r21, r19
    1c14:	7c f4       	brge	.+30     	; 0x1c34 <fputc+0x4a>
    1c16:	e8 81       	ld	r30, Y
    1c18:	f9 81       	ldd	r31, Y+1	; 0x01
    1c1a:	9f 01       	movw	r18, r30
    1c1c:	2f 5f       	subi	r18, 0xFF	; 255
    1c1e:	3f 4f       	sbci	r19, 0xFF	; 255
    1c20:	39 83       	std	Y+1, r19	; 0x01
    1c22:	28 83       	st	Y, r18
    1c24:	10 83       	st	Z, r17
    1c26:	06 c0       	rjmp	.+12     	; 0x1c34 <fputc+0x4a>
    1c28:	e8 85       	ldd	r30, Y+8	; 0x08
    1c2a:	f9 85       	ldd	r31, Y+9	; 0x09
    1c2c:	81 2f       	mov	r24, r17
    1c2e:	19 95       	eicall
    1c30:	89 2b       	or	r24, r25
    1c32:	29 f7       	brne	.-54     	; 0x1bfe <fputc+0x14>
    1c34:	2e 81       	ldd	r18, Y+6	; 0x06
    1c36:	3f 81       	ldd	r19, Y+7	; 0x07
    1c38:	2f 5f       	subi	r18, 0xFF	; 255
    1c3a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c3c:	3f 83       	std	Y+7, r19	; 0x07
    1c3e:	2e 83       	std	Y+6, r18	; 0x06
    1c40:	81 2f       	mov	r24, r17
    1c42:	90 2f       	mov	r25, r16
    1c44:	df 91       	pop	r29
    1c46:	cf 91       	pop	r28
    1c48:	1f 91       	pop	r17
    1c4a:	0f 91       	pop	r16
    1c4c:	08 95       	ret

00001c4e <__ultoa_invert>:
    1c4e:	fa 01       	movw	r30, r20
    1c50:	aa 27       	eor	r26, r26
    1c52:	28 30       	cpi	r18, 0x08	; 8
    1c54:	51 f1       	breq	.+84     	; 0x1caa <__ultoa_invert+0x5c>
    1c56:	20 31       	cpi	r18, 0x10	; 16
    1c58:	81 f1       	breq	.+96     	; 0x1cba <__ultoa_invert+0x6c>
    1c5a:	e8 94       	clt
    1c5c:	6f 93       	push	r22
    1c5e:	6e 7f       	andi	r22, 0xFE	; 254
    1c60:	6e 5f       	subi	r22, 0xFE	; 254
    1c62:	7f 4f       	sbci	r23, 0xFF	; 255
    1c64:	8f 4f       	sbci	r24, 0xFF	; 255
    1c66:	9f 4f       	sbci	r25, 0xFF	; 255
    1c68:	af 4f       	sbci	r26, 0xFF	; 255
    1c6a:	b1 e0       	ldi	r27, 0x01	; 1
    1c6c:	3e d0       	rcall	.+124    	; 0x1cea <__ultoa_invert+0x9c>
    1c6e:	b4 e0       	ldi	r27, 0x04	; 4
    1c70:	3c d0       	rcall	.+120    	; 0x1cea <__ultoa_invert+0x9c>
    1c72:	67 0f       	add	r22, r23
    1c74:	78 1f       	adc	r23, r24
    1c76:	89 1f       	adc	r24, r25
    1c78:	9a 1f       	adc	r25, r26
    1c7a:	a1 1d       	adc	r26, r1
    1c7c:	68 0f       	add	r22, r24
    1c7e:	79 1f       	adc	r23, r25
    1c80:	8a 1f       	adc	r24, r26
    1c82:	91 1d       	adc	r25, r1
    1c84:	a1 1d       	adc	r26, r1
    1c86:	6a 0f       	add	r22, r26
    1c88:	71 1d       	adc	r23, r1
    1c8a:	81 1d       	adc	r24, r1
    1c8c:	91 1d       	adc	r25, r1
    1c8e:	a1 1d       	adc	r26, r1
    1c90:	20 d0       	rcall	.+64     	; 0x1cd2 <__ultoa_invert+0x84>
    1c92:	09 f4       	brne	.+2      	; 0x1c96 <__ultoa_invert+0x48>
    1c94:	68 94       	set
    1c96:	3f 91       	pop	r19
    1c98:	2a e0       	ldi	r18, 0x0A	; 10
    1c9a:	26 9f       	mul	r18, r22
    1c9c:	11 24       	eor	r1, r1
    1c9e:	30 19       	sub	r19, r0
    1ca0:	30 5d       	subi	r19, 0xD0	; 208
    1ca2:	31 93       	st	Z+, r19
    1ca4:	de f6       	brtc	.-74     	; 0x1c5c <__ultoa_invert+0xe>
    1ca6:	cf 01       	movw	r24, r30
    1ca8:	08 95       	ret
    1caa:	46 2f       	mov	r20, r22
    1cac:	47 70       	andi	r20, 0x07	; 7
    1cae:	40 5d       	subi	r20, 0xD0	; 208
    1cb0:	41 93       	st	Z+, r20
    1cb2:	b3 e0       	ldi	r27, 0x03	; 3
    1cb4:	0f d0       	rcall	.+30     	; 0x1cd4 <__ultoa_invert+0x86>
    1cb6:	c9 f7       	brne	.-14     	; 0x1caa <__ultoa_invert+0x5c>
    1cb8:	f6 cf       	rjmp	.-20     	; 0x1ca6 <__ultoa_invert+0x58>
    1cba:	46 2f       	mov	r20, r22
    1cbc:	4f 70       	andi	r20, 0x0F	; 15
    1cbe:	40 5d       	subi	r20, 0xD0	; 208
    1cc0:	4a 33       	cpi	r20, 0x3A	; 58
    1cc2:	18 f0       	brcs	.+6      	; 0x1cca <__ultoa_invert+0x7c>
    1cc4:	49 5d       	subi	r20, 0xD9	; 217
    1cc6:	31 fd       	sbrc	r19, 1
    1cc8:	40 52       	subi	r20, 0x20	; 32
    1cca:	41 93       	st	Z+, r20
    1ccc:	02 d0       	rcall	.+4      	; 0x1cd2 <__ultoa_invert+0x84>
    1cce:	a9 f7       	brne	.-22     	; 0x1cba <__ultoa_invert+0x6c>
    1cd0:	ea cf       	rjmp	.-44     	; 0x1ca6 <__ultoa_invert+0x58>
    1cd2:	b4 e0       	ldi	r27, 0x04	; 4
    1cd4:	a6 95       	lsr	r26
    1cd6:	97 95       	ror	r25
    1cd8:	87 95       	ror	r24
    1cda:	77 95       	ror	r23
    1cdc:	67 95       	ror	r22
    1cde:	ba 95       	dec	r27
    1ce0:	c9 f7       	brne	.-14     	; 0x1cd4 <__ultoa_invert+0x86>
    1ce2:	00 97       	sbiw	r24, 0x00	; 0
    1ce4:	61 05       	cpc	r22, r1
    1ce6:	71 05       	cpc	r23, r1
    1ce8:	08 95       	ret
    1cea:	9b 01       	movw	r18, r22
    1cec:	ac 01       	movw	r20, r24
    1cee:	0a 2e       	mov	r0, r26
    1cf0:	06 94       	lsr	r0
    1cf2:	57 95       	ror	r21
    1cf4:	47 95       	ror	r20
    1cf6:	37 95       	ror	r19
    1cf8:	27 95       	ror	r18
    1cfa:	ba 95       	dec	r27
    1cfc:	c9 f7       	brne	.-14     	; 0x1cf0 <__ultoa_invert+0xa2>
    1cfe:	62 0f       	add	r22, r18
    1d00:	73 1f       	adc	r23, r19
    1d02:	84 1f       	adc	r24, r20
    1d04:	95 1f       	adc	r25, r21
    1d06:	a0 1d       	adc	r26, r0
    1d08:	08 95       	ret

00001d0a <_exit>:
    1d0a:	f8 94       	cli

00001d0c <__stop_program>:
    1d0c:	ff cf       	rjmp	.-2      	; 0x1d0c <__stop_program>
