// Seed: 4289257208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri id_4;
  inout supply0 id_3;
  assign module_1.id_1 = 0;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_3 * 1;
  localparam id_6 = 1;
  id_7(
      id_7 | -1 + id_6, id_5
  );
  assign id_3 = -1;
  assign id_4 = -1 - id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd22,
    parameter id_13 = 32'd28,
    parameter id_6  = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15[id_6 : id_1]
);
  input logic [7:0] id_15;
  output wire id_14;
  inout wire _id_13;
  inout tri1 id_12;
  output wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_12,
      id_3,
      id_8,
      id_4,
      id_5
  );
  output logic [7:0] id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  always id_7.id_10[id_13&&-1] = 1;
  assign id_12 = -1;
endmodule
