<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::SignalInfoBase Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_signal_info_base-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::SignalInfoBase Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class to hold signal info.  
 <a href="classilang_1_1_signal_info_base.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::SignalInfoBase:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_signal_info_base.png" usemap="#ilang::SignalInfoBase_map" alt=""/>
  <map id="ilang::SignalInfoBase_map" name="ilang::SignalInfoBase_map">
<area href="classilang_1_1_signal_info_port.html" title="Class to convert port to signal info. " alt="ilang::SignalInfoPort" shape="rect" coords="0,56,129,80"/>
<area href="classilang_1_1_signal_info_reg.html" title="Class to convert reg to signal info. " alt="ilang::SignalInfoReg" shape="rect" coords="139,56,268,80"/>
<area href="classilang_1_1_signal_info_wire.html" title="Class to convert wire to signal info. " alt="ilang::SignalInfoWire" shape="rect" coords="278,56,407,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab4662e5a83c541561a0352e5fc405415"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ab4662e5a83c541561a0352e5fc405415">get_width</a> () const</td></tr>
<tr class="separator:ab4662e5a83c541561a0352e5fc405415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811dc1071b7f66d4516f8b46dd487057"><td class="memItemLeft" align="right" valign="top"><a id="a811dc1071b7f66d4516f8b46dd487057"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a811dc1071b7f66d4516f8b46dd487057">is_io_sig</a> () const</td></tr>
<tr class="memdesc:a811dc1071b7f66d4516f8b46dd487057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether is a IO signal. <br /></td></tr>
<tr class="separator:a811dc1071b7f66d4516f8b46dd487057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140f26bc65960b73298763f20fc23384"><td class="memItemLeft" align="right" valign="top"><a id="a140f26bc65960b73298763f20fc23384"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a140f26bc65960b73298763f20fc23384">no_internal_def</a> () const</td></tr>
<tr class="memdesc:a140f26bc65960b73298763f20fc23384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is defined only at the port. <br /></td></tr>
<tr class="separator:a140f26bc65960b73298763f20fc23384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4b642793ad237c0be7be290bbb664a"><td class="memItemLeft" align="right" valign="top"><a id="a0b4b642793ad237c0be7be290bbb664a"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a0b4b642793ad237c0be7be290bbb664a">is_reg</a> () const</td></tr>
<tr class="memdesc:a0b4b642793ad237c0be7be290bbb664a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is a register. <br /></td></tr>
<tr class="separator:a0b4b642793ad237c0be7be290bbb664a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc1e3db4bcc574e65a02e6a63dd33b8"><td class="memItemLeft" align="right" valign="top"><a id="a1fc1e3db4bcc574e65a02e6a63dd33b8"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a1fc1e3db4bcc574e65a02e6a63dd33b8">is_input</a> () const</td></tr>
<tr class="memdesc:a1fc1e3db4bcc574e65a02e6a63dd33b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is an input signal. <br /></td></tr>
<tr class="separator:a1fc1e3db4bcc574e65a02e6a63dd33b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813388d3b94e7df4e15da3c0dac4edcd"><td class="memItemLeft" align="right" valign="top"><a id="a813388d3b94e7df4e15da3c0dac4edcd"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a813388d3b94e7df4e15da3c0dac4edcd">is_output</a> () const</td></tr>
<tr class="memdesc:a813388d3b94e7df4e15da3c0dac4edcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether it is an output signal. <br /></td></tr>
<tr class="separator:a813388d3b94e7df4e15da3c0dac4edcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8e2e0d8499dd733155c31190eb96d2"><td class="memItemLeft" align="right" valign="top"><a id="a0c8e2e0d8499dd733155c31190eb96d2"></a>
virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a0c8e2e0d8499dd733155c31190eb96d2">is_bad_signal</a> () const</td></tr>
<tr class="memdesc:a0c8e2e0d8499dd733155c31190eb96d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether this info is usable. <br /></td></tr>
<tr class="separator:a0c8e2e0d8499dd733155c31190eb96d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af316055752b329bab86f6cb105643578"><td class="memItemLeft" align="right" valign="top"><a id="af316055752b329bab86f6cb105643578"></a>
virtual <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#af316055752b329bab86f6cb105643578">get_type</a> () const</td></tr>
<tr class="memdesc:af316055752b329bab86f6cb105643578"><td class="mdescLeft">&#160;</td><td class="mdescRight">return its type <br /></td></tr>
<tr class="separator:af316055752b329bab86f6cb105643578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9a01105a077dd64c94934de7271eca"><td class="memItemLeft" align="right" valign="top"><a id="a8c9a01105a077dd64c94934de7271eca"></a>
virtual <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a8c9a01105a077dd64c94934de7271eca">get_decl_loc</a> () const</td></tr>
<tr class="memdesc:a8c9a01105a077dd64c94934de7271eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return its location. <br /></td></tr>
<tr class="separator:a8c9a01105a077dd64c94934de7271eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7162ab184a6e0e7a1d7da37d0fe8280f"><td class="memItemLeft" align="right" valign="top"><a id="a7162ab184a6e0e7a1d7da37d0fe8280f"></a>
virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a7162ab184a6e0e7a1d7da37d0fe8280f">get_signal_name</a> () const</td></tr>
<tr class="memdesc:a7162ab184a6e0e7a1d7da37d0fe8280f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return is own name. <br /></td></tr>
<tr class="separator:a7162ab184a6e0e7a1d7da37d0fe8280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61de246ffa5158ef2de1f8726441d72e"><td class="memItemLeft" align="right" valign="top"><a id="a61de246ffa5158ef2de1f8726441d72e"></a>
virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a61de246ffa5158ef2de1f8726441d72e">get_hierarchical_name</a> () const</td></tr>
<tr class="memdesc:a61de246ffa5158ef2de1f8726441d72e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return its hierarchical name. <br /></td></tr>
<tr class="separator:a61de246ffa5158ef2de1f8726441d72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919ea5db2aa3e8faed4212c681db1a7e"><td class="memItemLeft" align="right" valign="top"><a id="a919ea5db2aa3e8faed4212c681db1a7e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a919ea5db2aa3e8faed4212c681db1a7e">SignalInfoBase</a> (const std::string &amp;n, const std::string &amp;h, unsigned w, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> &amp;typ, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a> &amp;loc)</td></tr>
<tr class="memdesc:a919ea5db2aa3e8faed4212c681db1a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">------------------&mdash; ACCESSORS ----------------&mdash; /// <br /></td></tr>
<tr class="separator:a919ea5db2aa3e8faed4212c681db1a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a2a215960d9c0c07b8f0eaa7b96f6a446"><td class="memItemLeft" align="right" valign="top">const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">_name</a></td></tr>
<tr class="separator:a2a215960d9c0c07b8f0eaa7b96f6a446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f955d7c0b89d7c5d2984ee0902fd59"><td class="memItemLeft" align="right" valign="top"><a id="ab0f955d7c0b89d7c5d2984ee0902fd59"></a>
const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">_hierarchical_name</a></td></tr>
<tr class="memdesc:ab0f955d7c0b89d7c5d2984ee0902fd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">full name <br /></td></tr>
<tr class="separator:ab0f955d7c0b89d7c5d2984ee0902fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821ca13092ad5fb783ccc85a7896f532"><td class="memItemLeft" align="right" valign="top"><a id="a821ca13092ad5fb783ccc85a7896f532"></a>
const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">_width</a></td></tr>
<tr class="memdesc:a821ca13092ad5fb783ccc85a7896f532"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of the signal <br /></td></tr>
<tr class="separator:a821ca13092ad5fb783ccc85a7896f532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca9622672314cf6d0783aa7ee3971a9"><td class="memItemLeft" align="right" valign="top"><a id="abca9622672314cf6d0783aa7ee3971a9"></a>
const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a></td></tr>
<tr class="memdesc:abca9622672314cf6d0783aa7ee3971a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">its type <br /></td></tr>
<tr class="separator:abca9622672314cf6d0783aa7ee3971a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94889fb788e0c98ce5105489c624686e"><td class="memItemLeft" align="right" valign="top"><a id="a94889fb788e0c98ce5105489c624686e"></a>
const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">_loc</a></td></tr>
<tr class="memdesc:a94889fb788e0c98ce5105489c624686e"><td class="mdescLeft">&#160;</td><td class="mdescRight">its location of definition <br /></td></tr>
<tr class="separator:a94889fb788e0c98ce5105489c624686e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class to hold signal info. </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab4662e5a83c541561a0352e5fc405415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4662e5a83c541561a0352e5fc405415">&#9670;&nbsp;</a></span>get_width()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned ilang::SignalInfoBase::get_width </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>------------------&mdash; ACCESSORS ----------------&mdash; /// Return the width of the signal </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a2a215960d9c0c07b8f0eaa7b96f6a446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a215960d9c0c07b8f0eaa7b96f6a446">&#9670;&nbsp;</a></span>_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::string ilang::SignalInfoBase::_name</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>------------------&mdash; MEMBERS ----------------&mdash; /// its own name </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
