;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-122
	SPL <121, 306
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	ADD 0, @12
	ADD @-127, 100
	SPL 0, <0
	SUB @127, 106
	SUB 30, 9
	MOV -1, <-20
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL <127, 106
	SUB @-127, 100
	SPL <127, 106
	ADD @130, 9
	ADD @130, 9
	SUB @121, 106
	SLT 20, @12
	ADD @130, 9
	ADD 3, @220
	CMP 3, 0
	ADD -207, <-120
	SUB -207, <-120
	MOV 1, <20
	SUB -7, <-122
	ADD @130, 9
	ADD @130, 9
	CMP 101, <-1
	SLT 210, 30
	CMP -207, <-120
	SUB <0, @2
	SPL 0, <-22
	ADD #270, <1
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	MOV -1, <-20
