{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 19:45:14 2010 " "Info: Processing started: Mon Dec 27 19:45:14 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Info: Found entity 1: clkdivider" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MemoryaddrBridge " "Info: Found entity 2: MemoryaddrBridge" {  } { { "Verilog1.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Info: Found entity 1: Queue" {  } { { "Queue.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Queue.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sounddriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sounddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ymzdriv " "Info: Found entity 1: ymzdriv" {  } { { "SoundDriver.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/SoundDriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NewBufctrl.v(9) " "Warning (10268): Verilog HDL information at NewBufctrl.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "NewBufctrl.v(13) " "Warning (10261): Verilog HDL Event Control warning at NewBufctrl.v(13): Event Control contains a complex event expression" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 13 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NewBufctrl.v(13) " "Warning (10268): Verilog HDL information at NewBufctrl.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newbufctrl.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file newbufctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimingManager " "Info: Found entity 1: TimingManager" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 InLayer " "Info: Found entity 2: InLayer" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 memoryaddressor " "Info: Found entity 3: memoryaddressor" {  } { { "NewBufctrl.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/NewBufctrl.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ugly.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ugly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sendbridge " "Info: Found entity 1: Sendbridge" {  } { { "ugly.v" "" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/ugly.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoryaddrBridge " "Info: Elaborating entity \"MemoryaddrBridge\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimingManager TimingManager:timemanager " "Info: Elaborating entity \"TimingManager\" for hierarchy \"TimingManager:timemanager\"" {  } { { "Verilog1.v" "timemanager" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryaddressor memoryaddressor:menaddr " "Info: Elaborating entity \"memoryaddressor\" for hierarchy \"memoryaddressor:menaddr\"" {  } { { "Verilog1.v" "menaddr" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider clkdivider:clkdivider0 " "Info: Elaborating entity \"clkdivider\" for hierarchy \"clkdivider:clkdivider0\"" {  } { { "Verilog1.v" "clkdivider0" { Text "D:/Documents and Settings/Ior/Desktop/quartusII/Verilog1.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TimingManager:timemanager\|foo\[7\] " "Info: Register \"TimingManager:timemanager\|foo\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Info: Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents and Settings/Ior/Desktop/quartusII/MemoryaddrBridge.map.smsg " "Info: Generated suppressed messages file D:/Documents and Settings/Ior/Desktop/quartusII/MemoryaddrBridge.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 19:45:15 2010 " "Info: Processing ended: Mon Dec 27 19:45:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
