# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_audioserdeserz.srcs/sources_1/new/clockgenerator.vhd"
vhdl xil_defaultlib  "../../../project_audioserdeserz.srcs/sim_1/new/clockgen_tb.vhd"

# Do not sort compile order
nosort
