m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/simulation/modelsim
vsdram_sdram_controller
Z1 !s110 1586471988
!i10b 1
!s100 OCDVKPHUeD;o?<WAAAlRZ1
I^X0jgTka2ZN5UI`K4RbZi0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1586207346
Z4 8C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
Z5 FC:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
L0 159
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1586471988.000000
Z8 !s107 C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|
Z9 !s90 -reportprogress|300|C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|-work|sdram_controller|
!i113 1
Z10 o-work sdram_controller
Z11 tCvgOpt 0
vsdram_sdram_controller_input_efifo_module
R1
!i10b 1
!s100 T]gkldnAX`e8WQ6YAdKHE1
IKDg3b3zALOoQ2IQ5MWQSM3
R2
R0
R3
R4
R5
Z12 L0 21
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vsdram_sdram_controller_test_component
Z13 !s110 1586471989
!i10b 1
!s100 6_e;`KcOd0R6]OJc8SRGc2
IcI;aUc3Izi[]KzJ2gjd>f3
R2
R0
R3
Z14 8C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
Z15 FC:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
L0 114
R6
r1
!s85 0
31
Z16 !s108 1586471989.000000
Z17 !s107 C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|
Z18 !s90 -reportprogress|300|C:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|-work|sdram_controller|
!i113 1
R10
R11
vsdram_sdram_controller_test_component_ram_module
R13
!i10b 1
!s100 ^L9<51kFCF1DgSffz=0700
I<n55kNJaM]:Vlh1dlbmJO1
R2
R0
R3
R14
R15
R12
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
R11
