//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	main_kernel
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cute7productE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cute1_E[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__45__cpo5beginE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__45__cpo3endE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__45__cpo6cbeginE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__45__cpo4cendE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__419piecewise_constructE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std3__48in_placeE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std6ranges3__45__cpo4swapE[1];
.global .align 1 .b8 _ZN73_INTERNAL_062c8165_42_conv2d_basic_BM64_BN64_BK32_S1_T128_nor_cu_cc9b6e384cuda3std6ranges3__45__cpo9iter_moveE[1];
.extern .shared .align 1024 .b8 buf_dyn_shmem[];

.visible .entry main_kernel(
	.param .u64 main_kernel_param_0,
	.param .u64 main_kernel_param_1,
	.param .u64 main_kernel_param_2
)
.maxntid 128, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<244>;
	.reg .b16 	%rs<257>;
	.reg .f32 	%f<385>;
	.reg .b32 	%r<719>;
	.reg .b64 	%rd<81>;


	ld.param.u64 	%rd6, [main_kernel_param_0];
	ld.param.u64 	%rd5, [main_kernel_param_2];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r113, %tid.x;
	shr.s32 	%r114, %r113, 3;
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r115, %r1, 1;
	and.b32  	%r116, %r115, 2;
	and.b32  	%r117, %r113, 4;
	shr.u32 	%r118, %r117, 2;
	or.b32  	%r2, %r116, %r118;
	shl.b32 	%r119, %r1, 6;
	and.b32  	%r120, %r119, 64;
	shl.b32 	%r121, %r113, 3;
	and.b32  	%r122, %r121, 56;
	mad.lo.s32 	%r123, %r114, 96, %r120;
	add.s32 	%r3, %r123, %r122;
	shr.s32 	%r4, %r1, 1;
	shl.b32 	%r124, %r4, 6;
	shr.s32 	%r125, %r113, 5;
	add.s32 	%r126, %r124, %r125;
	mul.hi.s32 	%r127, %r126, -1387167949;
	add.s32 	%r128, %r127, %r126;
	shr.u32 	%r129, %r128, 31;
	shr.s32 	%r130, %r128, 11;
	add.s32 	%r131, %r130, %r129;
	mul.lo.s32 	%r132, %r131, 3025;
	sub.s32 	%r133, %r126, %r132;
	mul.hi.s32 	%r134, %r133, 156180629;
	shr.u32 	%r135, %r134, 31;
	shr.s32 	%r136, %r134, 1;
	add.s32 	%r5, %r136, %r135;
	mul.hi.s32 	%r137, %r126, 156180629;
	shr.u32 	%r138, %r137, 31;
	shr.s32 	%r139, %r137, 1;
	add.s32 	%r140, %r139, %r138;
	mul.lo.s32 	%r141, %r140, 55;
	sub.s32 	%r6, %r126, %r141;
	mul.lo.s32 	%r7, %r131, 150528;
	shl.b32 	%r142, %r113, 1;
	mov.u32 	%r143, buf_dyn_shmem;
	add.s32 	%r8, %r143, %r142;
	add.s32 	%r144, %r126, 4;
	mul.hi.s32 	%r145, %r144, -1387167949;
	add.s32 	%r146, %r145, %r144;
	shr.u32 	%r147, %r146, 31;
	shr.s32 	%r148, %r146, 11;
	add.s32 	%r149, %r148, %r147;
	mul.lo.s32 	%r150, %r149, 3025;
	sub.s32 	%r151, %r144, %r150;
	mul.hi.s32 	%r152, %r151, 156180629;
	shr.u32 	%r153, %r152, 31;
	shr.s32 	%r154, %r152, 1;
	add.s32 	%r9, %r154, %r153;
	mul.hi.s32 	%r155, %r144, 156180629;
	shr.u32 	%r156, %r155, 31;
	shr.s32 	%r157, %r155, 1;
	add.s32 	%r158, %r157, %r156;
	mul.lo.s32 	%r159, %r158, 55;
	sub.s32 	%r10, %r144, %r159;
	mul.lo.s32 	%r11, %r149, 150528;
	add.s32 	%r160, %r126, 8;
	mul.hi.s32 	%r161, %r160, -1387167949;
	add.s32 	%r162, %r161, %r160;
	shr.u32 	%r163, %r162, 31;
	shr.s32 	%r164, %r162, 11;
	add.s32 	%r165, %r164, %r163;
	mul.lo.s32 	%r166, %r165, 3025;
	sub.s32 	%r167, %r160, %r166;
	mul.hi.s32 	%r168, %r167, 156180629;
	shr.u32 	%r169, %r168, 31;
	shr.s32 	%r170, %r168, 1;
	add.s32 	%r12, %r170, %r169;
	mul.hi.s32 	%r171, %r160, 156180629;
	shr.u32 	%r172, %r171, 31;
	shr.s32 	%r173, %r171, 1;
	add.s32 	%r174, %r173, %r172;
	mul.lo.s32 	%r175, %r174, 55;
	sub.s32 	%r13, %r160, %r175;
	mul.lo.s32 	%r14, %r165, 150528;
	add.s32 	%r176, %r126, 12;
	mul.hi.s32 	%r177, %r176, -1387167949;
	add.s32 	%r178, %r177, %r176;
	shr.u32 	%r179, %r178, 31;
	shr.s32 	%r180, %r178, 11;
	add.s32 	%r181, %r180, %r179;
	mul.lo.s32 	%r182, %r181, 3025;
	sub.s32 	%r183, %r176, %r182;
	mul.hi.s32 	%r184, %r183, 156180629;
	shr.u32 	%r185, %r184, 31;
	shr.s32 	%r186, %r184, 1;
	add.s32 	%r15, %r186, %r185;
	mul.hi.s32 	%r187, %r176, 156180629;
	shr.u32 	%r188, %r187, 31;
	shr.s32 	%r189, %r187, 1;
	add.s32 	%r190, %r189, %r188;
	mul.lo.s32 	%r191, %r190, 55;
	sub.s32 	%r16, %r176, %r191;
	mul.lo.s32 	%r17, %r181, 150528;
	add.s32 	%r192, %r126, 16;
	mul.hi.s32 	%r193, %r192, -1387167949;
	add.s32 	%r194, %r193, %r192;
	shr.u32 	%r195, %r194, 31;
	shr.s32 	%r196, %r194, 11;
	add.s32 	%r197, %r196, %r195;
	mul.lo.s32 	%r198, %r197, 3025;
	sub.s32 	%r199, %r192, %r198;
	mul.hi.s32 	%r200, %r199, 156180629;
	shr.u32 	%r201, %r200, 31;
	shr.s32 	%r202, %r200, 1;
	add.s32 	%r18, %r202, %r201;
	mul.hi.s32 	%r203, %r192, 156180629;
	shr.u32 	%r204, %r203, 31;
	shr.s32 	%r205, %r203, 1;
	add.s32 	%r206, %r205, %r204;
	mul.lo.s32 	%r207, %r206, 55;
	sub.s32 	%r19, %r192, %r207;
	mul.lo.s32 	%r20, %r197, 150528;
	add.s32 	%r208, %r126, 20;
	mul.hi.s32 	%r209, %r208, -1387167949;
	add.s32 	%r210, %r209, %r208;
	shr.u32 	%r211, %r210, 31;
	shr.s32 	%r212, %r210, 11;
	add.s32 	%r213, %r212, %r211;
	mul.lo.s32 	%r214, %r213, 3025;
	sub.s32 	%r215, %r208, %r214;
	mul.hi.s32 	%r216, %r215, 156180629;
	shr.u32 	%r217, %r216, 31;
	shr.s32 	%r218, %r216, 1;
	add.s32 	%r21, %r218, %r217;
	mul.hi.s32 	%r219, %r208, 156180629;
	shr.u32 	%r220, %r219, 31;
	shr.s32 	%r221, %r219, 1;
	add.s32 	%r222, %r221, %r220;
	mul.lo.s32 	%r223, %r222, 55;
	sub.s32 	%r22, %r208, %r223;
	mul.lo.s32 	%r23, %r213, 150528;
	add.s32 	%r224, %r126, 24;
	mul.hi.s32 	%r225, %r224, -1387167949;
	add.s32 	%r226, %r225, %r224;
	shr.u32 	%r227, %r226, 31;
	shr.s32 	%r228, %r226, 11;
	add.s32 	%r229, %r228, %r227;
	mul.lo.s32 	%r230, %r229, 3025;
	sub.s32 	%r231, %r224, %r230;
	mul.hi.s32 	%r232, %r231, 156180629;
	shr.u32 	%r233, %r232, 31;
	shr.s32 	%r234, %r232, 1;
	add.s32 	%r24, %r234, %r233;
	mul.hi.s32 	%r235, %r224, 156180629;
	shr.u32 	%r236, %r235, 31;
	shr.s32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	mul.lo.s32 	%r239, %r238, 55;
	sub.s32 	%r25, %r224, %r239;
	mul.lo.s32 	%r26, %r229, 150528;
	add.s32 	%r240, %r126, 28;
	mul.hi.s32 	%r241, %r240, -1387167949;
	add.s32 	%r242, %r241, %r240;
	shr.u32 	%r243, %r242, 31;
	shr.s32 	%r244, %r242, 11;
	add.s32 	%r245, %r244, %r243;
	mul.lo.s32 	%r246, %r245, 3025;
	sub.s32 	%r247, %r240, %r246;
	mul.hi.s32 	%r248, %r247, 156180629;
	shr.u32 	%r249, %r248, 31;
	shr.s32 	%r250, %r248, 1;
	add.s32 	%r27, %r250, %r249;
	mul.hi.s32 	%r251, %r240, 156180629;
	shr.u32 	%r252, %r251, 31;
	shr.s32 	%r253, %r251, 1;
	add.s32 	%r254, %r253, %r252;
	mul.lo.s32 	%r255, %r254, 55;
	sub.s32 	%r28, %r240, %r255;
	mul.lo.s32 	%r29, %r245, 150528;
	add.s32 	%r256, %r126, 32;
	mul.hi.s32 	%r257, %r256, -1387167949;
	add.s32 	%r258, %r257, %r256;
	shr.u32 	%r259, %r258, 31;
	shr.s32 	%r260, %r258, 11;
	add.s32 	%r261, %r260, %r259;
	mul.lo.s32 	%r262, %r261, 3025;
	sub.s32 	%r263, %r256, %r262;
	mul.hi.s32 	%r264, %r263, 156180629;
	shr.u32 	%r265, %r264, 31;
	shr.s32 	%r266, %r264, 1;
	add.s32 	%r30, %r266, %r265;
	mul.hi.s32 	%r267, %r256, 156180629;
	shr.u32 	%r268, %r267, 31;
	shr.s32 	%r269, %r267, 1;
	add.s32 	%r270, %r269, %r268;
	mul.lo.s32 	%r271, %r270, 55;
	sub.s32 	%r31, %r256, %r271;
	mul.lo.s32 	%r32, %r261, 150528;
	add.s32 	%r272, %r126, 36;
	mul.hi.s32 	%r273, %r272, -1387167949;
	add.s32 	%r274, %r273, %r272;
	shr.u32 	%r275, %r274, 31;
	shr.s32 	%r276, %r274, 11;
	add.s32 	%r277, %r276, %r275;
	mul.lo.s32 	%r278, %r277, 3025;
	sub.s32 	%r279, %r272, %r278;
	mul.hi.s32 	%r280, %r279, 156180629;
	shr.u32 	%r281, %r280, 31;
	shr.s32 	%r282, %r280, 1;
	add.s32 	%r33, %r282, %r281;
	mul.hi.s32 	%r283, %r272, 156180629;
	shr.u32 	%r284, %r283, 31;
	shr.s32 	%r285, %r283, 1;
	add.s32 	%r286, %r285, %r284;
	mul.lo.s32 	%r287, %r286, 55;
	sub.s32 	%r34, %r272, %r287;
	mul.lo.s32 	%r35, %r277, 150528;
	add.s32 	%r288, %r126, 40;
	mul.hi.s32 	%r289, %r288, -1387167949;
	add.s32 	%r290, %r289, %r288;
	shr.u32 	%r291, %r290, 31;
	shr.s32 	%r292, %r290, 11;
	add.s32 	%r293, %r292, %r291;
	mul.lo.s32 	%r294, %r293, 3025;
	sub.s32 	%r295, %r288, %r294;
	mul.hi.s32 	%r296, %r295, 156180629;
	shr.u32 	%r297, %r296, 31;
	shr.s32 	%r298, %r296, 1;
	add.s32 	%r36, %r298, %r297;
	mul.hi.s32 	%r299, %r288, 156180629;
	shr.u32 	%r300, %r299, 31;
	shr.s32 	%r301, %r299, 1;
	add.s32 	%r302, %r301, %r300;
	mul.lo.s32 	%r303, %r302, 55;
	sub.s32 	%r37, %r288, %r303;
	mul.lo.s32 	%r38, %r293, 150528;
	add.s32 	%r304, %r126, 44;
	mul.hi.s32 	%r305, %r304, -1387167949;
	add.s32 	%r306, %r305, %r304;
	shr.u32 	%r307, %r306, 31;
	shr.s32 	%r308, %r306, 11;
	add.s32 	%r309, %r308, %r307;
	mul.lo.s32 	%r310, %r309, 3025;
	sub.s32 	%r311, %r304, %r310;
	mul.hi.s32 	%r312, %r311, 156180629;
	shr.u32 	%r313, %r312, 31;
	shr.s32 	%r314, %r312, 1;
	add.s32 	%r39, %r314, %r313;
	mul.hi.s32 	%r315, %r304, 156180629;
	shr.u32 	%r316, %r315, 31;
	shr.s32 	%r317, %r315, 1;
	add.s32 	%r318, %r317, %r316;
	mul.lo.s32 	%r319, %r318, 55;
	sub.s32 	%r40, %r304, %r319;
	mul.lo.s32 	%r41, %r309, 150528;
	add.s32 	%r320, %r126, 48;
	mul.hi.s32 	%r321, %r320, -1387167949;
	add.s32 	%r322, %r321, %r320;
	shr.u32 	%r323, %r322, 31;
	shr.s32 	%r324, %r322, 11;
	add.s32 	%r325, %r324, %r323;
	mul.lo.s32 	%r326, %r325, 3025;
	sub.s32 	%r327, %r320, %r326;
	mul.hi.s32 	%r328, %r327, 156180629;
	shr.u32 	%r329, %r328, 31;
	shr.s32 	%r330, %r328, 1;
	add.s32 	%r42, %r330, %r329;
	mul.hi.s32 	%r331, %r320, 156180629;
	shr.u32 	%r332, %r331, 31;
	shr.s32 	%r333, %r331, 1;
	add.s32 	%r334, %r333, %r332;
	mul.lo.s32 	%r335, %r334, 55;
	sub.s32 	%r43, %r320, %r335;
	mul.lo.s32 	%r44, %r325, 150528;
	add.s32 	%r336, %r126, 52;
	mul.hi.s32 	%r337, %r336, -1387167949;
	add.s32 	%r338, %r337, %r336;
	shr.u32 	%r339, %r338, 31;
	shr.s32 	%r340, %r338, 11;
	add.s32 	%r341, %r340, %r339;
	mul.lo.s32 	%r342, %r341, 3025;
	sub.s32 	%r343, %r336, %r342;
	mul.hi.s32 	%r344, %r343, 156180629;
	shr.u32 	%r345, %r344, 31;
	shr.s32 	%r346, %r344, 1;
	add.s32 	%r45, %r346, %r345;
	mul.hi.s32 	%r347, %r336, 156180629;
	shr.u32 	%r348, %r347, 31;
	shr.s32 	%r349, %r347, 1;
	add.s32 	%r350, %r349, %r348;
	mul.lo.s32 	%r351, %r350, 55;
	sub.s32 	%r46, %r336, %r351;
	mul.lo.s32 	%r47, %r341, 150528;
	add.s32 	%r352, %r126, 56;
	mul.hi.s32 	%r353, %r352, -1387167949;
	add.s32 	%r354, %r353, %r352;
	shr.u32 	%r355, %r354, 31;
	shr.s32 	%r356, %r354, 11;
	add.s32 	%r357, %r356, %r355;
	mul.lo.s32 	%r358, %r357, 3025;
	sub.s32 	%r359, %r352, %r358;
	mul.hi.s32 	%r360, %r359, 156180629;
	shr.u32 	%r361, %r360, 31;
	shr.s32 	%r362, %r360, 1;
	add.s32 	%r48, %r362, %r361;
	mul.hi.s32 	%r363, %r352, 156180629;
	shr.u32 	%r364, %r363, 31;
	shr.s32 	%r365, %r363, 1;
	add.s32 	%r366, %r365, %r364;
	mul.lo.s32 	%r367, %r366, 55;
	sub.s32 	%r49, %r352, %r367;
	mul.lo.s32 	%r50, %r357, 150528;
	add.s32 	%r368, %r126, 60;
	mul.hi.s32 	%r369, %r368, -1387167949;
	add.s32 	%r370, %r369, %r368;
	shr.u32 	%r371, %r370, 31;
	shr.s32 	%r372, %r370, 11;
	add.s32 	%r373, %r372, %r371;
	mul.lo.s32 	%r374, %r373, 3025;
	sub.s32 	%r375, %r368, %r374;
	mul.hi.s32 	%r376, %r375, 156180629;
	shr.u32 	%r377, %r376, 31;
	shr.s32 	%r378, %r376, 1;
	add.s32 	%r51, %r378, %r377;
	mul.hi.s32 	%r379, %r368, 156180629;
	shr.u32 	%r380, %r379, 31;
	shr.s32 	%r381, %r379, 1;
	add.s32 	%r382, %r381, %r380;
	mul.lo.s32 	%r383, %r382, 55;
	sub.s32 	%r52, %r368, %r383;
	mul.lo.s32 	%r53, %r373, 150528;
	mov.u32 	%r707, 0;
	mov.f32 	%f353, 0f00000000;
	cvta.to.global.u64 	%rd76, %rd5;
	and.b32  	%r599, %r121, 120;
	add.s32 	%r601, %r143, %r599;
	add.s32 	%r102, %r601, 4;
	shl.b32 	%r602, %r113, 2;
	and.b32  	%r603, %r602, -64;
	add.s32 	%r604, %r143, %r603;
	add.s32 	%r103, %r604, 7680;
	mov.f32 	%f354, %f353;
	mov.f32 	%f355, %f353;
	mov.f32 	%f356, %f353;
	mov.f32 	%f357, %f353;
	mov.f32 	%f358, %f353;
	mov.f32 	%f359, %f353;
	mov.f32 	%f360, %f353;
	mov.f32 	%f361, %f353;
	mov.f32 	%f362, %f353;
	mov.f32 	%f363, %f353;
	mov.f32 	%f364, %f353;
	mov.f32 	%f365, %f353;
	mov.f32 	%f366, %f353;
	mov.f32 	%f367, %f353;
	mov.f32 	%f368, %f353;
	mov.f32 	%f369, %f353;
	mov.f32 	%f370, %f353;
	mov.f32 	%f371, %f353;
	mov.f32 	%f372, %f353;
	mov.f32 	%f373, %f353;
	mov.f32 	%f374, %f353;
	mov.f32 	%f375, %f353;
	mov.f32 	%f376, %f353;
	mov.f32 	%f377, %f353;
	mov.f32 	%f378, %f353;
	mov.f32 	%f379, %f353;
	mov.f32 	%f380, %f353;
	mov.f32 	%f381, %f353;
	mov.f32 	%f382, %f353;
	mov.f32 	%f383, %f353;
	mov.f32 	%f384, %f353;

$L__BB0_1:
	and.b32  	%r385, %r113, 31;
	bfi.b32 	%r56, %r707, %r385, 5, 27;
	mul.wide.u32 	%rd7, %r56, 1041204193;
	shr.u64 	%rd8, %rd7, 35;
	cvt.u32.u64 	%r386, %rd8;
	mul.lo.s32 	%r387, %r386, 33;
	sub.s32 	%r57, %r56, %r387;
	mul.wide.u32 	%rd9, %r57, -1431655765;
	shr.u64 	%rd10, %rd9, 34;
	cvt.u32.u64 	%r388, %rd10;
	add.s32 	%r58, %r388, -1;
	shr.u64 	%rd11, %rd7, 36;
	cvt.u32.u64 	%r59, %rd11;
	shl.b32 	%r389, %r5, 1;
	add.s32 	%r390, %r389, %r59;
	add.s32 	%r60, %r390, -1;
	setp.lt.u32 	%p33, %r60, 112;
	@%p33 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	shl.b32 	%r391, %r6, 1;
	add.s32 	%r392, %r58, %r391;
	setp.lt.u32 	%p35, %r392, 112;
	setp.lt.u32 	%p36, %r56, 363;
	and.pred  	%p228, %p36, %p35;
	bra.uni 	$L__BB0_4;

$L__BB0_2:
	mov.pred 	%p228, 0;

$L__BB0_4:
	shl.b32 	%r393, %r6, 1;
	add.s32 	%r394, %r58, %r393;
	setp.lt.u32 	%p37, %r394, 112;
	and.pred  	%p39, %p37, %p33;
	setp.lt.s32 	%p40, %r1, 9454;
	and.pred  	%p41, %p39, %p40;
	and.pred  	%p42, %p228, %p41;
	@%p42 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_5;

$L__BB0_6:
	mad.lo.s32 	%r396, %r386, 672, %r57;
	add.s32 	%r397, %r396, %r7;
	add.s32 	%r398, %r397, -1350;
	mad.lo.s32 	%r399, %r6, 12, %r398;
	mad.lo.s32 	%r400, %r5, 2688, %r399;
	mul.wide.s32 	%rd14, %r400, 2;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.nc.u16 	%rs241, [%rd15];
	bra.uni 	$L__BB0_7;

$L__BB0_5:
	mov.f32 	%f129, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs241, %f129;}

	// end inline asm

$L__BB0_7:
	st.shared.u16 	[%r8+4096], %rs241;
	shl.b32 	%r401, %r9, 1;
	add.s32 	%r402, %r401, %r59;
	add.s32 	%r61, %r402, -1;
	setp.lt.u32 	%p43, %r61, 112;
	@%p43 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	shl.b32 	%r403, %r10, 1;
	add.s32 	%r404, %r58, %r403;
	setp.lt.u32 	%p45, %r404, 112;
	setp.lt.u32 	%p46, %r56, 363;
	and.pred  	%p229, %p46, %p45;
	bra.uni 	$L__BB0_10;

$L__BB0_8:
	mov.pred 	%p229, 0;

$L__BB0_10:
	shl.b32 	%r654, %r9, 1;
	add.s32 	%r653, %r654, %r59;
	add.s32 	%r652, %r653, -1;
	setp.lt.u32 	%p213, %r652, 112;
	shl.b32 	%r405, %r10, 1;
	add.s32 	%r406, %r58, %r405;
	setp.lt.u32 	%p47, %r406, 112;
	and.pred  	%p49, %p47, %p213;
	and.pred  	%p51, %p49, %p40;
	and.pred  	%p52, %p229, %p51;
	@%p52 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_11;

$L__BB0_12:
	mad.lo.s32 	%r408, %r386, 672, %r57;
	add.s32 	%r409, %r408, %r11;
	add.s32 	%r410, %r409, -1350;
	mad.lo.s32 	%r411, %r10, 12, %r410;
	mad.lo.s32 	%r412, %r9, 2688, %r411;
	mul.wide.s32 	%rd18, %r412, 2;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.u16 	%rs242, [%rd19];
	bra.uni 	$L__BB0_13;

$L__BB0_11:
	mov.f32 	%f130, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs242, %f130;}

	// end inline asm

$L__BB0_13:
	st.shared.u16 	[%r8+4352], %rs242;
	shl.b32 	%r413, %r12, 1;
	add.s32 	%r414, %r413, %r59;
	add.s32 	%r62, %r414, -1;
	setp.lt.u32 	%p53, %r62, 112;
	@%p53 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_14;

$L__BB0_15:
	shl.b32 	%r415, %r13, 1;
	add.s32 	%r416, %r58, %r415;
	setp.lt.u32 	%p55, %r416, 112;
	setp.lt.u32 	%p56, %r56, 363;
	and.pred  	%p230, %p56, %p55;
	bra.uni 	$L__BB0_16;

$L__BB0_14:
	mov.pred 	%p230, 0;

$L__BB0_16:
	shl.b32 	%r657, %r12, 1;
	add.s32 	%r656, %r657, %r59;
	add.s32 	%r655, %r656, -1;
	setp.lt.u32 	%p214, %r655, 112;
	shl.b32 	%r417, %r13, 1;
	add.s32 	%r418, %r58, %r417;
	setp.lt.u32 	%p57, %r418, 112;
	and.pred  	%p59, %p57, %p214;
	and.pred  	%p61, %p59, %p40;
	and.pred  	%p62, %p230, %p61;
	@%p62 bra 	$L__BB0_18;
	bra.uni 	$L__BB0_17;

$L__BB0_18:
	mad.lo.s32 	%r420, %r386, 672, %r57;
	add.s32 	%r421, %r420, %r14;
	add.s32 	%r422, %r421, -1350;
	mad.lo.s32 	%r423, %r13, 12, %r422;
	mad.lo.s32 	%r424, %r12, 2688, %r423;
	mul.wide.s32 	%rd22, %r424, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.u16 	%rs243, [%rd23];
	bra.uni 	$L__BB0_19;

$L__BB0_17:
	mov.f32 	%f131, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs243, %f131;}

	// end inline asm

$L__BB0_19:
	st.shared.u16 	[%r8+4608], %rs243;
	shl.b32 	%r425, %r15, 1;
	add.s32 	%r426, %r425, %r59;
	add.s32 	%r63, %r426, -1;
	setp.lt.u32 	%p63, %r63, 112;
	@%p63 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_20;

$L__BB0_21:
	shl.b32 	%r427, %r16, 1;
	add.s32 	%r428, %r58, %r427;
	setp.lt.u32 	%p65, %r428, 112;
	setp.lt.u32 	%p66, %r56, 363;
	and.pred  	%p231, %p66, %p65;
	bra.uni 	$L__BB0_22;

$L__BB0_20:
	mov.pred 	%p231, 0;

$L__BB0_22:
	shl.b32 	%r660, %r15, 1;
	add.s32 	%r659, %r660, %r59;
	add.s32 	%r658, %r659, -1;
	setp.lt.u32 	%p215, %r658, 112;
	shl.b32 	%r429, %r16, 1;
	add.s32 	%r430, %r58, %r429;
	setp.lt.u32 	%p67, %r430, 112;
	and.pred  	%p69, %p67, %p215;
	and.pred  	%p71, %p69, %p40;
	and.pred  	%p72, %p231, %p71;
	@%p72 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_23;

$L__BB0_24:
	mad.lo.s32 	%r432, %r386, 672, %r57;
	add.s32 	%r433, %r432, %r17;
	add.s32 	%r434, %r433, -1350;
	mad.lo.s32 	%r435, %r16, 12, %r434;
	mad.lo.s32 	%r436, %r15, 2688, %r435;
	mul.wide.s32 	%rd26, %r436, 2;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.nc.u16 	%rs244, [%rd27];
	bra.uni 	$L__BB0_25;

$L__BB0_23:
	mov.f32 	%f132, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs244, %f132;}

	// end inline asm

$L__BB0_25:
	st.shared.u16 	[%r8+4864], %rs244;
	shl.b32 	%r437, %r18, 1;
	add.s32 	%r438, %r437, %r59;
	add.s32 	%r64, %r438, -1;
	setp.lt.u32 	%p73, %r64, 112;
	@%p73 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_26;

$L__BB0_27:
	shl.b32 	%r439, %r19, 1;
	add.s32 	%r440, %r58, %r439;
	setp.lt.u32 	%p75, %r440, 112;
	setp.lt.u32 	%p76, %r56, 363;
	and.pred  	%p232, %p76, %p75;
	bra.uni 	$L__BB0_28;

$L__BB0_26:
	mov.pred 	%p232, 0;

$L__BB0_28:
	shl.b32 	%r663, %r18, 1;
	add.s32 	%r662, %r663, %r59;
	add.s32 	%r661, %r662, -1;
	setp.lt.u32 	%p216, %r661, 112;
	shl.b32 	%r441, %r19, 1;
	add.s32 	%r442, %r58, %r441;
	setp.lt.u32 	%p77, %r442, 112;
	and.pred  	%p79, %p77, %p216;
	and.pred  	%p81, %p79, %p40;
	and.pred  	%p82, %p232, %p81;
	@%p82 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_29;

$L__BB0_30:
	mad.lo.s32 	%r444, %r386, 672, %r57;
	add.s32 	%r445, %r444, %r20;
	add.s32 	%r446, %r445, -1350;
	mad.lo.s32 	%r447, %r19, 12, %r446;
	mad.lo.s32 	%r448, %r18, 2688, %r447;
	mul.wide.s32 	%rd30, %r448, 2;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.nc.u16 	%rs245, [%rd31];
	bra.uni 	$L__BB0_31;

$L__BB0_29:
	mov.f32 	%f133, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs245, %f133;}

	// end inline asm

$L__BB0_31:
	st.shared.u16 	[%r8+5120], %rs245;
	shl.b32 	%r449, %r21, 1;
	add.s32 	%r450, %r449, %r59;
	add.s32 	%r65, %r450, -1;
	setp.lt.u32 	%p83, %r65, 112;
	@%p83 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;

$L__BB0_33:
	shl.b32 	%r451, %r22, 1;
	add.s32 	%r452, %r58, %r451;
	setp.lt.u32 	%p85, %r452, 112;
	setp.lt.u32 	%p86, %r56, 363;
	and.pred  	%p233, %p86, %p85;
	bra.uni 	$L__BB0_34;

$L__BB0_32:
	mov.pred 	%p233, 0;

$L__BB0_34:
	shl.b32 	%r666, %r21, 1;
	add.s32 	%r665, %r666, %r59;
	add.s32 	%r664, %r665, -1;
	setp.lt.u32 	%p217, %r664, 112;
	shl.b32 	%r453, %r22, 1;
	add.s32 	%r454, %r58, %r453;
	setp.lt.u32 	%p87, %r454, 112;
	and.pred  	%p89, %p87, %p217;
	and.pred  	%p91, %p89, %p40;
	and.pred  	%p92, %p233, %p91;
	@%p92 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_35;

$L__BB0_36:
	mad.lo.s32 	%r456, %r386, 672, %r57;
	add.s32 	%r457, %r456, %r23;
	add.s32 	%r458, %r457, -1350;
	mad.lo.s32 	%r459, %r22, 12, %r458;
	mad.lo.s32 	%r460, %r21, 2688, %r459;
	mul.wide.s32 	%rd34, %r460, 2;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.u16 	%rs246, [%rd35];
	bra.uni 	$L__BB0_37;

$L__BB0_35:
	mov.f32 	%f134, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs246, %f134;}

	// end inline asm

$L__BB0_37:
	st.shared.u16 	[%r8+5376], %rs246;
	shl.b32 	%r461, %r24, 1;
	add.s32 	%r462, %r461, %r59;
	add.s32 	%r66, %r462, -1;
	setp.lt.u32 	%p93, %r66, 112;
	@%p93 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	shl.b32 	%r463, %r25, 1;
	add.s32 	%r464, %r58, %r463;
	setp.lt.u32 	%p95, %r464, 112;
	setp.lt.u32 	%p96, %r56, 363;
	and.pred  	%p234, %p96, %p95;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	mov.pred 	%p234, 0;

$L__BB0_40:
	shl.b32 	%r669, %r24, 1;
	add.s32 	%r668, %r669, %r59;
	add.s32 	%r667, %r668, -1;
	setp.lt.u32 	%p218, %r667, 112;
	shl.b32 	%r465, %r25, 1;
	add.s32 	%r466, %r58, %r465;
	setp.lt.u32 	%p97, %r466, 112;
	and.pred  	%p99, %p97, %p218;
	and.pred  	%p101, %p99, %p40;
	and.pred  	%p102, %p234, %p101;
	@%p102 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_41;

$L__BB0_42:
	mad.lo.s32 	%r468, %r386, 672, %r57;
	add.s32 	%r469, %r468, %r26;
	add.s32 	%r470, %r469, -1350;
	mad.lo.s32 	%r471, %r25, 12, %r470;
	mad.lo.s32 	%r472, %r24, 2688, %r471;
	mul.wide.s32 	%rd38, %r472, 2;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.nc.u16 	%rs247, [%rd39];
	bra.uni 	$L__BB0_43;

$L__BB0_41:
	mov.f32 	%f135, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs247, %f135;}

	// end inline asm

$L__BB0_43:
	st.shared.u16 	[%r8+5632], %rs247;
	shl.b32 	%r473, %r27, 1;
	add.s32 	%r474, %r473, %r59;
	add.s32 	%r67, %r474, -1;
	setp.lt.u32 	%p103, %r67, 112;
	@%p103 bra 	$L__BB0_45;
	bra.uni 	$L__BB0_44;

$L__BB0_45:
	shl.b32 	%r475, %r28, 1;
	add.s32 	%r476, %r58, %r475;
	setp.lt.u32 	%p105, %r476, 112;
	setp.lt.u32 	%p106, %r56, 363;
	and.pred  	%p235, %p106, %p105;
	bra.uni 	$L__BB0_46;

$L__BB0_44:
	mov.pred 	%p235, 0;

$L__BB0_46:
	shl.b32 	%r672, %r27, 1;
	add.s32 	%r671, %r672, %r59;
	add.s32 	%r670, %r671, -1;
	setp.lt.u32 	%p219, %r670, 112;
	shl.b32 	%r477, %r28, 1;
	add.s32 	%r478, %r58, %r477;
	setp.lt.u32 	%p107, %r478, 112;
	and.pred  	%p109, %p107, %p219;
	and.pred  	%p111, %p109, %p40;
	and.pred  	%p112, %p235, %p111;
	@%p112 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_47;

$L__BB0_48:
	mad.lo.s32 	%r480, %r386, 672, %r57;
	add.s32 	%r481, %r480, %r29;
	add.s32 	%r482, %r481, -1350;
	mad.lo.s32 	%r483, %r28, 12, %r482;
	mad.lo.s32 	%r484, %r27, 2688, %r483;
	mul.wide.s32 	%rd42, %r484, 2;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.nc.u16 	%rs248, [%rd43];
	bra.uni 	$L__BB0_49;

$L__BB0_47:
	mov.f32 	%f136, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs248, %f136;}

	// end inline asm

$L__BB0_49:
	st.shared.u16 	[%r8+5888], %rs248;
	shl.b32 	%r485, %r30, 1;
	add.s32 	%r486, %r485, %r59;
	add.s32 	%r68, %r486, -1;
	setp.lt.u32 	%p113, %r68, 112;
	@%p113 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_50;

$L__BB0_51:
	shl.b32 	%r487, %r31, 1;
	add.s32 	%r488, %r58, %r487;
	setp.lt.u32 	%p115, %r488, 112;
	setp.lt.u32 	%p116, %r56, 363;
	and.pred  	%p236, %p116, %p115;
	bra.uni 	$L__BB0_52;

$L__BB0_50:
	mov.pred 	%p236, 0;

$L__BB0_52:
	shl.b32 	%r675, %r30, 1;
	add.s32 	%r674, %r675, %r59;
	add.s32 	%r673, %r674, -1;
	setp.lt.u32 	%p220, %r673, 112;
	shl.b32 	%r489, %r31, 1;
	add.s32 	%r490, %r58, %r489;
	setp.lt.u32 	%p117, %r490, 112;
	and.pred  	%p119, %p117, %p220;
	and.pred  	%p121, %p119, %p40;
	and.pred  	%p122, %p236, %p121;
	@%p122 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_53;

$L__BB0_54:
	mad.lo.s32 	%r492, %r386, 672, %r57;
	add.s32 	%r493, %r492, %r32;
	add.s32 	%r494, %r493, -1350;
	mad.lo.s32 	%r495, %r31, 12, %r494;
	mad.lo.s32 	%r496, %r30, 2688, %r495;
	mul.wide.s32 	%rd46, %r496, 2;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.u16 	%rs249, [%rd47];
	bra.uni 	$L__BB0_55;

$L__BB0_53:
	mov.f32 	%f137, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs249, %f137;}

	// end inline asm

$L__BB0_55:
	st.shared.u16 	[%r8+6144], %rs249;
	shl.b32 	%r497, %r33, 1;
	add.s32 	%r498, %r497, %r59;
	add.s32 	%r69, %r498, -1;
	setp.lt.u32 	%p123, %r69, 112;
	@%p123 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_56;

$L__BB0_57:
	shl.b32 	%r499, %r34, 1;
	add.s32 	%r500, %r58, %r499;
	setp.lt.u32 	%p125, %r500, 112;
	setp.lt.u32 	%p126, %r56, 363;
	and.pred  	%p237, %p126, %p125;
	bra.uni 	$L__BB0_58;

$L__BB0_56:
	mov.pred 	%p237, 0;

$L__BB0_58:
	shl.b32 	%r678, %r33, 1;
	add.s32 	%r677, %r678, %r59;
	add.s32 	%r676, %r677, -1;
	setp.lt.u32 	%p221, %r676, 112;
	shl.b32 	%r501, %r34, 1;
	add.s32 	%r502, %r58, %r501;
	setp.lt.u32 	%p127, %r502, 112;
	and.pred  	%p129, %p127, %p221;
	setp.lt.s32 	%p130, %r1, 9452;
	and.pred  	%p131, %p129, %p130;
	and.pred  	%p132, %p237, %p131;
	@%p132 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_59;

$L__BB0_60:
	mad.lo.s32 	%r504, %r386, 672, %r57;
	add.s32 	%r505, %r504, %r35;
	add.s32 	%r506, %r505, -1350;
	mad.lo.s32 	%r507, %r34, 12, %r506;
	mad.lo.s32 	%r508, %r33, 2688, %r507;
	mul.wide.s32 	%rd50, %r508, 2;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.nc.u16 	%rs250, [%rd51];
	bra.uni 	$L__BB0_61;

$L__BB0_59:
	mov.f32 	%f138, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs250, %f138;}

	// end inline asm

$L__BB0_61:
	st.shared.u16 	[%r8+6400], %rs250;
	shl.b32 	%r509, %r36, 1;
	add.s32 	%r510, %r509, %r59;
	add.s32 	%r70, %r510, -1;
	setp.lt.u32 	%p133, %r70, 112;
	@%p133 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_62;

$L__BB0_63:
	shl.b32 	%r511, %r37, 1;
	add.s32 	%r512, %r58, %r511;
	setp.lt.u32 	%p135, %r512, 112;
	setp.lt.u32 	%p136, %r56, 363;
	and.pred  	%p238, %p136, %p135;
	bra.uni 	$L__BB0_64;

$L__BB0_62:
	mov.pred 	%p238, 0;

$L__BB0_64:
	shl.b32 	%r681, %r36, 1;
	add.s32 	%r680, %r681, %r59;
	add.s32 	%r679, %r680, -1;
	setp.lt.u32 	%p222, %r679, 112;
	shl.b32 	%r513, %r37, 1;
	add.s32 	%r514, %r58, %r513;
	setp.lt.u32 	%p137, %r514, 112;
	and.pred  	%p139, %p137, %p222;
	and.pred  	%p141, %p139, %p130;
	and.pred  	%p142, %p238, %p141;
	@%p142 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_65;

$L__BB0_66:
	mad.lo.s32 	%r516, %r386, 672, %r57;
	add.s32 	%r517, %r516, %r38;
	add.s32 	%r518, %r517, -1350;
	mad.lo.s32 	%r519, %r37, 12, %r518;
	mad.lo.s32 	%r520, %r36, 2688, %r519;
	mul.wide.s32 	%rd54, %r520, 2;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.u16 	%rs251, [%rd55];
	bra.uni 	$L__BB0_67;

$L__BB0_65:
	mov.f32 	%f139, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs251, %f139;}

	// end inline asm

$L__BB0_67:
	st.shared.u16 	[%r8+6656], %rs251;
	shl.b32 	%r521, %r39, 1;
	add.s32 	%r522, %r521, %r59;
	add.s32 	%r71, %r522, -1;
	setp.lt.u32 	%p143, %r71, 112;
	@%p143 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_68;

$L__BB0_69:
	shl.b32 	%r523, %r40, 1;
	add.s32 	%r524, %r58, %r523;
	setp.lt.u32 	%p145, %r524, 112;
	setp.lt.u32 	%p146, %r56, 363;
	and.pred  	%p239, %p146, %p145;
	bra.uni 	$L__BB0_70;

$L__BB0_68:
	mov.pred 	%p239, 0;

$L__BB0_70:
	shl.b32 	%r684, %r39, 1;
	add.s32 	%r683, %r684, %r59;
	add.s32 	%r682, %r683, -1;
	setp.lt.u32 	%p223, %r682, 112;
	shl.b32 	%r525, %r40, 1;
	add.s32 	%r526, %r58, %r525;
	setp.lt.u32 	%p147, %r526, 112;
	and.pred  	%p149, %p147, %p223;
	and.pred  	%p151, %p149, %p130;
	and.pred  	%p152, %p239, %p151;
	@%p152 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_71;

$L__BB0_72:
	mad.lo.s32 	%r528, %r386, 672, %r57;
	add.s32 	%r529, %r528, %r41;
	add.s32 	%r530, %r529, -1350;
	mad.lo.s32 	%r531, %r40, 12, %r530;
	mad.lo.s32 	%r532, %r39, 2688, %r531;
	mul.wide.s32 	%rd58, %r532, 2;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.u16 	%rs252, [%rd59];
	bra.uni 	$L__BB0_73;

$L__BB0_71:
	mov.f32 	%f140, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs252, %f140;}

	// end inline asm

$L__BB0_73:
	st.shared.u16 	[%r8+6912], %rs252;
	shl.b32 	%r533, %r42, 1;
	add.s32 	%r534, %r533, %r59;
	add.s32 	%r72, %r534, -1;
	setp.lt.u32 	%p153, %r72, 112;
	@%p153 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_74;

$L__BB0_75:
	shl.b32 	%r535, %r43, 1;
	add.s32 	%r536, %r58, %r535;
	setp.lt.u32 	%p155, %r536, 112;
	setp.lt.u32 	%p156, %r56, 363;
	and.pred  	%p240, %p156, %p155;
	bra.uni 	$L__BB0_76;

$L__BB0_74:
	mov.pred 	%p240, 0;

$L__BB0_76:
	shl.b32 	%r687, %r42, 1;
	add.s32 	%r686, %r687, %r59;
	add.s32 	%r685, %r686, -1;
	setp.lt.u32 	%p224, %r685, 112;
	shl.b32 	%r537, %r43, 1;
	add.s32 	%r538, %r58, %r537;
	setp.lt.u32 	%p157, %r538, 112;
	and.pred  	%p159, %p157, %p224;
	and.pred  	%p161, %p159, %p130;
	and.pred  	%p162, %p240, %p161;
	@%p162 bra 	$L__BB0_78;
	bra.uni 	$L__BB0_77;

$L__BB0_78:
	mad.lo.s32 	%r540, %r386, 672, %r57;
	add.s32 	%r541, %r540, %r44;
	add.s32 	%r542, %r541, -1350;
	mad.lo.s32 	%r543, %r43, 12, %r542;
	mad.lo.s32 	%r544, %r42, 2688, %r543;
	mul.wide.s32 	%rd62, %r544, 2;
	add.s64 	%rd63, %rd1, %rd62;
	ld.global.nc.u16 	%rs253, [%rd63];
	bra.uni 	$L__BB0_79;

$L__BB0_77:
	mov.f32 	%f141, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs253, %f141;}

	// end inline asm

$L__BB0_79:
	st.shared.u16 	[%r8+7168], %rs253;
	shl.b32 	%r545, %r45, 1;
	add.s32 	%r546, %r545, %r59;
	add.s32 	%r73, %r546, -1;
	setp.lt.u32 	%p163, %r73, 112;
	@%p163 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_80;

$L__BB0_81:
	shl.b32 	%r547, %r46, 1;
	add.s32 	%r548, %r58, %r547;
	setp.lt.u32 	%p165, %r548, 112;
	setp.lt.u32 	%p166, %r56, 363;
	and.pred  	%p241, %p166, %p165;
	bra.uni 	$L__BB0_82;

$L__BB0_80:
	mov.pred 	%p241, 0;

$L__BB0_82:
	shl.b32 	%r690, %r45, 1;
	add.s32 	%r689, %r690, %r59;
	add.s32 	%r688, %r689, -1;
	setp.lt.u32 	%p225, %r688, 112;
	shl.b32 	%r549, %r46, 1;
	add.s32 	%r550, %r58, %r549;
	setp.lt.u32 	%p167, %r550, 112;
	and.pred  	%p169, %p167, %p225;
	and.pred  	%p171, %p169, %p130;
	and.pred  	%p172, %p241, %p171;
	@%p172 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_83;

$L__BB0_84:
	mad.lo.s32 	%r552, %r386, 672, %r57;
	add.s32 	%r553, %r552, %r47;
	add.s32 	%r554, %r553, -1350;
	mad.lo.s32 	%r555, %r46, 12, %r554;
	mad.lo.s32 	%r556, %r45, 2688, %r555;
	mul.wide.s32 	%rd66, %r556, 2;
	add.s64 	%rd67, %rd1, %rd66;
	ld.global.nc.u16 	%rs254, [%rd67];
	bra.uni 	$L__BB0_85;

$L__BB0_83:
	mov.f32 	%f142, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs254, %f142;}

	// end inline asm

$L__BB0_85:
	st.shared.u16 	[%r8+7424], %rs254;
	shl.b32 	%r557, %r48, 1;
	add.s32 	%r558, %r557, %r59;
	add.s32 	%r74, %r558, -1;
	setp.lt.u32 	%p173, %r74, 112;
	@%p173 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_86;

$L__BB0_87:
	shl.b32 	%r559, %r49, 1;
	add.s32 	%r560, %r58, %r559;
	setp.lt.u32 	%p175, %r560, 112;
	setp.lt.u32 	%p176, %r56, 363;
	and.pred  	%p242, %p176, %p175;
	bra.uni 	$L__BB0_88;

$L__BB0_86:
	mov.pred 	%p242, 0;

$L__BB0_88:
	shl.b32 	%r693, %r48, 1;
	add.s32 	%r692, %r693, %r59;
	add.s32 	%r691, %r692, -1;
	setp.lt.u32 	%p226, %r691, 112;
	shl.b32 	%r561, %r49, 1;
	add.s32 	%r562, %r58, %r561;
	setp.lt.u32 	%p177, %r562, 112;
	and.pred  	%p179, %p177, %p226;
	and.pred  	%p181, %p179, %p130;
	and.pred  	%p182, %p242, %p181;
	@%p182 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_89;

$L__BB0_90:
	mad.lo.s32 	%r564, %r386, 672, %r57;
	add.s32 	%r565, %r564, %r50;
	add.s32 	%r566, %r565, -1350;
	mad.lo.s32 	%r567, %r49, 12, %r566;
	mad.lo.s32 	%r568, %r48, 2688, %r567;
	mul.wide.s32 	%rd70, %r568, 2;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.u16 	%rs255, [%rd71];
	bra.uni 	$L__BB0_91;

$L__BB0_89:
	mov.f32 	%f143, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs255, %f143;}

	// end inline asm

$L__BB0_91:
	st.shared.u16 	[%r8+7680], %rs255;
	shl.b32 	%r569, %r51, 1;
	add.s32 	%r570, %r569, %r59;
	add.s32 	%r75, %r570, -1;
	setp.lt.u32 	%p183, %r75, 112;
	@%p183 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_92;

$L__BB0_93:
	shl.b32 	%r571, %r52, 1;
	add.s32 	%r572, %r58, %r571;
	setp.lt.u32 	%p185, %r572, 112;
	setp.lt.u32 	%p186, %r56, 363;
	and.pred  	%p243, %p186, %p185;
	bra.uni 	$L__BB0_94;

$L__BB0_92:
	mov.pred 	%p243, 0;

$L__BB0_94:
	shl.b32 	%r573, %r52, 1;
	add.s32 	%r574, %r58, %r573;
	setp.lt.u32 	%p187, %r574, 112;
	and.pred  	%p189, %p187, %p183;
	and.pred  	%p191, %p189, %p130;
	and.pred  	%p192, %p243, %p191;
	@%p192 bra 	$L__BB0_96;
	bra.uni 	$L__BB0_95;

$L__BB0_96:
	mad.lo.s32 	%r576, %r386, 672, %r57;
	add.s32 	%r577, %r576, %r53;
	add.s32 	%r578, %r577, -1350;
	mad.lo.s32 	%r579, %r52, 12, %r578;
	mad.lo.s32 	%r580, %r51, 2688, %r579;
	mul.wide.s32 	%rd74, %r580, 2;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.nc.u16 	%rs256, [%rd75];
	bra.uni 	$L__BB0_97;

$L__BB0_95:
	mov.f32 	%f144, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs256, %f144;}

	// end inline asm

$L__BB0_97:
	shr.s32 	%r648, %r113, 3;
	shl.b32 	%r647, %r707, 5;
	st.shared.u16 	[%r8+7936], %rs256;
	add.s32 	%r76, %r647, %r648;
	mad.lo.s32 	%r583, %r707, 3072, %r3;
	setp.lt.s32 	%p193, %r76, 363;
	setp.ne.s32 	%p194, %r2, 3;
	and.pred  	%p195, %p194, %p193;
	mul.wide.s32 	%rd77, %r583, 2;
	add.s64 	%rd2, %rd76, %rd77;
	@%p195 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_98;

$L__BB0_99:
	ld.global.nc.v4.u32 	{%r708, %r709, %r710, %r711}, [%rd2];
	bra.uni 	$L__BB0_100;

$L__BB0_98:
	mov.f32 	%f152, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs65, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs66, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs67, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs68, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs69, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs70, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs71, %f152;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs72, %f152;}

	// end inline asm
	mov.b32 	%r711, {%rs71, %rs72};
	mov.b32 	%r710, {%rs69, %rs70};
	mov.b32 	%r709, {%rs67, %rs68};
	mov.b32 	%r708, {%rs65, %rs66};

$L__BB0_100:
	setp.ne.s32 	%p227, %r2, 3;
	shr.s32 	%r696, %r113, 3;
	shl.b32 	%r695, %r707, 5;
	add.s32 	%r694, %r695, %r696;
	shl.b32 	%r589, %r113, 4;
	add.s32 	%r89, %r143, %r589;
	st.shared.v4.u32 	[%r89], {%r708, %r709, %r710, %r711};
	add.s32 	%r591, %r694, 16;
	setp.lt.s32 	%p196, %r591, 363;
	and.pred  	%p198, %p227, %p196;
	@%p198 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;

$L__BB0_102:
	ld.global.nc.v4.u32 	{%r712, %r713, %r714, %r715}, [%rd2+3072];
	bra.uni 	$L__BB0_103;

$L__BB0_101:
	mov.f32 	%f160, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs73, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs74, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs75, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs76, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs77, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs78, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs79, %f160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs80, %f160;}

	// end inline asm
	mov.b32 	%r715, {%rs79, %rs80};
	mov.b32 	%r714, {%rs77, %rs78};
	mov.b32 	%r713, {%rs75, %rs76};
	mov.b32 	%r712, {%rs73, %rs74};

$L__BB0_103:
	shl.b32 	%r698, %r113, 4;
	add.s32 	%r697, %r143, %r698;
	st.shared.v4.u32 	[%r697+2048], {%r712, %r713, %r714, %r715};
	bar.sync 	0;
	mov.u32 	%r717, 4096;
	mov.u32 	%r716, %r102;
	mov.u32 	%r718, %r103;

$L__BB0_104:
	ld.shared.u16 	%rs81, [%r718+-3584];
	// begin inline asm
	{  cvt.f32.f16 %f161, %rs81;}

	// end inline asm
	ld.shared.u16 	%rs82, [%r716+-4];
	// begin inline asm
	{  cvt.f32.f16 %f162, %rs82;}

	// end inline asm
	fma.rn.f32 	%f384, %f161, %f162, %f384;
	// begin inline asm
	{  cvt.f32.f16 %f163, %rs81;}

	// end inline asm
	ld.shared.u16 	%rs84, [%r716+-2];
	// begin inline asm
	{  cvt.f32.f16 %f164, %rs84;}

	// end inline asm
	fma.rn.f32 	%f383, %f163, %f164, %f383;
	// begin inline asm
	{  cvt.f32.f16 %f165, %rs81;}

	// end inline asm
	ld.shared.u16 	%rs86, [%r716];
	// begin inline asm
	{  cvt.f32.f16 %f166, %rs86;}

	// end inline asm
	fma.rn.f32 	%f382, %f165, %f166, %f382;
	// begin inline asm
	{  cvt.f32.f16 %f167, %rs81;}

	// end inline asm
	ld.shared.u16 	%rs88, [%r716+2];
	// begin inline asm
	{  cvt.f32.f16 %f168, %rs88;}

	// end inline asm
	fma.rn.f32 	%f381, %f167, %f168, %f381;
	ld.shared.u16 	%rs89, [%r718+-3072];
	// begin inline asm
	{  cvt.f32.f16 %f169, %rs89;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f170, %rs82;}

	// end inline asm
	fma.rn.f32 	%f380, %f169, %f170, %f380;
	// begin inline asm
	{  cvt.f32.f16 %f171, %rs89;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f172, %rs84;}

	// end inline asm
	fma.rn.f32 	%f379, %f171, %f172, %f379;
	// begin inline asm
	{  cvt.f32.f16 %f173, %rs89;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f174, %rs86;}

	// end inline asm
	fma.rn.f32 	%f378, %f173, %f174, %f378;
	// begin inline asm
	{  cvt.f32.f16 %f175, %rs89;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f176, %rs88;}

	// end inline asm
	fma.rn.f32 	%f377, %f175, %f176, %f377;
	ld.shared.u16 	%rs97, [%r718+-2560];
	// begin inline asm
	{  cvt.f32.f16 %f177, %rs97;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f178, %rs82;}

	// end inline asm
	fma.rn.f32 	%f376, %f177, %f178, %f376;
	// begin inline asm
	{  cvt.f32.f16 %f179, %rs97;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f180, %rs84;}

	// end inline asm
	fma.rn.f32 	%f375, %f179, %f180, %f375;
	// begin inline asm
	{  cvt.f32.f16 %f181, %rs97;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f182, %rs86;}

	// end inline asm
	fma.rn.f32 	%f374, %f181, %f182, %f374;
	// begin inline asm
	{  cvt.f32.f16 %f183, %rs97;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f184, %rs88;}

	// end inline asm
	fma.rn.f32 	%f373, %f183, %f184, %f373;
	ld.shared.u16 	%rs105, [%r718+-2048];
	// begin inline asm
	{  cvt.f32.f16 %f185, %rs105;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f186, %rs82;}

	// end inline asm
	fma.rn.f32 	%f372, %f185, %f186, %f372;
	// begin inline asm
	{  cvt.f32.f16 %f187, %rs105;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f188, %rs84;}

	// end inline asm
	fma.rn.f32 	%f371, %f187, %f188, %f371;
	// begin inline asm
	{  cvt.f32.f16 %f189, %rs105;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f190, %rs86;}

	// end inline asm
	fma.rn.f32 	%f370, %f189, %f190, %f370;
	// begin inline asm
	{  cvt.f32.f16 %f191, %rs105;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f192, %rs88;}

	// end inline asm
	fma.rn.f32 	%f369, %f191, %f192, %f369;
	ld.shared.u16 	%rs113, [%r718+-1536];
	// begin inline asm
	{  cvt.f32.f16 %f193, %rs113;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f194, %rs82;}

	// end inline asm
	fma.rn.f32 	%f368, %f193, %f194, %f368;
	// begin inline asm
	{  cvt.f32.f16 %f195, %rs113;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f196, %rs84;}

	// end inline asm
	fma.rn.f32 	%f367, %f195, %f196, %f367;
	// begin inline asm
	{  cvt.f32.f16 %f197, %rs113;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f198, %rs86;}

	// end inline asm
	fma.rn.f32 	%f366, %f197, %f198, %f366;
	// begin inline asm
	{  cvt.f32.f16 %f199, %rs113;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f200, %rs88;}

	// end inline asm
	fma.rn.f32 	%f365, %f199, %f200, %f365;
	ld.shared.u16 	%rs121, [%r718+-1024];
	// begin inline asm
	{  cvt.f32.f16 %f201, %rs121;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f202, %rs82;}

	// end inline asm
	fma.rn.f32 	%f364, %f201, %f202, %f364;
	// begin inline asm
	{  cvt.f32.f16 %f203, %rs121;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f204, %rs84;}

	// end inline asm
	fma.rn.f32 	%f363, %f203, %f204, %f363;
	// begin inline asm
	{  cvt.f32.f16 %f205, %rs121;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f206, %rs86;}

	// end inline asm
	fma.rn.f32 	%f362, %f205, %f206, %f362;
	// begin inline asm
	{  cvt.f32.f16 %f207, %rs121;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f208, %rs88;}

	// end inline asm
	fma.rn.f32 	%f361, %f207, %f208, %f361;
	ld.shared.u16 	%rs129, [%r718+-512];
	// begin inline asm
	{  cvt.f32.f16 %f209, %rs129;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f210, %rs82;}

	// end inline asm
	fma.rn.f32 	%f360, %f209, %f210, %f360;
	// begin inline asm
	{  cvt.f32.f16 %f211, %rs129;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f212, %rs84;}

	// end inline asm
	fma.rn.f32 	%f359, %f211, %f212, %f359;
	// begin inline asm
	{  cvt.f32.f16 %f213, %rs129;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f214, %rs86;}

	// end inline asm
	fma.rn.f32 	%f358, %f213, %f214, %f358;
	// begin inline asm
	{  cvt.f32.f16 %f215, %rs129;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f216, %rs88;}

	// end inline asm
	fma.rn.f32 	%f357, %f215, %f216, %f357;
	ld.shared.u16 	%rs137, [%r718];
	// begin inline asm
	{  cvt.f32.f16 %f217, %rs137;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f218, %rs82;}

	// end inline asm
	fma.rn.f32 	%f356, %f217, %f218, %f356;
	// begin inline asm
	{  cvt.f32.f16 %f219, %rs137;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f220, %rs84;}

	// end inline asm
	fma.rn.f32 	%f355, %f219, %f220, %f355;
	// begin inline asm
	{  cvt.f32.f16 %f221, %rs137;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f222, %rs86;}

	// end inline asm
	fma.rn.f32 	%f354, %f221, %f222, %f354;
	// begin inline asm
	{  cvt.f32.f16 %f223, %rs137;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f224, %rs88;}

	// end inline asm
	fma.rn.f32 	%f353, %f223, %f224, %f353;
	add.s32 	%r718, %r718, 2;
	add.s32 	%r716, %r716, 128;
	add.s32 	%r717, %r717, 2;
	setp.ne.s32 	%p199, %r717, 4160;
	@%p199 bra 	$L__BB0_104;

	bar.sync 	0;
	add.s32 	%r707, %r707, 1;
	setp.lt.u32 	%p200, %r707, 12;
	@%p200 bra 	$L__BB0_1;

	ld.param.u64 	%rd80, [main_kernel_param_1];
	shr.s32 	%r651, %r113, 5;
	shr.s32 	%r650, %r1, 1;
	shl.b32 	%r649, %r113, 3;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs145, %f384;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f226, %rs145;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs148, %f383;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f229, %rs148;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs151, %f382;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f232, %rs151;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs154, %f381;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f235, %rs154;}

	// end inline asm
	add.s32 	%r608, %r143, %r649;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs156, %f235;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs153, %f232;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs150, %f229;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs147, %f226;}

	// end inline asm
	st.shared.v4.u16 	[%r608], {%rs147, %rs150, %rs153, %rs156};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs157, %f380;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f238, %rs157;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs160, %f379;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f241, %rs160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs163, %f378;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f244, %rs163;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs166, %f377;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f247, %rs166;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs168, %f247;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs165, %f244;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs162, %f241;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs159, %f238;}

	// end inline asm
	st.shared.v4.u16 	[%r608+1024], {%rs159, %rs162, %rs165, %rs168};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs169, %f376;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f250, %rs169;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs172, %f375;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f253, %rs172;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs175, %f374;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f256, %rs175;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs178, %f373;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f259, %rs178;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs180, %f259;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs177, %f256;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs174, %f253;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs171, %f250;}

	// end inline asm
	st.shared.v4.u16 	[%r608+2048], {%rs171, %rs174, %rs177, %rs180};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs181, %f372;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f262, %rs181;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs184, %f371;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f265, %rs184;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs187, %f370;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f268, %rs187;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs190, %f369;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f271, %rs190;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs192, %f271;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs189, %f268;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs186, %f265;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs183, %f262;}

	// end inline asm
	st.shared.v4.u16 	[%r608+3072], {%rs183, %rs186, %rs189, %rs192};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs193, %f368;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f274, %rs193;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs196, %f367;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f277, %rs196;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs199, %f366;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f280, %rs199;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs202, %f365;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f283, %rs202;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs204, %f283;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs201, %f280;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs198, %f277;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs195, %f274;}

	// end inline asm
	st.shared.v4.u16 	[%r608+4096], {%rs195, %rs198, %rs201, %rs204};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs205, %f364;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f286, %rs205;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs208, %f363;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f289, %rs208;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs211, %f362;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f292, %rs211;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs214, %f361;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f295, %rs214;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs216, %f295;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs213, %f292;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs210, %f289;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs207, %f286;}

	// end inline asm
	st.shared.v4.u16 	[%r608+5120], {%rs207, %rs210, %rs213, %rs216};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs217, %f360;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f298, %rs217;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs220, %f359;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f301, %rs220;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs223, %f358;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f304, %rs223;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs226, %f357;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f307, %rs226;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs228, %f307;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs225, %f304;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs222, %f301;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs219, %f298;}

	// end inline asm
	st.shared.v4.u16 	[%r608+6144], {%rs219, %rs222, %rs225, %rs228};
	// begin inline asm
	{  cvt.rn.f16.f32 %rs229, %f356;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f310, %rs229;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs232, %f355;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f313, %rs232;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs235, %f354;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f316, %rs235;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs238, %f353;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f319, %rs238;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs240, %f319;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs237, %f316;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs234, %f313;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs231, %f310;}

	// end inline asm
	st.shared.v4.u16 	[%r608+7168], {%rs231, %rs234, %rs237, %rs240};
	bar.sync 	0;
	shl.b32 	%r610, %r650, 4;
	add.s32 	%r111, %r610, %r651;
	mad.lo.s32 	%r611, %r650, 6144, %r3;
	setp.gt.s32 	%p201, %r111, 75624;
	setp.eq.s32 	%p202, %r2, 3;
	or.pred  	%p203, %p201, %p202;
	cvta.to.global.u64 	%rd78, %rd80;
	mul.wide.s32 	%rd79, %r611, 2;
	add.s64 	%rd3, %rd78, %rd79;
	@%p203 bra 	$L__BB0_108;

	shl.b32 	%r700, %r113, 4;
	add.s32 	%r699, %r143, %r700;
	ld.shared.v4.u32 	{%r612, %r613, %r614, %r615}, [%r699];
	st.global.v4.u32 	[%rd3], {%r612, %r613, %r614, %r615};

$L__BB0_108:
	add.s32 	%r620, %r111, 4;
	setp.gt.s32 	%p205, %r620, 75624;
	or.pred  	%p206, %p205, %p202;
	@%p206 bra 	$L__BB0_110;

	shl.b32 	%r702, %r113, 4;
	add.s32 	%r701, %r143, %r702;
	ld.shared.v4.u32 	{%r621, %r622, %r623, %r624}, [%r701+2048];
	st.global.v4.u32 	[%rd3+3072], {%r621, %r622, %r623, %r624};

$L__BB0_110:
	add.s32 	%r629, %r111, 8;
	setp.gt.s32 	%p208, %r629, 75624;
	or.pred  	%p209, %p208, %p202;
	@%p209 bra 	$L__BB0_112;

	shl.b32 	%r704, %r113, 4;
	add.s32 	%r703, %r143, %r704;
	ld.shared.v4.u32 	{%r630, %r631, %r632, %r633}, [%r703+4096];
	st.global.v4.u32 	[%rd3+6144], {%r630, %r631, %r632, %r633};

$L__BB0_112:
	add.s32 	%r638, %r111, 12;
	setp.gt.s32 	%p211, %r638, 75624;
	or.pred  	%p212, %p211, %p202;
	@%p212 bra 	$L__BB0_114;

	shl.b32 	%r706, %r113, 4;
	add.s32 	%r705, %r143, %r706;
	ld.shared.v4.u32 	{%r639, %r640, %r641, %r642}, [%r705+6144];
	st.global.v4.u32 	[%rd3+9216], {%r639, %r640, %r641, %r642};

$L__BB0_114:
	ret;

}

