
AVRASM ver. 2.1.9  g.asm Sat Oct 15 22:43:54 2011

g.asm(995): Including file 'g.vec'
g.asm(996): Including file 'g.inc'
g.inc(4): warning: Register r5 already defined by the .DEF directive
g.asm(996): 'g.inc' included form here
g.inc(5): warning: Register r4 already defined by the .DEF directive
g.asm(996): 'g.inc' included form here
g.inc(6): warning: Register r7 already defined by the .DEF directive
g.asm(996): 'g.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.3 Professional
                 ;(C) Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8535
                 ;Program type           : Application
                 ;Clock frequency        : 12.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 128 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8535
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "g.vec"
                 
                 ;INTERRUPT VECTORS
000000 c025      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
                 
                 	.INCLUDE "g.inc"
                 
                 _7:
000015 c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 _0:
000016 6c20
000017 6c6c
000018 0020
000019 6b20      	.DB  0x20,0x6C,0x6C,0x6C,0x20,0x0,0x20,0x6B
00001a 6a61
00001b 6b62
00001c 6a61
00001d 6264      	.DB  0x61,0x6A,0x62,0x6B,0x61,0x6A,0x64,0x62
00001e 6176
00001f 6a6b
000020 2076
g.inc(10): warning: .cseg .db misalignment - padding zero byte
g.asm(996): 'g.inc' included form here
000021 0000      	.DB  0x76,0x61,0x6B,0x6A,0x76,0x20,0x0
                 
                 __GLOBAL_INI_TBL:
000022 0002      	.DW  0x02
000023 00e0      	.DW  __base_y_G2
000024 002a      	.DW  _7*2
                 
000025 0000      	.DW  0
                 _0x11:
                 
                 __RESET:
000026 94f8      	CLI
000027 27ee      	CLR  R30
000028 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000029 e0f1      	LDI  R31,1
00002a bffb      	OUT  GICR,R31
00002b bfeb      	OUT  GICR,R30
00002c bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00002d e1f8      	LDI  R31,0x18
00002e bdf1      	OUT  WDTCR,R31
00002f bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000030 e08d      	LDI  R24,13
000031 e0a2      	LDI  R26,2
000032 27bb      	CLR  R27
                 __CLEAR_REG:
000033 93ed      	ST   X+,R30
000034 958a      	DEC  R24
000035 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000036 e080      	LDI  R24,LOW(0x200)
000037 e092      	LDI  R25,HIGH(0x200)
000038 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000039 93ed      	ST   X+,R30
00003a 9701      	SBIW R24,1
00003b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00003c e4e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00003e 9185      	LPM  R24,Z+
00003f 9195      	LPM  R25,Z+
000040 9700      	SBIW R24,0
000041 f061      	BREQ __GLOBAL_INI_END
000042 91a5      	LPM  R26,Z+
000043 91b5      	LPM  R27,Z+
000044 9005      	LPM  R0,Z+
000045 9015      	LPM  R1,Z+
000046 01bf      	MOVW R22,R30
000047 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000048 9005      	LPM  R0,Z+
000049 920d      	ST   X+,R0
00004a 9701      	SBIW R24,1
00004b f7e1      	BRNE __GLOBAL_INI_LOOP
00004c 01fb      	MOVW R30,R22
00004d cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00004e e5ef      	LDI  R30,LOW(0x25F)
00004f bfed      	OUT  SPL,R30
000050 e0e2      	LDI  R30,HIGH(0x25F)
000051 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000052 eec0      	LDI  R28,LOW(0xE0)
000053 e0d0      	LDI  R29,HIGH(0xE0)
                 
000054 c000      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xE0
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.25.3 Professional
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 10/15/2011
                 ;      11 Author  : F4CG
                 ;      12 Company : F4CG
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega8535
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 12.000000 MHz
                 ;      19 Memory model        : Small
                 ;      20 External SRAM size  : 0
                 ;      21 Data Stack size     : 128
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega8535.h>
                 ;      25 #include <delay.h>
                 ;      26 
                 ;      27 // Alphanumeric LCD Module functions
                 ;      28 #asm
                 ;      29    .equ __lcd_port=0x15 ;PORTC
                    .equ __lcd_port=0x15 ;PORTC
                 ;      30 #endasm
                 ;      31 #include <lcd.h>
                 ;      32 
                 ;      33 // Declare your global variables here
                 ;      34 
                 ;      35 void main(void)
                 ;      36 {
                 
                 	.CSEG
                 _main:
                 ;      37 // Declare your local variables here
                 ;      38 
                 ;      39 // Input/Output Ports initialization
                 ;      40 // Port A initialization
                 ;      41 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      42 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      43 PORTA=0x00;
000055 e0e0      	LDI  R30,LOW(0)
000056 bbeb      	OUT  0x1B,R30
                 ;      44 DDRA=0x00;
000057 bbea      	OUT  0x1A,R30
                 ;      45 
                 ;      46 // Port B initialization
                 ;      47 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      48 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      49 PORTB=0x00;
000058 bbe8      	OUT  0x18,R30
                 ;      50 DDRB=0x00;
000059 bbe7      	OUT  0x17,R30
                 ;      51 
                 ;      52 // Port C initialization
                 ;      53 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ;      54 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ;      55 PORTC=0x00;
00005a bbe5      	OUT  0x15,R30
                 ;      56 DDRC=0xFF;
00005b efef      	LDI  R30,LOW(255)
00005c bbe4      	OUT  0x14,R30
                 ;      57 
                 ;      58 // Port D initialization
                 ;      59 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      60 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      61 PORTD=0x00;
00005d e0e0      	LDI  R30,LOW(0)
00005e bbe2      	OUT  0x12,R30
                 ;      62 DDRD=0x00;
00005f bbe1      	OUT  0x11,R30
                 ;      63 
                 ;      64 // Timer/Counter 0 initialization
                 ;      65 // Clock source: System Clock
                 ;      66 // Clock value: Timer 0 Stopped
                 ;      67 // Mode: Normal top=FFh
                 ;      68 // OC0 output: Disconnected
                 ;      69 TCCR0=0x00;
000060 bfe3      	OUT  0x33,R30
                 ;      70 TCNT0=0x00;
000061 bfe2      	OUT  0x32,R30
                 ;      71 OCR0=0x00;
000062 bfec      	OUT  0x3C,R30
                 ;      72 
                 ;      73 // Timer/Counter 1 initialization
                 ;      74 // Clock source: System Clock
                 ;      75 // Clock value: Timer 1 Stopped
                 ;      76 // Mode: Normal top=FFFFh
                 ;      77 // OC1A output: Discon.
                 ;      78 // OC1B output: Discon.
                 ;      79 // Noise Canceler: Off
                 ;      80 // Input Capture on Falling Edge
                 ;      81 // Timer 1 Overflow Interrupt: Off
                 ;      82 // Input Capture Interrupt: Off
                 ;      83 // Compare A Match Interrupt: Off
                 ;      84 // Compare B Match Interrupt: Off
                 ;      85 TCCR1A=0x00;
000063 bdef      	OUT  0x2F,R30
                 ;      86 TCCR1B=0x00;
000064 bdee      	OUT  0x2E,R30
                 ;      87 TCNT1H=0x00;
000065 bded      	OUT  0x2D,R30
                 ;      88 TCNT1L=0x00;
000066 bdec      	OUT  0x2C,R30
                 ;      89 ICR1H=0x00;
000067 bde7      	OUT  0x27,R30
                 ;      90 ICR1L=0x00;
000068 bde6      	OUT  0x26,R30
                 ;      91 OCR1AH=0x00;
000069 bdeb      	OUT  0x2B,R30
                 ;      92 OCR1AL=0x00;
00006a bdea      	OUT  0x2A,R30
                 ;      93 OCR1BH=0x00;
00006b bde9      	OUT  0x29,R30
                 ;      94 OCR1BL=0x00;
00006c bde8      	OUT  0x28,R30
                 ;      95 
                 ;      96 // Timer/Counter 2 initialization
                 ;      97 // Clock source: System Clock
                 ;      98 // Clock value: Timer 2 Stopped
                 ;      99 // Mode: Normal top=FFh
                 ;     100 // OC2 output: Disconnected
                 ;     101 ASSR=0x00;
00006d bde2      	OUT  0x22,R30
                 ;     102 TCCR2=0x00;
00006e bde5      	OUT  0x25,R30
                 ;     103 TCNT2=0x00;
00006f bde4      	OUT  0x24,R30
                 ;     104 OCR2=0x00;
000070 bde3      	OUT  0x23,R30
                 ;     105 
                 ;     106 // External Interrupt(s) initialization
                 ;     107 // INT0: Off
                 ;     108 // INT1: Off
                 ;     109 // INT2: Off
                 ;     110 MCUCR=0x00;
000071 bfe5      	OUT  0x35,R30
                 ;     111 MCUCSR=0x00;
000072 bfe4      	OUT  0x34,R30
                 ;     112 
                 ;     113 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     114 TIMSK=0x00;
000073 bfe9      	OUT  0x39,R30
                 ;     115 
                 ;     116 // Analog Comparator initialization
                 ;     117 // Analog Comparator: Off
                 ;     118 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     119 ACSR=0x80;
000074 e8e0      	LDI  R30,LOW(128)
000075 b9e8      	OUT  0x8,R30
                 ;     120 SFIOR=0x00;
000076 e0e0      	LDI  R30,LOW(0)
000077 bfe0      	OUT  0x30,R30
                 ;     121 
                 ;     122 // LCD module initialization
                 ;     123 lcd_init(16);
000078 e1e0      	LDI  R30,LOW(16)
000079 93ea      	ST   -Y,R30
00007a d09a      	RCALL _lcd_init
                 ;     124 
                 ;     125 while (1)
                 _0x3:
                 ;     126       {
                 ;     127       // Place your code here
                 ;     128       lcd_clear();
00007b d0c5      	RCALL SUBOPT_0x0
                 ;     129       lcd_gotoxy(0,0);
                 ;     130       lcd_putsf(" lll ");
00007c e2ec
00007d e0f0      	__POINTW1FN _0,0
00007e d0c7      	RCALL SUBOPT_0x1
00007f d0c9      	RCALL SUBOPT_0x2
                 ;     131       delay_ms(1000);
                 ;     132 
                 ;     133       lcd_clear();
000080 d0c0      	RCALL SUBOPT_0x0
                 ;     134       lcd_gotoxy(0,0);
                 ;     135       lcd_putsf(" kajbkajdbvakjv ");
000081 e3e2
000082 e0f0      	__POINTW1FN _0,6
000083 d0c2      	RCALL SUBOPT_0x1
000084 d0c4      	RCALL SUBOPT_0x2
                 ;     136       delay_ms(1000);
                 ;     137 
                 ;     138       };
000085 cff5      	RJMP _0x3
                 ;     139 }
                 _0x6:
000086 cfff      	RJMP _0x6
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
0000e0           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
000087 e0ff          ldi   r31,15
                 __lcd_delay0:
000088 95fa          dec   r31
000089 f7f1          brne  __lcd_delay0
00008a 9508      	RET
                 __lcd_ready:
00008b b3a4          in    r26,__lcd_direction
00008c 70af          andi  r26,0xf                 ;set as input
00008d bba4          out   __lcd_direction,r26
00008e 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
00008f 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000090 dff6      	RCALL __lcd_delay_G2
000091 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000092 dff4      	RCALL __lcd_delay_G2
000093 b3a3          in    r26,__lcd_pin
000094 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000095 dff1      	RCALL __lcd_delay_G2
000096 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000097 dfef      	RCALL __lcd_delay_G2
000098 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000099 fda7          sbrc  r26,__lcd_busy_flag
00009a cff5          rjmp  __lcd_busy
00009b 9508      	RET
                 __lcd_write_nibble_G2:
00009c 7fa0          andi  r26,0xf0
00009d 2bab          or    r26,r27
00009e bba5          out   __lcd_port,r26          ;write
00009f 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000a0 dfe6      	RCALL __lcd_delay_G2
0000a1 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000a2 dfe4      	RCALL __lcd_delay_G2
0000a3 9508      	RET
                 __lcd_write_data:
0000a4 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000a5 b3a4          in    r26,__lcd_direction
0000a6 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
0000a7 bba4          out   __lcd_direction,r26
0000a8 b3b5          in    r27,__lcd_port
0000a9 70bf          andi  r27,0xf
0000aa 81a8          ld    r26,y
0000ab dff0      	RCALL __lcd_write_nibble_G2
0000ac 81a8          ld    r26,y
0000ad 95a2          swap  r26
0000ae dfed      	RCALL __lcd_write_nibble_G2
0000af 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000b0 9621      	ADIW R28,1
0000b1 9508      	RET
                 __lcd_read_nibble_G2:
0000b2 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000b3 dfd3      	RCALL __lcd_delay_G2
0000b4 b3e3          in    r30,__lcd_pin           ;read
0000b5 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000b6 dfd0      	RCALL __lcd_delay_G2
0000b7 7fe0          andi  r30,0xf0
0000b8 9508      	RET
                 _lcd_read_byte0_G2:
0000b9 dfcd      	RCALL __lcd_delay_G2
0000ba dff7      	RCALL __lcd_read_nibble_G2
0000bb 2fae          mov   r26,r30
0000bc dff5      	RCALL __lcd_read_nibble_G2
0000bd 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
0000be 95e2          swap  r30
0000bf 2bea          or    r30,r26
0000c0 9508      	RET
                 _lcd_gotoxy:
0000c1 dfc9      	RCALL __lcd_ready
0000c2 81e8      	LD   R30,Y
0000c3 e0f0      	LDI  R31,0
0000c4 52e0      	SUBI R30,LOW(-__base_y_G2)
0000c5 4fff      	SBCI R31,HIGH(-__base_y_G2)
0000c6 81e0      	LD   R30,Z
0000c7 81a9      	LDD  R26,Y+1
0000c8 0fea      	ADD  R30,R26
0000c9 d084      	RCALL SUBOPT_0x3
0000ca 8059      	LDD  R5,Y+1
0000cb 8048      	LDD  R4,Y+0
0000cc 9622      	ADIW R28,2
0000cd 9508      	RET
                 _lcd_clear:
0000ce dfbc      	RCALL __lcd_ready
0000cf e0e2      	LDI  R30,LOW(2)
0000d0 d07d      	RCALL SUBOPT_0x3
0000d1 dfb9      	RCALL __lcd_ready
0000d2 e0ec      	LDI  R30,LOW(12)
0000d3 d07a      	RCALL SUBOPT_0x3
0000d4 dfb6      	RCALL __lcd_ready
0000d5 e0e1      	LDI  R30,LOW(1)
0000d6 d077      	RCALL SUBOPT_0x3
0000d7 e0e0      	LDI  R30,LOW(0)
0000d8 2e4e      	MOV  R4,R30
0000d9 2e5e      	MOV  R5,R30
0000da 9508      	RET
                 _lcd_putchar:
0000db 93ef          push r30
0000dc 93ff          push r31
0000dd 81a8          ld   r26,y
0000de 9468          set
0000df 30aa          cpi  r26,10
0000e0 f021          breq __lcd_putchar1
0000e1 94e8          clt
0000e2 9453      	INC  R5
0000e3 1475      	CP   R7,R5
0000e4 f430      	BRSH _0x8
                 	__lcd_putchar1:
0000e5 9443      	INC  R4
0000e6 e0e0      	LDI  R30,LOW(0)
0000e7 93ea      	ST   -Y,R30
0000e8 924a      	ST   -Y,R4
0000e9 dfd7      	RCALL _lcd_gotoxy
0000ea f02e      	brts __lcd_putchar0
                 _0x8:
0000eb df9f          rcall __lcd_ready
0000ec 9aa8          sbi  __lcd_port,__lcd_rs ;RS=1
0000ed 81a8          ld   r26,y
0000ee 93aa          st   -y,r26
0000ef dfb4          rcall __lcd_write_data
                 __lcd_putchar0:
0000f0 91ff          pop  r31
0000f1 91ef          pop  r30
0000f2 9621      	ADIW R28,1
0000f3 9508      	RET
                 _lcd_putsf:
0000f4 931a      	ST   -Y,R17
                 _0xC:
0000f5 81e9      	LDD  R30,Y+1
0000f6 81fa      	LDD  R31,Y+1+1
0000f7 9631      	ADIW R30,1
0000f8 83e9      	STD  Y+1,R30
0000f9 83fa      	STD  Y+1+1,R31
0000fa 9731      	SBIW R30,1
0000fb 91e4      	LPM  R30,Z
0000fc 2f1e      	MOV  R17,R30
0000fd 30e0      	CPI  R30,0
0000fe f019      	BREQ _0xE
0000ff 931a      	ST   -Y,R17
000100 dfda      	RCALL _lcd_putchar
000101 cff3      	RJMP _0xC
                 _0xE:
000102 8118      	LDD  R17,Y+0
000103 9623      	ADIW R28,3
000104 9508      	RET
                 __long_delay_G2:
000105 27aa          clr   r26
000106 27bb          clr   r27
                 __long_delay0:
000107 9711          sbiw  r26,1         ;2 cycles
000108 f7f1          brne  __long_delay0 ;2 cycles
000109 9508      	RET
                 __lcd_init_write_G2:
00010a 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00010b b3a4          in    r26,__lcd_direction
00010c 6fa7          ori   r26,0xf7                ;set as output
00010d bba4          out   __lcd_direction,r26
00010e b3b5          in    r27,__lcd_port
00010f 70bf          andi  r27,0xf
000110 81a8          ld    r26,y
000111 df8a      	RCALL __lcd_write_nibble_G2
000112 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000113 9621      	ADIW R28,1
000114 9508      	RET
                 _lcd_init:
000115 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000116 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
000117 8078      	LDD  R7,Y+0
000118 81e8      	LD   R30,Y
000119 58e0      	SUBI R30,-LOW(128)
00011a 93e0 00e2 	__PUTB1MN __base_y_G2,2
00011c 81e8      	LD   R30,Y
00011d 54e0      	SUBI R30,-LOW(192)
00011e 93e0 00e3 	__PUTB1MN __base_y_G2,3
000120 d02f      	RCALL SUBOPT_0x4
000121 d02e      	RCALL SUBOPT_0x4
000122 d02d      	RCALL SUBOPT_0x4
000123 dfe1      	RCALL __long_delay_G2
000124 e2e0      	LDI  R30,LOW(32)
000125 93ea      	ST   -Y,R30
000126 dfe3      	RCALL __lcd_init_write_G2
000127 dfdd      	RCALL __long_delay_G2
000128 e2e8      	LDI  R30,LOW(40)
000129 d024      	RCALL SUBOPT_0x3
00012a dfda      	RCALL __long_delay_G2
00012b e0e4      	LDI  R30,LOW(4)
00012c d021      	RCALL SUBOPT_0x3
00012d dfd7      	RCALL __long_delay_G2
00012e e8e5      	LDI  R30,LOW(133)
00012f d01e      	RCALL SUBOPT_0x3
000130 dfd4      	RCALL __long_delay_G2
000131 b3a4          in    r26,__lcd_direction
000132 70af          andi  r26,0xf                 ;set as input
000133 bba4          out   __lcd_direction,r26
000134 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000135 df83      	RCALL _lcd_read_byte0_G2
000136 30e5      	CPI  R30,LOW(0x5)
000137 f011      	BREQ _0xF
000138 e0e0      	LDI  R30,LOW(0)
000139 c005      	RJMP _0x10
                 _0xF:
00013a df50      	RCALL __lcd_ready
00013b e0e6      	LDI  R30,LOW(6)
00013c d011      	RCALL SUBOPT_0x3
00013d df90      	RCALL _lcd_clear
00013e e0e1      	LDI  R30,LOW(1)
                 _0x10:
00013f 9621      	ADIW R28,1
000140 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000141 df8c      	RCALL _lcd_clear
000142 e0e0      	LDI  R30,LOW(0)
000143 93ea      	ST   -Y,R30
000144 93ea      	ST   -Y,R30
000145 cf7b      	RJMP _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000146 93fa      	ST   -Y,R31
000147 93ea      	ST   -Y,R30
000148 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
000149 dfaa      	RCALL _lcd_putsf
00014a eee8      	LDI  R30,LOW(1000)
00014b e0f3      	LDI  R31,HIGH(1000)
00014c dff9      	RCALL SUBOPT_0x1
00014d c006      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x3:
00014e 93ea      	ST   -Y,R30
00014f cf54      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
000150 dfb4      	RCALL __long_delay_G2
000151 e3e0      	LDI  R30,LOW(48)
000152 93ea      	ST   -Y,R30
000153 cfb6      	RJMP __lcd_init_write_G2
                 
                 _delay_ms:
000154 91e9      	ld   r30,y+
000155 91f9      	ld   r31,y+
000156 9630      	adiw r30,0
000157 f039      	breq __delay_ms1
                 __delay_ms0:
000158 eb88
000159 e09b
00015a 9701
00015b f7f1      	__DELAY_USW 0xBB8
00015c 95a8      	wdr
00015d 9731      	sbiw r30,1
00015e f7c9      	brne __delay_ms0
                 __delay_ms1:
00015f 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8535 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  34 r27:   8 r28:   7 r29:   1 r30: 106 r31:  18 
x  :   3 y  :  32 z  :   9 
Registers used: 18 out of 35 (51.4%)

ATmega8535 instruction use summary:
adc   :   0 add   :   1 adiw  :   8 and   :   0 andi  :   6 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   5 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 
brsh  :   1 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 
cln   :   0 clr   :   4 cls   :   0 clt   :   1 clv   :   0 clz   :   0 
com   :   0 cp    :   1 cpc   :   0 cpi   :   3 cpse  :   0 dec   :   2 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   8 inc   :   2 ld    :  11 ldd   :   7 ldi   :  43 lds   :   0 
lpm   :   8 lsl   :   0 lsr   :   0 mov   :   4 movw  :   3 mul   :   0 
muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   2 ori   :   2 
out   :  43 pop   :   2 push  :   2 rcall :  53 ret   :  15 reti  :   0 
rjmp  :  32 rol   :   0 ror   :   0 sbc   :   0 sbci  :   1 sbi   :   9 
sbic  :   0 sbis  :   0 sbiw  :   7 sbr   :   0 sbrc  :   1 sbrs  :   0 
sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 
set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  16 
std   :   2 sts   :   2 sub   :   0 subi  :   3 swap  :   2 tst   :   0 
wdr   :   1 
Instructions used: 41 out of 109 (37.6%)

ATmega8535 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002c0    670     34    704    8192   8.6%
[.dseg] 0x000060 0x0000e4      0      4      4     512   0.8%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
