LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY comparator4bit IS
	PORT(
		i_Ai, i_Bi			: IN	STD_LOGIC_VECTOR(3 downto 0);
		o_GT, o_LT, o_EQ		: OUT	STD_LOGIC);
END comparator4bit;

ARCHITECTURE rtl OF comparator4bit IS
	SIGNAL A, B : STD_LOGIC_VECTOR(3 downto 0);

BEGIN
	A <= not i_Ai;
	B <= not i_Bi;

	-- Output Driver
	
	o_EQ <= (i_Ai(3) XNOR i_Bi(3)) AND (i_Ai(2) XNOR i_Bi(2)) AND (i_Ai(1) XNOR i_Bi(1)) AND (i_Ai(0) XNOR i_Bi(0));
	o_GT <= (i_Ai(3) AND B(3)) OR (A(2) AND B(2) AND (i_Ai(3) XNOR B(3))) OR (i_Ai(1) AND B(1) AND (i_Ai(3) XNOR B(3))AND (i_Ai(2) XNOR B(2))) OR (i_Ai(0) AND B(0) AND (i_Ai(3) XNOR B(3))AND (i_Ai(2) XNOR B(2))AND (i_Ai(1) XNOR B(1)));
	o_LT <= (B(3) AND A(3)) OR (B(2) AND A(2) AND (B(3) XNOR A(3))) OR (B(1) AND A(1) AND (B(3) XNOR A(3))AND (B(2) XNOR A(2))) OR (B(0) AND A(0) AND (B(3) XNOR A(3))AND (B(2) XNOR A(2))AND (B(1) XNOR A(1)));

END rtl;
