<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exercise2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lcdController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="writeText.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="writeText.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="writeText.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="writeText.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="writeText.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="writeText.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="writeText.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="writeText.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="writeText.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="writeText.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="writeText.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="writeText.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="writeText.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="writeText.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="writeText.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="writeText.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="writeText.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="writeText.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="writeText.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="writeText.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="writeText_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="writeText_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="writeText_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="writeText_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="writeText_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="writeText_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="writeText_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="writeText_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="writeText_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="writeText_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="writeText_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="writeText_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="writeText_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="writeText_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="writeText_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="writetext.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="writetext.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="writetext.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7642144260129324175" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5343848115043717795" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3389074911766613709" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430732" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9031585431450438253" xil_pn:start_ts="1558430732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430912" xil_pn:in_ck="-485254579016261700" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7043991889178391044" xil_pn:start_ts="1558430898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="writeText.lso"/>
      <outfile xil_pn:name="writeText.ngc"/>
      <outfile xil_pn:name="writeText.ngr"/>
      <outfile xil_pn:name="writeText.prj"/>
      <outfile xil_pn:name="writeText.stx"/>
      <outfile xil_pn:name="writeText.syr"/>
      <outfile xil_pn:name="writeText.xst"/>
      <outfile xil_pn:name="writeText_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1558430745" xil_pn:in_ck="1492812899301908572" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2016860580279049736" xil_pn:start_ts="1558430745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1558430919" xil_pn:in_ck="-772277224514554062" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7541600643776824722" xil_pn:start_ts="1558430912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="writeText.bld"/>
      <outfile xil_pn:name="writeText.ngd"/>
      <outfile xil_pn:name="writeText_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1558430936" xil_pn:in_ck="-1072155452194705197" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="2155144218836469666" xil_pn:start_ts="1558430919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="writeText.pcf"/>
      <outfile xil_pn:name="writeText_map.map"/>
      <outfile xil_pn:name="writeText_map.mrp"/>
      <outfile xil_pn:name="writeText_map.ncd"/>
      <outfile xil_pn:name="writeText_map.ngm"/>
      <outfile xil_pn:name="writeText_map.xrpt"/>
      <outfile xil_pn:name="writeText_summary.xml"/>
      <outfile xil_pn:name="writeText_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1558430958" xil_pn:in_ck="-4541428207585039988" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1558430936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="writeText.ncd"/>
      <outfile xil_pn:name="writeText.pad"/>
      <outfile xil_pn:name="writeText.par"/>
      <outfile xil_pn:name="writeText.ptwx"/>
      <outfile xil_pn:name="writeText.unroutes"/>
      <outfile xil_pn:name="writeText.xpi"/>
      <outfile xil_pn:name="writeText_pad.csv"/>
      <outfile xil_pn:name="writeText_pad.txt"/>
      <outfile xil_pn:name="writeText_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1558430977" xil_pn:in_ck="1492812899301900947" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1558430958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="writeText.ut"/>
      <outfile xil_pn:name="writetext.bgn"/>
      <outfile xil_pn:name="writetext.bit"/>
      <outfile xil_pn:name="writetext.drc"/>
    </transform>
    <transform xil_pn:end_ts="1558430958" xil_pn:in_ck="1618282454166141391" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1558430950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="writeText.twr"/>
      <outfile xil_pn:name="writeText.twx"/>
    </transform>
  </transforms>

</generated_project>
