16:42:15 INFO  : Registering command handlers for SDK TCF services
16:42:16 INFO  : Launching XSCT server: xsct.bat -interactive F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\temp_xsdb_launch_script.tcl
16:42:20 INFO  : XSCT server has started successfully.
16:42:20 INFO  : Successfully done setting XSCT server connection channel  
16:42:23 INFO  : Processing command line option -hwspec F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
16:42:23 INFO  : Successfully done setting SDK workspace  
16:44:06 INFO  : Example project pleasebaoyou_bsp_xgpio_example_1 has been created successfully.
16:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:10 INFO  : 'jtag frequency' command is executed.
16:52:10 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:10 INFO  : Context for 'APU' is selected.
16:52:10 INFO  : System reset is completed.
16:52:13 INFO  : 'after 3000' command is executed.
16:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:16 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:17 INFO  : Context for 'APU' is selected.
16:52:17 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:17 INFO  : Context for 'APU' is selected.
16:52:18 INFO  : 'ps7_init' command is executed.
16:52:18 INFO  : 'ps7_post_config' command is executed.
16:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:18 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:18 INFO  : Memory regions updated for context APU
16:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:18 INFO  : 'con' command is executed.
16:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:18 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
16:53:33 INFO  : Disconnected from the channel tcfchan#1.
16:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:35 INFO  : 'jtag frequency' command is executed.
16:53:35 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:35 INFO  : Context for 'APU' is selected.
16:53:35 INFO  : System reset is completed.
16:53:38 INFO  : 'after 3000' command is executed.
16:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:53:40 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:40 INFO  : Context for 'APU' is selected.
16:53:44 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:44 INFO  : Context for 'APU' is selected.
16:53:44 INFO  : 'ps7_init' command is executed.
16:53:44 INFO  : 'ps7_post_config' command is executed.
16:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:44 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:44 INFO  : Memory regions updated for context APU
16:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:44 INFO  : 'con' command is executed.
16:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:53:44 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
16:59:23 INFO  : Disconnected from the channel tcfchan#2.
16:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:24 INFO  : 'jtag frequency' command is executed.
16:59:25 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:25 INFO  : Context for 'APU' is selected.
16:59:25 INFO  : System reset is completed.
16:59:28 INFO  : 'after 3000' command is executed.
16:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:59:30 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:30 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:33 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : 'ps7_init' command is executed.
16:59:33 INFO  : 'ps7_post_config' command is executed.
16:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:33 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:33 INFO  : Memory regions updated for context APU
16:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:33 INFO  : 'con' command is executed.
16:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:59:33 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:01:08 INFO  : Disconnected from the channel tcfchan#3.
17:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:09 INFO  : 'jtag frequency' command is executed.
17:01:09 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:10 INFO  : Context for 'APU' is selected.
17:01:10 INFO  : System reset is completed.
17:01:13 INFO  : 'after 3000' command is executed.
17:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:15 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:15 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:18 INFO  : Context for 'APU' is selected.
17:01:18 INFO  : 'ps7_init' command is executed.
17:01:18 INFO  : 'ps7_post_config' command is executed.
17:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:18 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:18 INFO  : Memory regions updated for context APU
17:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:18 INFO  : 'con' command is executed.
17:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:18 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:12:03 INFO  : Disconnected from the channel tcfchan#4.
17:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:04 INFO  : 'jtag frequency' command is executed.
17:12:04 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:04 INFO  : Context for 'APU' is selected.
17:12:04 INFO  : System reset is completed.
17:12:07 INFO  : 'after 3000' command is executed.
17:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:10 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:12:10 INFO  : Context for 'APU' is selected.
17:12:12 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:12 INFO  : Context for 'APU' is selected.
17:12:13 INFO  : 'ps7_init' command is executed.
17:12:13 INFO  : 'ps7_post_config' command is executed.
17:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:13 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:13 INFO  : Memory regions updated for context APU
17:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:13 INFO  : 'con' command is executed.
17:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:13 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:15:51 INFO  : Disconnected from the channel tcfchan#5.
17:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:52 INFO  : 'jtag frequency' command is executed.
17:15:52 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:52 INFO  : Context for 'APU' is selected.
17:15:53 INFO  : System reset is completed.
17:15:56 INFO  : 'after 3000' command is executed.
17:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:58 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:58 INFO  : Context for 'APU' is selected.
17:16:01 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:01 INFO  : Context for 'APU' is selected.
17:16:01 INFO  : 'ps7_init' command is executed.
17:16:01 INFO  : 'ps7_post_config' command is executed.
17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:02 INFO  : Memory regions updated for context APU
17:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:02 INFO  : 'con' command is executed.
17:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:02 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:18:52 INFO  : Disconnected from the channel tcfchan#6.
17:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:54 INFO  : 'jtag frequency' command is executed.
17:18:54 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:54 INFO  : Context for 'APU' is selected.
17:18:54 INFO  : System reset is completed.
17:18:57 INFO  : 'after 3000' command is executed.
17:18:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:59 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:59 INFO  : Context for 'APU' is selected.
17:19:01 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:01 INFO  : Context for 'APU' is selected.
17:19:02 INFO  : 'ps7_init' command is executed.
17:19:02 INFO  : 'ps7_post_config' command is executed.
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:02 INFO  : Memory regions updated for context APU
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : 'con' command is executed.
17:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:02 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:20:07 INFO  : Disconnected from the channel tcfchan#7.
17:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:08 INFO  : 'jtag frequency' command is executed.
17:20:08 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:08 INFO  : Context for 'APU' is selected.
17:20:09 INFO  : System reset is completed.
17:20:12 INFO  : 'after 3000' command is executed.
17:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:14 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:14 INFO  : Context for 'APU' is selected.
17:20:17 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:17 INFO  : Context for 'APU' is selected.
17:20:17 INFO  : 'ps7_init' command is executed.
17:20:17 INFO  : 'ps7_post_config' command is executed.
17:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:17 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:17 INFO  : Memory regions updated for context APU
17:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:17 INFO  : 'con' command is executed.
17:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:17 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:21:37 INFO  : Disconnected from the channel tcfchan#8.
17:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:39 INFO  : 'jtag frequency' command is executed.
17:21:39 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:39 INFO  : Context for 'APU' is selected.
17:21:39 INFO  : System reset is completed.
17:21:42 INFO  : 'after 3000' command is executed.
17:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:44 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:45 INFO  : Context for 'APU' is selected.
17:21:47 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:47 INFO  : Context for 'APU' is selected.
17:21:47 INFO  : 'ps7_init' command is executed.
17:21:47 INFO  : 'ps7_post_config' command is executed.
17:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:47 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:47 INFO  : Memory regions updated for context APU
17:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:47 INFO  : 'con' command is executed.
17:21:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:47 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
17:22:41 INFO  : Disconnected from the channel tcfchan#9.
17:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:42 INFO  : 'jtag frequency' command is executed.
17:22:42 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:42 INFO  : Context for 'APU' is selected.
17:22:42 INFO  : System reset is completed.
17:22:45 INFO  : 'after 3000' command is executed.
17:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:48 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:48 INFO  : Context for 'APU' is selected.
17:22:50 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:50 INFO  : Context for 'APU' is selected.
17:22:50 INFO  : 'ps7_init' command is executed.
17:22:50 INFO  : 'ps7_post_config' command is executed.
17:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:50 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleasebaoyou_bsp_xgpio_example_1/Debug/pleasebaoyou_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:50 INFO  : Memory regions updated for context APU
17:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:51 INFO  : 'con' command is executed.
17:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:51 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
18:29:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542968939874,  Project:1542962435400
18:29:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:30:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
18:30:22 INFO  : Disconnected from the channel tcfchan#10.
18:30:59 INFO  : Registering command handlers for SDK TCF services
18:31:00 INFO  : Launching XSCT server: xsct.bat -interactive F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\temp_xsdb_launch_script.tcl
18:31:03 INFO  : XSCT server has started successfully.
18:31:03 INFO  : Successfully done setting XSCT server connection channel  
18:31:06 INFO  : Successfully done setting SDK workspace  
18:31:06 INFO  : Processing command line option -hwspec F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
18:38:10 INFO  : Example project pleaseplease_bsp_xgpio_example_1 has been created successfully.
18:38:18 INFO  : Example project pleaseplease_bsp_xgpio_example_2 has been created successfully.
18:38:25 INFO  : Example project pleaseplease_bsp_xgpio_example_3 has been created successfully.
18:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:11 INFO  : 'jtag frequency' command is executed.
18:54:11 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:54:12 INFO  : Context for 'APU' is selected.
18:54:12 INFO  : System reset is completed.
18:54:15 INFO  : 'after 3000' command is executed.
18:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:18 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:54:18 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:18 INFO  : Context for 'APU' is selected.
18:54:19 INFO  : 'ps7_init' command is executed.
18:54:19 INFO  : 'ps7_post_config' command is executed.
18:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:54:19 INFO  : Memory regions updated for context APU
18:54:19 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
18:55:26 INFO  : Disconnected from the channel tcfchan#1.
18:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:28 INFO  : 'jtag frequency' command is executed.
18:55:28 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:55:28 INFO  : Context for 'APU' is selected.
18:55:28 INFO  : System reset is completed.
18:55:31 INFO  : 'after 3000' command is executed.
18:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:33 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:55:33 INFO  : Context for 'APU' is selected.
18:55:36 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:36 INFO  : Context for 'APU' is selected.
18:55:37 INFO  : 'ps7_init' command is executed.
18:55:37 INFO  : 'ps7_post_config' command is executed.
18:55:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:55:37 INFO  : Memory regions updated for context APU
18:55:37 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
18:55:46 INFO  : Disconnected from the channel tcfchan#2.
18:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:48 INFO  : 'jtag frequency' command is executed.
18:55:48 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:55:48 INFO  : Context for 'APU' is selected.
18:55:48 INFO  : System reset is completed.
18:55:51 INFO  : 'after 3000' command is executed.
18:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:53 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:55:53 INFO  : Context for 'APU' is selected.
18:55:53 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:53 INFO  : Context for 'APU' is selected.
18:55:54 INFO  : 'ps7_init' command is executed.
18:55:54 INFO  : 'ps7_post_config' command is executed.
18:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:55:54 INFO  : Memory regions updated for context APU
18:55:54 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
18:56:46 INFO  : Disconnected from the channel tcfchan#3.
18:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:47 INFO  : 'jtag frequency' command is executed.
18:56:47 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:56:47 INFO  : Context for 'APU' is selected.
18:56:47 INFO  : System reset is completed.
18:56:50 INFO  : 'after 3000' command is executed.
18:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:53 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:56:53 INFO  : Context for 'APU' is selected.
18:56:53 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:53 INFO  : Context for 'APU' is selected.
18:56:54 INFO  : 'ps7_init' command is executed.
18:56:54 INFO  : 'ps7_post_config' command is executed.
18:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:56:54 INFO  : Memory regions updated for context APU
18:56:54 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleasebaoyou_bsp_xgpio_example_1.elf_on_local.tcl'
18:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:59:02 INFO  : 'jtag frequency' command is executed.
18:59:02 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:59:02 INFO  : Context for 'APU' is selected.
18:59:03 INFO  : System reset is completed.
18:59:06 INFO  : 'after 3000' command is executed.
18:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:59:08 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
18:59:08 INFO  : Context for 'APU' is selected.
18:59:08 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
18:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:08 INFO  : Context for 'APU' is selected.
18:59:09 INFO  : 'ps7_init' command is executed.
18:59:09 INFO  : 'ps7_post_config' command is executed.
18:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:09 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:09 INFO  : Memory regions updated for context APU
18:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:09 INFO  : 'con' command is executed.
18:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:59:09 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:00:02 INFO  : Disconnected from the channel tcfchan#4.
19:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:03 INFO  : 'jtag frequency' command is executed.
19:00:03 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:00:03 INFO  : Context for 'APU' is selected.
19:00:03 INFO  : System reset is completed.
19:00:06 INFO  : 'after 3000' command is executed.
19:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:09 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:00:09 INFO  : Context for 'APU' is selected.
19:00:09 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:09 INFO  : Context for 'APU' is selected.
19:00:10 INFO  : 'ps7_init' command is executed.
19:00:10 INFO  : 'ps7_post_config' command is executed.
19:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:10 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:10 INFO  : Memory regions updated for context APU
19:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:10 INFO  : 'con' command is executed.
19:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:10 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:00:32 INFO  : Disconnected from the channel tcfchan#5.
19:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:34 INFO  : 'jtag frequency' command is executed.
19:00:34 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:00:34 INFO  : Context for 'APU' is selected.
19:00:34 INFO  : System reset is completed.
19:00:37 INFO  : 'after 3000' command is executed.
19:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:39 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:00:39 INFO  : Context for 'APU' is selected.
19:00:39 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:40 INFO  : Context for 'APU' is selected.
19:00:40 INFO  : 'ps7_init' command is executed.
19:00:40 INFO  : 'ps7_post_config' command is executed.
19:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:40 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:40 INFO  : Memory regions updated for context APU
19:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:41 INFO  : 'con' command is executed.
19:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:41 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:01:20 INFO  : Disconnected from the channel tcfchan#6.
19:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:22 INFO  : 'jtag frequency' command is executed.
19:01:22 INFO  : Sourcing of 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:01:22 INFO  : Context for 'APU' is selected.
19:01:22 INFO  : System reset is completed.
19:01:25 INFO  : 'after 3000' command is executed.
19:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:27 INFO  : FPGA configured successfully with bitstream "F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:01:28 INFO  : Context for 'APU' is selected.
19:01:28 INFO  : Hardware design information is loaded from 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:01:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:28 INFO  : Context for 'APU' is selected.
19:01:28 INFO  : 'ps7_init' command is executed.
19:01:28 INFO  : 'ps7_post_config' command is executed.
19:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:28 INFO  : The application 'F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/VivadoProject/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:29 INFO  : Memory regions updated for context APU
19:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:29 INFO  : 'con' command is executed.
19:01:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:01:29 INFO  : Launch script is exported to file 'F:\VivadoProject\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:13:51 INFO  : Registering command handlers for SDK TCF services
19:13:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\temp_xsdb_launch_script.tcl
19:13:56 INFO  : XSCT server has started successfully.
19:13:56 INFO  : Successfully done setting XSCT server connection channel  
19:13:58 INFO  : Processing command line option -hwspec D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
19:13:59 INFO  : Successfully done setting SDK workspace  
19:20:45 INFO  : Registering command handlers for SDK TCF services
19:20:46 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\temp_xsdb_launch_script.tcl
19:20:49 INFO  : XSCT server has started successfully.
19:20:50 INFO  : Successfully done setting XSCT server connection channel  
19:20:50 INFO  : Successfully done setting SDK workspace  
19:20:50 INFO  : Processing command line option -hwspec D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
19:20:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:54 INFO  : 'jtag frequency' command is executed.
19:23:54 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:23:55 INFO  : Context for 'APU' is selected.
19:23:55 INFO  : System reset is completed.
19:23:58 INFO  : 'after 3000' command is executed.
19:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:24:01 INFO  : Context for 'APU' is selected.
19:24:01 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:01 INFO  : Context for 'APU' is selected.
19:24:02 INFO  : 'ps7_init' command is executed.
19:24:02 INFO  : 'ps7_post_config' command is executed.
19:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:02 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:02 INFO  : Memory regions updated for context APU
19:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:02 INFO  : 'con' command is executed.
19:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:02 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:26:45 INFO  : Disconnected from the channel tcfchan#1.
19:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:46 INFO  : 'jtag frequency' command is executed.
19:26:46 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:26:46 INFO  : Context for 'APU' is selected.
19:26:47 INFO  : System reset is completed.
19:26:50 INFO  : 'after 3000' command is executed.
19:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:26:52 INFO  : Context for 'APU' is selected.
19:26:54 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:54 INFO  : Context for 'APU' is selected.
19:26:55 INFO  : 'ps7_init' command is executed.
19:26:55 INFO  : 'ps7_post_config' command is executed.
19:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:55 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:55 INFO  : Memory regions updated for context APU
19:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:55 INFO  : 'con' command is executed.
19:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:55 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:27:18 INFO  : Disconnected from the channel tcfchan#2.
19:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:19 INFO  : 'jtag frequency' command is executed.
19:27:19 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:27:19 INFO  : Context for 'APU' is selected.
19:27:19 INFO  : System reset is completed.
19:27:22 INFO  : 'after 3000' command is executed.
19:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:27:25 INFO  : Context for 'APU' is selected.
19:27:25 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:25 INFO  : Context for 'APU' is selected.
19:27:25 INFO  : 'ps7_init' command is executed.
19:27:25 INFO  : 'ps7_post_config' command is executed.
19:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:25 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:25 INFO  : Memory regions updated for context APU
19:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:25 INFO  : 'con' command is executed.
19:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:25 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:27:49 INFO  : Disconnected from the channel tcfchan#3.
19:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:50 INFO  : 'jtag frequency' command is executed.
19:27:50 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:27:50 INFO  : Context for 'APU' is selected.
19:27:50 INFO  : System reset is completed.
19:27:53 INFO  : 'after 3000' command is executed.
19:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:27:56 INFO  : Context for 'APU' is selected.
19:27:56 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:56 INFO  : Context for 'APU' is selected.
19:27:56 INFO  : 'ps7_init' command is executed.
19:27:56 INFO  : 'ps7_post_config' command is executed.
19:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:57 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:57 INFO  : Memory regions updated for context APU
19:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:57 INFO  : 'con' command is executed.
19:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:57 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:28:03 INFO  : Disconnected from the channel tcfchan#4.
19:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:05 INFO  : 'jtag frequency' command is executed.
19:28:05 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:28:05 INFO  : Context for 'APU' is selected.
19:28:05 INFO  : System reset is completed.
19:28:08 INFO  : 'after 3000' command is executed.
19:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:28:10 INFO  : Context for 'APU' is selected.
19:28:10 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:10 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : 'ps7_init' command is executed.
19:28:11 INFO  : 'ps7_post_config' command is executed.
19:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:11 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:11 INFO  : Memory regions updated for context APU
19:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:11 INFO  : 'con' command is executed.
19:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:28:11 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:29:03 INFO  : Disconnected from the channel tcfchan#5.
19:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:04 INFO  : 'jtag frequency' command is executed.
19:29:05 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:29:05 INFO  : Context for 'APU' is selected.
19:29:05 INFO  : System reset is completed.
19:29:08 INFO  : 'after 3000' command is executed.
19:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:29:10 INFO  : Context for 'APU' is selected.
19:29:10 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:10 INFO  : Context for 'APU' is selected.
19:29:11 INFO  : 'ps7_init' command is executed.
19:29:11 INFO  : 'ps7_post_config' command is executed.
19:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:11 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:11 INFO  : Memory regions updated for context APU
19:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:11 INFO  : 'con' command is executed.
19:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:29:11 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:40:28 INFO  : Disconnected from the channel tcfchan#6.
19:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:29 INFO  : 'jtag frequency' command is executed.
19:40:29 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:40:29 INFO  : Context for 'APU' is selected.
19:40:30 INFO  : System reset is completed.
19:40:33 INFO  : 'after 3000' command is executed.
19:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:40:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:40:35 INFO  : Context for 'APU' is selected.
19:40:35 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:35 INFO  : Context for 'APU' is selected.
19:40:35 INFO  : 'ps7_init' command is executed.
19:40:35 INFO  : 'ps7_post_config' command is executed.
19:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:36 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:36 INFO  : Memory regions updated for context APU
19:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:36 INFO  : 'con' command is executed.
19:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:40:36 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:55:26 INFO  : Disconnected from the channel tcfchan#7.
19:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:27 INFO  : 'jtag frequency' command is executed.
19:55:27 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
19:55:27 INFO  : Context for 'APU' is selected.
19:55:27 INFO  : System reset is completed.
19:55:30 INFO  : 'after 3000' command is executed.
19:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:33 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
19:55:33 INFO  : Context for 'APU' is selected.
19:55:33 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
19:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:33 INFO  : Context for 'APU' is selected.
19:55:34 INFO  : 'ps7_init' command is executed.
19:55:34 INFO  : 'ps7_post_config' command is executed.
19:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:34 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:34 INFO  : Memory regions updated for context APU
19:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:34 INFO  : 'con' command is executed.
19:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:55:34 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
19:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:06:18 INFO  : Disconnected from the channel tcfchan#8.
20:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:20 INFO  : 'jtag frequency' command is executed.
20:06:20 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:06:20 INFO  : Context for 'APU' is selected.
20:06:20 INFO  : System reset is completed.
20:06:23 INFO  : 'after 3000' command is executed.
20:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:06:25 INFO  : Context for 'APU' is selected.
20:06:25 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:25 INFO  : Context for 'APU' is selected.
20:06:26 INFO  : 'ps7_init' command is executed.
20:06:26 INFO  : 'ps7_post_config' command is executed.
20:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:26 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:26 INFO  : Memory regions updated for context APU
20:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:26 INFO  : 'con' command is executed.
20:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:26 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:06:54 INFO  : Disconnected from the channel tcfchan#9.
20:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:55 INFO  : 'jtag frequency' command is executed.
20:06:55 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:06:55 INFO  : Context for 'APU' is selected.
20:06:55 INFO  : System reset is completed.
20:06:58 INFO  : 'after 3000' command is executed.
20:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:07:01 INFO  : Context for 'APU' is selected.
20:07:01 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:01 INFO  : Context for 'APU' is selected.
20:07:01 INFO  : 'ps7_init' command is executed.
20:07:01 INFO  : 'ps7_post_config' command is executed.
20:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:01 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:02 INFO  : Memory regions updated for context APU
20:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:02 INFO  : 'con' command is executed.
20:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:02 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:07:45 INFO  : Disconnected from the channel tcfchan#10.
20:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:46 INFO  : 'jtag frequency' command is executed.
20:07:46 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:07:46 INFO  : Context for 'APU' is selected.
20:07:46 INFO  : System reset is completed.
20:07:49 INFO  : 'after 3000' command is executed.
20:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:07:52 INFO  : Context for 'APU' is selected.
20:07:52 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:52 INFO  : Context for 'APU' is selected.
20:07:53 INFO  : 'ps7_init' command is executed.
20:07:53 INFO  : 'ps7_post_config' command is executed.
20:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:53 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:53 INFO  : Memory regions updated for context APU
20:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:53 INFO  : 'con' command is executed.
20:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:53 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:09:45 INFO  : Disconnected from the channel tcfchan#11.
20:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:46 INFO  : 'jtag frequency' command is executed.
20:09:46 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:09:46 INFO  : Context for 'APU' is selected.
20:09:46 INFO  : System reset is completed.
20:09:49 INFO  : 'after 3000' command is executed.
20:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:09:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:09:52 INFO  : Context for 'APU' is selected.
20:09:52 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:52 INFO  : Context for 'APU' is selected.
20:09:52 INFO  : 'ps7_init' command is executed.
20:09:52 INFO  : 'ps7_post_config' command is executed.
20:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:53 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:53 INFO  : Memory regions updated for context APU
20:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:53 INFO  : 'con' command is executed.
20:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:09:53 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:11:27 INFO  : Disconnected from the channel tcfchan#12.
20:11:58 INFO  : Registering command handlers for SDK TCF services
20:11:58 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\temp_xsdb_launch_script.tcl
20:12:01 INFO  : XSCT server has started successfully.
20:12:02 INFO  : Successfully done setting XSCT server connection channel  
20:12:02 INFO  : Successfully done setting SDK workspace  
20:12:02 INFO  : Processing command line option -hwspec D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
20:12:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:12:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542974896820,  Project:1542968939874
20:12:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf.
20:12:07 INFO  : Copied contents of D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:12:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:12:11 INFO  : Clearing existing target manager status.
20:12:11 WARN  : Given IPC port value is invalid. Using default port 2350
20:12:11 WARN  : Given XMD timeout value is invalid. Using default value of 50000
20:12:14 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
20:12:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:12:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:43 INFO  : 'jtag frequency' command is executed.
20:14:43 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:14:43 INFO  : Context for 'APU' is selected.
20:14:43 INFO  : System reset is completed.
20:14:46 INFO  : 'after 3000' command is executed.
20:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:14:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:14:49 INFO  : Context for 'APU' is selected.
20:14:49 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:49 INFO  : Context for 'APU' is selected.
20:14:49 INFO  : 'ps7_init' command is executed.
20:14:49 INFO  : 'ps7_post_config' command is executed.
20:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:49 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:49 INFO  : Memory regions updated for context APU
20:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:50 INFO  : 'con' command is executed.
20:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:50 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:16:14 INFO  : Disconnected from the channel tcfchan#1.
20:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:16:35 INFO  : 'jtag frequency' command is executed.
20:16:35 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:16:35 INFO  : Context for 'APU' is selected.
20:16:35 INFO  : System reset is completed.
20:16:38 INFO  : 'after 3000' command is executed.
20:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
20:16:41 INFO  : Context for 'APU' is selected.
20:16:43 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
20:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:43 INFO  : Context for 'APU' is selected.
20:16:43 INFO  : 'ps7_init' command is executed.
20:16:43 INFO  : 'ps7_post_config' command is executed.
20:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:44 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/pleaseplease_bsp_xgpio_example_2/Debug/pleaseplease_bsp_xgpio_example_2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:44 INFO  : Memory regions updated for context APU
20:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:44 INFO  : 'con' command is executed.
20:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:16:44 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pleaseplease_bsp_xgpio_example_2.elf_on_local.tcl'
20:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:50 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:35 INFO  : 'jtag frequency' command is executed.
20:18:35 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:35 INFO  : Context for 'APU' is selected.
20:18:35 INFO  : System reset is completed.
20:18:38 INFO  : 'after 3000' command is executed.
20:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:40 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:40 INFO  : Context for 'APU' is selected.
20:18:40 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:40 INFO  : Context for 'APU' is selected.
20:18:41 INFO  : 'ps7_init' command is executed.
20:18:41 INFO  : 'ps7_post_config' command is executed.
20:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:41 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:41 INFO  : Memory regions updated for context APU
20:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:41 INFO  : 'con' command is executed.
20:18:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:41 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
20:30:42 INFO  : Disconnected from the channel tcfchan#2.
20:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:43 INFO  : 'fpga -state' command is executed.
20:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:43 INFO  : 'jtag frequency' command is executed.
20:30:43 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:44 INFO  : Context for 'APU' is selected.
20:30:45 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:45 INFO  : Context for 'APU' is selected.
20:30:45 INFO  : 'stop' command is executed.
20:30:46 INFO  : 'ps7_init' command is executed.
20:30:46 INFO  : 'ps7_post_config' command is executed.
20:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:47 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:47 INFO  : Memory regions updated for context APU
20:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:48 INFO  : 'con' command is executed.
20:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:48 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_001.elf_on_local.tcl'
20:31:19 INFO  : Disconnected from the channel tcfchan#3.
20:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:20 INFO  : 'fpga -state' command is executed.
20:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:20 INFO  : 'jtag frequency' command is executed.
20:31:20 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:20 INFO  : Context for 'APU' is selected.
20:31:20 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:20 INFO  : Context for 'APU' is selected.
20:31:20 INFO  : 'stop' command is executed.
20:31:21 INFO  : 'ps7_init' command is executed.
20:31:21 INFO  : 'ps7_post_config' command is executed.
20:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:22 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:22 INFO  : Memory regions updated for context APU
20:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:22 INFO  : 'con' command is executed.
20:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:31:22 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_001.elf_on_local.tcl'
20:32:18 INFO  : Disconnected from the channel tcfchan#4.
20:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:19 INFO  : 'fpga -state' command is executed.
20:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:19 INFO  : 'jtag frequency' command is executed.
20:32:19 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:19 INFO  : Context for 'APU' is selected.
20:32:19 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:19 INFO  : Context for 'APU' is selected.
20:32:19 ERROR : Execution context is running
20:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
----------------End of Script----------------

20:33:07 WARN  : channel "tcfchan#2" closed
20:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:26 INFO  : 'fpga -state' command is executed.
20:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:26 INFO  : 'jtag frequency' command is executed.
20:33:26 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:26 INFO  : Context for 'APU' is selected.
20:33:26 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:26 INFO  : Context for 'APU' is selected.
20:33:26 INFO  : 'stop' command is executed.
20:33:26 INFO  : 'ps7_init' command is executed.
20:33:26 INFO  : 'ps7_post_config' command is executed.
20:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:27 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:27 INFO  : Memory regions updated for context APU
20:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:28 INFO  : 'con' command is executed.
20:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:28 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_001.elf_on_local.tcl'
20:40:17 INFO  : Disconnected from the channel tcfchan#5.
20:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:18 INFO  : 'fpga -state' command is executed.
20:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:18 INFO  : 'jtag frequency' command is executed.
20:40:18 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:18 INFO  : Context for 'APU' is selected.
20:40:18 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:18 INFO  : Context for 'APU' is selected.
20:40:18 INFO  : 'stop' command is executed.
20:40:18 INFO  : 'ps7_init' command is executed.
20:40:18 INFO  : 'ps7_post_config' command is executed.
20:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:20 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:20 INFO  : Memory regions updated for context APU
20:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:20 INFO  : 'con' command is executed.
20:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:40:20 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_001.elf_on_local.tcl'
20:46:57 INFO  : Disconnected from the channel tcfchan#6.
20:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:58 INFO  : 'fpga -state' command is executed.
20:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:58 INFO  : 'jtag frequency' command is executed.
20:46:58 INFO  : Sourcing of 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:58 INFO  : Context for 'APU' is selected.
20:46:58 INFO  : Hardware design information is loaded from 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:58 INFO  : Context for 'APU' is selected.
20:46:58 INFO  : 'stop' command is executed.
20:46:58 INFO  : 'ps7_init' command is executed.
20:46:58 INFO  : 'ps7_post_config' command is executed.
20:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:00 INFO  : The application 'D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/final/DataTransmission6/DataTransmission6.sdk/final_001/Debug/final_001.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:00 INFO  : Memory regions updated for context APU
20:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:00 INFO  : 'con' command is executed.
20:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:47:00 INFO  : Launch script is exported to file 'D:\Vivado\final\DataTransmission6\DataTransmission6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final_001.elf_on_local.tcl'
