verilog isim_temp "half_adder.v"
verilog isim_temp "C:/Xilinxdesigntools1/14.2/ISE_DS/ISE//verilog/src/glbl.v"
