<stg><name>Padding</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_x_assign = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="3">
<![CDATA[
.loopexit:1  %p_x_assign_cast6 = zext i3 %p_x_assign to i5

]]></Node>
<StgValue><ssdm name="p_x_assign_cast6"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %exitcond2 = icmp eq i3 %p_x_assign, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %i = add i3 %p_x_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.preheader:0  %tmp_s = icmp eq i3 %p_x_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.preheader:1  %p_not = icmp ugt i3 %p_x_assign, 2

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader6:0  %p_y_assign = phi i3 [ 0, %.preheader6.preheader ], [ %j, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="p_y_assign"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:2  %exitcond1 = icmp eq i3 %p_y_assign, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:3  %j = add i3 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_9 = icmp eq i3 %p_y_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:1  %p_not1 = icmp ugt i3 %p_y_assign, 2

]]></Node>
<StgValue><ssdm name="p_not1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:2  %tmp = or i1 %tmp_s, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp1 = or i1 %p_not, %p_not1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:4  %brmerge2 = or i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:5  %tmp_27 = trunc i3 %p_y_assign to i2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:6  %tmp_28 = shl i3 %p_y_assign, 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:7  %tmp3 = add i3 %tmp_28, %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %p_z_assign = phi i2 [ %c, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_z_assign"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %p_z_assign, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %c = add i2 %p_z_assign, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_29 = trunc i2 %p_z_assign to i1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
:1  %tmp2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_29, i2 %tmp_27, i2 0)

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_10 = add i5 %p_x_assign_cast6, %tmp2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_11 = zext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %brmerge2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:0  %tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_29, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp4 = add i3 %tmp_12, -3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_13 = add i3 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp_14 = zext i3 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_layer1_input_da = getelementptr [8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="conv_layer1_input_da"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
:5  %conv_layer1_input_da_1 = load i16* %conv_layer1_input_da, align 2

]]></Node>
<StgValue><ssdm name="conv_layer1_input_da_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %padd_out_data_V_addr = getelementptr [32 x i16]* %padd_out_data_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="padd_out_data_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:1  store i16 0, i16* %padd_out_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
:5  %conv_layer1_input_da_1 = load i16* %conv_layer1_input_da, align 2

]]></Node>
<StgValue><ssdm name="conv_layer1_input_da_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %padd_out_data_V_addr_1 = getelementptr [32 x i16]* %padd_out_data_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="padd_out_data_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:7  store i16 %conv_layer1_input_da_1, i16* %padd_out_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="conv_layer1_2_2_2_1_2_2_2_input_data_V" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="conv_layer1_2_2_2_1_2_2_2_input_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="padd_out_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="padd_out_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="empty" fromId="69" toId="6">
</dataflow>
<dataflow id="71" from="conv_layer1_2_2_2_1_2_2_2_input_data_V" to="empty" fromId="67" toId="6">
</dataflow>
<dataflow id="73" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="75" from="RAM_1P_str" to="empty" fromId="74" toId="6">
</dataflow>
<dataflow id="76" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="80" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="81" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="82" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="83" from="p_str4" to="empty" fromId="72" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_84" to="p_x_assign" fromId="84" toId="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="StgValue_7" to="p_x_assign" fromId="7" toId="8">
</dataflow>
<dataflow id="87" from="i" to="p_x_assign" fromId="12" toId="8">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="StgValue_32" to="p_x_assign" fromId="32" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="89" from="p_x_assign" to="p_x_assign_cast6" fromId="8" toId="9">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty_100" fromId="90" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty_100" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_92" to="empty_100" fromId="92" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_92" to="empty_100" fromId="92" toId="10">
</dataflow>
<dataflow id="96" from="p_x_assign" to="exitcond2" fromId="8" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="exitcond2" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="p_x_assign" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_100" to="i" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="exitcond2" to="StgValue_13" fromId="11" toId="13">
</dataflow>
<dataflow id="103" from="p_x_assign" to="tmp_s" fromId="8" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_84" to="tmp_s" fromId="84" toId="14">
</dataflow>
<dataflow id="105" from="p_x_assign" to="p_not" fromId="8" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_106" to="p_not" fromId="106" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_84" to="p_y_assign" fromId="84" toId="18">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="StgValue_16" to="p_y_assign" fromId="16" toId="18">
</dataflow>
<dataflow id="110" from="j" to="p_y_assign" fromId="21" toId="18">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_52" to="p_y_assign" fromId="52" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="empty_101" fromId="90" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_92" to="empty_101" fromId="92" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_92" to="empty_101" fromId="92" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_92" to="empty_101" fromId="92" toId="19">
</dataflow>
<dataflow id="116" from="p_y_assign" to="exitcond1" fromId="18" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_97" to="exitcond1" fromId="97" toId="20">
</dataflow>
<dataflow id="118" from="p_y_assign" to="j" fromId="18" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_100" to="j" fromId="100" toId="21">
</dataflow>
<dataflow id="120" from="exitcond1" to="StgValue_22" fromId="20" toId="22">
</dataflow>
<dataflow id="121" from="p_y_assign" to="tmp_9" fromId="18" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_84" to="tmp_9" fromId="84" toId="23">
</dataflow>
<dataflow id="123" from="p_y_assign" to="p_not1" fromId="18" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_106" to="p_not1" fromId="106" toId="24">
</dataflow>
<dataflow id="125" from="tmp_s" to="tmp" fromId="14" toId="25">
</dataflow>
<dataflow id="126" from="tmp_9" to="tmp" fromId="23" toId="25">
</dataflow>
<dataflow id="127" from="p_not" to="tmp1" fromId="15" toId="26">
</dataflow>
<dataflow id="128" from="p_not1" to="tmp1" fromId="24" toId="26">
</dataflow>
<dataflow id="129" from="tmp1" to="brmerge2" fromId="26" toId="27">
</dataflow>
<dataflow id="130" from="tmp" to="brmerge2" fromId="25" toId="27">
</dataflow>
<dataflow id="131" from="p_y_assign" to="tmp_27" fromId="18" toId="28">
</dataflow>
<dataflow id="132" from="p_y_assign" to="tmp_28" fromId="18" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_100" to="tmp_28" fromId="100" toId="29">
</dataflow>
<dataflow id="134" from="tmp_28" to="tmp3" fromId="29" toId="30">
</dataflow>
<dataflow id="135" from="p_x_assign" to="tmp3" fromId="8" toId="30">
</dataflow>
<dataflow id="136" from="c" to="p_z_assign" fromId="36" toId="33">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="StgValue_57" to="p_z_assign" fromId="57" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="139" from="StgValue_138" to="p_z_assign" fromId="138" toId="33">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="StgValue_31" to="p_z_assign" fromId="31" toId="33">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="empty_102" fromId="90" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_142" to="empty_102" fromId="142" toId="34">
</dataflow>
<dataflow id="144" from="StgValue_142" to="empty_102" fromId="142" toId="34">
</dataflow>
<dataflow id="145" from="StgValue_142" to="empty_102" fromId="142" toId="34">
</dataflow>
<dataflow id="146" from="p_z_assign" to="exitcond" fromId="33" toId="35">
</dataflow>
<dataflow id="148" from="StgValue_147" to="exitcond" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="p_z_assign" to="c" fromId="33" toId="36">
</dataflow>
<dataflow id="151" from="StgValue_150" to="c" fromId="150" toId="36">
</dataflow>
<dataflow id="152" from="exitcond" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="153" from="p_z_assign" to="tmp_29" fromId="33" toId="38">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i5.i1.i2.i2" to="tmp2" fromId="154" toId="39">
</dataflow>
<dataflow id="156" from="tmp_29" to="tmp2" fromId="38" toId="39">
</dataflow>
<dataflow id="157" from="tmp_27" to="tmp2" fromId="28" toId="39">
</dataflow>
<dataflow id="158" from="StgValue_138" to="tmp2" fromId="138" toId="39">
</dataflow>
<dataflow id="159" from="p_x_assign_cast6" to="tmp_10" fromId="9" toId="40">
</dataflow>
<dataflow id="160" from="tmp2" to="tmp_10" fromId="39" toId="40">
</dataflow>
<dataflow id="161" from="tmp_10" to="tmp_11" fromId="40" toId="41">
</dataflow>
<dataflow id="162" from="brmerge2" to="StgValue_42" fromId="27" toId="42">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_12" fromId="163" toId="43">
</dataflow>
<dataflow id="165" from="tmp_29" to="tmp_12" fromId="38" toId="43">
</dataflow>
<dataflow id="166" from="StgValue_138" to="tmp_12" fromId="138" toId="43">
</dataflow>
<dataflow id="167" from="tmp_12" to="tmp4" fromId="43" toId="44">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp4" fromId="168" toId="44">
</dataflow>
<dataflow id="170" from="tmp4" to="tmp_13" fromId="44" toId="45">
</dataflow>
<dataflow id="171" from="tmp3" to="tmp_13" fromId="30" toId="45">
</dataflow>
<dataflow id="172" from="tmp_13" to="tmp_14" fromId="45" toId="46">
</dataflow>
<dataflow id="173" from="conv_layer1_2_2_2_1_2_2_2_input_data_V" to="conv_layer1_input_da" fromId="67" toId="47">
</dataflow>
<dataflow id="175" from="StgValue_174" to="conv_layer1_input_da" fromId="174" toId="47">
</dataflow>
<dataflow id="176" from="tmp_14" to="conv_layer1_input_da" fromId="46" toId="47">
</dataflow>
<dataflow id="177" from="conv_layer1_input_da" to="conv_layer1_input_da_1" fromId="47" toId="48">
</dataflow>
<dataflow id="178" from="padd_out_data_V" to="padd_out_data_V_addr" fromId="68" toId="49">
</dataflow>
<dataflow id="179" from="StgValue_174" to="padd_out_data_V_addr" fromId="174" toId="49">
</dataflow>
<dataflow id="180" from="tmp_11" to="padd_out_data_V_addr" fromId="41" toId="49">
</dataflow>
<dataflow id="182" from="StgValue_181" to="StgValue_50" fromId="181" toId="50">
</dataflow>
<dataflow id="183" from="padd_out_data_V_addr" to="StgValue_50" fromId="49" toId="50">
</dataflow>
<dataflow id="184" from="conv_layer1_input_da" to="conv_layer1_input_da_1" fromId="47" toId="53">
</dataflow>
<dataflow id="185" from="padd_out_data_V" to="padd_out_data_V_addr_1" fromId="68" toId="54">
</dataflow>
<dataflow id="186" from="StgValue_174" to="padd_out_data_V_addr_1" fromId="174" toId="54">
</dataflow>
<dataflow id="187" from="tmp_11" to="padd_out_data_V_addr_1" fromId="41" toId="54">
</dataflow>
<dataflow id="188" from="conv_layer1_input_da_1" to="StgValue_55" fromId="53" toId="55">
</dataflow>
<dataflow id="189" from="padd_out_data_V_addr_1" to="StgValue_55" fromId="54" toId="55">
</dataflow>
<dataflow id="190" from="exitcond2" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="191" from="exitcond1" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="192" from="exitcond" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="193" from="brmerge2" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="194" from="brmerge2" to="StgValue_5" fromId="27" toId="5">
</dataflow>
</dataflows>


</stg>
