

================================================================
== Vitis HLS Report for 'uart_data_read_1'
================================================================
* Date:           Fri Dec 16 14:07:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      385|  10.000 ns|  3.850 us|    1|  385|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ddr_write_1_fu_382  |ddr_write_1  |      138|      358|  1.380 us|  3.580 us|  138|  358|       no|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     692|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     1|     908|    1764|    0|
|Memory           |        1|     -|     113|      15|    0|
|Multiplexer      |        -|     -|       -|     650|    -|
|Register         |        -|     -|     403|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|    1424|    3121|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+------+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |grp_ddr_write_1_fu_382  |ddr_write_1         |        0|   1|  908|  1714|    0|
    |mul_3ns_9ns_11_1_1_U28  |mul_3ns_9ns_11_1_1  |        0|   0|    0|    50|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |Total                   |                    |        0|   1|  908|  1764|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PL_Ctrl_fifo_index_U       |uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W       |        0|  32|   4|    0|     8|   32|     1|          256|
    |PL_Ctrl_first_time_U       |uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W       |        0|   1|   1|    0|     8|    1|     1|            8|
    |PL_Ctrl_first_timestamp_U  |uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W  |        0|  64|   8|    0|     8|   64|     1|          512|
    |PL_Header_pkt_len_bytes_U  |uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W  |        0|  16|   2|    0|     8|   16|     1|          128|
    |uart_fifo_U                |uart_data_read_1_uart_fifo_RAM_AUTO_1R1W                |        1|   0|   0|    0|  1632|    8|     1|        13056|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                        |        1| 113|  15|    0|  1664|  121|     5|        13960|
    +---------------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_442_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln192_fu_546_p2               |         +|   0|  0|  18|          11|           3|
    |add_ln193_fu_557_p2               |         +|   0|  0|  18|          11|           3|
    |add_ln194_fu_568_p2               |         +|   0|  0|  18|          11|           3|
    |add_ln195_fu_579_p2               |         +|   0|  0|  18|          11|           3|
    |add_ln196_fu_590_p2               |         +|   0|  0|  18|          11|           4|
    |add_ln197_fu_601_p2               |         +|   0|  0|  18|          11|           4|
    |add_ln200_fu_717_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln203_fu_745_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln204_fu_750_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln205_fu_768_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln206_fu_612_p2               |         +|   0|  0|  18|          11|           4|
    |add_ln207_1_fu_623_p2             |         +|   0|  0|  18|          11|           4|
    |add_ln207_fu_786_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln211_fu_832_p2               |         +|   0|  0|  39|          32|           1|
    |sub_ln209_fu_793_p2               |         -|   0|  0|  71|          64|          64|
    |and_ln173_fu_412_p2               |       and|   0|  0|   8|           8|           8|
    |and_ln210_fu_816_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op178_call_state28   |       and|   0|  0|   2|           1|           1|
    |icmp_ln173_fu_418_p2              |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln177_fu_488_p2              |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln210_1_fu_804_p2            |      icmp|   0|  0|  29|          64|          20|
    |icmp_ln210_2_fu_810_p2            |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln210_fu_798_p2              |      icmp|   0|  0|  20|          32|           8|
    |or_ln176_fu_432_p2                |        or|   0|  0|  19|          19|          13|
    |or_ln189_fu_513_p2                |        or|   0|  0|  11|          11|           1|
    |or_ln190_fu_524_p2                |        or|   0|  0|  11|          11|           2|
    |or_ln191_fu_535_p2                |        or|   0|  0|  11|          11|           2|
    |or_ln200_fu_708_p2                |        or|   0|  0|  19|          19|          15|
    |or_ln210_fu_822_p2                |        or|   0|  0|   2|           1|           1|
    |enable_fu_406_p2                  |       shl|   0|  0|  16|           1|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 692|         636|         319|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |PL_Ctrl_fifo_index_address0       |   20|          4|    3|         12|
    |PL_Ctrl_fifo_index_ce0            |   14|          3|    1|          3|
    |PL_Ctrl_fifo_index_d0             |   14|          3|   32|         96|
    |PL_Ctrl_fifo_index_we0            |   14|          3|    1|          3|
    |PL_Ctrl_first_time_address0       |   20|          4|    3|         12|
    |PL_Ctrl_first_time_ce0            |   14|          3|    1|          3|
    |PL_Ctrl_first_time_d0             |   14|          3|    1|          3|
    |PL_Ctrl_first_time_we0            |   14|          3|    1|          3|
    |PL_Ctrl_first_timestamp_address0  |   20|          4|    3|         12|
    |PL_Ctrl_first_timestamp_ce0       |   14|          3|    1|          3|
    |PL_Ctrl_first_timestamp_d0        |   14|          3|   64|        192|
    |PL_Ctrl_first_timestamp_we0       |   14|          3|    1|          3|
    |PL_Header_pkt_len_bytes_address0  |   20|          4|    3|         12|
    |PL_Header_pkt_len_bytes_ce0       |   14|          3|    1|          3|
    |PL_Header_pkt_len_bytes_d0        |   14|          3|   16|         48|
    |PL_Header_pkt_len_bytes_we0       |   14|          3|    1|          3|
    |ap_NS_fsm                         |  145|         29|    1|         29|
    |clu_addr_blk_n_AR                 |    9|          2|    1|          2|
    |clu_addr_blk_n_R                  |    9|          2|    1|          2|
    |m_axi_clu_addr_ARADDR             |   14|          3|   64|        192|
    |m_axi_ps_ddr_ARVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID              |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY               |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID               |    9|          2|    1|          2|
    |uart_fifo_address0                |   49|          9|   11|         99|
    |uart_fifo_address1                |   37|          7|   11|         77|
    |uart_fifo_ce0                     |   14|          3|    1|          3|
    |uart_fifo_d0                      |   43|          8|    8|         64|
    |uart_fifo_d1                      |   37|          7|    8|         56|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  650|        132|  244|        945|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |EN_cast8_reg_876                       |   3|   0|    8|          5|
    |PL_Ctrl_fifo_index_addr_reg_982        |   3|   0|    3|          0|
    |PL_Ctrl_first_time_addr_reg_987        |   3|   0|    3|          0|
    |PL_Ctrl_first_time_load_reg_998        |   1|   0|    1|          0|
    |PL_Header_pkt_len_bytes_addr_reg_1018  |   3|   0|    3|          0|
    |add_ln203_reg_1008                     |  11|   0|   11|          0|
    |ap_CS_fsm                              |  28|   0|   28|          0|
    |clu_addr_addr_1_reg_1002               |  64|   0|   64|          0|
    |clu_addr_addr_reg_890                  |  64|   0|   64|          0|
    |grp_ddr_write_1_fu_382_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln173_reg_881                     |   1|   0|    1|          0|
    |icmp_ln177_reg_906                     |   1|   0|    1|          0|
    |internal_uart_counter                  |  32|   0|   32|          0|
    |mul_ln188_reg_917                      |  11|   0|   11|          0|
    |or_ln210_reg_1028                      |   1|   0|    1|          0|
    |rxData_reg_1013                        |   8|   0|    8|          0|
    |shl_ln_reg_885                         |   3|   0|   19|         16|
    |single_index_reg_992                   |  32|   0|   32|          0|
    |tmp_reg_896                            |   1|   0|    1|          0|
    |trunc_ln177_reg_901                    |   1|   0|    1|          0|
    |uart_fifo_addr_11_reg_972              |  11|   0|   11|          0|
    |uart_fifo_addr_12_reg_977              |  11|   0|   11|          0|
    |uart_fifo_addr_1_reg_927               |  10|   0|   11|          1|
    |uart_fifo_addr_2_reg_932               |  10|   0|   11|          1|
    |uart_fifo_addr_3_reg_937               |   9|   0|   11|          2|
    |uart_fifo_addr_4_reg_942               |  11|   0|   11|          0|
    |uart_fifo_addr_5_reg_947               |  11|   0|   11|          0|
    |uart_fifo_addr_6_reg_952               |  11|   0|   11|          0|
    |uart_fifo_addr_7_reg_957               |  11|   0|   11|          0|
    |uart_fifo_addr_8_reg_962               |  11|   0|   11|          0|
    |uart_fifo_addr_9_reg_967               |  11|   0|   11|          0|
    |uart_fifo_addr_reg_922                 |  11|   0|   11|          0|
    |zext_ln209_reg_910                     |   3|   0|   64|         61|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 403|   0|  489|         86|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  uart_data_read.1|  return value|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   64|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   64|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|            ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|            ps_ddr|       pointer|
|ddr                      |   in|   64|     ap_none|               ddr|        scalar|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|          clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|          clu_addr|       pointer|
|uartbase                 |   in|   64|     ap_none|          uartbase|        scalar|
|ts_in                    |   in|   64|     ap_none|             ts_in|        scalar|
|init_device_read         |   in|    8|     ap_none|  init_device_read|        scalar|
|EN                       |   in|    3|     ap_none|                EN|        scalar|
|received_uart            |  out|   32|      ap_vld|     received_uart|       pointer|
|received_uart_ap_vld     |  out|    1|      ap_vld|     received_uart|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

