INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thanda/Documents/vivado/rahul.vivado-trafficlight/rahul.vivado-trafficlight.srcs/sources_1/new/trafficlight_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficlight_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thanda/Documents/vivado/rahul.vivado-trafficlight/rahul.vivado-trafficlight.srcs/sim_1/new/trafficlight_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficlight_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thanda/Documents/vivado/rahul.vivado-trafficlight/rahul.vivado-trafficlight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
