INFO: [VRFC 10-163] Analyzing VHDL file "D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment1/Bozhao_Liu/Oppgave 2/Flash_1_CLK/Flash_1_CLK.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
