

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 18:19:59 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   93|   93|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_19_addr = getelementptr i64 %p_19, i64 0, i64 11" [dfg_199.c:19]   --->   Operation 94 'getelementptr' 'p_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%p_19_load = load i4 %p_19_addr" [dfg_199.c:19]   --->   Operation 95 'load' 'p_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%p_19_load = load i4 %p_19_addr" [dfg_199.c:19]   --->   Operation 96 'load' 'p_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %p_19_load" [dfg_199.c:19]   --->   Operation 97 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [7/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 98 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 99 [6/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 99 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 100 [5/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 100 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 101 [4/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 101 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 102 [3/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 102 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 103 [2/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 103 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 104 [1/7] (6.71ns)   --->   "%dc = dmul i64 %bitcast_ln19, i64 6.07433e+08" [dfg_199.c:19]   --->   Operation 104 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 105 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 106 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 107 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.94>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_17" [dfg_199.c:19]   --->   Operation 108 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%p_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_15" [dfg_199.c:19]   --->   Operation 109 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%v_9 = trunc i64 %p_17_read" [dfg_199.c:17]   --->   Operation 110 'trunc' 'v_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 111 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 112 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 113 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 114 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 115 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 116 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 117 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 118 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 119 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 120 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%r_V = lshr i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 121 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%r_V_1 = shl i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 122 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 123 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln20_2 = zext i1 %tmp" [dfg_199.c:20]   --->   Operation 124 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60" [dfg_199.c:20]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln20_2, i8 %tmp_1"   --->   Operation 126 'select' 'select_ln1312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln20_3 = zext i8 %select_ln1312" [dfg_199.c:20]   --->   Operation 127 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%zext_ln20 = zext i16 %v_9" [dfg_199.c:20]   --->   Operation 128 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (4.61ns) (out node of the LUT)   --->   "%sub_ln20 = sub i17 %zext_ln20_3, i17 %zext_ln20" [dfg_199.c:20]   --->   Operation 129 'sub' 'sub_ln20' <Predicate = true> <Delay = 4.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i16 %p_15_read" [dfg_199.c:21]   --->   Operation 130 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i32 %sext_ln21_1, i32 4294942561" [dfg_199.c:21]   --->   Operation 131 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %p_17_read" [dfg_199.c:22]   --->   Operation 132 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %trunc_ln22" [dfg_199.c:22]   --->   Operation 133 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (3.98ns)   --->   "%ashr_ln22 = ashr i16 %p_15_read, i16 %zext_ln22" [dfg_199.c:22]   --->   Operation 134 'ashr' 'ashr_ln22' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i16 %ashr_ln22" [dfg_199.c:22]   --->   Operation 135 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln22 = mul i31 %sext_ln22_1, i31 2147472339" [dfg_199.c:22]   --->   Operation 136 'mul' 'mul_ln22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 137 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i32 %sext_ln21_1, i32 4294942561" [dfg_199.c:21]   --->   Operation 137 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln22 = mul i31 %sext_ln22_1, i31 2147472339" [dfg_199.c:22]   --->   Operation 138 'mul' 'mul_ln22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 139 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i32 %sext_ln21_1, i32 4294942561" [dfg_199.c:21]   --->   Operation 139 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 140 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln22 = mul i31 %sext_ln22_1, i31 2147472339" [dfg_199.c:22]   --->   Operation 140 'mul' 'mul_ln22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.47>
ST_13 : Operation 141 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln21 = mul i32 %sext_ln21_1, i32 4294942561" [dfg_199.c:21]   --->   Operation 141 'mul' 'mul_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22 = mul i31 %sext_ln22_1, i31 2147472339" [dfg_199.c:22]   --->   Operation 142 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_eq  i31 %mul_ln22, i31 0" [dfg_199.c:21]   --->   Operation 143 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.40>
ST_14 : Operation 144 [1/1] (1.00ns)   --->   "%xor_ln20 = xor i17 %sub_ln20, i17 131071" [dfg_199.c:20]   --->   Operation 144 'xor' 'xor_ln20' <Predicate = true> <Delay = 1.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %xor_ln20" [dfg_199.c:21]   --->   Operation 145 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.99ns)   --->   "%xor_ln20_1 = xor i32 %mul_ln21, i32 4294924599" [dfg_199.c:20]   --->   Operation 146 'xor' 'xor_ln20_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i32 %xor_ln20_1" [dfg_199.c:22]   --->   Operation 147 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i1 %icmp_ln21" [dfg_199.c:20]   --->   Operation 148 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln20_1 = sub i33 %zext_ln20_1, i33 %sext_ln22" [dfg_199.c:20]   --->   Operation 149 'sub' 'sub_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 150 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i33 %sub_ln20_1, i33 %sext_ln21" [dfg_199.c:21]   --->   Operation 150 'add' 'add_ln21' <Predicate = true> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i33 %add_ln21" [dfg_199.c:20]   --->   Operation 151 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [6/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 152 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 153 [5/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 153 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 154 [4/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 154 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 155 [3/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 155 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 156 [2/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 156 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 157 [1/6] (6.28ns)   --->   "%result = sitodp i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 157 'sitodp' 'result' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:19]   --->   Operation 158 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (2.55ns)   --->   "%sub_ln24 = sub i32 0, i32 %p_read" [dfg_199.c:24]   --->   Operation 159 'sub' 'sub_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [7/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 160 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 161 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 161 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 162 [6/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 162 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 163 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 163 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 164 [5/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 164 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 165 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 165 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 166 [4/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 166 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 167 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 167 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 168 [3/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 168 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 169 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 169 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 170 [2/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 170 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 171 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %sub_ln24" [dfg_199.c:24]   --->   Operation 171 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 172 [1/7] (7.29ns)   --->   "%add = dadd i64 %result, i64 350" [dfg_199.c:24]   --->   Operation 172 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 173 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 173 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 174 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 174 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 175 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 175 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 176 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 176 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 177 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 177 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 178 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 178 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 179 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 179 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 180 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 180 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 181 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 181 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 182 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 182 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 183 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 183 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 184 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 184 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 185 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 185 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 186 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 186 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 187 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 187 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 188 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 188 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 189 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 189 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 190 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 190 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 191 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 191 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 192 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 192 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 193 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 193 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 194 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 194 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 195 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 195 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 196 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 196 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 197 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 197 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 198 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 198 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 199 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 199 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 200 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 200 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 201 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 201 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 202 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 202 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 203 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 203 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 204 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 204 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 205 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 205 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 206 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 206 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 207 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 207 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 208 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 208 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 209 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 209 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 210 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 210 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 211 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 211 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 212 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 212 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 213 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 213 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 214 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 214 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 215 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 215 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 216 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 216 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 217 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 217 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 218 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 218 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 219 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 219 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 220 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 220 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 221 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 221 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 222 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 222 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 223 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 223 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.94>
ST_79 : Operation 224 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_5" [dfg_199.c:19]   --->   Operation 224 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 225 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %p_5_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 225 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 226 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V_1"   --->   Operation 227 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 228 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_12, i1 0"   --->   Operation 228 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 229 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 230 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 231 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 231 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 232 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 232 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 233 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_11"   --->   Operation 233 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 234 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 235 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 235 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 236 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast = sext i12 %ush_1"   --->   Operation 236 'sext' 'sh_prom_i_i_i_i_i23_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 237 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i23_cast_cast_cast"   --->   Operation 237 'zext' 'sh_prom_i_i_i_i_i23_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast"   --->   Operation 238 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_3 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast"   --->   Operation 239 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 240 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 241 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_3, i32 53, i32 84"   --->   Operation 242 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 243 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_6"   --->   Operation 243 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 244 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 244 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 245 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 246 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 246 'sub' 'result_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 247 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 248 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 248 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 249 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24 = xor i32 %result_V, i32 4294967295" [dfg_199.c:24]   --->   Operation 249 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.28>
ST_81 : Operation 250 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 250 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 251 [6/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 251 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.28>
ST_82 : Operation 252 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 252 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 253 [5/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 253 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.28>
ST_83 : Operation 254 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 254 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 255 [4/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 255 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.28>
ST_84 : Operation 256 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 256 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 257 [3/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 257 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.28>
ST_85 : Operation 258 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 258 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 259 [2/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 259 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.28>
ST_86 : Operation 260 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 %add" [dfg_199.c:24]   --->   Operation 260 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %div" [dfg_199.c:24]   --->   Operation 261 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 262 [1/1] (0.99ns)   --->   "%xor_ln24_1 = xor i64 %bitcast_ln24, i64 9223372036854775808" [dfg_199.c:24]   --->   Operation 262 'xor' 'xor_ln24_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 263 [1/6] (6.28ns)   --->   "%conv1 = sitodp i32 %xor_ln24" [dfg_199.c:24]   --->   Operation 263 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.71>
ST_87 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %xor_ln24_1" [dfg_199.c:24]   --->   Operation 264 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 265 [7/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 265 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.71>
ST_88 : Operation 266 [6/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 266 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.71>
ST_89 : Operation 267 [5/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 267 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.71>
ST_90 : Operation 268 [4/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 268 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.71>
ST_91 : Operation 269 [3/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 269 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.71>
ST_92 : Operation 270 [2/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 270 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.71>
ST_93 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 272 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 272 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 275 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 275 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_19"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 283 [1/7] (6.71ns)   --->   "%result_1 = dmul i64 %conv1, i64 %bitcast_ln24_1" [dfg_199.c:24]   --->   Operation 283 'dmul' 'result_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i64 %result_1" [dfg_199.c:25]   --->   Operation 284 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('p_19_addr', dfg_199.c:19) [10]  (0 ns)
	'load' operation ('p_19_load', dfg_199.c:19) on array 'p_19' [24]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_19_load', dfg_199.c:19) on array 'p_19' [24]  (3.25 ns)

 <State 3>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 4>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 5>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 6>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 7>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 8>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', dfg_199.c:19) [26]  (6.72 ns)

 <State 10>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [33]  (1.64 ns)
	'select' operation ('ush') [37]  (0.697 ns)
	'lshr' operation ('r.V') [40]  (0 ns)
	'select' operation ('select_ln1312') [45]  (0 ns)
	'sub' operation ('sub_ln20', dfg_199.c:20) [48]  (4.61 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('mul_ln21', dfg_199.c:21) [52]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('mul_ln21', dfg_199.c:21) [52]  (2.15 ns)

 <State 13>: 2.47ns
The critical path consists of the following:
	'mul' operation of DSP[59] ('mul_ln22', dfg_199.c:22) [59]  (0 ns)
	'icmp' operation ('icmp_ln21', dfg_199.c:21) [60]  (2.47 ns)

 <State 14>: 5.4ns
The critical path consists of the following:
	'xor' operation ('xor_ln20', dfg_199.c:20) [49]  (1 ns)
	'add' operation ('add_ln21', dfg_199.c:21) [63]  (4.4 ns)

 <State 15>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 17>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 18>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 19>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 20>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('result', dfg_199.c:20) [65]  (6.28 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', dfg_199.c:24) [90]  (7.3 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 67>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 68>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 69>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 70>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 71>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 72>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 73>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 74>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 75>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 76>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 77>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 78>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 79>: 6.95ns
The critical path consists of the following:
	wire read on port 'p_5' (dfg_199.c:19) [8]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [73]  (1.64 ns)
	'select' operation ('ush') [77]  (0.697 ns)
	'lshr' operation ('r.V') [80]  (0 ns)
	'select' operation ('val') [85]  (4.61 ns)

 <State 80>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('div', dfg_199.c:24) [91]  (4.55 ns)

 <State 81>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 82>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 83>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 84>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 85>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 86>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:24) [96]  (6.28 ns)

 <State 87>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 88>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 89>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 90>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 91>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 92>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)

 <State 93>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('result', dfg_199.c:24) [97]  (6.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
