INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zayam/fpga/CounterAndStateMachine/CounterAndStateMachine.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zayam/fpga/CounterAndStateMachine/CounterAndStateMachine.srcs/sim_1/new/tb_StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_StateMachine
