// Seed: 2936341954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = 1'b0;
  wire id_10;
  assign id_9 = 1;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output supply0 id_4
    , id_7,
    output logic id_5
);
  logic id_8;
  final $display(1, 1'b0);
  assign id_4 = 1 == 1'b0;
  id_9(
      1, id_4
  );
  always @(posedge id_0 or posedge id_8) id_5 <= id_8;
  supply0 id_10;
  supply1 id_11 = 1;
  always @(posedge 1) id_7 <= (id_10) - id_0;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11, id_10
  );
endmodule
