
uarthw.elf:     file format elf32-littlenios2
uarthw.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x040001c0

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00012510 memsz 0x00012510 flags r-x
    LOAD off    0x00013530 vaddr 0x04012530 paddr 0x04014120 align 2**12
         filesz 0x00001bf0 memsz 0x00001bf0 flags rw-
    LOAD off    0x00015d10 vaddr 0x04015d10 paddr 0x04015d10 align 2**12
         filesz 0x00000000 memsz 0x0000015c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   000001a0  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001202c  040001c0  040001c0  000011c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000344  040121ec  040121ec  000131ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001bf0  04012530  04014120  00013530  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000015c  04015d10  04015d10  00015d10  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_controller_0 00000000  04015e6c  04015e6c  00015120  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00015120  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000f90  00000000  00000000  00015148  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00025d25  00000000  00000000  000160d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009a3e  00000000  00000000  0003bdfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000c0f2  00000000  00000000  0004583b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002900  00000000  00000000  00051930  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000041a1  00000000  00000000  00054230  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00017979  00000000  00000000  000583d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0006fd4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000018d0  00000000  00000000  0006fd90  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0007515e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00075161  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0007516d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0007516e  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0007516f  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00075173  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00075177  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0007517b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00075186  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00075191  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000f  00000000  00000000  0007519c  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000058  00000000  00000000  000751ab  2**0
                  CONTENTS, READONLY
 29 .jdi          00005499  00000000  00000000  00075203  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     002f7ea2  00000000  00000000  0007a69c  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
040001c0 l    d  .text	00000000 .text
040121ec l    d  .rodata	00000000 .rodata
04012530 l    d  .rwdata	00000000 .rwdata
04015d10 l    d  .bss	00000000 .bss
04015e6c l    d  .sdram_controller_0	00000000 .sdram_controller_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../uarthw_bsp//obj/HAL/src/crt0.o
040001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
04000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
0401223e l     O .rodata	00000010 zeroes.4404
04002594 l     F .text	000000bc __sbprintf
0401224e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
040027a4 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
040042fc l     F .text	00000008 __fp_unlock
04004310 l     F .text	0000019c __sinit.part.1
040044ac l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
04012530 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
04012974 l     O .rwdata	00000020 lc_ctype_charset
04012954 l     O .rwdata	00000020 lc_message_charset
04012994 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
04012280 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04006e90 l     F .text	000000fc __sprint_r.part.0
040123a4 l     O .rodata	00000010 zeroes.4349
040084cc l     F .text	000000bc __sbprintf
040123b4 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
0400d09c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400d1b0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400d1dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
0400d2d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400d3b8 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0400d4a4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400d680 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04014108 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0400d8f4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400da30 l     F .text	00000034 alt_dev_reg
04012f7c l     O .rwdata	00000038 i2c_0
04012fb4 l     O .rwdata	00001060 jtag_uart_0
04014014 l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
0400db30 l     F .text	00000110 optional_irq_callback
0400dc90 l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0400f96c l     F .text	0000020c altera_avalon_jtag_uart_irq
0400fb78 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
040101b0 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
04010460 l     F .text	0000009c altera_avalon_uart_irq
040104fc l     F .text	000000e4 altera_avalon_uart_rxirq
040105e0 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0401077c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
04010994 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04010e20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04011310 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04011470 l     F .text	0000003c alt_get_errno
040114ac l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
040069a0 g     F .text	00000074 _mprec_log10
04006a8c g     F .text	0000008c __any_on
04008f48 g     F .text	00000054 _isatty_r
0401228c g     O .rodata	00000028 __mprec_tinytens
0400d5bc g     F .text	0000007c alt_main
04015d6c g     O .bss	00000100 alt_irq
04008f9c g     F .text	00000060 _lseek_r
04014120 g       *ABS*	00000000 __flash_rwdata_start
0400ba74 g     F .text	00000088 .hidden __eqdf2
04015e6c g       *ABS*	00000000 __alt_heap_start
04000260 g     F .text	0000003c printf
04009874 g     F .text	0000009c _wcrtomb_r
04006cb8 g     F .text	0000005c __sseek
0400465c g     F .text	00000010 __sinit
0400971c g     F .text	00000140 __swbuf_r
04004c68 g     F .text	0000007c _setlocale_r
040044b4 g     F .text	00000078 __sfmoreglue
0400e388 g     F .text	000000a8 alt_avalon_i2c_rx_read
0400d65c g     F .text	00000024 __malloc_unlock
0400f5a0 g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
0400e10c g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
04008ffc g     F .text	0000015c memmove
04004644 g     F .text	00000018 _cleanup
0400edf0 g     F .text	0000020c alt_avalon_i2c_master_transmit_using_interrupts
04005a60 g     F .text	000000a8 _Balloc
0400bafc g     F .text	000000dc .hidden __gtdf2
04000000 g     F .entry	0000000c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
04008a24 g     F .text	0000005c _fstat_r
04015d28 g     O .bss	00000004 errno
04006c34 g     F .text	00000008 __seofread
04015d30 g     O .bss	00000004 alt_argv
0401c0d8 g       *ABS*	00000000 _gp
0400f5e4 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
0400e29c g     F .text	00000044 alt_avalon_i2c_is_busy
04012dfc g     O .rwdata	00000180 alt_fd_list
0400e040 g     F .text	000000cc alt_avalon_i2c_master_config_set
04010fc0 g     F .text	00000090 alt_find_dev
040057f0 g     F .text	00000148 memcpy
04004304 g     F .text	0000000c _cleanup_r
0400ceb4 g     F .text	000000dc .hidden __floatsidf
040113f4 g     F .text	0000007c alt_io_redirect
0400bbd8 g     F .text	000000f4 .hidden __ltdf2
040121ec g       *ABS*	00000000 __DTOR_END__
0400ec30 g     F .text	000001c0 alt_avalon_i2c_master_transmit
04006b18 g     F .text	00000074 __fpclassifyd
040068fc g     F .text	000000a4 __ratio
040084b0 g     F .text	0000001c __vfiprintf_internal
0400fd70 g     F .text	0000021c altera_avalon_jtag_uart_read
04000230 g     F .text	00000030 _printf_r
0400a714 g     F .text	00000064 .hidden __udivsi3
0400d30c g     F .text	000000ac isatty
040122dc g     O .rodata	000000c8 __mprec_tens
04004ce4 g     F .text	0000000c __locale_charset
0400deac g     F .text	00000098 alt_avalon_i2c_enable
04015d24 g     O .bss	00000004 __malloc_top_pad
0400f4d4 g     F .text	00000068 alt_avalon_i2c_int_disable
040140e0 g     O .rwdata	00000004 __mb_cur_max
04004d14 g     F .text	0000000c _localeconv_r
04008a80 g     F .text	000004c8 __sfvwrite_r
04005e94 g     F .text	0000003c __i2b
04006b8c g     F .text	00000054 _sbrk_r
04009158 g     F .text	00000060 _read_r
04014100 g     O .rwdata	00000004 alt_max_fd
04008718 g     F .text	000000f0 _fclose_r
040042cc g     F .text	00000030 fflush
04015d20 g     O .bss	00000004 __malloc_max_sbrked_mem
0400effc g     F .text	00000210 alt_avalon_i2c_master_receive
0400a7f8 g     F .text	000008ac .hidden __adddf3
040066a4 g     F .text	0000010c __b2d
0400a058 g     F .text	000005c4 .hidden __umoddi3
0400d4e0 g     F .text	000000dc lseek
0400f53c g     F .text	00000064 alt_avalon_i2c_int_enable
04000000 g       *ABS*	00000000 __alt_mem_sdram_controller_0
040140d8 g     O .rwdata	00000004 _global_impure_ptr
040091b8 g     F .text	00000564 _realloc_r
04015e6c g       *ABS*	00000000 __bss_end
04011220 g     F .text	000000f0 alt_iic_isr_register
040119f8 g     F .text	00000108 alt_tick
04009a5c g     F .text	000005fc .hidden __udivdi3
0400f3fc g     F .text	00000058 alt_avalon_i2c_int_status_get
04008980 g     F .text	00000024 _fputwc_r
040122b4 g     O .rodata	00000028 __mprec_bigtens
04005c78 g     F .text	00000104 __s2b
0400cf90 g     F .text	000000a8 .hidden __floatunsidf
040063e4 g     F .text	00000060 __mcmp
040103b4 g     F .text	000000ac altera_avalon_uart_init
0400467c g     F .text	00000018 __fp_lock_all
040111d4 g     F .text	0000004c alt_ic_irq_enabled
0401195c g     F .text	0000009c alt_alarm_stop
0400dd2c g     F .text	00000054 alt_avalon_i2c_register_callback
04015d38 g     O .bss	00000004 alt_irq_active
0400dd80 g     F .text	000000ec alt_avalon_i2c_init
040000ec g     F .exceptions	000000d4 alt_irq_handler
04012dd4 g     O .rwdata	00000028 alt_dev_null
04010e00 g     F .text	00000020 alt_dcache_flush_all
04005d7c g     F .text	00000068 __hi0bits
0400ce34 g     F .text	00000080 .hidden __fixdfsi
04014120 g       *ABS*	00000000 __ram_rwdata_end
040140f8 g     O .rwdata	00000008 alt_dev_list
0400d930 g     F .text	00000100 write
04011db8 g     F .text	000000a0 _putc_r
0400e6bc g     F .text	0000004c alt_avalon_i2c_check_arblost
0400f498 g     F .text	0000003c alt_avalon_i2c_int_clear
04012530 g       *ABS*	00000000 __ram_rodata_end
0400d218 g     F .text	000000b8 fstat
0400bbd8 g     F .text	000000f4 .hidden __ledf2
0401410c g     O .rwdata	00000008 alt_avalon_i2c_list
0400615c g     F .text	00000140 __pow5mult
04006fa4 g     F .text	0000150c ___vfiprintf_internal_r
04015d18 g     O .bss	00000004 __nlocale_changed
0400a778 g     F .text	00000058 .hidden __umodsi3
04015e6c g       *ABS*	00000000 end
040109d0 g     F .text	000001ac altera_avalon_uart_write
0400f8ac g     F .text	000000c0 altera_avalon_jtag_uart_init
0400de6c g     F .text	00000040 alt_avalon_i2c_open
040121ec g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
0400e844 g     F .text	000000e8 alt_avalon_i2c_master_tx
04010228 g     F .text	0000007c alt_avalon_timer_sc_init
04010304 g     F .text	00000060 altera_avalon_uart_write_fd
0400d038 g     F .text	00000064 .hidden __clzsi2
04010364 g     F .text	00000050 altera_avalon_uart_close_fd
0400ff8c g     F .text	00000224 altera_avalon_jtag_uart_write
0400466c g     F .text	00000004 __sfp_lock_acquire
0400570c g     F .text	000000e4 memchr
0400029c g     F .text	000022dc ___vfprintf_internal_r
040047d0 g     F .text	00000310 _free_r
040116f4 g     F .text	0000022c alt_printf
04004cf0 g     F .text	00000010 __locale_mb_cur_max
04012038 g     F .text	00000180 __call_exitprocs
04015d14 g     O .bss	00000004 __mlocale_changed
0400dc40 g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
040140e4 g     O .rwdata	00000004 __malloc_sbrk_base
040001c0 g     F .text	0000003c _start
04015d3c g     O .bss	00000004 _alt_tick_rate
0400f20c g     F .text	000001f0 alt_avalon_i2c_master_receive_using_interrupts
0400f630 g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
0400629c g     F .text	00000148 __lshift
04015d40 g     O .bss	00000004 _alt_nticks
0400d6bc g     F .text	00000104 read
0400da9c g     F .text	00000094 alt_sys_init
04011f20 g     F .text	00000118 __register_exitproc
0400ea68 g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
04005ed0 g     F .text	0000028c __multiply
0400fc18 g     F .text	00000068 altera_avalon_jtag_uart_close
0400a7d0 g     F .text	00000028 .hidden __mulsi3
04012530 g       *ABS*	00000000 __ram_rwdata_start
040121ec g       *ABS*	00000000 __ram_rodata_start
04015d44 g     O .bss	00000028 __malloc_current_mallinfo
040067b0 g     F .text	0000014c __d2b
0400f748 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04011c2c g     F .text	000000c4 alt_get_fd
04010ca8 g     F .text	00000158 alt_busy_sleep
040085e8 g     F .text	00000054 _close_r
04011d3c g     F .text	0000007c memcmp
0400e2e0 g     F .text	000000a8 alt_avalon_i2c_rx_read_available
0400f808 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04015e6c g       *ABS*	00000000 __alt_stack_base
0400f858 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04002650 g     F .text	00000154 __swsetup_r
0400b0a4 g     F .text	000009d0 .hidden __divdf3
0400452c g     F .text	00000118 __sfp
04006a14 g     F .text	00000078 __copybits
040129cc g     O .rwdata	00000408 __malloc_av_
04004678 g     F .text	00000004 __sinit_lock_release
0400bccc g     F .text	0000086c .hidden __muldf3
04006be0 g     F .text	00000054 __sread
04011b24 g     F .text	00000108 alt_find_file
04010e5c g     F .text	000000a4 alt_dev_llist_insert
0400d638 g     F .text	00000024 __malloc_lock
0400d844 g     F .text	000000b0 sbrk
0400e708 g     F .text	0000013c alt_avalon_i2c_interrupt_transaction_status
0400e670 g     F .text	0000004c alt_avalon_i2c_check_nack
04004270 g     F .text	0000005c _fflush_r
0400863c g     F .text	000000dc _calloc_r
04015d10 g       *ABS*	00000000 __bss_start
04005938 g     F .text	00000128 memset
040001fc g     F .text	00000034 main
0400e63c g     F .text	00000034 alt_avalon_i2c_master_target_set
04015d34 g     O .bss	00000004 alt_envp
04015d1c g     O .bss	00000004 __malloc_max_total_mem
0400f7a8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400985c g     F .text	00000018 __swbuf
0400f454 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
04006d14 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
04008808 g     F .text	00000014 fclose
040029cc g     F .text	00001688 _dtoa_r
04004f00 g     F .text	0000080c _malloc_r
040099d0 g     F .text	00000030 __ascii_wctomb
04014104 g     O .rwdata	00000004 alt_errno
04004ae0 g     F .text	000000c4 _fwalk
04011e58 g     F .text	000000c8 putc
0400a61c g     F .text	00000084 .hidden __divsi3
040046ac g     F .text	00000124 _malloc_trim_r
040121ec g       *ABS*	00000000 __CTOR_END__
04006d1c g     F .text	000000dc strcmp
040121ec g       *ABS*	00000000 __flash_rodata_start
040121ec g       *ABS*	00000000 __DTOR_LIST__
0400ba74 g     F .text	00000088 .hidden __nedf2
0400da64 g     F .text	00000038 alt_irq_init
0400d7c0 g     F .text	00000084 alt_release_fd
040123c4 g     O .rodata	00000100 .hidden __clz_tab
04015d10 g     O .bss	00000004 _PathLocale
04011cf0 g     F .text	00000014 atexit
04008588 g     F .text	00000060 _write_r
04004d20 g     F .text	00000018 setlocale
040140dc g     O .rwdata	00000004 _impure_ptr
04015d2c g     O .bss	00000004 alt_argc
04004054 g     F .text	0000021c __sflush_r
04010f60 g     F .text	00000060 _do_dtors
04004d0c g     F .text	00000008 __locale_cjk_lang
0400e604 g     F .text	00000038 alt_avalon_i2c_master_target_get
0400e514 g     F .text	000000f0 alt_avalon_i2c_send_address
04000020 g       .exceptions	00000000 alt_irq_entry
04006640 g     F .text	00000064 __ulp
04004694 g     F .text	00000018 __fp_unlock_all
040140f0 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
04004d38 g     F .text	0000000c localeconv
0400f6e0 g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
04011070 g     F .text	00000050 alt_ic_isr_register
0400df44 g     F .text	0000004c alt_avalon_i2c_disable
04014120 g       *ABS*	00000000 _edata
040102a4 g     F .text	00000060 altera_avalon_uart_read_fd
04015e6c g       *ABS*	00000000 _end
0400881c g     F .text	00000164 __fputwc
040001c0 g       *ABS*	00000000 __ram_exceptions_end
0400fc80 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0400df90 g     F .text	000000b0 alt_avalon_i2c_master_config_get
04011148 g     F .text	0000008c alt_ic_irq_disable
04006c3c g     F .text	0000007c __swrite
040140e8 g     O .rwdata	00000004 __malloc_trim_threshold
04011b00 g     F .text	00000024 altera_nios2_qsys_irq_init
04004d00 g     F .text	0000000c __locale_msgcharset
04011d04 g     F .text	00000038 exit
04004ba4 g     F .text	000000c4 _fwalk_reent
04006444 g     F .text	000001fc __mdiff
0400a6a0 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04004670 g     F .text	00000004 __sfp_lock_release
0400e1a0 g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
0400e430 g     F .text	000000e4 alt_avalon_i2c_cmd_write
04010728 g     F .text	00000054 altera_avalon_uart_close
040121b8 g     F .text	00000034 _exit
04010b7c g     F .text	0000012c alt_alarm_start
04004d44 g     F .text	000001bc __smakebuf_r
04006df8 g     F .text	00000098 strlen
04011598 g     F .text	0000015c open
0400bafc g     F .text	000000dc .hidden __gedf2
04011920 g     F .text	0000003c alt_putchar
040140ec g     O .rwdata	00000004 __wctomb
04006f8c g     F .text	00000018 __sprint_r
04011050 g     F .text	00000020 alt_icache_flush_all
04014114 g     O .rwdata	00000004 alt_priority_mask
040110c0 g     F .text	00000088 alt_ic_irq_enable
04002578 g     F .text	0000001c __vfprintf_internal
040107b8 g     F .text	000001dc altera_avalon_uart_read
04009a00 g     F .text	0000005c _wctomb_r
0400c538 g     F .text	000008fc .hidden __subdf3
04005de4 g     F .text	000000b0 __lo0bits
04014118 g     O .rwdata	00000008 alt_alarm_list
04010f00 g     F .text	00000060 _do_ctors
04009910 g     F .text	000000c0 wcrtomb
0400d0d8 g     F .text	000000d8 close
0400f694 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
0400d420 g     F .text	00000084 alt_load
0400e92c g     F .text	0000013c alt_avalon_i2c_master_rx
040089a4 g     F .text	00000080 fputwc
04004674 g     F .text	00000004 __sinit_lock_acquire
04005b30 g     F .text	00000148 __multadd
04005b08 g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08407014 	ori	at,at,448
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000ec0 	call	40000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000306 	br	4000098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 400008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)

04000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 4000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 4000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 400009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000e8:	ef80083a 	eret

040000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000ec:	defff904 	addi	sp,sp,-28
 40000f0:	dfc00615 	stw	ra,24(sp)
 40000f4:	df000515 	stw	fp,20(sp)
 40000f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 40000fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000100:	0005313a 	rdctl	r2,ipending
 4000104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400010c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000114:	00800044 	movi	r2,1
 4000118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400011c:	e0fffb17 	ldw	r3,-20(fp)
 4000120:	e0bffc17 	ldw	r2,-16(fp)
 4000124:	1884703a 	and	r2,r3,r2
 4000128:	10001426 	beq	r2,zero,400017c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400012c:	00810074 	movhi	r2,1025
 4000130:	10975b04 	addi	r2,r2,23916
 4000134:	e0fffd17 	ldw	r3,-12(fp)
 4000138:	180690fa 	slli	r3,r3,3
 400013c:	10c5883a 	add	r2,r2,r3
 4000140:	10c00017 	ldw	r3,0(r2)
 4000144:	00810074 	movhi	r2,1025
 4000148:	10975b04 	addi	r2,r2,23916
 400014c:	e13ffd17 	ldw	r4,-12(fp)
 4000150:	200890fa 	slli	r4,r4,3
 4000154:	1105883a 	add	r2,r2,r4
 4000158:	10800104 	addi	r2,r2,4
 400015c:	10800017 	ldw	r2,0(r2)
 4000160:	1009883a 	mov	r4,r2
 4000164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400016c:	0005313a 	rdctl	r2,ipending
 4000170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000174:	e0bfff17 	ldw	r2,-4(fp)
 4000178:	00000706 	br	4000198 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400017c:	e0bffc17 	ldw	r2,-16(fp)
 4000180:	1085883a 	add	r2,r2,r2
 4000184:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000188:	e0bffd17 	ldw	r2,-12(fp)
 400018c:	10800044 	addi	r2,r2,1
 4000190:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 4000194:	003fe106 	br	400011c <__alt_data_end+0xfc00011c>

    active = alt_irq_pending ();
 4000198:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 400019c:	e0bffb17 	ldw	r2,-20(fp)
 40001a0:	103fdb1e 	bne	r2,zero,4000110 <__alt_data_end+0xfc000110>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001a4:	0001883a 	nop
}
 40001a8:	0001883a 	nop
 40001ac:	e037883a 	mov	sp,fp
 40001b0:	dfc00117 	ldw	ra,4(sp)
 40001b4:	df000017 	ldw	fp,0(sp)
 40001b8:	dec00204 	addi	sp,sp,8
 40001bc:	f800283a 	ret

Disassembly of section .text:

040001c0 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 40001c0:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 40001c4:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 40001c8:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 40001cc:	d6b03614 	ori	gp,gp,49368
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 40001d0:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 40001d4:	10974414 	ori	r2,r2,23824

    movhi r3, %hi(__bss_end)
 40001d8:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 40001dc:	18d79b14 	ori	r3,r3,24172

    beq r2, r3, 1f
 40001e0:	10c00326 	beq	r2,r3,40001f0 <_start+0x30>

0:
    stw zero, (r2)
 40001e4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001e8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001ec:	10fffd36 	bltu	r2,r3,40001e4 <__alt_data_end+0xfc0001e4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 40001f0:	400d4200 	call	400d420 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001f4:	400d5bc0 	call	400d5bc <alt_main>

040001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001f8:	003fff06 	br	40001f8 <__alt_data_end+0xfc0001f8>

040001fc <main>:
 */

#include <stdio.h>

int main()
{
 40001fc:	defffe04 	addi	sp,sp,-8
 4000200:	dfc00115 	stw	ra,4(sp)
 4000204:	df000015 	stw	fp,0(sp)
 4000208:	d839883a 	mov	fp,sp
  printf("Hello im abda");
 400020c:	01010074 	movhi	r4,1025
 4000210:	21087b04 	addi	r4,r4,8684
 4000214:	40002600 	call	4000260 <printf>

  return 0;
 4000218:	0005883a 	mov	r2,zero
}
 400021c:	e037883a 	mov	sp,fp
 4000220:	dfc00117 	ldw	ra,4(sp)
 4000224:	df000017 	ldw	fp,0(sp)
 4000228:	dec00204 	addi	sp,sp,8
 400022c:	f800283a 	ret

04000230 <_printf_r>:
 4000230:	defffd04 	addi	sp,sp,-12
 4000234:	2805883a 	mov	r2,r5
 4000238:	dfc00015 	stw	ra,0(sp)
 400023c:	d9800115 	stw	r6,4(sp)
 4000240:	d9c00215 	stw	r7,8(sp)
 4000244:	21400217 	ldw	r5,8(r4)
 4000248:	d9c00104 	addi	r7,sp,4
 400024c:	100d883a 	mov	r6,r2
 4000250:	400029c0 	call	400029c <___vfprintf_internal_r>
 4000254:	dfc00017 	ldw	ra,0(sp)
 4000258:	dec00304 	addi	sp,sp,12
 400025c:	f800283a 	ret

04000260 <printf>:
 4000260:	defffc04 	addi	sp,sp,-16
 4000264:	dfc00015 	stw	ra,0(sp)
 4000268:	d9400115 	stw	r5,4(sp)
 400026c:	d9800215 	stw	r6,8(sp)
 4000270:	d9c00315 	stw	r7,12(sp)
 4000274:	00810074 	movhi	r2,1025
 4000278:	10903704 	addi	r2,r2,16604
 400027c:	10800017 	ldw	r2,0(r2)
 4000280:	200b883a 	mov	r5,r4
 4000284:	d9800104 	addi	r6,sp,4
 4000288:	11000217 	ldw	r4,8(r2)
 400028c:	40025780 	call	4002578 <__vfprintf_internal>
 4000290:	dfc00017 	ldw	ra,0(sp)
 4000294:	dec00404 	addi	sp,sp,16
 4000298:	f800283a 	ret

0400029c <___vfprintf_internal_r>:
 400029c:	deffb804 	addi	sp,sp,-288
 40002a0:	dfc04715 	stw	ra,284(sp)
 40002a4:	ddc04515 	stw	r23,276(sp)
 40002a8:	dd404315 	stw	r21,268(sp)
 40002ac:	d9002d15 	stw	r4,180(sp)
 40002b0:	282f883a 	mov	r23,r5
 40002b4:	302b883a 	mov	r21,r6
 40002b8:	d9c02e15 	stw	r7,184(sp)
 40002bc:	df004615 	stw	fp,280(sp)
 40002c0:	dd804415 	stw	r22,272(sp)
 40002c4:	dd004215 	stw	r20,264(sp)
 40002c8:	dcc04115 	stw	r19,260(sp)
 40002cc:	dc804015 	stw	r18,256(sp)
 40002d0:	dc403f15 	stw	r17,252(sp)
 40002d4:	dc003e15 	stw	r16,248(sp)
 40002d8:	4004d140 	call	4004d14 <_localeconv_r>
 40002dc:	10800017 	ldw	r2,0(r2)
 40002e0:	1009883a 	mov	r4,r2
 40002e4:	d8803415 	stw	r2,208(sp)
 40002e8:	4006df80 	call	4006df8 <strlen>
 40002ec:	d8803715 	stw	r2,220(sp)
 40002f0:	d8802d17 	ldw	r2,180(sp)
 40002f4:	10000226 	beq	r2,zero,4000300 <___vfprintf_internal_r+0x64>
 40002f8:	10800e17 	ldw	r2,56(r2)
 40002fc:	1000fb26 	beq	r2,zero,40006ec <___vfprintf_internal_r+0x450>
 4000300:	b880030b 	ldhu	r2,12(r23)
 4000304:	10c8000c 	andi	r3,r2,8192
 4000308:	1800061e 	bne	r3,zero,4000324 <___vfprintf_internal_r+0x88>
 400030c:	b9001917 	ldw	r4,100(r23)
 4000310:	00f7ffc4 	movi	r3,-8193
 4000314:	10880014 	ori	r2,r2,8192
 4000318:	20c6703a 	and	r3,r4,r3
 400031c:	b880030d 	sth	r2,12(r23)
 4000320:	b8c01915 	stw	r3,100(r23)
 4000324:	10c0020c 	andi	r3,r2,8
 4000328:	1800c326 	beq	r3,zero,4000638 <___vfprintf_internal_r+0x39c>
 400032c:	b8c00417 	ldw	r3,16(r23)
 4000330:	1800c126 	beq	r3,zero,4000638 <___vfprintf_internal_r+0x39c>
 4000334:	1080068c 	andi	r2,r2,26
 4000338:	00c00284 	movi	r3,10
 400033c:	10c0c626 	beq	r2,r3,4000658 <___vfprintf_internal_r+0x3bc>
 4000340:	d8c00404 	addi	r3,sp,16
 4000344:	05010074 	movhi	r20,1025
 4000348:	d9001e04 	addi	r4,sp,120
 400034c:	a5088f84 	addi	r20,r20,8766
 4000350:	d8c01e15 	stw	r3,120(sp)
 4000354:	d8002015 	stw	zero,128(sp)
 4000358:	d8001f15 	stw	zero,124(sp)
 400035c:	d8003315 	stw	zero,204(sp)
 4000360:	d8003615 	stw	zero,216(sp)
 4000364:	d8003815 	stw	zero,224(sp)
 4000368:	1811883a 	mov	r8,r3
 400036c:	d8003915 	stw	zero,228(sp)
 4000370:	d8003a15 	stw	zero,232(sp)
 4000374:	d8002f15 	stw	zero,188(sp)
 4000378:	d9002815 	stw	r4,160(sp)
 400037c:	a8800007 	ldb	r2,0(r21)
 4000380:	10028b26 	beq	r2,zero,4000db0 <___vfprintf_internal_r+0xb14>
 4000384:	00c00944 	movi	r3,37
 4000388:	a823883a 	mov	r17,r21
 400038c:	10c0021e 	bne	r2,r3,4000398 <___vfprintf_internal_r+0xfc>
 4000390:	00001406 	br	40003e4 <___vfprintf_internal_r+0x148>
 4000394:	10c00326 	beq	r2,r3,40003a4 <___vfprintf_internal_r+0x108>
 4000398:	8c400044 	addi	r17,r17,1
 400039c:	88800007 	ldb	r2,0(r17)
 40003a0:	103ffc1e 	bne	r2,zero,4000394 <__alt_data_end+0xfc000394>
 40003a4:	8d61c83a 	sub	r16,r17,r21
 40003a8:	80000e26 	beq	r16,zero,40003e4 <___vfprintf_internal_r+0x148>
 40003ac:	d8c02017 	ldw	r3,128(sp)
 40003b0:	d8801f17 	ldw	r2,124(sp)
 40003b4:	45400015 	stw	r21,0(r8)
 40003b8:	1c07883a 	add	r3,r3,r16
 40003bc:	10800044 	addi	r2,r2,1
 40003c0:	d8c02015 	stw	r3,128(sp)
 40003c4:	44000115 	stw	r16,4(r8)
 40003c8:	d8801f15 	stw	r2,124(sp)
 40003cc:	00c001c4 	movi	r3,7
 40003d0:	1880a916 	blt	r3,r2,4000678 <___vfprintf_internal_r+0x3dc>
 40003d4:	42000204 	addi	r8,r8,8
 40003d8:	d9402f17 	ldw	r5,188(sp)
 40003dc:	2c0b883a 	add	r5,r5,r16
 40003e0:	d9402f15 	stw	r5,188(sp)
 40003e4:	88800007 	ldb	r2,0(r17)
 40003e8:	1000aa26 	beq	r2,zero,4000694 <___vfprintf_internal_r+0x3f8>
 40003ec:	8d400044 	addi	r21,r17,1
 40003f0:	8c400047 	ldb	r17,1(r17)
 40003f4:	0021883a 	mov	r16,zero
 40003f8:	00bfffc4 	movi	r2,-1
 40003fc:	0025883a 	mov	r18,zero
 4000400:	dc002905 	stb	r16,164(sp)
 4000404:	d8002785 	stb	zero,158(sp)
 4000408:	d8002b05 	stb	zero,172(sp)
 400040c:	d8802a15 	stw	r2,168(sp)
 4000410:	d8003115 	stw	zero,196(sp)
 4000414:	04c01604 	movi	r19,88
 4000418:	05800244 	movi	r22,9
 400041c:	9021883a 	mov	r16,r18
 4000420:	4039883a 	mov	fp,r8
 4000424:	ad400044 	addi	r21,r21,1
 4000428:	88bff804 	addi	r2,r17,-32
 400042c:	98833236 	bltu	r19,r2,40010f8 <___vfprintf_internal_r+0xe5c>
 4000430:	100490ba 	slli	r2,r2,2
 4000434:	00c10034 	movhi	r3,1024
 4000438:	18c11204 	addi	r3,r3,1096
 400043c:	10c5883a 	add	r2,r2,r3
 4000440:	10800017 	ldw	r2,0(r2)
 4000444:	1000683a 	jmp	r2
 4000448:	04000ff0 	cmpltui	r16,zero,63
 400044c:	040010f8 	rdprs	r16,zero,67
 4000450:	040010f8 	rdprs	r16,zero,67
 4000454:	04001010 	cmplti	r16,zero,64
 4000458:	040010f8 	rdprs	r16,zero,67
 400045c:	040010f8 	rdprs	r16,zero,67
 4000460:	040010f8 	rdprs	r16,zero,67
 4000464:	040010f8 	rdprs	r16,zero,67
 4000468:	040010f8 	rdprs	r16,zero,67
 400046c:	040010f8 	rdprs	r16,zero,67
 4000470:	040006f8 	rdprs	r16,zero,27
 4000474:	04000f00 	call	4000f0 <__alt_mem_sdram_controller_0-0x3bfff10>
 4000478:	040010f8 	rdprs	r16,zero,67
 400047c:	040005bc 	xorhi	r16,zero,22
 4000480:	0400071c 	xori	r16,zero,28
 4000484:	040010f8 	rdprs	r16,zero,67
 4000488:	0400076c 	andhi	r16,zero,29
 400048c:	04000778 	rdprs	r16,zero,29
 4000490:	04000778 	rdprs	r16,zero,29
 4000494:	04000778 	rdprs	r16,zero,29
 4000498:	04000778 	rdprs	r16,zero,29
 400049c:	04000778 	rdprs	r16,zero,29
 40004a0:	04000778 	rdprs	r16,zero,29
 40004a4:	04000778 	rdprs	r16,zero,29
 40004a8:	04000778 	rdprs	r16,zero,29
 40004ac:	04000778 	rdprs	r16,zero,29
 40004b0:	040010f8 	rdprs	r16,zero,67
 40004b4:	040010f8 	rdprs	r16,zero,67
 40004b8:	040010f8 	rdprs	r16,zero,67
 40004bc:	040010f8 	rdprs	r16,zero,67
 40004c0:	040010f8 	rdprs	r16,zero,67
 40004c4:	040010f8 	rdprs	r16,zero,67
 40004c8:	040010f8 	rdprs	r16,zero,67
 40004cc:	040010f8 	rdprs	r16,zero,67
 40004d0:	040010f8 	rdprs	r16,zero,67
 40004d4:	040010f8 	rdprs	r16,zero,67
 40004d8:	040007b4 	movhi	r16,30
 40004dc:	0400087c 	xorhi	r16,zero,33
 40004e0:	040010f8 	rdprs	r16,zero,67
 40004e4:	0400087c 	xorhi	r16,zero,33
 40004e8:	040010f8 	rdprs	r16,zero,67
 40004ec:	040010f8 	rdprs	r16,zero,67
 40004f0:	040010f8 	rdprs	r16,zero,67
 40004f4:	040010f8 	rdprs	r16,zero,67
 40004f8:	04000928 	cmpgeui	r16,zero,36
 40004fc:	040010f8 	rdprs	r16,zero,67
 4000500:	040010f8 	rdprs	r16,zero,67
 4000504:	04000934 	movhi	r16,36
 4000508:	040010f8 	rdprs	r16,zero,67
 400050c:	040010f8 	rdprs	r16,zero,67
 4000510:	040010f8 	rdprs	r16,zero,67
 4000514:	040010f8 	rdprs	r16,zero,67
 4000518:	040010f8 	rdprs	r16,zero,67
 400051c:	04000db8 	rdprs	r16,zero,54
 4000520:	040010f8 	rdprs	r16,zero,67
 4000524:	040010f8 	rdprs	r16,zero,67
 4000528:	04000e24 	muli	r16,zero,56
 400052c:	040010f8 	rdprs	r16,zero,67
 4000530:	040010f8 	rdprs	r16,zero,67
 4000534:	040010f8 	rdprs	r16,zero,67
 4000538:	040010f8 	rdprs	r16,zero,67
 400053c:	040010f8 	rdprs	r16,zero,67
 4000540:	040010f8 	rdprs	r16,zero,67
 4000544:	040010f8 	rdprs	r16,zero,67
 4000548:	040010f8 	rdprs	r16,zero,67
 400054c:	040010f8 	rdprs	r16,zero,67
 4000550:	040010f8 	rdprs	r16,zero,67
 4000554:	0400109c 	xori	r16,zero,66
 4000558:	0400101c 	xori	r16,zero,64
 400055c:	0400087c 	xorhi	r16,zero,33
 4000560:	0400087c 	xorhi	r16,zero,33
 4000564:	0400087c 	xorhi	r16,zero,33
 4000568:	0400103c 	xorhi	r16,zero,64
 400056c:	0400101c 	xori	r16,zero,64
 4000570:	040010f8 	rdprs	r16,zero,67
 4000574:	040010f8 	rdprs	r16,zero,67
 4000578:	04001048 	cmpgei	r16,zero,65
 400057c:	040010f8 	rdprs	r16,zero,67
 4000580:	0400105c 	xori	r16,zero,65
 4000584:	04000ee0 	cmpeqi	r16,zero,59
 4000588:	040005c8 	cmpgei	r16,zero,23
 400058c:	04000f18 	cmpnei	r16,zero,60
 4000590:	040010f8 	rdprs	r16,zero,67
 4000594:	04000f24 	muli	r16,zero,60
 4000598:	040010f8 	rdprs	r16,zero,67
 400059c:	04000f88 	cmpgei	r16,zero,62
 40005a0:	040010f8 	rdprs	r16,zero,67
 40005a4:	040010f8 	rdprs	r16,zero,67
 40005a8:	04000fa8 	cmpgeui	r16,zero,62
 40005ac:	d8c03117 	ldw	r3,196(sp)
 40005b0:	d8802e15 	stw	r2,184(sp)
 40005b4:	00c7c83a 	sub	r3,zero,r3
 40005b8:	d8c03115 	stw	r3,196(sp)
 40005bc:	84000114 	ori	r16,r16,4
 40005c0:	ac400007 	ldb	r17,0(r21)
 40005c4:	003f9706 	br	4000424 <__alt_data_end+0xfc000424>
 40005c8:	00800c04 	movi	r2,48
 40005cc:	d8802705 	stb	r2,156(sp)
 40005d0:	00801e04 	movi	r2,120
 40005d4:	d8802745 	stb	r2,157(sp)
 40005d8:	d9002a17 	ldw	r4,168(sp)
 40005dc:	d8802e17 	ldw	r2,184(sp)
 40005e0:	d8002785 	stb	zero,158(sp)
 40005e4:	e011883a 	mov	r8,fp
 40005e8:	10c00104 	addi	r3,r2,4
 40005ec:	14c00017 	ldw	r19,0(r2)
 40005f0:	002d883a 	mov	r22,zero
 40005f4:	80800094 	ori	r2,r16,2
 40005f8:	2002ca16 	blt	r4,zero,4001124 <___vfprintf_internal_r+0xe88>
 40005fc:	00bfdfc4 	movi	r2,-129
 4000600:	80a4703a 	and	r18,r16,r2
 4000604:	d8c02e15 	stw	r3,184(sp)
 4000608:	94800094 	ori	r18,r18,2
 400060c:	9802b41e 	bne	r19,zero,40010e0 <___vfprintf_internal_r+0xe44>
 4000610:	01410074 	movhi	r5,1025
 4000614:	29488804 	addi	r5,r5,8736
 4000618:	d9403915 	stw	r5,228(sp)
 400061c:	04401e04 	movi	r17,120
 4000620:	d8802a17 	ldw	r2,168(sp)
 4000624:	0039883a 	mov	fp,zero
 4000628:	1001fa26 	beq	r2,zero,4000e14 <___vfprintf_internal_r+0xb78>
 400062c:	0027883a 	mov	r19,zero
 4000630:	002d883a 	mov	r22,zero
 4000634:	00021906 	br	4000e9c <___vfprintf_internal_r+0xc00>
 4000638:	d9002d17 	ldw	r4,180(sp)
 400063c:	b80b883a 	mov	r5,r23
 4000640:	40026500 	call	4002650 <__swsetup_r>
 4000644:	1005dc1e 	bne	r2,zero,4001db8 <___vfprintf_internal_r+0x1b1c>
 4000648:	b880030b 	ldhu	r2,12(r23)
 400064c:	00c00284 	movi	r3,10
 4000650:	1080068c 	andi	r2,r2,26
 4000654:	10ff3a1e 	bne	r2,r3,4000340 <__alt_data_end+0xfc000340>
 4000658:	b880038f 	ldh	r2,14(r23)
 400065c:	103f3816 	blt	r2,zero,4000340 <__alt_data_end+0xfc000340>
 4000660:	d9c02e17 	ldw	r7,184(sp)
 4000664:	d9002d17 	ldw	r4,180(sp)
 4000668:	a80d883a 	mov	r6,r21
 400066c:	b80b883a 	mov	r5,r23
 4000670:	40025940 	call	4002594 <__sbprintf>
 4000674:	00001106 	br	40006bc <___vfprintf_internal_r+0x420>
 4000678:	d9002d17 	ldw	r4,180(sp)
 400067c:	d9801e04 	addi	r6,sp,120
 4000680:	b80b883a 	mov	r5,r23
 4000684:	4006f8c0 	call	4006f8c <__sprint_r>
 4000688:	1000081e 	bne	r2,zero,40006ac <___vfprintf_internal_r+0x410>
 400068c:	da000404 	addi	r8,sp,16
 4000690:	003f5106 	br	40003d8 <__alt_data_end+0xfc0003d8>
 4000694:	d8802017 	ldw	r2,128(sp)
 4000698:	10000426 	beq	r2,zero,40006ac <___vfprintf_internal_r+0x410>
 400069c:	d9002d17 	ldw	r4,180(sp)
 40006a0:	d9801e04 	addi	r6,sp,120
 40006a4:	b80b883a 	mov	r5,r23
 40006a8:	4006f8c0 	call	4006f8c <__sprint_r>
 40006ac:	b880030b 	ldhu	r2,12(r23)
 40006b0:	1080100c 	andi	r2,r2,64
 40006b4:	1005c01e 	bne	r2,zero,4001db8 <___vfprintf_internal_r+0x1b1c>
 40006b8:	d8802f17 	ldw	r2,188(sp)
 40006bc:	dfc04717 	ldw	ra,284(sp)
 40006c0:	df004617 	ldw	fp,280(sp)
 40006c4:	ddc04517 	ldw	r23,276(sp)
 40006c8:	dd804417 	ldw	r22,272(sp)
 40006cc:	dd404317 	ldw	r21,268(sp)
 40006d0:	dd004217 	ldw	r20,264(sp)
 40006d4:	dcc04117 	ldw	r19,260(sp)
 40006d8:	dc804017 	ldw	r18,256(sp)
 40006dc:	dc403f17 	ldw	r17,252(sp)
 40006e0:	dc003e17 	ldw	r16,248(sp)
 40006e4:	dec04804 	addi	sp,sp,288
 40006e8:	f800283a 	ret
 40006ec:	d9002d17 	ldw	r4,180(sp)
 40006f0:	400465c0 	call	400465c <__sinit>
 40006f4:	003f0206 	br	4000300 <__alt_data_end+0xfc000300>
 40006f8:	d9002e17 	ldw	r4,184(sp)
 40006fc:	d9402e17 	ldw	r5,184(sp)
 4000700:	21000017 	ldw	r4,0(r4)
 4000704:	28800104 	addi	r2,r5,4
 4000708:	d9003115 	stw	r4,196(sp)
 400070c:	203fa716 	blt	r4,zero,40005ac <__alt_data_end+0xfc0005ac>
 4000710:	d8802e15 	stw	r2,184(sp)
 4000714:	ac400007 	ldb	r17,0(r21)
 4000718:	003f4206 	br	4000424 <__alt_data_end+0xfc000424>
 400071c:	ac400007 	ldb	r17,0(r21)
 4000720:	01000a84 	movi	r4,42
 4000724:	a8c00044 	addi	r3,r21,1
 4000728:	89075826 	beq	r17,r4,400248c <___vfprintf_internal_r+0x21f0>
 400072c:	8cbff404 	addi	r18,r17,-48
 4000730:	b486ae36 	bltu	r22,r18,40021ec <___vfprintf_internal_r+0x1f50>
 4000734:	0009883a 	mov	r4,zero
 4000738:	1823883a 	mov	r17,r3
 400073c:	01400284 	movi	r5,10
 4000740:	400a7d00 	call	400a7d0 <__mulsi3>
 4000744:	88c00007 	ldb	r3,0(r17)
 4000748:	1489883a 	add	r4,r2,r18
 400074c:	8d400044 	addi	r21,r17,1
 4000750:	1cbff404 	addi	r18,r3,-48
 4000754:	a823883a 	mov	r17,r21
 4000758:	b4bff82e 	bgeu	r22,r18,400073c <__alt_data_end+0xfc00073c>
 400075c:	1823883a 	mov	r17,r3
 4000760:	2005f616 	blt	r4,zero,4001f3c <___vfprintf_internal_r+0x1ca0>
 4000764:	d9002a15 	stw	r4,168(sp)
 4000768:	003f2f06 	br	4000428 <__alt_data_end+0xfc000428>
 400076c:	84002014 	ori	r16,r16,128
 4000770:	ac400007 	ldb	r17,0(r21)
 4000774:	003f2b06 	br	4000424 <__alt_data_end+0xfc000424>
 4000778:	8cbff404 	addi	r18,r17,-48
 400077c:	d8003115 	stw	zero,196(sp)
 4000780:	0009883a 	mov	r4,zero
 4000784:	a823883a 	mov	r17,r21
 4000788:	01400284 	movi	r5,10
 400078c:	400a7d00 	call	400a7d0 <__mulsi3>
 4000790:	88c00007 	ldb	r3,0(r17)
 4000794:	9089883a 	add	r4,r18,r2
 4000798:	ad400044 	addi	r21,r21,1
 400079c:	1cbff404 	addi	r18,r3,-48
 40007a0:	a823883a 	mov	r17,r21
 40007a4:	b4bff82e 	bgeu	r22,r18,4000788 <__alt_data_end+0xfc000788>
 40007a8:	1823883a 	mov	r17,r3
 40007ac:	d9003115 	stw	r4,196(sp)
 40007b0:	003f1d06 	br	4000428 <__alt_data_end+0xfc000428>
 40007b4:	8025883a 	mov	r18,r16
 40007b8:	dc002903 	ldbu	r16,164(sp)
 40007bc:	e011883a 	mov	r8,fp
 40007c0:	84003fcc 	andi	r16,r16,255
 40007c4:	8007531e 	bne	r16,zero,4002514 <___vfprintf_internal_r+0x2278>
 40007c8:	94800414 	ori	r18,r18,16
 40007cc:	9080080c 	andi	r2,r18,32
 40007d0:	1003a326 	beq	r2,zero,4001660 <___vfprintf_internal_r+0x13c4>
 40007d4:	d9002e17 	ldw	r4,184(sp)
 40007d8:	20800117 	ldw	r2,4(r4)
 40007dc:	24c00017 	ldw	r19,0(r4)
 40007e0:	21000204 	addi	r4,r4,8
 40007e4:	d9002e15 	stw	r4,184(sp)
 40007e8:	102d883a 	mov	r22,r2
 40007ec:	10047316 	blt	r2,zero,40019bc <___vfprintf_internal_r+0x1720>
 40007f0:	d9002a17 	ldw	r4,168(sp)
 40007f4:	df002783 	ldbu	fp,158(sp)
 40007f8:	2003e416 	blt	r4,zero,400178c <___vfprintf_internal_r+0x14f0>
 40007fc:	00ffdfc4 	movi	r3,-129
 4000800:	9d84b03a 	or	r2,r19,r22
 4000804:	90e4703a 	and	r18,r18,r3
 4000808:	10018026 	beq	r2,zero,4000e0c <___vfprintf_internal_r+0xb70>
 400080c:	b003ab26 	beq	r22,zero,40016bc <___vfprintf_internal_r+0x1420>
 4000810:	dc402915 	stw	r17,164(sp)
 4000814:	dc001e04 	addi	r16,sp,120
 4000818:	b023883a 	mov	r17,r22
 400081c:	402d883a 	mov	r22,r8
 4000820:	9809883a 	mov	r4,r19
 4000824:	880b883a 	mov	r5,r17
 4000828:	01800284 	movi	r6,10
 400082c:	000f883a 	mov	r7,zero
 4000830:	400a0580 	call	400a058 <__umoddi3>
 4000834:	10800c04 	addi	r2,r2,48
 4000838:	843fffc4 	addi	r16,r16,-1
 400083c:	9809883a 	mov	r4,r19
 4000840:	880b883a 	mov	r5,r17
 4000844:	80800005 	stb	r2,0(r16)
 4000848:	01800284 	movi	r6,10
 400084c:	000f883a 	mov	r7,zero
 4000850:	4009a5c0 	call	4009a5c <__udivdi3>
 4000854:	1027883a 	mov	r19,r2
 4000858:	10c4b03a 	or	r2,r2,r3
 400085c:	1823883a 	mov	r17,r3
 4000860:	103fef1e 	bne	r2,zero,4000820 <__alt_data_end+0xfc000820>
 4000864:	d8c02817 	ldw	r3,160(sp)
 4000868:	dc402917 	ldw	r17,164(sp)
 400086c:	b011883a 	mov	r8,r22
 4000870:	1c07c83a 	sub	r3,r3,r16
 4000874:	d8c02b15 	stw	r3,172(sp)
 4000878:	00005f06 	br	40009f8 <___vfprintf_internal_r+0x75c>
 400087c:	8025883a 	mov	r18,r16
 4000880:	dc002903 	ldbu	r16,164(sp)
 4000884:	e011883a 	mov	r8,fp
 4000888:	84003fcc 	andi	r16,r16,255
 400088c:	80071e1e 	bne	r16,zero,4002508 <___vfprintf_internal_r+0x226c>
 4000890:	9080020c 	andi	r2,r18,8
 4000894:	1004af26 	beq	r2,zero,4001b54 <___vfprintf_internal_r+0x18b8>
 4000898:	d9002e17 	ldw	r4,184(sp)
 400089c:	d9402e17 	ldw	r5,184(sp)
 40008a0:	d8802e17 	ldw	r2,184(sp)
 40008a4:	21000017 	ldw	r4,0(r4)
 40008a8:	29400117 	ldw	r5,4(r5)
 40008ac:	10800204 	addi	r2,r2,8
 40008b0:	d9003615 	stw	r4,216(sp)
 40008b4:	d9403815 	stw	r5,224(sp)
 40008b8:	d8802e15 	stw	r2,184(sp)
 40008bc:	d9003617 	ldw	r4,216(sp)
 40008c0:	d9403817 	ldw	r5,224(sp)
 40008c4:	da003d15 	stw	r8,244(sp)
 40008c8:	04000044 	movi	r16,1
 40008cc:	4006b180 	call	4006b18 <__fpclassifyd>
 40008d0:	da003d17 	ldw	r8,244(sp)
 40008d4:	1404441e 	bne	r2,r16,40019e8 <___vfprintf_internal_r+0x174c>
 40008d8:	d9003617 	ldw	r4,216(sp)
 40008dc:	d9403817 	ldw	r5,224(sp)
 40008e0:	000d883a 	mov	r6,zero
 40008e4:	000f883a 	mov	r7,zero
 40008e8:	400bbd80 	call	400bbd8 <__ledf2>
 40008ec:	da003d17 	ldw	r8,244(sp)
 40008f0:	1005e316 	blt	r2,zero,4002080 <___vfprintf_internal_r+0x1de4>
 40008f4:	df002783 	ldbu	fp,158(sp)
 40008f8:	008011c4 	movi	r2,71
 40008fc:	1445580e 	bge	r2,r17,4001e60 <___vfprintf_internal_r+0x1bc4>
 4000900:	04010074 	movhi	r16,1025
 4000904:	84088004 	addi	r16,r16,8704
 4000908:	00c000c4 	movi	r3,3
 400090c:	00bfdfc4 	movi	r2,-129
 4000910:	d8c02915 	stw	r3,164(sp)
 4000914:	90a4703a 	and	r18,r18,r2
 4000918:	d8c02b15 	stw	r3,172(sp)
 400091c:	d8002a15 	stw	zero,168(sp)
 4000920:	d8003215 	stw	zero,200(sp)
 4000924:	00003a06 	br	4000a10 <___vfprintf_internal_r+0x774>
 4000928:	84000214 	ori	r16,r16,8
 400092c:	ac400007 	ldb	r17,0(r21)
 4000930:	003ebc06 	br	4000424 <__alt_data_end+0xfc000424>
 4000934:	8025883a 	mov	r18,r16
 4000938:	dc002903 	ldbu	r16,164(sp)
 400093c:	e011883a 	mov	r8,fp
 4000940:	84003fcc 	andi	r16,r16,255
 4000944:	8007001e 	bne	r16,zero,4002548 <___vfprintf_internal_r+0x22ac>
 4000948:	94800414 	ori	r18,r18,16
 400094c:	9080080c 	andi	r2,r18,32
 4000950:	1002fa26 	beq	r2,zero,400153c <___vfprintf_internal_r+0x12a0>
 4000954:	d9002e17 	ldw	r4,184(sp)
 4000958:	d9402a17 	ldw	r5,168(sp)
 400095c:	d8002785 	stb	zero,158(sp)
 4000960:	20800204 	addi	r2,r4,8
 4000964:	24c00017 	ldw	r19,0(r4)
 4000968:	25800117 	ldw	r22,4(r4)
 400096c:	2804b116 	blt	r5,zero,4001c34 <___vfprintf_internal_r+0x1998>
 4000970:	013fdfc4 	movi	r4,-129
 4000974:	9d86b03a 	or	r3,r19,r22
 4000978:	d8802e15 	stw	r2,184(sp)
 400097c:	9124703a 	and	r18,r18,r4
 4000980:	1802fb1e 	bne	r3,zero,4001570 <___vfprintf_internal_r+0x12d4>
 4000984:	d8c02a17 	ldw	r3,168(sp)
 4000988:	0039883a 	mov	fp,zero
 400098c:	1805e526 	beq	r3,zero,4002124 <___vfprintf_internal_r+0x1e88>
 4000990:	0027883a 	mov	r19,zero
 4000994:	002d883a 	mov	r22,zero
 4000998:	dc001e04 	addi	r16,sp,120
 400099c:	9806d0fa 	srli	r3,r19,3
 40009a0:	b008977a 	slli	r4,r22,29
 40009a4:	b02cd0fa 	srli	r22,r22,3
 40009a8:	9cc001cc 	andi	r19,r19,7
 40009ac:	98800c04 	addi	r2,r19,48
 40009b0:	843fffc4 	addi	r16,r16,-1
 40009b4:	20e6b03a 	or	r19,r4,r3
 40009b8:	80800005 	stb	r2,0(r16)
 40009bc:	9d86b03a 	or	r3,r19,r22
 40009c0:	183ff61e 	bne	r3,zero,400099c <__alt_data_end+0xfc00099c>
 40009c4:	90c0004c 	andi	r3,r18,1
 40009c8:	18014126 	beq	r3,zero,4000ed0 <___vfprintf_internal_r+0xc34>
 40009cc:	10803fcc 	andi	r2,r2,255
 40009d0:	1080201c 	xori	r2,r2,128
 40009d4:	10bfe004 	addi	r2,r2,-128
 40009d8:	00c00c04 	movi	r3,48
 40009dc:	10c13c26 	beq	r2,r3,4000ed0 <___vfprintf_internal_r+0xc34>
 40009e0:	80ffffc5 	stb	r3,-1(r16)
 40009e4:	d8c02817 	ldw	r3,160(sp)
 40009e8:	80bfffc4 	addi	r2,r16,-1
 40009ec:	1021883a 	mov	r16,r2
 40009f0:	1887c83a 	sub	r3,r3,r2
 40009f4:	d8c02b15 	stw	r3,172(sp)
 40009f8:	d8802b17 	ldw	r2,172(sp)
 40009fc:	d9002a17 	ldw	r4,168(sp)
 4000a00:	1100010e 	bge	r2,r4,4000a08 <___vfprintf_internal_r+0x76c>
 4000a04:	2005883a 	mov	r2,r4
 4000a08:	d8802915 	stw	r2,164(sp)
 4000a0c:	d8003215 	stw	zero,200(sp)
 4000a10:	e7003fcc 	andi	fp,fp,255
 4000a14:	e700201c 	xori	fp,fp,128
 4000a18:	e73fe004 	addi	fp,fp,-128
 4000a1c:	e0000326 	beq	fp,zero,4000a2c <___vfprintf_internal_r+0x790>
 4000a20:	d8c02917 	ldw	r3,164(sp)
 4000a24:	18c00044 	addi	r3,r3,1
 4000a28:	d8c02915 	stw	r3,164(sp)
 4000a2c:	90c0008c 	andi	r3,r18,2
 4000a30:	d8c02c15 	stw	r3,176(sp)
 4000a34:	18000326 	beq	r3,zero,4000a44 <___vfprintf_internal_r+0x7a8>
 4000a38:	d8c02917 	ldw	r3,164(sp)
 4000a3c:	18c00084 	addi	r3,r3,2
 4000a40:	d8c02915 	stw	r3,164(sp)
 4000a44:	90c0210c 	andi	r3,r18,132
 4000a48:	d8c03015 	stw	r3,192(sp)
 4000a4c:	1801c51e 	bne	r3,zero,4001164 <___vfprintf_internal_r+0xec8>
 4000a50:	d9003117 	ldw	r4,196(sp)
 4000a54:	d8c02917 	ldw	r3,164(sp)
 4000a58:	20e7c83a 	sub	r19,r4,r3
 4000a5c:	04c1c10e 	bge	zero,r19,4001164 <___vfprintf_internal_r+0xec8>
 4000a60:	02400404 	movi	r9,16
 4000a64:	d8c02017 	ldw	r3,128(sp)
 4000a68:	d8801f17 	ldw	r2,124(sp)
 4000a6c:	4cc52f0e 	bge	r9,r19,4001f2c <___vfprintf_internal_r+0x1c90>
 4000a70:	01410074 	movhi	r5,1025
 4000a74:	29489384 	addi	r5,r5,8782
 4000a78:	dc403b15 	stw	r17,236(sp)
 4000a7c:	d9403515 	stw	r5,212(sp)
 4000a80:	9823883a 	mov	r17,r19
 4000a84:	482d883a 	mov	r22,r9
 4000a88:	9027883a 	mov	r19,r18
 4000a8c:	070001c4 	movi	fp,7
 4000a90:	8025883a 	mov	r18,r16
 4000a94:	dc002d17 	ldw	r16,180(sp)
 4000a98:	00000306 	br	4000aa8 <___vfprintf_internal_r+0x80c>
 4000a9c:	8c7ffc04 	addi	r17,r17,-16
 4000aa0:	42000204 	addi	r8,r8,8
 4000aa4:	b440130e 	bge	r22,r17,4000af4 <___vfprintf_internal_r+0x858>
 4000aa8:	01010074 	movhi	r4,1025
 4000aac:	18c00404 	addi	r3,r3,16
 4000ab0:	10800044 	addi	r2,r2,1
 4000ab4:	21089384 	addi	r4,r4,8782
 4000ab8:	41000015 	stw	r4,0(r8)
 4000abc:	45800115 	stw	r22,4(r8)
 4000ac0:	d8c02015 	stw	r3,128(sp)
 4000ac4:	d8801f15 	stw	r2,124(sp)
 4000ac8:	e0bff40e 	bge	fp,r2,4000a9c <__alt_data_end+0xfc000a9c>
 4000acc:	d9801e04 	addi	r6,sp,120
 4000ad0:	b80b883a 	mov	r5,r23
 4000ad4:	8009883a 	mov	r4,r16
 4000ad8:	4006f8c0 	call	4006f8c <__sprint_r>
 4000adc:	103ef31e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4000ae0:	8c7ffc04 	addi	r17,r17,-16
 4000ae4:	d8c02017 	ldw	r3,128(sp)
 4000ae8:	d8801f17 	ldw	r2,124(sp)
 4000aec:	da000404 	addi	r8,sp,16
 4000af0:	b47fed16 	blt	r22,r17,4000aa8 <__alt_data_end+0xfc000aa8>
 4000af4:	9021883a 	mov	r16,r18
 4000af8:	9825883a 	mov	r18,r19
 4000afc:	8827883a 	mov	r19,r17
 4000b00:	dc403b17 	ldw	r17,236(sp)
 4000b04:	d9403517 	ldw	r5,212(sp)
 4000b08:	98c7883a 	add	r3,r19,r3
 4000b0c:	10800044 	addi	r2,r2,1
 4000b10:	41400015 	stw	r5,0(r8)
 4000b14:	44c00115 	stw	r19,4(r8)
 4000b18:	d8c02015 	stw	r3,128(sp)
 4000b1c:	d8801f15 	stw	r2,124(sp)
 4000b20:	010001c4 	movi	r4,7
 4000b24:	2082c516 	blt	r4,r2,400163c <___vfprintf_internal_r+0x13a0>
 4000b28:	df002787 	ldb	fp,158(sp)
 4000b2c:	42000204 	addi	r8,r8,8
 4000b30:	e0000c26 	beq	fp,zero,4000b64 <___vfprintf_internal_r+0x8c8>
 4000b34:	d8801f17 	ldw	r2,124(sp)
 4000b38:	d9002784 	addi	r4,sp,158
 4000b3c:	18c00044 	addi	r3,r3,1
 4000b40:	10800044 	addi	r2,r2,1
 4000b44:	41000015 	stw	r4,0(r8)
 4000b48:	01000044 	movi	r4,1
 4000b4c:	41000115 	stw	r4,4(r8)
 4000b50:	d8c02015 	stw	r3,128(sp)
 4000b54:	d8801f15 	stw	r2,124(sp)
 4000b58:	010001c4 	movi	r4,7
 4000b5c:	20825e16 	blt	r4,r2,40014d8 <___vfprintf_internal_r+0x123c>
 4000b60:	42000204 	addi	r8,r8,8
 4000b64:	d8802c17 	ldw	r2,176(sp)
 4000b68:	10000c26 	beq	r2,zero,4000b9c <___vfprintf_internal_r+0x900>
 4000b6c:	d8801f17 	ldw	r2,124(sp)
 4000b70:	d9002704 	addi	r4,sp,156
 4000b74:	18c00084 	addi	r3,r3,2
 4000b78:	10800044 	addi	r2,r2,1
 4000b7c:	41000015 	stw	r4,0(r8)
 4000b80:	01000084 	movi	r4,2
 4000b84:	41000115 	stw	r4,4(r8)
 4000b88:	d8c02015 	stw	r3,128(sp)
 4000b8c:	d8801f15 	stw	r2,124(sp)
 4000b90:	010001c4 	movi	r4,7
 4000b94:	20825816 	blt	r4,r2,40014f8 <___vfprintf_internal_r+0x125c>
 4000b98:	42000204 	addi	r8,r8,8
 4000b9c:	d9003017 	ldw	r4,192(sp)
 4000ba0:	00802004 	movi	r2,128
 4000ba4:	2081bb26 	beq	r4,r2,4001294 <___vfprintf_internal_r+0xff8>
 4000ba8:	d9402a17 	ldw	r5,168(sp)
 4000bac:	d8802b17 	ldw	r2,172(sp)
 4000bb0:	28adc83a 	sub	r22,r5,r2
 4000bb4:	0580310e 	bge	zero,r22,4000c7c <___vfprintf_internal_r+0x9e0>
 4000bb8:	07000404 	movi	fp,16
 4000bbc:	d8801f17 	ldw	r2,124(sp)
 4000bc0:	e584360e 	bge	fp,r22,4001c9c <___vfprintf_internal_r+0x1a00>
 4000bc4:	01410074 	movhi	r5,1025
 4000bc8:	29488f84 	addi	r5,r5,8766
 4000bcc:	dc402a15 	stw	r17,168(sp)
 4000bd0:	d9402c15 	stw	r5,176(sp)
 4000bd4:	b023883a 	mov	r17,r22
 4000bd8:	04c001c4 	movi	r19,7
 4000bdc:	a82d883a 	mov	r22,r21
 4000be0:	902b883a 	mov	r21,r18
 4000be4:	8025883a 	mov	r18,r16
 4000be8:	dc002d17 	ldw	r16,180(sp)
 4000bec:	00000306 	br	4000bfc <___vfprintf_internal_r+0x960>
 4000bf0:	8c7ffc04 	addi	r17,r17,-16
 4000bf4:	42000204 	addi	r8,r8,8
 4000bf8:	e440110e 	bge	fp,r17,4000c40 <___vfprintf_internal_r+0x9a4>
 4000bfc:	18c00404 	addi	r3,r3,16
 4000c00:	10800044 	addi	r2,r2,1
 4000c04:	45000015 	stw	r20,0(r8)
 4000c08:	47000115 	stw	fp,4(r8)
 4000c0c:	d8c02015 	stw	r3,128(sp)
 4000c10:	d8801f15 	stw	r2,124(sp)
 4000c14:	98bff60e 	bge	r19,r2,4000bf0 <__alt_data_end+0xfc000bf0>
 4000c18:	d9801e04 	addi	r6,sp,120
 4000c1c:	b80b883a 	mov	r5,r23
 4000c20:	8009883a 	mov	r4,r16
 4000c24:	4006f8c0 	call	4006f8c <__sprint_r>
 4000c28:	103ea01e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4000c2c:	8c7ffc04 	addi	r17,r17,-16
 4000c30:	d8c02017 	ldw	r3,128(sp)
 4000c34:	d8801f17 	ldw	r2,124(sp)
 4000c38:	da000404 	addi	r8,sp,16
 4000c3c:	e47fef16 	blt	fp,r17,4000bfc <__alt_data_end+0xfc000bfc>
 4000c40:	9021883a 	mov	r16,r18
 4000c44:	a825883a 	mov	r18,r21
 4000c48:	b02b883a 	mov	r21,r22
 4000c4c:	882d883a 	mov	r22,r17
 4000c50:	dc402a17 	ldw	r17,168(sp)
 4000c54:	d9002c17 	ldw	r4,176(sp)
 4000c58:	1d87883a 	add	r3,r3,r22
 4000c5c:	10800044 	addi	r2,r2,1
 4000c60:	41000015 	stw	r4,0(r8)
 4000c64:	45800115 	stw	r22,4(r8)
 4000c68:	d8c02015 	stw	r3,128(sp)
 4000c6c:	d8801f15 	stw	r2,124(sp)
 4000c70:	010001c4 	movi	r4,7
 4000c74:	20821016 	blt	r4,r2,40014b8 <___vfprintf_internal_r+0x121c>
 4000c78:	42000204 	addi	r8,r8,8
 4000c7c:	9080400c 	andi	r2,r18,256
 4000c80:	10013a1e 	bne	r2,zero,400116c <___vfprintf_internal_r+0xed0>
 4000c84:	d9402b17 	ldw	r5,172(sp)
 4000c88:	d8801f17 	ldw	r2,124(sp)
 4000c8c:	44000015 	stw	r16,0(r8)
 4000c90:	1947883a 	add	r3,r3,r5
 4000c94:	10800044 	addi	r2,r2,1
 4000c98:	41400115 	stw	r5,4(r8)
 4000c9c:	d8c02015 	stw	r3,128(sp)
 4000ca0:	d8801f15 	stw	r2,124(sp)
 4000ca4:	010001c4 	movi	r4,7
 4000ca8:	2081f516 	blt	r4,r2,4001480 <___vfprintf_internal_r+0x11e4>
 4000cac:	42000204 	addi	r8,r8,8
 4000cb0:	9480010c 	andi	r18,r18,4
 4000cb4:	90003226 	beq	r18,zero,4000d80 <___vfprintf_internal_r+0xae4>
 4000cb8:	d9403117 	ldw	r5,196(sp)
 4000cbc:	d8802917 	ldw	r2,164(sp)
 4000cc0:	28a1c83a 	sub	r16,r5,r2
 4000cc4:	04002e0e 	bge	zero,r16,4000d80 <___vfprintf_internal_r+0xae4>
 4000cc8:	04400404 	movi	r17,16
 4000ccc:	d8801f17 	ldw	r2,124(sp)
 4000cd0:	8c04c40e 	bge	r17,r16,4001fe4 <___vfprintf_internal_r+0x1d48>
 4000cd4:	01410074 	movhi	r5,1025
 4000cd8:	29489384 	addi	r5,r5,8782
 4000cdc:	d9403515 	stw	r5,212(sp)
 4000ce0:	048001c4 	movi	r18,7
 4000ce4:	dcc02d17 	ldw	r19,180(sp)
 4000ce8:	00000306 	br	4000cf8 <___vfprintf_internal_r+0xa5c>
 4000cec:	843ffc04 	addi	r16,r16,-16
 4000cf0:	42000204 	addi	r8,r8,8
 4000cf4:	8c00130e 	bge	r17,r16,4000d44 <___vfprintf_internal_r+0xaa8>
 4000cf8:	01010074 	movhi	r4,1025
 4000cfc:	18c00404 	addi	r3,r3,16
 4000d00:	10800044 	addi	r2,r2,1
 4000d04:	21089384 	addi	r4,r4,8782
 4000d08:	41000015 	stw	r4,0(r8)
 4000d0c:	44400115 	stw	r17,4(r8)
 4000d10:	d8c02015 	stw	r3,128(sp)
 4000d14:	d8801f15 	stw	r2,124(sp)
 4000d18:	90bff40e 	bge	r18,r2,4000cec <__alt_data_end+0xfc000cec>
 4000d1c:	d9801e04 	addi	r6,sp,120
 4000d20:	b80b883a 	mov	r5,r23
 4000d24:	9809883a 	mov	r4,r19
 4000d28:	4006f8c0 	call	4006f8c <__sprint_r>
 4000d2c:	103e5f1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4000d30:	843ffc04 	addi	r16,r16,-16
 4000d34:	d8c02017 	ldw	r3,128(sp)
 4000d38:	d8801f17 	ldw	r2,124(sp)
 4000d3c:	da000404 	addi	r8,sp,16
 4000d40:	8c3fed16 	blt	r17,r16,4000cf8 <__alt_data_end+0xfc000cf8>
 4000d44:	d9403517 	ldw	r5,212(sp)
 4000d48:	1c07883a 	add	r3,r3,r16
 4000d4c:	10800044 	addi	r2,r2,1
 4000d50:	41400015 	stw	r5,0(r8)
 4000d54:	44000115 	stw	r16,4(r8)
 4000d58:	d8c02015 	stw	r3,128(sp)
 4000d5c:	d8801f15 	stw	r2,124(sp)
 4000d60:	010001c4 	movi	r4,7
 4000d64:	2080060e 	bge	r4,r2,4000d80 <___vfprintf_internal_r+0xae4>
 4000d68:	d9002d17 	ldw	r4,180(sp)
 4000d6c:	d9801e04 	addi	r6,sp,120
 4000d70:	b80b883a 	mov	r5,r23
 4000d74:	4006f8c0 	call	4006f8c <__sprint_r>
 4000d78:	103e4c1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4000d7c:	d8c02017 	ldw	r3,128(sp)
 4000d80:	d8803117 	ldw	r2,196(sp)
 4000d84:	d9002917 	ldw	r4,164(sp)
 4000d88:	1100010e 	bge	r2,r4,4000d90 <___vfprintf_internal_r+0xaf4>
 4000d8c:	2005883a 	mov	r2,r4
 4000d90:	d9402f17 	ldw	r5,188(sp)
 4000d94:	288b883a 	add	r5,r5,r2
 4000d98:	d9402f15 	stw	r5,188(sp)
 4000d9c:	1801c01e 	bne	r3,zero,40014a0 <___vfprintf_internal_r+0x1204>
 4000da0:	a8800007 	ldb	r2,0(r21)
 4000da4:	d8001f15 	stw	zero,124(sp)
 4000da8:	da000404 	addi	r8,sp,16
 4000dac:	103d751e 	bne	r2,zero,4000384 <__alt_data_end+0xfc000384>
 4000db0:	a823883a 	mov	r17,r21
 4000db4:	003d8b06 	br	40003e4 <__alt_data_end+0xfc0003e4>
 4000db8:	8025883a 	mov	r18,r16
 4000dbc:	dc002903 	ldbu	r16,164(sp)
 4000dc0:	e011883a 	mov	r8,fp
 4000dc4:	84003fcc 	andi	r16,r16,255
 4000dc8:	8005e51e 	bne	r16,zero,4002560 <___vfprintf_internal_r+0x22c4>
 4000dcc:	94800414 	ori	r18,r18,16
 4000dd0:	9080080c 	andi	r2,r18,32
 4000dd4:	10022b26 	beq	r2,zero,4001684 <___vfprintf_internal_r+0x13e8>
 4000dd8:	d9002e17 	ldw	r4,184(sp)
 4000ddc:	d9402a17 	ldw	r5,168(sp)
 4000de0:	d8002785 	stb	zero,158(sp)
 4000de4:	20c00204 	addi	r3,r4,8
 4000de8:	24c00017 	ldw	r19,0(r4)
 4000dec:	25800117 	ldw	r22,4(r4)
 4000df0:	28042e16 	blt	r5,zero,4001eac <___vfprintf_internal_r+0x1c10>
 4000df4:	013fdfc4 	movi	r4,-129
 4000df8:	9d84b03a 	or	r2,r19,r22
 4000dfc:	d8c02e15 	stw	r3,184(sp)
 4000e00:	9124703a 	and	r18,r18,r4
 4000e04:	0039883a 	mov	fp,zero
 4000e08:	103e801e 	bne	r2,zero,400080c <__alt_data_end+0xfc00080c>
 4000e0c:	d9002a17 	ldw	r4,168(sp)
 4000e10:	2002e01e 	bne	r4,zero,4001994 <___vfprintf_internal_r+0x16f8>
 4000e14:	d8002a15 	stw	zero,168(sp)
 4000e18:	d8002b15 	stw	zero,172(sp)
 4000e1c:	dc001e04 	addi	r16,sp,120
 4000e20:	003ef506 	br	40009f8 <__alt_data_end+0xfc0009f8>
 4000e24:	8025883a 	mov	r18,r16
 4000e28:	dc002903 	ldbu	r16,164(sp)
 4000e2c:	e011883a 	mov	r8,fp
 4000e30:	84003fcc 	andi	r16,r16,255
 4000e34:	8005ba1e 	bne	r16,zero,4002520 <___vfprintf_internal_r+0x2284>
 4000e38:	01010074 	movhi	r4,1025
 4000e3c:	21088304 	addi	r4,r4,8716
 4000e40:	d9003915 	stw	r4,228(sp)
 4000e44:	9080080c 	andi	r2,r18,32
 4000e48:	10006126 	beq	r2,zero,4000fd0 <___vfprintf_internal_r+0xd34>
 4000e4c:	d9402e17 	ldw	r5,184(sp)
 4000e50:	2cc00017 	ldw	r19,0(r5)
 4000e54:	2d800117 	ldw	r22,4(r5)
 4000e58:	29400204 	addi	r5,r5,8
 4000e5c:	d9402e15 	stw	r5,184(sp)
 4000e60:	9080004c 	andi	r2,r18,1
 4000e64:	1001ac26 	beq	r2,zero,4001518 <___vfprintf_internal_r+0x127c>
 4000e68:	9d84b03a 	or	r2,r19,r22
 4000e6c:	10038526 	beq	r2,zero,4001c84 <___vfprintf_internal_r+0x19e8>
 4000e70:	d8c02a17 	ldw	r3,168(sp)
 4000e74:	00800c04 	movi	r2,48
 4000e78:	d8802705 	stb	r2,156(sp)
 4000e7c:	dc402745 	stb	r17,157(sp)
 4000e80:	d8002785 	stb	zero,158(sp)
 4000e84:	90800094 	ori	r2,r18,2
 4000e88:	18047916 	blt	r3,zero,4002070 <___vfprintf_internal_r+0x1dd4>
 4000e8c:	00bfdfc4 	movi	r2,-129
 4000e90:	90a4703a 	and	r18,r18,r2
 4000e94:	94800094 	ori	r18,r18,2
 4000e98:	0039883a 	mov	fp,zero
 4000e9c:	d9003917 	ldw	r4,228(sp)
 4000ea0:	dc001e04 	addi	r16,sp,120
 4000ea4:	988003cc 	andi	r2,r19,15
 4000ea8:	b006973a 	slli	r3,r22,28
 4000eac:	2085883a 	add	r2,r4,r2
 4000eb0:	9826d13a 	srli	r19,r19,4
 4000eb4:	10800003 	ldbu	r2,0(r2)
 4000eb8:	b02cd13a 	srli	r22,r22,4
 4000ebc:	843fffc4 	addi	r16,r16,-1
 4000ec0:	1ce6b03a 	or	r19,r3,r19
 4000ec4:	80800005 	stb	r2,0(r16)
 4000ec8:	9d84b03a 	or	r2,r19,r22
 4000ecc:	103ff51e 	bne	r2,zero,4000ea4 <__alt_data_end+0xfc000ea4>
 4000ed0:	d8c02817 	ldw	r3,160(sp)
 4000ed4:	1c07c83a 	sub	r3,r3,r16
 4000ed8:	d8c02b15 	stw	r3,172(sp)
 4000edc:	003ec606 	br	40009f8 <__alt_data_end+0xfc0009f8>
 4000ee0:	8025883a 	mov	r18,r16
 4000ee4:	dc002903 	ldbu	r16,164(sp)
 4000ee8:	e011883a 	mov	r8,fp
 4000eec:	84003fcc 	andi	r16,r16,255
 4000ef0:	803e9626 	beq	r16,zero,400094c <__alt_data_end+0xfc00094c>
 4000ef4:	d8c02b03 	ldbu	r3,172(sp)
 4000ef8:	d8c02785 	stb	r3,158(sp)
 4000efc:	003e9306 	br	400094c <__alt_data_end+0xfc00094c>
 4000f00:	00c00044 	movi	r3,1
 4000f04:	d8c02905 	stb	r3,164(sp)
 4000f08:	00c00ac4 	movi	r3,43
 4000f0c:	d8c02b05 	stb	r3,172(sp)
 4000f10:	ac400007 	ldb	r17,0(r21)
 4000f14:	003d4306 	br	4000424 <__alt_data_end+0xfc000424>
 4000f18:	84000814 	ori	r16,r16,32
 4000f1c:	ac400007 	ldb	r17,0(r21)
 4000f20:	003d4006 	br	4000424 <__alt_data_end+0xfc000424>
 4000f24:	d8802e17 	ldw	r2,184(sp)
 4000f28:	8025883a 	mov	r18,r16
 4000f2c:	d8002785 	stb	zero,158(sp)
 4000f30:	14000017 	ldw	r16,0(r2)
 4000f34:	e011883a 	mov	r8,fp
 4000f38:	14c00104 	addi	r19,r2,4
 4000f3c:	80042d26 	beq	r16,zero,4001ff4 <___vfprintf_internal_r+0x1d58>
 4000f40:	d8c02a17 	ldw	r3,168(sp)
 4000f44:	1803e416 	blt	r3,zero,4001ed8 <___vfprintf_internal_r+0x1c3c>
 4000f48:	180d883a 	mov	r6,r3
 4000f4c:	000b883a 	mov	r5,zero
 4000f50:	8009883a 	mov	r4,r16
 4000f54:	df003d15 	stw	fp,244(sp)
 4000f58:	400570c0 	call	400570c <memchr>
 4000f5c:	da003d17 	ldw	r8,244(sp)
 4000f60:	10046826 	beq	r2,zero,4002104 <___vfprintf_internal_r+0x1e68>
 4000f64:	1405c83a 	sub	r2,r2,r16
 4000f68:	d8802b15 	stw	r2,172(sp)
 4000f6c:	1003e016 	blt	r2,zero,4001ef0 <___vfprintf_internal_r+0x1c54>
 4000f70:	df002783 	ldbu	fp,158(sp)
 4000f74:	d8802915 	stw	r2,164(sp)
 4000f78:	dcc02e15 	stw	r19,184(sp)
 4000f7c:	d8002a15 	stw	zero,168(sp)
 4000f80:	d8003215 	stw	zero,200(sp)
 4000f84:	003ea206 	br	4000a10 <__alt_data_end+0xfc000a10>
 4000f88:	8025883a 	mov	r18,r16
 4000f8c:	dc002903 	ldbu	r16,164(sp)
 4000f90:	e011883a 	mov	r8,fp
 4000f94:	84003fcc 	andi	r16,r16,255
 4000f98:	803f8d26 	beq	r16,zero,4000dd0 <__alt_data_end+0xfc000dd0>
 4000f9c:	d8c02b03 	ldbu	r3,172(sp)
 4000fa0:	d8c02785 	stb	r3,158(sp)
 4000fa4:	003f8a06 	br	4000dd0 <__alt_data_end+0xfc000dd0>
 4000fa8:	8025883a 	mov	r18,r16
 4000fac:	dc002903 	ldbu	r16,164(sp)
 4000fb0:	e011883a 	mov	r8,fp
 4000fb4:	84003fcc 	andi	r16,r16,255
 4000fb8:	8005661e 	bne	r16,zero,4002554 <___vfprintf_internal_r+0x22b8>
 4000fbc:	01010074 	movhi	r4,1025
 4000fc0:	21088804 	addi	r4,r4,8736
 4000fc4:	d9003915 	stw	r4,228(sp)
 4000fc8:	9080080c 	andi	r2,r18,32
 4000fcc:	103f9f1e 	bne	r2,zero,4000e4c <__alt_data_end+0xfc000e4c>
 4000fd0:	9080040c 	andi	r2,r18,16
 4000fd4:	1002eb26 	beq	r2,zero,4001b84 <___vfprintf_internal_r+0x18e8>
 4000fd8:	d8802e17 	ldw	r2,184(sp)
 4000fdc:	002d883a 	mov	r22,zero
 4000fe0:	14c00017 	ldw	r19,0(r2)
 4000fe4:	10800104 	addi	r2,r2,4
 4000fe8:	d8802e15 	stw	r2,184(sp)
 4000fec:	003f9c06 	br	4000e60 <__alt_data_end+0xfc000e60>
 4000ff0:	d8802b07 	ldb	r2,172(sp)
 4000ff4:	1002e11e 	bne	r2,zero,4001b7c <___vfprintf_internal_r+0x18e0>
 4000ff8:	00c00044 	movi	r3,1
 4000ffc:	d8c02905 	stb	r3,164(sp)
 4001000:	00c00804 	movi	r3,32
 4001004:	d8c02b05 	stb	r3,172(sp)
 4001008:	ac400007 	ldb	r17,0(r21)
 400100c:	003d0506 	br	4000424 <__alt_data_end+0xfc000424>
 4001010:	84000054 	ori	r16,r16,1
 4001014:	ac400007 	ldb	r17,0(r21)
 4001018:	003d0206 	br	4000424 <__alt_data_end+0xfc000424>
 400101c:	8025883a 	mov	r18,r16
 4001020:	dc002903 	ldbu	r16,164(sp)
 4001024:	e011883a 	mov	r8,fp
 4001028:	84003fcc 	andi	r16,r16,255
 400102c:	803de726 	beq	r16,zero,40007cc <__alt_data_end+0xfc0007cc>
 4001030:	d8c02b03 	ldbu	r3,172(sp)
 4001034:	d8c02785 	stb	r3,158(sp)
 4001038:	003de406 	br	40007cc <__alt_data_end+0xfc0007cc>
 400103c:	84001014 	ori	r16,r16,64
 4001040:	ac400007 	ldb	r17,0(r21)
 4001044:	003cf706 	br	4000424 <__alt_data_end+0xfc000424>
 4001048:	ac400007 	ldb	r17,0(r21)
 400104c:	00801b04 	movi	r2,108
 4001050:	88838f26 	beq	r17,r2,4001e90 <___vfprintf_internal_r+0x1bf4>
 4001054:	84000414 	ori	r16,r16,16
 4001058:	003cf206 	br	4000424 <__alt_data_end+0xfc000424>
 400105c:	8025883a 	mov	r18,r16
 4001060:	dc002903 	ldbu	r16,164(sp)
 4001064:	e011883a 	mov	r8,fp
 4001068:	84003fcc 	andi	r16,r16,255
 400106c:	80053f1e 	bne	r16,zero,400256c <___vfprintf_internal_r+0x22d0>
 4001070:	9080080c 	andi	r2,r18,32
 4001074:	1002d226 	beq	r2,zero,4001bc0 <___vfprintf_internal_r+0x1924>
 4001078:	d9002e17 	ldw	r4,184(sp)
 400107c:	d9402f17 	ldw	r5,188(sp)
 4001080:	20800017 	ldw	r2,0(r4)
 4001084:	2807d7fa 	srai	r3,r5,31
 4001088:	21000104 	addi	r4,r4,4
 400108c:	d9002e15 	stw	r4,184(sp)
 4001090:	11400015 	stw	r5,0(r2)
 4001094:	10c00115 	stw	r3,4(r2)
 4001098:	003cb806 	br	400037c <__alt_data_end+0xfc00037c>
 400109c:	d8c02e17 	ldw	r3,184(sp)
 40010a0:	d9002e17 	ldw	r4,184(sp)
 40010a4:	8025883a 	mov	r18,r16
 40010a8:	18800017 	ldw	r2,0(r3)
 40010ac:	21000104 	addi	r4,r4,4
 40010b0:	00c00044 	movi	r3,1
 40010b4:	e011883a 	mov	r8,fp
 40010b8:	d8c02915 	stw	r3,164(sp)
 40010bc:	d8002785 	stb	zero,158(sp)
 40010c0:	d8801405 	stb	r2,80(sp)
 40010c4:	d9002e15 	stw	r4,184(sp)
 40010c8:	d8c02b15 	stw	r3,172(sp)
 40010cc:	d8002a15 	stw	zero,168(sp)
 40010d0:	d8003215 	stw	zero,200(sp)
 40010d4:	dc001404 	addi	r16,sp,80
 40010d8:	0039883a 	mov	fp,zero
 40010dc:	003e5306 	br	4000a2c <__alt_data_end+0xfc000a2c>
 40010e0:	01010074 	movhi	r4,1025
 40010e4:	21088804 	addi	r4,r4,8736
 40010e8:	0039883a 	mov	fp,zero
 40010ec:	d9003915 	stw	r4,228(sp)
 40010f0:	04401e04 	movi	r17,120
 40010f4:	003f6906 	br	4000e9c <__alt_data_end+0xfc000e9c>
 40010f8:	8025883a 	mov	r18,r16
 40010fc:	dc002903 	ldbu	r16,164(sp)
 4001100:	e011883a 	mov	r8,fp
 4001104:	84003fcc 	andi	r16,r16,255
 4001108:	8005081e 	bne	r16,zero,400252c <___vfprintf_internal_r+0x2290>
 400110c:	883d6126 	beq	r17,zero,4000694 <__alt_data_end+0xfc000694>
 4001110:	00c00044 	movi	r3,1
 4001114:	d8c02915 	stw	r3,164(sp)
 4001118:	dc401405 	stb	r17,80(sp)
 400111c:	d8002785 	stb	zero,158(sp)
 4001120:	003fe906 	br	40010c8 <__alt_data_end+0xfc0010c8>
 4001124:	01410074 	movhi	r5,1025
 4001128:	29488804 	addi	r5,r5,8736
 400112c:	d9403915 	stw	r5,228(sp)
 4001130:	d8c02e15 	stw	r3,184(sp)
 4001134:	1025883a 	mov	r18,r2
 4001138:	04401e04 	movi	r17,120
 400113c:	9d84b03a 	or	r2,r19,r22
 4001140:	1000fc1e 	bne	r2,zero,4001534 <___vfprintf_internal_r+0x1298>
 4001144:	0039883a 	mov	fp,zero
 4001148:	00800084 	movi	r2,2
 400114c:	10803fcc 	andi	r2,r2,255
 4001150:	00c00044 	movi	r3,1
 4001154:	10c20f26 	beq	r2,r3,4001994 <___vfprintf_internal_r+0x16f8>
 4001158:	00c00084 	movi	r3,2
 400115c:	10fd3326 	beq	r2,r3,400062c <__alt_data_end+0xfc00062c>
 4001160:	003e0b06 	br	4000990 <__alt_data_end+0xfc000990>
 4001164:	d8c02017 	ldw	r3,128(sp)
 4001168:	003e7106 	br	4000b30 <__alt_data_end+0xfc000b30>
 400116c:	00801944 	movi	r2,101
 4001170:	14407e0e 	bge	r2,r17,400136c <___vfprintf_internal_r+0x10d0>
 4001174:	d9003617 	ldw	r4,216(sp)
 4001178:	d9403817 	ldw	r5,224(sp)
 400117c:	000d883a 	mov	r6,zero
 4001180:	000f883a 	mov	r7,zero
 4001184:	d8c03c15 	stw	r3,240(sp)
 4001188:	da003d15 	stw	r8,244(sp)
 400118c:	400ba740 	call	400ba74 <__eqdf2>
 4001190:	d8c03c17 	ldw	r3,240(sp)
 4001194:	da003d17 	ldw	r8,244(sp)
 4001198:	1000f71e 	bne	r2,zero,4001578 <___vfprintf_internal_r+0x12dc>
 400119c:	d8801f17 	ldw	r2,124(sp)
 40011a0:	01010074 	movhi	r4,1025
 40011a4:	21088f04 	addi	r4,r4,8764
 40011a8:	18c00044 	addi	r3,r3,1
 40011ac:	10800044 	addi	r2,r2,1
 40011b0:	41000015 	stw	r4,0(r8)
 40011b4:	01000044 	movi	r4,1
 40011b8:	41000115 	stw	r4,4(r8)
 40011bc:	d8c02015 	stw	r3,128(sp)
 40011c0:	d8801f15 	stw	r2,124(sp)
 40011c4:	010001c4 	movi	r4,7
 40011c8:	2082b816 	blt	r4,r2,4001cac <___vfprintf_internal_r+0x1a10>
 40011cc:	42000204 	addi	r8,r8,8
 40011d0:	d8802617 	ldw	r2,152(sp)
 40011d4:	d9403317 	ldw	r5,204(sp)
 40011d8:	11400216 	blt	r2,r5,40011e4 <___vfprintf_internal_r+0xf48>
 40011dc:	9080004c 	andi	r2,r18,1
 40011e0:	103eb326 	beq	r2,zero,4000cb0 <__alt_data_end+0xfc000cb0>
 40011e4:	d8803717 	ldw	r2,220(sp)
 40011e8:	d9003417 	ldw	r4,208(sp)
 40011ec:	d9403717 	ldw	r5,220(sp)
 40011f0:	1887883a 	add	r3,r3,r2
 40011f4:	d8801f17 	ldw	r2,124(sp)
 40011f8:	41000015 	stw	r4,0(r8)
 40011fc:	41400115 	stw	r5,4(r8)
 4001200:	10800044 	addi	r2,r2,1
 4001204:	d8c02015 	stw	r3,128(sp)
 4001208:	d8801f15 	stw	r2,124(sp)
 400120c:	010001c4 	movi	r4,7
 4001210:	20832916 	blt	r4,r2,4001eb8 <___vfprintf_internal_r+0x1c1c>
 4001214:	42000204 	addi	r8,r8,8
 4001218:	d8803317 	ldw	r2,204(sp)
 400121c:	143fffc4 	addi	r16,r2,-1
 4001220:	043ea30e 	bge	zero,r16,4000cb0 <__alt_data_end+0xfc000cb0>
 4001224:	04400404 	movi	r17,16
 4001228:	d8801f17 	ldw	r2,124(sp)
 400122c:	8c00880e 	bge	r17,r16,4001450 <___vfprintf_internal_r+0x11b4>
 4001230:	01410074 	movhi	r5,1025
 4001234:	29488f84 	addi	r5,r5,8766
 4001238:	d9402c15 	stw	r5,176(sp)
 400123c:	058001c4 	movi	r22,7
 4001240:	dcc02d17 	ldw	r19,180(sp)
 4001244:	00000306 	br	4001254 <___vfprintf_internal_r+0xfb8>
 4001248:	42000204 	addi	r8,r8,8
 400124c:	843ffc04 	addi	r16,r16,-16
 4001250:	8c00820e 	bge	r17,r16,400145c <___vfprintf_internal_r+0x11c0>
 4001254:	18c00404 	addi	r3,r3,16
 4001258:	10800044 	addi	r2,r2,1
 400125c:	45000015 	stw	r20,0(r8)
 4001260:	44400115 	stw	r17,4(r8)
 4001264:	d8c02015 	stw	r3,128(sp)
 4001268:	d8801f15 	stw	r2,124(sp)
 400126c:	b0bff60e 	bge	r22,r2,4001248 <__alt_data_end+0xfc001248>
 4001270:	d9801e04 	addi	r6,sp,120
 4001274:	b80b883a 	mov	r5,r23
 4001278:	9809883a 	mov	r4,r19
 400127c:	4006f8c0 	call	4006f8c <__sprint_r>
 4001280:	103d0a1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001284:	d8c02017 	ldw	r3,128(sp)
 4001288:	d8801f17 	ldw	r2,124(sp)
 400128c:	da000404 	addi	r8,sp,16
 4001290:	003fee06 	br	400124c <__alt_data_end+0xfc00124c>
 4001294:	d9403117 	ldw	r5,196(sp)
 4001298:	d8802917 	ldw	r2,164(sp)
 400129c:	28adc83a 	sub	r22,r5,r2
 40012a0:	05be410e 	bge	zero,r22,4000ba8 <__alt_data_end+0xfc000ba8>
 40012a4:	07000404 	movi	fp,16
 40012a8:	d8801f17 	ldw	r2,124(sp)
 40012ac:	e5838f0e 	bge	fp,r22,40020ec <___vfprintf_internal_r+0x1e50>
 40012b0:	01410074 	movhi	r5,1025
 40012b4:	29488f84 	addi	r5,r5,8766
 40012b8:	dc403015 	stw	r17,192(sp)
 40012bc:	d9402c15 	stw	r5,176(sp)
 40012c0:	b023883a 	mov	r17,r22
 40012c4:	04c001c4 	movi	r19,7
 40012c8:	a82d883a 	mov	r22,r21
 40012cc:	902b883a 	mov	r21,r18
 40012d0:	8025883a 	mov	r18,r16
 40012d4:	dc002d17 	ldw	r16,180(sp)
 40012d8:	00000306 	br	40012e8 <___vfprintf_internal_r+0x104c>
 40012dc:	8c7ffc04 	addi	r17,r17,-16
 40012e0:	42000204 	addi	r8,r8,8
 40012e4:	e440110e 	bge	fp,r17,400132c <___vfprintf_internal_r+0x1090>
 40012e8:	18c00404 	addi	r3,r3,16
 40012ec:	10800044 	addi	r2,r2,1
 40012f0:	45000015 	stw	r20,0(r8)
 40012f4:	47000115 	stw	fp,4(r8)
 40012f8:	d8c02015 	stw	r3,128(sp)
 40012fc:	d8801f15 	stw	r2,124(sp)
 4001300:	98bff60e 	bge	r19,r2,40012dc <__alt_data_end+0xfc0012dc>
 4001304:	d9801e04 	addi	r6,sp,120
 4001308:	b80b883a 	mov	r5,r23
 400130c:	8009883a 	mov	r4,r16
 4001310:	4006f8c0 	call	4006f8c <__sprint_r>
 4001314:	103ce51e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001318:	8c7ffc04 	addi	r17,r17,-16
 400131c:	d8c02017 	ldw	r3,128(sp)
 4001320:	d8801f17 	ldw	r2,124(sp)
 4001324:	da000404 	addi	r8,sp,16
 4001328:	e47fef16 	blt	fp,r17,40012e8 <__alt_data_end+0xfc0012e8>
 400132c:	9021883a 	mov	r16,r18
 4001330:	a825883a 	mov	r18,r21
 4001334:	b02b883a 	mov	r21,r22
 4001338:	882d883a 	mov	r22,r17
 400133c:	dc403017 	ldw	r17,192(sp)
 4001340:	d9002c17 	ldw	r4,176(sp)
 4001344:	1d87883a 	add	r3,r3,r22
 4001348:	10800044 	addi	r2,r2,1
 400134c:	41000015 	stw	r4,0(r8)
 4001350:	45800115 	stw	r22,4(r8)
 4001354:	d8c02015 	stw	r3,128(sp)
 4001358:	d8801f15 	stw	r2,124(sp)
 400135c:	010001c4 	movi	r4,7
 4001360:	20818e16 	blt	r4,r2,400199c <___vfprintf_internal_r+0x1700>
 4001364:	42000204 	addi	r8,r8,8
 4001368:	003e0f06 	br	4000ba8 <__alt_data_end+0xfc000ba8>
 400136c:	d9403317 	ldw	r5,204(sp)
 4001370:	00800044 	movi	r2,1
 4001374:	18c00044 	addi	r3,r3,1
 4001378:	1141530e 	bge	r2,r5,40018c8 <___vfprintf_internal_r+0x162c>
 400137c:	dc401f17 	ldw	r17,124(sp)
 4001380:	00800044 	movi	r2,1
 4001384:	40800115 	stw	r2,4(r8)
 4001388:	8c400044 	addi	r17,r17,1
 400138c:	44000015 	stw	r16,0(r8)
 4001390:	d8c02015 	stw	r3,128(sp)
 4001394:	dc401f15 	stw	r17,124(sp)
 4001398:	008001c4 	movi	r2,7
 400139c:	14416b16 	blt	r2,r17,400194c <___vfprintf_internal_r+0x16b0>
 40013a0:	42000204 	addi	r8,r8,8
 40013a4:	d8803717 	ldw	r2,220(sp)
 40013a8:	d9003417 	ldw	r4,208(sp)
 40013ac:	8c400044 	addi	r17,r17,1
 40013b0:	10c7883a 	add	r3,r2,r3
 40013b4:	40800115 	stw	r2,4(r8)
 40013b8:	41000015 	stw	r4,0(r8)
 40013bc:	d8c02015 	stw	r3,128(sp)
 40013c0:	dc401f15 	stw	r17,124(sp)
 40013c4:	008001c4 	movi	r2,7
 40013c8:	14416916 	blt	r2,r17,4001970 <___vfprintf_internal_r+0x16d4>
 40013cc:	45800204 	addi	r22,r8,8
 40013d0:	d9003617 	ldw	r4,216(sp)
 40013d4:	d9403817 	ldw	r5,224(sp)
 40013d8:	000d883a 	mov	r6,zero
 40013dc:	000f883a 	mov	r7,zero
 40013e0:	d8c03c15 	stw	r3,240(sp)
 40013e4:	400ba740 	call	400ba74 <__eqdf2>
 40013e8:	d8c03c17 	ldw	r3,240(sp)
 40013ec:	1000bc26 	beq	r2,zero,40016e0 <___vfprintf_internal_r+0x1444>
 40013f0:	d9403317 	ldw	r5,204(sp)
 40013f4:	84000044 	addi	r16,r16,1
 40013f8:	8c400044 	addi	r17,r17,1
 40013fc:	28bfffc4 	addi	r2,r5,-1
 4001400:	1887883a 	add	r3,r3,r2
 4001404:	b0800115 	stw	r2,4(r22)
 4001408:	b4000015 	stw	r16,0(r22)
 400140c:	d8c02015 	stw	r3,128(sp)
 4001410:	dc401f15 	stw	r17,124(sp)
 4001414:	008001c4 	movi	r2,7
 4001418:	14414316 	blt	r2,r17,4001928 <___vfprintf_internal_r+0x168c>
 400141c:	b5800204 	addi	r22,r22,8
 4001420:	d9003a17 	ldw	r4,232(sp)
 4001424:	df0022c4 	addi	fp,sp,139
 4001428:	8c400044 	addi	r17,r17,1
 400142c:	20c7883a 	add	r3,r4,r3
 4001430:	b7000015 	stw	fp,0(r22)
 4001434:	b1000115 	stw	r4,4(r22)
 4001438:	d8c02015 	stw	r3,128(sp)
 400143c:	dc401f15 	stw	r17,124(sp)
 4001440:	008001c4 	movi	r2,7
 4001444:	14400e16 	blt	r2,r17,4001480 <___vfprintf_internal_r+0x11e4>
 4001448:	b2000204 	addi	r8,r22,8
 400144c:	003e1806 	br	4000cb0 <__alt_data_end+0xfc000cb0>
 4001450:	01010074 	movhi	r4,1025
 4001454:	21088f84 	addi	r4,r4,8766
 4001458:	d9002c15 	stw	r4,176(sp)
 400145c:	d9002c17 	ldw	r4,176(sp)
 4001460:	1c07883a 	add	r3,r3,r16
 4001464:	44000115 	stw	r16,4(r8)
 4001468:	41000015 	stw	r4,0(r8)
 400146c:	10800044 	addi	r2,r2,1
 4001470:	d8c02015 	stw	r3,128(sp)
 4001474:	d8801f15 	stw	r2,124(sp)
 4001478:	010001c4 	movi	r4,7
 400147c:	20be0b0e 	bge	r4,r2,4000cac <__alt_data_end+0xfc000cac>
 4001480:	d9002d17 	ldw	r4,180(sp)
 4001484:	d9801e04 	addi	r6,sp,120
 4001488:	b80b883a 	mov	r5,r23
 400148c:	4006f8c0 	call	4006f8c <__sprint_r>
 4001490:	103c861e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001494:	d8c02017 	ldw	r3,128(sp)
 4001498:	da000404 	addi	r8,sp,16
 400149c:	003e0406 	br	4000cb0 <__alt_data_end+0xfc000cb0>
 40014a0:	d9002d17 	ldw	r4,180(sp)
 40014a4:	d9801e04 	addi	r6,sp,120
 40014a8:	b80b883a 	mov	r5,r23
 40014ac:	4006f8c0 	call	4006f8c <__sprint_r>
 40014b0:	103e3b26 	beq	r2,zero,4000da0 <__alt_data_end+0xfc000da0>
 40014b4:	003c7d06 	br	40006ac <__alt_data_end+0xfc0006ac>
 40014b8:	d9002d17 	ldw	r4,180(sp)
 40014bc:	d9801e04 	addi	r6,sp,120
 40014c0:	b80b883a 	mov	r5,r23
 40014c4:	4006f8c0 	call	4006f8c <__sprint_r>
 40014c8:	103c781e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40014cc:	d8c02017 	ldw	r3,128(sp)
 40014d0:	da000404 	addi	r8,sp,16
 40014d4:	003de906 	br	4000c7c <__alt_data_end+0xfc000c7c>
 40014d8:	d9002d17 	ldw	r4,180(sp)
 40014dc:	d9801e04 	addi	r6,sp,120
 40014e0:	b80b883a 	mov	r5,r23
 40014e4:	4006f8c0 	call	4006f8c <__sprint_r>
 40014e8:	103c701e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40014ec:	d8c02017 	ldw	r3,128(sp)
 40014f0:	da000404 	addi	r8,sp,16
 40014f4:	003d9b06 	br	4000b64 <__alt_data_end+0xfc000b64>
 40014f8:	d9002d17 	ldw	r4,180(sp)
 40014fc:	d9801e04 	addi	r6,sp,120
 4001500:	b80b883a 	mov	r5,r23
 4001504:	4006f8c0 	call	4006f8c <__sprint_r>
 4001508:	103c681e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 400150c:	d8c02017 	ldw	r3,128(sp)
 4001510:	da000404 	addi	r8,sp,16
 4001514:	003da106 	br	4000b9c <__alt_data_end+0xfc000b9c>
 4001518:	d9402a17 	ldw	r5,168(sp)
 400151c:	d8002785 	stb	zero,158(sp)
 4001520:	283f0616 	blt	r5,zero,400113c <__alt_data_end+0xfc00113c>
 4001524:	00ffdfc4 	movi	r3,-129
 4001528:	9d84b03a 	or	r2,r19,r22
 400152c:	90e4703a 	and	r18,r18,r3
 4001530:	103c3b26 	beq	r2,zero,4000620 <__alt_data_end+0xfc000620>
 4001534:	0039883a 	mov	fp,zero
 4001538:	003e5806 	br	4000e9c <__alt_data_end+0xfc000e9c>
 400153c:	9080040c 	andi	r2,r18,16
 4001540:	1001b326 	beq	r2,zero,4001c10 <___vfprintf_internal_r+0x1974>
 4001544:	d8c02e17 	ldw	r3,184(sp)
 4001548:	d9002a17 	ldw	r4,168(sp)
 400154c:	d8002785 	stb	zero,158(sp)
 4001550:	18800104 	addi	r2,r3,4
 4001554:	1cc00017 	ldw	r19,0(r3)
 4001558:	002d883a 	mov	r22,zero
 400155c:	2001b516 	blt	r4,zero,4001c34 <___vfprintf_internal_r+0x1998>
 4001560:	00ffdfc4 	movi	r3,-129
 4001564:	d8802e15 	stw	r2,184(sp)
 4001568:	90e4703a 	and	r18,r18,r3
 400156c:	983d0526 	beq	r19,zero,4000984 <__alt_data_end+0xfc000984>
 4001570:	0039883a 	mov	fp,zero
 4001574:	003d0806 	br	4000998 <__alt_data_end+0xfc000998>
 4001578:	dc402617 	ldw	r17,152(sp)
 400157c:	0441d30e 	bge	zero,r17,4001ccc <___vfprintf_internal_r+0x1a30>
 4001580:	dc403217 	ldw	r17,200(sp)
 4001584:	d8803317 	ldw	r2,204(sp)
 4001588:	1440010e 	bge	r2,r17,4001590 <___vfprintf_internal_r+0x12f4>
 400158c:	1023883a 	mov	r17,r2
 4001590:	04400a0e 	bge	zero,r17,40015bc <___vfprintf_internal_r+0x1320>
 4001594:	d8801f17 	ldw	r2,124(sp)
 4001598:	1c47883a 	add	r3,r3,r17
 400159c:	44000015 	stw	r16,0(r8)
 40015a0:	10800044 	addi	r2,r2,1
 40015a4:	44400115 	stw	r17,4(r8)
 40015a8:	d8c02015 	stw	r3,128(sp)
 40015ac:	d8801f15 	stw	r2,124(sp)
 40015b0:	010001c4 	movi	r4,7
 40015b4:	20826516 	blt	r4,r2,4001f4c <___vfprintf_internal_r+0x1cb0>
 40015b8:	42000204 	addi	r8,r8,8
 40015bc:	88026116 	blt	r17,zero,4001f44 <___vfprintf_internal_r+0x1ca8>
 40015c0:	d9003217 	ldw	r4,200(sp)
 40015c4:	2463c83a 	sub	r17,r4,r17
 40015c8:	04407b0e 	bge	zero,r17,40017b8 <___vfprintf_internal_r+0x151c>
 40015cc:	05800404 	movi	r22,16
 40015d0:	d8801f17 	ldw	r2,124(sp)
 40015d4:	b4419d0e 	bge	r22,r17,4001c4c <___vfprintf_internal_r+0x19b0>
 40015d8:	01010074 	movhi	r4,1025
 40015dc:	21088f84 	addi	r4,r4,8766
 40015e0:	d9002c15 	stw	r4,176(sp)
 40015e4:	070001c4 	movi	fp,7
 40015e8:	dcc02d17 	ldw	r19,180(sp)
 40015ec:	00000306 	br	40015fc <___vfprintf_internal_r+0x1360>
 40015f0:	42000204 	addi	r8,r8,8
 40015f4:	8c7ffc04 	addi	r17,r17,-16
 40015f8:	b441970e 	bge	r22,r17,4001c58 <___vfprintf_internal_r+0x19bc>
 40015fc:	18c00404 	addi	r3,r3,16
 4001600:	10800044 	addi	r2,r2,1
 4001604:	45000015 	stw	r20,0(r8)
 4001608:	45800115 	stw	r22,4(r8)
 400160c:	d8c02015 	stw	r3,128(sp)
 4001610:	d8801f15 	stw	r2,124(sp)
 4001614:	e0bff60e 	bge	fp,r2,40015f0 <__alt_data_end+0xfc0015f0>
 4001618:	d9801e04 	addi	r6,sp,120
 400161c:	b80b883a 	mov	r5,r23
 4001620:	9809883a 	mov	r4,r19
 4001624:	4006f8c0 	call	4006f8c <__sprint_r>
 4001628:	103c201e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 400162c:	d8c02017 	ldw	r3,128(sp)
 4001630:	d8801f17 	ldw	r2,124(sp)
 4001634:	da000404 	addi	r8,sp,16
 4001638:	003fee06 	br	40015f4 <__alt_data_end+0xfc0015f4>
 400163c:	d9002d17 	ldw	r4,180(sp)
 4001640:	d9801e04 	addi	r6,sp,120
 4001644:	b80b883a 	mov	r5,r23
 4001648:	4006f8c0 	call	4006f8c <__sprint_r>
 400164c:	103c171e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001650:	d8c02017 	ldw	r3,128(sp)
 4001654:	df002787 	ldb	fp,158(sp)
 4001658:	da000404 	addi	r8,sp,16
 400165c:	003d3406 	br	4000b30 <__alt_data_end+0xfc000b30>
 4001660:	9080040c 	andi	r2,r18,16
 4001664:	10016126 	beq	r2,zero,4001bec <___vfprintf_internal_r+0x1950>
 4001668:	d9402e17 	ldw	r5,184(sp)
 400166c:	2cc00017 	ldw	r19,0(r5)
 4001670:	29400104 	addi	r5,r5,4
 4001674:	d9402e15 	stw	r5,184(sp)
 4001678:	982dd7fa 	srai	r22,r19,31
 400167c:	b005883a 	mov	r2,r22
 4001680:	003c5a06 	br	40007ec <__alt_data_end+0xfc0007ec>
 4001684:	9080040c 	andi	r2,r18,16
 4001688:	10003526 	beq	r2,zero,4001760 <___vfprintf_internal_r+0x14c4>
 400168c:	d8c02e17 	ldw	r3,184(sp)
 4001690:	d9002a17 	ldw	r4,168(sp)
 4001694:	d8002785 	stb	zero,158(sp)
 4001698:	18800104 	addi	r2,r3,4
 400169c:	1cc00017 	ldw	r19,0(r3)
 40016a0:	002d883a 	mov	r22,zero
 40016a4:	20003716 	blt	r4,zero,4001784 <___vfprintf_internal_r+0x14e8>
 40016a8:	00ffdfc4 	movi	r3,-129
 40016ac:	d8802e15 	stw	r2,184(sp)
 40016b0:	90e4703a 	and	r18,r18,r3
 40016b4:	0039883a 	mov	fp,zero
 40016b8:	983dd426 	beq	r19,zero,4000e0c <__alt_data_end+0xfc000e0c>
 40016bc:	00800244 	movi	r2,9
 40016c0:	14fc5336 	bltu	r2,r19,4000810 <__alt_data_end+0xfc000810>
 40016c4:	d8c02817 	ldw	r3,160(sp)
 40016c8:	dc001dc4 	addi	r16,sp,119
 40016cc:	9cc00c04 	addi	r19,r19,48
 40016d0:	1c07c83a 	sub	r3,r3,r16
 40016d4:	dcc01dc5 	stb	r19,119(sp)
 40016d8:	d8c02b15 	stw	r3,172(sp)
 40016dc:	003cc606 	br	40009f8 <__alt_data_end+0xfc0009f8>
 40016e0:	d8803317 	ldw	r2,204(sp)
 40016e4:	143fffc4 	addi	r16,r2,-1
 40016e8:	043f4d0e 	bge	zero,r16,4001420 <__alt_data_end+0xfc001420>
 40016ec:	07000404 	movi	fp,16
 40016f0:	e400810e 	bge	fp,r16,40018f8 <___vfprintf_internal_r+0x165c>
 40016f4:	01410074 	movhi	r5,1025
 40016f8:	29488f84 	addi	r5,r5,8766
 40016fc:	d9402c15 	stw	r5,176(sp)
 4001700:	01c001c4 	movi	r7,7
 4001704:	dcc02d17 	ldw	r19,180(sp)
 4001708:	00000306 	br	4001718 <___vfprintf_internal_r+0x147c>
 400170c:	b5800204 	addi	r22,r22,8
 4001710:	843ffc04 	addi	r16,r16,-16
 4001714:	e4007b0e 	bge	fp,r16,4001904 <___vfprintf_internal_r+0x1668>
 4001718:	18c00404 	addi	r3,r3,16
 400171c:	8c400044 	addi	r17,r17,1
 4001720:	b5000015 	stw	r20,0(r22)
 4001724:	b7000115 	stw	fp,4(r22)
 4001728:	d8c02015 	stw	r3,128(sp)
 400172c:	dc401f15 	stw	r17,124(sp)
 4001730:	3c7ff60e 	bge	r7,r17,400170c <__alt_data_end+0xfc00170c>
 4001734:	d9801e04 	addi	r6,sp,120
 4001738:	b80b883a 	mov	r5,r23
 400173c:	9809883a 	mov	r4,r19
 4001740:	d9c03c15 	stw	r7,240(sp)
 4001744:	4006f8c0 	call	4006f8c <__sprint_r>
 4001748:	d9c03c17 	ldw	r7,240(sp)
 400174c:	103bd71e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001750:	d8c02017 	ldw	r3,128(sp)
 4001754:	dc401f17 	ldw	r17,124(sp)
 4001758:	dd800404 	addi	r22,sp,16
 400175c:	003fec06 	br	4001710 <__alt_data_end+0xfc001710>
 4001760:	9080100c 	andi	r2,r18,64
 4001764:	d8002785 	stb	zero,158(sp)
 4001768:	10010e26 	beq	r2,zero,4001ba4 <___vfprintf_internal_r+0x1908>
 400176c:	d9402e17 	ldw	r5,184(sp)
 4001770:	d8c02a17 	ldw	r3,168(sp)
 4001774:	002d883a 	mov	r22,zero
 4001778:	28800104 	addi	r2,r5,4
 400177c:	2cc0000b 	ldhu	r19,0(r5)
 4001780:	183fc90e 	bge	r3,zero,40016a8 <__alt_data_end+0xfc0016a8>
 4001784:	d8802e15 	stw	r2,184(sp)
 4001788:	0039883a 	mov	fp,zero
 400178c:	9d84b03a 	or	r2,r19,r22
 4001790:	103c1e1e 	bne	r2,zero,400080c <__alt_data_end+0xfc00080c>
 4001794:	00800044 	movi	r2,1
 4001798:	003e6c06 	br	400114c <__alt_data_end+0xfc00114c>
 400179c:	d9002d17 	ldw	r4,180(sp)
 40017a0:	d9801e04 	addi	r6,sp,120
 40017a4:	b80b883a 	mov	r5,r23
 40017a8:	4006f8c0 	call	4006f8c <__sprint_r>
 40017ac:	103bbf1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40017b0:	d8c02017 	ldw	r3,128(sp)
 40017b4:	da000404 	addi	r8,sp,16
 40017b8:	d9003217 	ldw	r4,200(sp)
 40017bc:	d8802617 	ldw	r2,152(sp)
 40017c0:	d9403317 	ldw	r5,204(sp)
 40017c4:	8123883a 	add	r17,r16,r4
 40017c8:	11400216 	blt	r2,r5,40017d4 <___vfprintf_internal_r+0x1538>
 40017cc:	9100004c 	andi	r4,r18,1
 40017d0:	20000d26 	beq	r4,zero,4001808 <___vfprintf_internal_r+0x156c>
 40017d4:	d9003717 	ldw	r4,220(sp)
 40017d8:	d9403417 	ldw	r5,208(sp)
 40017dc:	1907883a 	add	r3,r3,r4
 40017e0:	d9001f17 	ldw	r4,124(sp)
 40017e4:	41400015 	stw	r5,0(r8)
 40017e8:	d9403717 	ldw	r5,220(sp)
 40017ec:	21000044 	addi	r4,r4,1
 40017f0:	d8c02015 	stw	r3,128(sp)
 40017f4:	41400115 	stw	r5,4(r8)
 40017f8:	d9001f15 	stw	r4,124(sp)
 40017fc:	014001c4 	movi	r5,7
 4001800:	2901e816 	blt	r5,r4,4001fa4 <___vfprintf_internal_r+0x1d08>
 4001804:	42000204 	addi	r8,r8,8
 4001808:	d9003317 	ldw	r4,204(sp)
 400180c:	8121883a 	add	r16,r16,r4
 4001810:	2085c83a 	sub	r2,r4,r2
 4001814:	8461c83a 	sub	r16,r16,r17
 4001818:	1400010e 	bge	r2,r16,4001820 <___vfprintf_internal_r+0x1584>
 400181c:	1021883a 	mov	r16,r2
 4001820:	04000a0e 	bge	zero,r16,400184c <___vfprintf_internal_r+0x15b0>
 4001824:	d9001f17 	ldw	r4,124(sp)
 4001828:	1c07883a 	add	r3,r3,r16
 400182c:	44400015 	stw	r17,0(r8)
 4001830:	21000044 	addi	r4,r4,1
 4001834:	44000115 	stw	r16,4(r8)
 4001838:	d8c02015 	stw	r3,128(sp)
 400183c:	d9001f15 	stw	r4,124(sp)
 4001840:	014001c4 	movi	r5,7
 4001844:	2901fb16 	blt	r5,r4,4002034 <___vfprintf_internal_r+0x1d98>
 4001848:	42000204 	addi	r8,r8,8
 400184c:	8001f716 	blt	r16,zero,400202c <___vfprintf_internal_r+0x1d90>
 4001850:	1421c83a 	sub	r16,r2,r16
 4001854:	043d160e 	bge	zero,r16,4000cb0 <__alt_data_end+0xfc000cb0>
 4001858:	04400404 	movi	r17,16
 400185c:	d8801f17 	ldw	r2,124(sp)
 4001860:	8c3efb0e 	bge	r17,r16,4001450 <__alt_data_end+0xfc001450>
 4001864:	01410074 	movhi	r5,1025
 4001868:	29488f84 	addi	r5,r5,8766
 400186c:	d9402c15 	stw	r5,176(sp)
 4001870:	058001c4 	movi	r22,7
 4001874:	dcc02d17 	ldw	r19,180(sp)
 4001878:	00000306 	br	4001888 <___vfprintf_internal_r+0x15ec>
 400187c:	42000204 	addi	r8,r8,8
 4001880:	843ffc04 	addi	r16,r16,-16
 4001884:	8c3ef50e 	bge	r17,r16,400145c <__alt_data_end+0xfc00145c>
 4001888:	18c00404 	addi	r3,r3,16
 400188c:	10800044 	addi	r2,r2,1
 4001890:	45000015 	stw	r20,0(r8)
 4001894:	44400115 	stw	r17,4(r8)
 4001898:	d8c02015 	stw	r3,128(sp)
 400189c:	d8801f15 	stw	r2,124(sp)
 40018a0:	b0bff60e 	bge	r22,r2,400187c <__alt_data_end+0xfc00187c>
 40018a4:	d9801e04 	addi	r6,sp,120
 40018a8:	b80b883a 	mov	r5,r23
 40018ac:	9809883a 	mov	r4,r19
 40018b0:	4006f8c0 	call	4006f8c <__sprint_r>
 40018b4:	103b7d1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40018b8:	d8c02017 	ldw	r3,128(sp)
 40018bc:	d8801f17 	ldw	r2,124(sp)
 40018c0:	da000404 	addi	r8,sp,16
 40018c4:	003fee06 	br	4001880 <__alt_data_end+0xfc001880>
 40018c8:	9088703a 	and	r4,r18,r2
 40018cc:	203eab1e 	bne	r4,zero,400137c <__alt_data_end+0xfc00137c>
 40018d0:	dc401f17 	ldw	r17,124(sp)
 40018d4:	40800115 	stw	r2,4(r8)
 40018d8:	44000015 	stw	r16,0(r8)
 40018dc:	8c400044 	addi	r17,r17,1
 40018e0:	d8c02015 	stw	r3,128(sp)
 40018e4:	dc401f15 	stw	r17,124(sp)
 40018e8:	008001c4 	movi	r2,7
 40018ec:	14400e16 	blt	r2,r17,4001928 <___vfprintf_internal_r+0x168c>
 40018f0:	45800204 	addi	r22,r8,8
 40018f4:	003eca06 	br	4001420 <__alt_data_end+0xfc001420>
 40018f8:	01010074 	movhi	r4,1025
 40018fc:	21088f84 	addi	r4,r4,8766
 4001900:	d9002c15 	stw	r4,176(sp)
 4001904:	d8802c17 	ldw	r2,176(sp)
 4001908:	1c07883a 	add	r3,r3,r16
 400190c:	8c400044 	addi	r17,r17,1
 4001910:	b0800015 	stw	r2,0(r22)
 4001914:	b4000115 	stw	r16,4(r22)
 4001918:	d8c02015 	stw	r3,128(sp)
 400191c:	dc401f15 	stw	r17,124(sp)
 4001920:	008001c4 	movi	r2,7
 4001924:	147ebd0e 	bge	r2,r17,400141c <__alt_data_end+0xfc00141c>
 4001928:	d9002d17 	ldw	r4,180(sp)
 400192c:	d9801e04 	addi	r6,sp,120
 4001930:	b80b883a 	mov	r5,r23
 4001934:	4006f8c0 	call	4006f8c <__sprint_r>
 4001938:	103b5c1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 400193c:	d8c02017 	ldw	r3,128(sp)
 4001940:	dc401f17 	ldw	r17,124(sp)
 4001944:	dd800404 	addi	r22,sp,16
 4001948:	003eb506 	br	4001420 <__alt_data_end+0xfc001420>
 400194c:	d9002d17 	ldw	r4,180(sp)
 4001950:	d9801e04 	addi	r6,sp,120
 4001954:	b80b883a 	mov	r5,r23
 4001958:	4006f8c0 	call	4006f8c <__sprint_r>
 400195c:	103b531e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001960:	d8c02017 	ldw	r3,128(sp)
 4001964:	dc401f17 	ldw	r17,124(sp)
 4001968:	da000404 	addi	r8,sp,16
 400196c:	003e8d06 	br	40013a4 <__alt_data_end+0xfc0013a4>
 4001970:	d9002d17 	ldw	r4,180(sp)
 4001974:	d9801e04 	addi	r6,sp,120
 4001978:	b80b883a 	mov	r5,r23
 400197c:	4006f8c0 	call	4006f8c <__sprint_r>
 4001980:	103b4a1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001984:	d8c02017 	ldw	r3,128(sp)
 4001988:	dc401f17 	ldw	r17,124(sp)
 400198c:	dd800404 	addi	r22,sp,16
 4001990:	003e8f06 	br	40013d0 <__alt_data_end+0xfc0013d0>
 4001994:	0027883a 	mov	r19,zero
 4001998:	003f4a06 	br	40016c4 <__alt_data_end+0xfc0016c4>
 400199c:	d9002d17 	ldw	r4,180(sp)
 40019a0:	d9801e04 	addi	r6,sp,120
 40019a4:	b80b883a 	mov	r5,r23
 40019a8:	4006f8c0 	call	4006f8c <__sprint_r>
 40019ac:	103b3f1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40019b0:	d8c02017 	ldw	r3,128(sp)
 40019b4:	da000404 	addi	r8,sp,16
 40019b8:	003c7b06 	br	4000ba8 <__alt_data_end+0xfc000ba8>
 40019bc:	d9402a17 	ldw	r5,168(sp)
 40019c0:	04e7c83a 	sub	r19,zero,r19
 40019c4:	07000b44 	movi	fp,45
 40019c8:	9804c03a 	cmpne	r2,r19,zero
 40019cc:	05adc83a 	sub	r22,zero,r22
 40019d0:	df002785 	stb	fp,158(sp)
 40019d4:	b0adc83a 	sub	r22,r22,r2
 40019d8:	28017b16 	blt	r5,zero,4001fc8 <___vfprintf_internal_r+0x1d2c>
 40019dc:	00bfdfc4 	movi	r2,-129
 40019e0:	90a4703a 	and	r18,r18,r2
 40019e4:	003b8906 	br	400080c <__alt_data_end+0xfc00080c>
 40019e8:	d9003617 	ldw	r4,216(sp)
 40019ec:	d9403817 	ldw	r5,224(sp)
 40019f0:	da003d15 	stw	r8,244(sp)
 40019f4:	4006b180 	call	4006b18 <__fpclassifyd>
 40019f8:	da003d17 	ldw	r8,244(sp)
 40019fc:	1000f026 	beq	r2,zero,4001dc0 <___vfprintf_internal_r+0x1b24>
 4001a00:	d9002a17 	ldw	r4,168(sp)
 4001a04:	05bff7c4 	movi	r22,-33
 4001a08:	00bfffc4 	movi	r2,-1
 4001a0c:	8dac703a 	and	r22,r17,r22
 4001a10:	20820026 	beq	r4,r2,4002214 <___vfprintf_internal_r+0x1f78>
 4001a14:	008011c4 	movi	r2,71
 4001a18:	b081f726 	beq	r22,r2,40021f8 <___vfprintf_internal_r+0x1f5c>
 4001a1c:	d9003817 	ldw	r4,224(sp)
 4001a20:	90c04014 	ori	r3,r18,256
 4001a24:	d8c02c15 	stw	r3,176(sp)
 4001a28:	20021516 	blt	r4,zero,4002280 <___vfprintf_internal_r+0x1fe4>
 4001a2c:	dcc03817 	ldw	r19,224(sp)
 4001a30:	d8002905 	stb	zero,164(sp)
 4001a34:	00801984 	movi	r2,102
 4001a38:	8881f926 	beq	r17,r2,4002220 <___vfprintf_internal_r+0x1f84>
 4001a3c:	00801184 	movi	r2,70
 4001a40:	88821c26 	beq	r17,r2,40022b4 <___vfprintf_internal_r+0x2018>
 4001a44:	00801144 	movi	r2,69
 4001a48:	b081ef26 	beq	r22,r2,4002208 <___vfprintf_internal_r+0x1f6c>
 4001a4c:	d8c02a17 	ldw	r3,168(sp)
 4001a50:	d8802104 	addi	r2,sp,132
 4001a54:	d8800315 	stw	r2,12(sp)
 4001a58:	d9403617 	ldw	r5,216(sp)
 4001a5c:	d8802504 	addi	r2,sp,148
 4001a60:	d9002d17 	ldw	r4,180(sp)
 4001a64:	d8800215 	stw	r2,8(sp)
 4001a68:	d8802604 	addi	r2,sp,152
 4001a6c:	d8c00015 	stw	r3,0(sp)
 4001a70:	d8800115 	stw	r2,4(sp)
 4001a74:	01c00084 	movi	r7,2
 4001a78:	980d883a 	mov	r6,r19
 4001a7c:	d8c03c15 	stw	r3,240(sp)
 4001a80:	da003d15 	stw	r8,244(sp)
 4001a84:	40029cc0 	call	40029cc <_dtoa_r>
 4001a88:	1021883a 	mov	r16,r2
 4001a8c:	008019c4 	movi	r2,103
 4001a90:	d8c03c17 	ldw	r3,240(sp)
 4001a94:	da003d17 	ldw	r8,244(sp)
 4001a98:	88817126 	beq	r17,r2,4002060 <___vfprintf_internal_r+0x1dc4>
 4001a9c:	008011c4 	movi	r2,71
 4001aa0:	88829126 	beq	r17,r2,40024e8 <___vfprintf_internal_r+0x224c>
 4001aa4:	80f9883a 	add	fp,r16,r3
 4001aa8:	d9003617 	ldw	r4,216(sp)
 4001aac:	000d883a 	mov	r6,zero
 4001ab0:	000f883a 	mov	r7,zero
 4001ab4:	980b883a 	mov	r5,r19
 4001ab8:	da003d15 	stw	r8,244(sp)
 4001abc:	400ba740 	call	400ba74 <__eqdf2>
 4001ac0:	da003d17 	ldw	r8,244(sp)
 4001ac4:	10018d26 	beq	r2,zero,40020fc <___vfprintf_internal_r+0x1e60>
 4001ac8:	d8802117 	ldw	r2,132(sp)
 4001acc:	1700062e 	bgeu	r2,fp,4001ae8 <___vfprintf_internal_r+0x184c>
 4001ad0:	01000c04 	movi	r4,48
 4001ad4:	10c00044 	addi	r3,r2,1
 4001ad8:	d8c02115 	stw	r3,132(sp)
 4001adc:	11000005 	stb	r4,0(r2)
 4001ae0:	d8802117 	ldw	r2,132(sp)
 4001ae4:	173ffb36 	bltu	r2,fp,4001ad4 <__alt_data_end+0xfc001ad4>
 4001ae8:	1405c83a 	sub	r2,r2,r16
 4001aec:	d8803315 	stw	r2,204(sp)
 4001af0:	008011c4 	movi	r2,71
 4001af4:	b0817626 	beq	r22,r2,40020d0 <___vfprintf_internal_r+0x1e34>
 4001af8:	00801944 	movi	r2,101
 4001afc:	1442800e 	bge	r2,r17,4002500 <___vfprintf_internal_r+0x2264>
 4001b00:	d8c02617 	ldw	r3,152(sp)
 4001b04:	00801984 	movi	r2,102
 4001b08:	d8c03215 	stw	r3,200(sp)
 4001b0c:	8881fe26 	beq	r17,r2,4002308 <___vfprintf_internal_r+0x206c>
 4001b10:	d8c03217 	ldw	r3,200(sp)
 4001b14:	d9003317 	ldw	r4,204(sp)
 4001b18:	1901dd16 	blt	r3,r4,4002290 <___vfprintf_internal_r+0x1ff4>
 4001b1c:	9480004c 	andi	r18,r18,1
 4001b20:	90022b1e 	bne	r18,zero,40023d0 <___vfprintf_internal_r+0x2134>
 4001b24:	1805883a 	mov	r2,r3
 4001b28:	18028316 	blt	r3,zero,4002538 <___vfprintf_internal_r+0x229c>
 4001b2c:	d8c03217 	ldw	r3,200(sp)
 4001b30:	044019c4 	movi	r17,103
 4001b34:	d8c02b15 	stw	r3,172(sp)
 4001b38:	df002907 	ldb	fp,164(sp)
 4001b3c:	e001531e 	bne	fp,zero,400208c <___vfprintf_internal_r+0x1df0>
 4001b40:	df002783 	ldbu	fp,158(sp)
 4001b44:	d8802915 	stw	r2,164(sp)
 4001b48:	dc802c17 	ldw	r18,176(sp)
 4001b4c:	d8002a15 	stw	zero,168(sp)
 4001b50:	003baf06 	br	4000a10 <__alt_data_end+0xfc000a10>
 4001b54:	d8c02e17 	ldw	r3,184(sp)
 4001b58:	d9002e17 	ldw	r4,184(sp)
 4001b5c:	d9402e17 	ldw	r5,184(sp)
 4001b60:	18c00017 	ldw	r3,0(r3)
 4001b64:	21000117 	ldw	r4,4(r4)
 4001b68:	29400204 	addi	r5,r5,8
 4001b6c:	d8c03615 	stw	r3,216(sp)
 4001b70:	d9003815 	stw	r4,224(sp)
 4001b74:	d9402e15 	stw	r5,184(sp)
 4001b78:	003b5006 	br	40008bc <__alt_data_end+0xfc0008bc>
 4001b7c:	ac400007 	ldb	r17,0(r21)
 4001b80:	003a2806 	br	4000424 <__alt_data_end+0xfc000424>
 4001b84:	9080100c 	andi	r2,r18,64
 4001b88:	1000a826 	beq	r2,zero,4001e2c <___vfprintf_internal_r+0x1b90>
 4001b8c:	d8c02e17 	ldw	r3,184(sp)
 4001b90:	002d883a 	mov	r22,zero
 4001b94:	1cc0000b 	ldhu	r19,0(r3)
 4001b98:	18c00104 	addi	r3,r3,4
 4001b9c:	d8c02e15 	stw	r3,184(sp)
 4001ba0:	003caf06 	br	4000e60 <__alt_data_end+0xfc000e60>
 4001ba4:	d9002e17 	ldw	r4,184(sp)
 4001ba8:	d9402a17 	ldw	r5,168(sp)
 4001bac:	002d883a 	mov	r22,zero
 4001bb0:	20800104 	addi	r2,r4,4
 4001bb4:	24c00017 	ldw	r19,0(r4)
 4001bb8:	283ebb0e 	bge	r5,zero,40016a8 <__alt_data_end+0xfc0016a8>
 4001bbc:	003ef106 	br	4001784 <__alt_data_end+0xfc001784>
 4001bc0:	9080040c 	andi	r2,r18,16
 4001bc4:	1000921e 	bne	r2,zero,4001e10 <___vfprintf_internal_r+0x1b74>
 4001bc8:	9480100c 	andi	r18,r18,64
 4001bcc:	90013926 	beq	r18,zero,40020b4 <___vfprintf_internal_r+0x1e18>
 4001bd0:	d9402e17 	ldw	r5,184(sp)
 4001bd4:	d8c02f17 	ldw	r3,188(sp)
 4001bd8:	28800017 	ldw	r2,0(r5)
 4001bdc:	29400104 	addi	r5,r5,4
 4001be0:	d9402e15 	stw	r5,184(sp)
 4001be4:	10c0000d 	sth	r3,0(r2)
 4001be8:	0039e406 	br	400037c <__alt_data_end+0xfc00037c>
 4001bec:	9080100c 	andi	r2,r18,64
 4001bf0:	10008026 	beq	r2,zero,4001df4 <___vfprintf_internal_r+0x1b58>
 4001bf4:	d8802e17 	ldw	r2,184(sp)
 4001bf8:	14c0000f 	ldh	r19,0(r2)
 4001bfc:	10800104 	addi	r2,r2,4
 4001c00:	d8802e15 	stw	r2,184(sp)
 4001c04:	982dd7fa 	srai	r22,r19,31
 4001c08:	b005883a 	mov	r2,r22
 4001c0c:	003af706 	br	40007ec <__alt_data_end+0xfc0007ec>
 4001c10:	9080100c 	andi	r2,r18,64
 4001c14:	d8002785 	stb	zero,158(sp)
 4001c18:	10008a1e 	bne	r2,zero,4001e44 <___vfprintf_internal_r+0x1ba8>
 4001c1c:	d9002e17 	ldw	r4,184(sp)
 4001c20:	d9402a17 	ldw	r5,168(sp)
 4001c24:	002d883a 	mov	r22,zero
 4001c28:	20800104 	addi	r2,r4,4
 4001c2c:	24c00017 	ldw	r19,0(r4)
 4001c30:	283e4b0e 	bge	r5,zero,4001560 <__alt_data_end+0xfc001560>
 4001c34:	9d86b03a 	or	r3,r19,r22
 4001c38:	d8802e15 	stw	r2,184(sp)
 4001c3c:	183e4c1e 	bne	r3,zero,4001570 <__alt_data_end+0xfc001570>
 4001c40:	0039883a 	mov	fp,zero
 4001c44:	0005883a 	mov	r2,zero
 4001c48:	003d4006 	br	400114c <__alt_data_end+0xfc00114c>
 4001c4c:	01410074 	movhi	r5,1025
 4001c50:	29488f84 	addi	r5,r5,8766
 4001c54:	d9402c15 	stw	r5,176(sp)
 4001c58:	d9402c17 	ldw	r5,176(sp)
 4001c5c:	1c47883a 	add	r3,r3,r17
 4001c60:	10800044 	addi	r2,r2,1
 4001c64:	41400015 	stw	r5,0(r8)
 4001c68:	44400115 	stw	r17,4(r8)
 4001c6c:	d8c02015 	stw	r3,128(sp)
 4001c70:	d8801f15 	stw	r2,124(sp)
 4001c74:	010001c4 	movi	r4,7
 4001c78:	20bec816 	blt	r4,r2,400179c <__alt_data_end+0xfc00179c>
 4001c7c:	42000204 	addi	r8,r8,8
 4001c80:	003ecd06 	br	40017b8 <__alt_data_end+0xfc0017b8>
 4001c84:	d9002a17 	ldw	r4,168(sp)
 4001c88:	d8002785 	stb	zero,158(sp)
 4001c8c:	203d2d16 	blt	r4,zero,4001144 <__alt_data_end+0xfc001144>
 4001c90:	00bfdfc4 	movi	r2,-129
 4001c94:	90a4703a 	and	r18,r18,r2
 4001c98:	003a6106 	br	4000620 <__alt_data_end+0xfc000620>
 4001c9c:	01010074 	movhi	r4,1025
 4001ca0:	21088f84 	addi	r4,r4,8766
 4001ca4:	d9002c15 	stw	r4,176(sp)
 4001ca8:	003bea06 	br	4000c54 <__alt_data_end+0xfc000c54>
 4001cac:	d9002d17 	ldw	r4,180(sp)
 4001cb0:	d9801e04 	addi	r6,sp,120
 4001cb4:	b80b883a 	mov	r5,r23
 4001cb8:	4006f8c0 	call	4006f8c <__sprint_r>
 4001cbc:	103a7b1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001cc0:	d8c02017 	ldw	r3,128(sp)
 4001cc4:	da000404 	addi	r8,sp,16
 4001cc8:	003d4106 	br	40011d0 <__alt_data_end+0xfc0011d0>
 4001ccc:	d8801f17 	ldw	r2,124(sp)
 4001cd0:	01410074 	movhi	r5,1025
 4001cd4:	01000044 	movi	r4,1
 4001cd8:	18c00044 	addi	r3,r3,1
 4001cdc:	10800044 	addi	r2,r2,1
 4001ce0:	29488f04 	addi	r5,r5,8764
 4001ce4:	41000115 	stw	r4,4(r8)
 4001ce8:	41400015 	stw	r5,0(r8)
 4001cec:	d8c02015 	stw	r3,128(sp)
 4001cf0:	d8801f15 	stw	r2,124(sp)
 4001cf4:	010001c4 	movi	r4,7
 4001cf8:	20805c16 	blt	r4,r2,4001e6c <___vfprintf_internal_r+0x1bd0>
 4001cfc:	42000204 	addi	r8,r8,8
 4001d00:	8800041e 	bne	r17,zero,4001d14 <___vfprintf_internal_r+0x1a78>
 4001d04:	d8803317 	ldw	r2,204(sp)
 4001d08:	1000021e 	bne	r2,zero,4001d14 <___vfprintf_internal_r+0x1a78>
 4001d0c:	9080004c 	andi	r2,r18,1
 4001d10:	103be726 	beq	r2,zero,4000cb0 <__alt_data_end+0xfc000cb0>
 4001d14:	d9003717 	ldw	r4,220(sp)
 4001d18:	d8801f17 	ldw	r2,124(sp)
 4001d1c:	d9403417 	ldw	r5,208(sp)
 4001d20:	20c7883a 	add	r3,r4,r3
 4001d24:	10800044 	addi	r2,r2,1
 4001d28:	41000115 	stw	r4,4(r8)
 4001d2c:	41400015 	stw	r5,0(r8)
 4001d30:	d8c02015 	stw	r3,128(sp)
 4001d34:	d8801f15 	stw	r2,124(sp)
 4001d38:	010001c4 	movi	r4,7
 4001d3c:	20812116 	blt	r4,r2,40021c4 <___vfprintf_internal_r+0x1f28>
 4001d40:	42000204 	addi	r8,r8,8
 4001d44:	0463c83a 	sub	r17,zero,r17
 4001d48:	0440730e 	bge	zero,r17,4001f18 <___vfprintf_internal_r+0x1c7c>
 4001d4c:	05800404 	movi	r22,16
 4001d50:	b440860e 	bge	r22,r17,4001f6c <___vfprintf_internal_r+0x1cd0>
 4001d54:	01410074 	movhi	r5,1025
 4001d58:	29488f84 	addi	r5,r5,8766
 4001d5c:	d9402c15 	stw	r5,176(sp)
 4001d60:	070001c4 	movi	fp,7
 4001d64:	dcc02d17 	ldw	r19,180(sp)
 4001d68:	00000306 	br	4001d78 <___vfprintf_internal_r+0x1adc>
 4001d6c:	42000204 	addi	r8,r8,8
 4001d70:	8c7ffc04 	addi	r17,r17,-16
 4001d74:	b440800e 	bge	r22,r17,4001f78 <___vfprintf_internal_r+0x1cdc>
 4001d78:	18c00404 	addi	r3,r3,16
 4001d7c:	10800044 	addi	r2,r2,1
 4001d80:	45000015 	stw	r20,0(r8)
 4001d84:	45800115 	stw	r22,4(r8)
 4001d88:	d8c02015 	stw	r3,128(sp)
 4001d8c:	d8801f15 	stw	r2,124(sp)
 4001d90:	e0bff60e 	bge	fp,r2,4001d6c <__alt_data_end+0xfc001d6c>
 4001d94:	d9801e04 	addi	r6,sp,120
 4001d98:	b80b883a 	mov	r5,r23
 4001d9c:	9809883a 	mov	r4,r19
 4001da0:	4006f8c0 	call	4006f8c <__sprint_r>
 4001da4:	103a411e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001da8:	d8c02017 	ldw	r3,128(sp)
 4001dac:	d8801f17 	ldw	r2,124(sp)
 4001db0:	da000404 	addi	r8,sp,16
 4001db4:	003fee06 	br	4001d70 <__alt_data_end+0xfc001d70>
 4001db8:	00bfffc4 	movi	r2,-1
 4001dbc:	003a3f06 	br	40006bc <__alt_data_end+0xfc0006bc>
 4001dc0:	008011c4 	movi	r2,71
 4001dc4:	1440b816 	blt	r2,r17,40020a8 <___vfprintf_internal_r+0x1e0c>
 4001dc8:	04010074 	movhi	r16,1025
 4001dcc:	84088104 	addi	r16,r16,8708
 4001dd0:	00c000c4 	movi	r3,3
 4001dd4:	00bfdfc4 	movi	r2,-129
 4001dd8:	d8c02915 	stw	r3,164(sp)
 4001ddc:	90a4703a 	and	r18,r18,r2
 4001de0:	df002783 	ldbu	fp,158(sp)
 4001de4:	d8c02b15 	stw	r3,172(sp)
 4001de8:	d8002a15 	stw	zero,168(sp)
 4001dec:	d8003215 	stw	zero,200(sp)
 4001df0:	003b0706 	br	4000a10 <__alt_data_end+0xfc000a10>
 4001df4:	d8c02e17 	ldw	r3,184(sp)
 4001df8:	1cc00017 	ldw	r19,0(r3)
 4001dfc:	18c00104 	addi	r3,r3,4
 4001e00:	d8c02e15 	stw	r3,184(sp)
 4001e04:	982dd7fa 	srai	r22,r19,31
 4001e08:	b005883a 	mov	r2,r22
 4001e0c:	003a7706 	br	40007ec <__alt_data_end+0xfc0007ec>
 4001e10:	d8c02e17 	ldw	r3,184(sp)
 4001e14:	d9002f17 	ldw	r4,188(sp)
 4001e18:	18800017 	ldw	r2,0(r3)
 4001e1c:	18c00104 	addi	r3,r3,4
 4001e20:	d8c02e15 	stw	r3,184(sp)
 4001e24:	11000015 	stw	r4,0(r2)
 4001e28:	00395406 	br	400037c <__alt_data_end+0xfc00037c>
 4001e2c:	d9002e17 	ldw	r4,184(sp)
 4001e30:	002d883a 	mov	r22,zero
 4001e34:	24c00017 	ldw	r19,0(r4)
 4001e38:	21000104 	addi	r4,r4,4
 4001e3c:	d9002e15 	stw	r4,184(sp)
 4001e40:	003c0706 	br	4000e60 <__alt_data_end+0xfc000e60>
 4001e44:	d9402e17 	ldw	r5,184(sp)
 4001e48:	d8c02a17 	ldw	r3,168(sp)
 4001e4c:	002d883a 	mov	r22,zero
 4001e50:	28800104 	addi	r2,r5,4
 4001e54:	2cc0000b 	ldhu	r19,0(r5)
 4001e58:	183dc10e 	bge	r3,zero,4001560 <__alt_data_end+0xfc001560>
 4001e5c:	003f7506 	br	4001c34 <__alt_data_end+0xfc001c34>
 4001e60:	04010074 	movhi	r16,1025
 4001e64:	84087f04 	addi	r16,r16,8700
 4001e68:	003aa706 	br	4000908 <__alt_data_end+0xfc000908>
 4001e6c:	d9002d17 	ldw	r4,180(sp)
 4001e70:	d9801e04 	addi	r6,sp,120
 4001e74:	b80b883a 	mov	r5,r23
 4001e78:	4006f8c0 	call	4006f8c <__sprint_r>
 4001e7c:	103a0b1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001e80:	dc402617 	ldw	r17,152(sp)
 4001e84:	d8c02017 	ldw	r3,128(sp)
 4001e88:	da000404 	addi	r8,sp,16
 4001e8c:	003f9c06 	br	4001d00 <__alt_data_end+0xfc001d00>
 4001e90:	ac400043 	ldbu	r17,1(r21)
 4001e94:	84000814 	ori	r16,r16,32
 4001e98:	ad400044 	addi	r21,r21,1
 4001e9c:	8c403fcc 	andi	r17,r17,255
 4001ea0:	8c40201c 	xori	r17,r17,128
 4001ea4:	8c7fe004 	addi	r17,r17,-128
 4001ea8:	00395e06 	br	4000424 <__alt_data_end+0xfc000424>
 4001eac:	d8c02e15 	stw	r3,184(sp)
 4001eb0:	0039883a 	mov	fp,zero
 4001eb4:	003e3506 	br	400178c <__alt_data_end+0xfc00178c>
 4001eb8:	d9002d17 	ldw	r4,180(sp)
 4001ebc:	d9801e04 	addi	r6,sp,120
 4001ec0:	b80b883a 	mov	r5,r23
 4001ec4:	4006f8c0 	call	4006f8c <__sprint_r>
 4001ec8:	1039f81e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001ecc:	d8c02017 	ldw	r3,128(sp)
 4001ed0:	da000404 	addi	r8,sp,16
 4001ed4:	003cd006 	br	4001218 <__alt_data_end+0xfc001218>
 4001ed8:	8009883a 	mov	r4,r16
 4001edc:	df003d15 	stw	fp,244(sp)
 4001ee0:	4006df80 	call	4006df8 <strlen>
 4001ee4:	d8802b15 	stw	r2,172(sp)
 4001ee8:	da003d17 	ldw	r8,244(sp)
 4001eec:	103c200e 	bge	r2,zero,4000f70 <__alt_data_end+0xfc000f70>
 4001ef0:	0005883a 	mov	r2,zero
 4001ef4:	003c1e06 	br	4000f70 <__alt_data_end+0xfc000f70>
 4001ef8:	d9002d17 	ldw	r4,180(sp)
 4001efc:	d9801e04 	addi	r6,sp,120
 4001f00:	b80b883a 	mov	r5,r23
 4001f04:	4006f8c0 	call	4006f8c <__sprint_r>
 4001f08:	1039e81e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001f0c:	d8c02017 	ldw	r3,128(sp)
 4001f10:	d8801f17 	ldw	r2,124(sp)
 4001f14:	da000404 	addi	r8,sp,16
 4001f18:	d9403317 	ldw	r5,204(sp)
 4001f1c:	10800044 	addi	r2,r2,1
 4001f20:	44000015 	stw	r16,0(r8)
 4001f24:	28c7883a 	add	r3,r5,r3
 4001f28:	003b5b06 	br	4000c98 <__alt_data_end+0xfc000c98>
 4001f2c:	01010074 	movhi	r4,1025
 4001f30:	21089384 	addi	r4,r4,8782
 4001f34:	d9003515 	stw	r4,212(sp)
 4001f38:	003af206 	br	4000b04 <__alt_data_end+0xfc000b04>
 4001f3c:	013fffc4 	movi	r4,-1
 4001f40:	003a0806 	br	4000764 <__alt_data_end+0xfc000764>
 4001f44:	0023883a 	mov	r17,zero
 4001f48:	003d9d06 	br	40015c0 <__alt_data_end+0xfc0015c0>
 4001f4c:	d9002d17 	ldw	r4,180(sp)
 4001f50:	d9801e04 	addi	r6,sp,120
 4001f54:	b80b883a 	mov	r5,r23
 4001f58:	4006f8c0 	call	4006f8c <__sprint_r>
 4001f5c:	1039d31e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001f60:	d8c02017 	ldw	r3,128(sp)
 4001f64:	da000404 	addi	r8,sp,16
 4001f68:	003d9406 	br	40015bc <__alt_data_end+0xfc0015bc>
 4001f6c:	01010074 	movhi	r4,1025
 4001f70:	21088f84 	addi	r4,r4,8766
 4001f74:	d9002c15 	stw	r4,176(sp)
 4001f78:	d9002c17 	ldw	r4,176(sp)
 4001f7c:	1c47883a 	add	r3,r3,r17
 4001f80:	10800044 	addi	r2,r2,1
 4001f84:	41000015 	stw	r4,0(r8)
 4001f88:	44400115 	stw	r17,4(r8)
 4001f8c:	d8c02015 	stw	r3,128(sp)
 4001f90:	d8801f15 	stw	r2,124(sp)
 4001f94:	010001c4 	movi	r4,7
 4001f98:	20bfd716 	blt	r4,r2,4001ef8 <__alt_data_end+0xfc001ef8>
 4001f9c:	42000204 	addi	r8,r8,8
 4001fa0:	003fdd06 	br	4001f18 <__alt_data_end+0xfc001f18>
 4001fa4:	d9002d17 	ldw	r4,180(sp)
 4001fa8:	d9801e04 	addi	r6,sp,120
 4001fac:	b80b883a 	mov	r5,r23
 4001fb0:	4006f8c0 	call	4006f8c <__sprint_r>
 4001fb4:	1039bd1e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4001fb8:	d8802617 	ldw	r2,152(sp)
 4001fbc:	d8c02017 	ldw	r3,128(sp)
 4001fc0:	da000404 	addi	r8,sp,16
 4001fc4:	003e1006 	br	4001808 <__alt_data_end+0xfc001808>
 4001fc8:	00800044 	movi	r2,1
 4001fcc:	10803fcc 	andi	r2,r2,255
 4001fd0:	00c00044 	movi	r3,1
 4001fd4:	10fa0d26 	beq	r2,r3,400080c <__alt_data_end+0xfc00080c>
 4001fd8:	00c00084 	movi	r3,2
 4001fdc:	10fbaf26 	beq	r2,r3,4000e9c <__alt_data_end+0xfc000e9c>
 4001fe0:	003a6d06 	br	4000998 <__alt_data_end+0xfc000998>
 4001fe4:	01010074 	movhi	r4,1025
 4001fe8:	21089384 	addi	r4,r4,8782
 4001fec:	d9003515 	stw	r4,212(sp)
 4001ff0:	003b5406 	br	4000d44 <__alt_data_end+0xfc000d44>
 4001ff4:	d8802a17 	ldw	r2,168(sp)
 4001ff8:	00c00184 	movi	r3,6
 4001ffc:	1880012e 	bgeu	r3,r2,4002004 <___vfprintf_internal_r+0x1d68>
 4002000:	1805883a 	mov	r2,r3
 4002004:	d8802b15 	stw	r2,172(sp)
 4002008:	1000ef16 	blt	r2,zero,40023c8 <___vfprintf_internal_r+0x212c>
 400200c:	04010074 	movhi	r16,1025
 4002010:	d8802915 	stw	r2,164(sp)
 4002014:	dcc02e15 	stw	r19,184(sp)
 4002018:	d8002a15 	stw	zero,168(sp)
 400201c:	d8003215 	stw	zero,200(sp)
 4002020:	84088d04 	addi	r16,r16,8756
 4002024:	0039883a 	mov	fp,zero
 4002028:	003a8006 	br	4000a2c <__alt_data_end+0xfc000a2c>
 400202c:	0021883a 	mov	r16,zero
 4002030:	003e0706 	br	4001850 <__alt_data_end+0xfc001850>
 4002034:	d9002d17 	ldw	r4,180(sp)
 4002038:	d9801e04 	addi	r6,sp,120
 400203c:	b80b883a 	mov	r5,r23
 4002040:	4006f8c0 	call	4006f8c <__sprint_r>
 4002044:	1039991e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 4002048:	d8802617 	ldw	r2,152(sp)
 400204c:	d9403317 	ldw	r5,204(sp)
 4002050:	d8c02017 	ldw	r3,128(sp)
 4002054:	da000404 	addi	r8,sp,16
 4002058:	2885c83a 	sub	r2,r5,r2
 400205c:	003dfb06 	br	400184c <__alt_data_end+0xfc00184c>
 4002060:	9080004c 	andi	r2,r18,1
 4002064:	103e8f1e 	bne	r2,zero,4001aa4 <__alt_data_end+0xfc001aa4>
 4002068:	d8802117 	ldw	r2,132(sp)
 400206c:	003e9e06 	br	4001ae8 <__alt_data_end+0xfc001ae8>
 4002070:	1025883a 	mov	r18,r2
 4002074:	0039883a 	mov	fp,zero
 4002078:	00800084 	movi	r2,2
 400207c:	003fd306 	br	4001fcc <__alt_data_end+0xfc001fcc>
 4002080:	07000b44 	movi	fp,45
 4002084:	df002785 	stb	fp,158(sp)
 4002088:	003a1b06 	br	40008f8 <__alt_data_end+0xfc0008f8>
 400208c:	00c00b44 	movi	r3,45
 4002090:	d8c02785 	stb	r3,158(sp)
 4002094:	d8802915 	stw	r2,164(sp)
 4002098:	dc802c17 	ldw	r18,176(sp)
 400209c:	d8002a15 	stw	zero,168(sp)
 40020a0:	07000b44 	movi	fp,45
 40020a4:	003a5e06 	br	4000a20 <__alt_data_end+0xfc000a20>
 40020a8:	04010074 	movhi	r16,1025
 40020ac:	84088204 	addi	r16,r16,8712
 40020b0:	003f4706 	br	4001dd0 <__alt_data_end+0xfc001dd0>
 40020b4:	d9002e17 	ldw	r4,184(sp)
 40020b8:	d9402f17 	ldw	r5,188(sp)
 40020bc:	20800017 	ldw	r2,0(r4)
 40020c0:	21000104 	addi	r4,r4,4
 40020c4:	d9002e15 	stw	r4,184(sp)
 40020c8:	11400015 	stw	r5,0(r2)
 40020cc:	0038ab06 	br	400037c <__alt_data_end+0xfc00037c>
 40020d0:	dd802617 	ldw	r22,152(sp)
 40020d4:	00bfff44 	movi	r2,-3
 40020d8:	b0801c16 	blt	r22,r2,400214c <___vfprintf_internal_r+0x1eb0>
 40020dc:	d9402a17 	ldw	r5,168(sp)
 40020e0:	2d801a16 	blt	r5,r22,400214c <___vfprintf_internal_r+0x1eb0>
 40020e4:	dd803215 	stw	r22,200(sp)
 40020e8:	003e8906 	br	4001b10 <__alt_data_end+0xfc001b10>
 40020ec:	01010074 	movhi	r4,1025
 40020f0:	21088f84 	addi	r4,r4,8766
 40020f4:	d9002c15 	stw	r4,176(sp)
 40020f8:	003c9106 	br	4001340 <__alt_data_end+0xfc001340>
 40020fc:	e005883a 	mov	r2,fp
 4002100:	003e7906 	br	4001ae8 <__alt_data_end+0xfc001ae8>
 4002104:	d9002a17 	ldw	r4,168(sp)
 4002108:	df002783 	ldbu	fp,158(sp)
 400210c:	dcc02e15 	stw	r19,184(sp)
 4002110:	d9002915 	stw	r4,164(sp)
 4002114:	d9002b15 	stw	r4,172(sp)
 4002118:	d8002a15 	stw	zero,168(sp)
 400211c:	d8003215 	stw	zero,200(sp)
 4002120:	003a3b06 	br	4000a10 <__alt_data_end+0xfc000a10>
 4002124:	9080004c 	andi	r2,r18,1
 4002128:	0039883a 	mov	fp,zero
 400212c:	10000426 	beq	r2,zero,4002140 <___vfprintf_internal_r+0x1ea4>
 4002130:	00800c04 	movi	r2,48
 4002134:	dc001dc4 	addi	r16,sp,119
 4002138:	d8801dc5 	stb	r2,119(sp)
 400213c:	003b6406 	br	4000ed0 <__alt_data_end+0xfc000ed0>
 4002140:	d8002b15 	stw	zero,172(sp)
 4002144:	dc001e04 	addi	r16,sp,120
 4002148:	003a2b06 	br	40009f8 <__alt_data_end+0xfc0009f8>
 400214c:	8c7fff84 	addi	r17,r17,-2
 4002150:	b5bfffc4 	addi	r22,r22,-1
 4002154:	dd802615 	stw	r22,152(sp)
 4002158:	dc4022c5 	stb	r17,139(sp)
 400215c:	b000bf16 	blt	r22,zero,400245c <___vfprintf_internal_r+0x21c0>
 4002160:	00800ac4 	movi	r2,43
 4002164:	d8802305 	stb	r2,140(sp)
 4002168:	00800244 	movi	r2,9
 400216c:	15807016 	blt	r2,r22,4002330 <___vfprintf_internal_r+0x2094>
 4002170:	00800c04 	movi	r2,48
 4002174:	b5800c04 	addi	r22,r22,48
 4002178:	d8802345 	stb	r2,141(sp)
 400217c:	dd802385 	stb	r22,142(sp)
 4002180:	d88023c4 	addi	r2,sp,143
 4002184:	df0022c4 	addi	fp,sp,139
 4002188:	d8c03317 	ldw	r3,204(sp)
 400218c:	1739c83a 	sub	fp,r2,fp
 4002190:	d9003317 	ldw	r4,204(sp)
 4002194:	e0c7883a 	add	r3,fp,r3
 4002198:	df003a15 	stw	fp,232(sp)
 400219c:	d8c02b15 	stw	r3,172(sp)
 40021a0:	00800044 	movi	r2,1
 40021a4:	1100b30e 	bge	r2,r4,4002474 <___vfprintf_internal_r+0x21d8>
 40021a8:	d8c02b17 	ldw	r3,172(sp)
 40021ac:	18c00044 	addi	r3,r3,1
 40021b0:	d8c02b15 	stw	r3,172(sp)
 40021b4:	1805883a 	mov	r2,r3
 40021b8:	1800ac16 	blt	r3,zero,400246c <___vfprintf_internal_r+0x21d0>
 40021bc:	d8003215 	stw	zero,200(sp)
 40021c0:	003e5d06 	br	4001b38 <__alt_data_end+0xfc001b38>
 40021c4:	d9002d17 	ldw	r4,180(sp)
 40021c8:	d9801e04 	addi	r6,sp,120
 40021cc:	b80b883a 	mov	r5,r23
 40021d0:	4006f8c0 	call	4006f8c <__sprint_r>
 40021d4:	1039351e 	bne	r2,zero,40006ac <__alt_data_end+0xfc0006ac>
 40021d8:	dc402617 	ldw	r17,152(sp)
 40021dc:	d8c02017 	ldw	r3,128(sp)
 40021e0:	d8801f17 	ldw	r2,124(sp)
 40021e4:	da000404 	addi	r8,sp,16
 40021e8:	003ed606 	br	4001d44 <__alt_data_end+0xfc001d44>
 40021ec:	182b883a 	mov	r21,r3
 40021f0:	d8002a15 	stw	zero,168(sp)
 40021f4:	00388c06 	br	4000428 <__alt_data_end+0xfc000428>
 40021f8:	d8802a17 	ldw	r2,168(sp)
 40021fc:	103e071e 	bne	r2,zero,4001a1c <__alt_data_end+0xfc001a1c>
 4002200:	dc002a15 	stw	r16,168(sp)
 4002204:	003e0506 	br	4001a1c <__alt_data_end+0xfc001a1c>
 4002208:	d9002a17 	ldw	r4,168(sp)
 400220c:	20c00044 	addi	r3,r4,1
 4002210:	003e0f06 	br	4001a50 <__alt_data_end+0xfc001a50>
 4002214:	01400184 	movi	r5,6
 4002218:	d9402a15 	stw	r5,168(sp)
 400221c:	003dff06 	br	4001a1c <__alt_data_end+0xfc001a1c>
 4002220:	d8802104 	addi	r2,sp,132
 4002224:	d8800315 	stw	r2,12(sp)
 4002228:	d8802504 	addi	r2,sp,148
 400222c:	d8800215 	stw	r2,8(sp)
 4002230:	d8802604 	addi	r2,sp,152
 4002234:	d8800115 	stw	r2,4(sp)
 4002238:	d8802a17 	ldw	r2,168(sp)
 400223c:	d9403617 	ldw	r5,216(sp)
 4002240:	d9002d17 	ldw	r4,180(sp)
 4002244:	d8800015 	stw	r2,0(sp)
 4002248:	01c000c4 	movi	r7,3
 400224c:	980d883a 	mov	r6,r19
 4002250:	da003d15 	stw	r8,244(sp)
 4002254:	40029cc0 	call	40029cc <_dtoa_r>
 4002258:	d8c02a17 	ldw	r3,168(sp)
 400225c:	da003d17 	ldw	r8,244(sp)
 4002260:	1021883a 	mov	r16,r2
 4002264:	10f9883a 	add	fp,r2,r3
 4002268:	81000007 	ldb	r4,0(r16)
 400226c:	00800c04 	movi	r2,48
 4002270:	20805e26 	beq	r4,r2,40023ec <___vfprintf_internal_r+0x2150>
 4002274:	d8c02617 	ldw	r3,152(sp)
 4002278:	e0f9883a 	add	fp,fp,r3
 400227c:	003e0a06 	br	4001aa8 <__alt_data_end+0xfc001aa8>
 4002280:	00c00b44 	movi	r3,45
 4002284:	24e0003c 	xorhi	r19,r4,32768
 4002288:	d8c02905 	stb	r3,164(sp)
 400228c:	003de906 	br	4001a34 <__alt_data_end+0xfc001a34>
 4002290:	d8c03217 	ldw	r3,200(sp)
 4002294:	00c07a0e 	bge	zero,r3,4002480 <___vfprintf_internal_r+0x21e4>
 4002298:	00800044 	movi	r2,1
 400229c:	d9003317 	ldw	r4,204(sp)
 40022a0:	1105883a 	add	r2,r2,r4
 40022a4:	d8802b15 	stw	r2,172(sp)
 40022a8:	10004e16 	blt	r2,zero,40023e4 <___vfprintf_internal_r+0x2148>
 40022ac:	044019c4 	movi	r17,103
 40022b0:	003e2106 	br	4001b38 <__alt_data_end+0xfc001b38>
 40022b4:	d9002a17 	ldw	r4,168(sp)
 40022b8:	d8802104 	addi	r2,sp,132
 40022bc:	d8800315 	stw	r2,12(sp)
 40022c0:	d9000015 	stw	r4,0(sp)
 40022c4:	d8802504 	addi	r2,sp,148
 40022c8:	d9403617 	ldw	r5,216(sp)
 40022cc:	d9002d17 	ldw	r4,180(sp)
 40022d0:	d8800215 	stw	r2,8(sp)
 40022d4:	d8802604 	addi	r2,sp,152
 40022d8:	d8800115 	stw	r2,4(sp)
 40022dc:	01c000c4 	movi	r7,3
 40022e0:	980d883a 	mov	r6,r19
 40022e4:	da003d15 	stw	r8,244(sp)
 40022e8:	40029cc0 	call	40029cc <_dtoa_r>
 40022ec:	d8c02a17 	ldw	r3,168(sp)
 40022f0:	da003d17 	ldw	r8,244(sp)
 40022f4:	1021883a 	mov	r16,r2
 40022f8:	00801184 	movi	r2,70
 40022fc:	80f9883a 	add	fp,r16,r3
 4002300:	88bfd926 	beq	r17,r2,4002268 <__alt_data_end+0xfc002268>
 4002304:	003de806 	br	4001aa8 <__alt_data_end+0xfc001aa8>
 4002308:	d9002a17 	ldw	r4,168(sp)
 400230c:	00c04d0e 	bge	zero,r3,4002444 <___vfprintf_internal_r+0x21a8>
 4002310:	2000441e 	bne	r4,zero,4002424 <___vfprintf_internal_r+0x2188>
 4002314:	9480004c 	andi	r18,r18,1
 4002318:	9000421e 	bne	r18,zero,4002424 <___vfprintf_internal_r+0x2188>
 400231c:	1805883a 	mov	r2,r3
 4002320:	18006f16 	blt	r3,zero,40024e0 <___vfprintf_internal_r+0x2244>
 4002324:	d8c03217 	ldw	r3,200(sp)
 4002328:	d8c02b15 	stw	r3,172(sp)
 400232c:	003e0206 	br	4001b38 <__alt_data_end+0xfc001b38>
 4002330:	df0022c4 	addi	fp,sp,139
 4002334:	dc002a15 	stw	r16,168(sp)
 4002338:	4027883a 	mov	r19,r8
 400233c:	e021883a 	mov	r16,fp
 4002340:	b009883a 	mov	r4,r22
 4002344:	01400284 	movi	r5,10
 4002348:	400a6a00 	call	400a6a0 <__modsi3>
 400234c:	10800c04 	addi	r2,r2,48
 4002350:	843fffc4 	addi	r16,r16,-1
 4002354:	b009883a 	mov	r4,r22
 4002358:	01400284 	movi	r5,10
 400235c:	80800005 	stb	r2,0(r16)
 4002360:	400a61c0 	call	400a61c <__divsi3>
 4002364:	102d883a 	mov	r22,r2
 4002368:	00800244 	movi	r2,9
 400236c:	15bff416 	blt	r2,r22,4002340 <__alt_data_end+0xfc002340>
 4002370:	9811883a 	mov	r8,r19
 4002374:	b0800c04 	addi	r2,r22,48
 4002378:	8027883a 	mov	r19,r16
 400237c:	997fffc4 	addi	r5,r19,-1
 4002380:	98bfffc5 	stb	r2,-1(r19)
 4002384:	dc002a17 	ldw	r16,168(sp)
 4002388:	2f006d2e 	bgeu	r5,fp,4002540 <___vfprintf_internal_r+0x22a4>
 400238c:	d9c02384 	addi	r7,sp,142
 4002390:	3ccfc83a 	sub	r7,r7,r19
 4002394:	d9002344 	addi	r4,sp,141
 4002398:	e1cf883a 	add	r7,fp,r7
 400239c:	00000106 	br	40023a4 <___vfprintf_internal_r+0x2108>
 40023a0:	28800003 	ldbu	r2,0(r5)
 40023a4:	20800005 	stb	r2,0(r4)
 40023a8:	21000044 	addi	r4,r4,1
 40023ac:	29400044 	addi	r5,r5,1
 40023b0:	393ffb1e 	bne	r7,r4,40023a0 <__alt_data_end+0xfc0023a0>
 40023b4:	d8802304 	addi	r2,sp,140
 40023b8:	14c5c83a 	sub	r2,r2,r19
 40023bc:	d8c02344 	addi	r3,sp,141
 40023c0:	1885883a 	add	r2,r3,r2
 40023c4:	003f7006 	br	4002188 <__alt_data_end+0xfc002188>
 40023c8:	0005883a 	mov	r2,zero
 40023cc:	003f0f06 	br	400200c <__alt_data_end+0xfc00200c>
 40023d0:	d8c03217 	ldw	r3,200(sp)
 40023d4:	18c00044 	addi	r3,r3,1
 40023d8:	d8c02b15 	stw	r3,172(sp)
 40023dc:	1805883a 	mov	r2,r3
 40023e0:	183fb20e 	bge	r3,zero,40022ac <__alt_data_end+0xfc0022ac>
 40023e4:	0005883a 	mov	r2,zero
 40023e8:	003fb006 	br	40022ac <__alt_data_end+0xfc0022ac>
 40023ec:	d9003617 	ldw	r4,216(sp)
 40023f0:	000d883a 	mov	r6,zero
 40023f4:	000f883a 	mov	r7,zero
 40023f8:	980b883a 	mov	r5,r19
 40023fc:	d8c03c15 	stw	r3,240(sp)
 4002400:	da003d15 	stw	r8,244(sp)
 4002404:	400ba740 	call	400ba74 <__eqdf2>
 4002408:	d8c03c17 	ldw	r3,240(sp)
 400240c:	da003d17 	ldw	r8,244(sp)
 4002410:	103f9826 	beq	r2,zero,4002274 <__alt_data_end+0xfc002274>
 4002414:	00800044 	movi	r2,1
 4002418:	10c7c83a 	sub	r3,r2,r3
 400241c:	d8c02615 	stw	r3,152(sp)
 4002420:	003f9506 	br	4002278 <__alt_data_end+0xfc002278>
 4002424:	d9002a17 	ldw	r4,168(sp)
 4002428:	d8c03217 	ldw	r3,200(sp)
 400242c:	20800044 	addi	r2,r4,1
 4002430:	1885883a 	add	r2,r3,r2
 4002434:	d8802b15 	stw	r2,172(sp)
 4002438:	103dbf0e 	bge	r2,zero,4001b38 <__alt_data_end+0xfc001b38>
 400243c:	0005883a 	mov	r2,zero
 4002440:	003dbd06 	br	4001b38 <__alt_data_end+0xfc001b38>
 4002444:	2000201e 	bne	r4,zero,40024c8 <___vfprintf_internal_r+0x222c>
 4002448:	9480004c 	andi	r18,r18,1
 400244c:	90001e1e 	bne	r18,zero,40024c8 <___vfprintf_internal_r+0x222c>
 4002450:	00800044 	movi	r2,1
 4002454:	d8802b15 	stw	r2,172(sp)
 4002458:	003db706 	br	4001b38 <__alt_data_end+0xfc001b38>
 400245c:	00800b44 	movi	r2,45
 4002460:	05adc83a 	sub	r22,zero,r22
 4002464:	d8802305 	stb	r2,140(sp)
 4002468:	003f3f06 	br	4002168 <__alt_data_end+0xfc002168>
 400246c:	0005883a 	mov	r2,zero
 4002470:	003f5206 	br	40021bc <__alt_data_end+0xfc0021bc>
 4002474:	90a4703a 	and	r18,r18,r2
 4002478:	903f4e26 	beq	r18,zero,40021b4 <__alt_data_end+0xfc0021b4>
 400247c:	003f4a06 	br	40021a8 <__alt_data_end+0xfc0021a8>
 4002480:	00800084 	movi	r2,2
 4002484:	10c5c83a 	sub	r2,r2,r3
 4002488:	003f8406 	br	400229c <__alt_data_end+0xfc00229c>
 400248c:	d9402e17 	ldw	r5,184(sp)
 4002490:	d9002e17 	ldw	r4,184(sp)
 4002494:	ac400043 	ldbu	r17,1(r21)
 4002498:	29400017 	ldw	r5,0(r5)
 400249c:	20800104 	addi	r2,r4,4
 40024a0:	d8802e15 	stw	r2,184(sp)
 40024a4:	d9402a15 	stw	r5,168(sp)
 40024a8:	182b883a 	mov	r21,r3
 40024ac:	283e7b0e 	bge	r5,zero,4001e9c <__alt_data_end+0xfc001e9c>
 40024b0:	8c403fcc 	andi	r17,r17,255
 40024b4:	017fffc4 	movi	r5,-1
 40024b8:	8c40201c 	xori	r17,r17,128
 40024bc:	d9402a15 	stw	r5,168(sp)
 40024c0:	8c7fe004 	addi	r17,r17,-128
 40024c4:	0037d706 	br	4000424 <__alt_data_end+0xfc000424>
 40024c8:	d8c02a17 	ldw	r3,168(sp)
 40024cc:	18c00084 	addi	r3,r3,2
 40024d0:	d8c02b15 	stw	r3,172(sp)
 40024d4:	1805883a 	mov	r2,r3
 40024d8:	183d970e 	bge	r3,zero,4001b38 <__alt_data_end+0xfc001b38>
 40024dc:	003fd706 	br	400243c <__alt_data_end+0xfc00243c>
 40024e0:	0005883a 	mov	r2,zero
 40024e4:	003f8f06 	br	4002324 <__alt_data_end+0xfc002324>
 40024e8:	9080004c 	andi	r2,r18,1
 40024ec:	103f821e 	bne	r2,zero,40022f8 <__alt_data_end+0xfc0022f8>
 40024f0:	d8802117 	ldw	r2,132(sp)
 40024f4:	1405c83a 	sub	r2,r2,r16
 40024f8:	d8803315 	stw	r2,204(sp)
 40024fc:	b47ef426 	beq	r22,r17,40020d0 <__alt_data_end+0xfc0020d0>
 4002500:	dd802617 	ldw	r22,152(sp)
 4002504:	003f1206 	br	4002150 <__alt_data_end+0xfc002150>
 4002508:	d8c02b03 	ldbu	r3,172(sp)
 400250c:	d8c02785 	stb	r3,158(sp)
 4002510:	0038df06 	br	4000890 <__alt_data_end+0xfc000890>
 4002514:	d8c02b03 	ldbu	r3,172(sp)
 4002518:	d8c02785 	stb	r3,158(sp)
 400251c:	0038aa06 	br	40007c8 <__alt_data_end+0xfc0007c8>
 4002520:	d8c02b03 	ldbu	r3,172(sp)
 4002524:	d8c02785 	stb	r3,158(sp)
 4002528:	003a4306 	br	4000e38 <__alt_data_end+0xfc000e38>
 400252c:	d8c02b03 	ldbu	r3,172(sp)
 4002530:	d8c02785 	stb	r3,158(sp)
 4002534:	003af506 	br	400110c <__alt_data_end+0xfc00110c>
 4002538:	0005883a 	mov	r2,zero
 400253c:	003d7b06 	br	4001b2c <__alt_data_end+0xfc001b2c>
 4002540:	d8802344 	addi	r2,sp,141
 4002544:	003f1006 	br	4002188 <__alt_data_end+0xfc002188>
 4002548:	d8c02b03 	ldbu	r3,172(sp)
 400254c:	d8c02785 	stb	r3,158(sp)
 4002550:	0038fd06 	br	4000948 <__alt_data_end+0xfc000948>
 4002554:	d8c02b03 	ldbu	r3,172(sp)
 4002558:	d8c02785 	stb	r3,158(sp)
 400255c:	003a9706 	br	4000fbc <__alt_data_end+0xfc000fbc>
 4002560:	d8c02b03 	ldbu	r3,172(sp)
 4002564:	d8c02785 	stb	r3,158(sp)
 4002568:	003a1806 	br	4000dcc <__alt_data_end+0xfc000dcc>
 400256c:	d8c02b03 	ldbu	r3,172(sp)
 4002570:	d8c02785 	stb	r3,158(sp)
 4002574:	003abe06 	br	4001070 <__alt_data_end+0xfc001070>

04002578 <__vfprintf_internal>:
 4002578:	00810074 	movhi	r2,1025
 400257c:	10903704 	addi	r2,r2,16604
 4002580:	300f883a 	mov	r7,r6
 4002584:	280d883a 	mov	r6,r5
 4002588:	200b883a 	mov	r5,r4
 400258c:	11000017 	ldw	r4,0(r2)
 4002590:	400029c1 	jmpi	400029c <___vfprintf_internal_r>

04002594 <__sbprintf>:
 4002594:	2880030b 	ldhu	r2,12(r5)
 4002598:	2ac01917 	ldw	r11,100(r5)
 400259c:	2a80038b 	ldhu	r10,14(r5)
 40025a0:	2a400717 	ldw	r9,28(r5)
 40025a4:	2a000917 	ldw	r8,36(r5)
 40025a8:	defee204 	addi	sp,sp,-1144
 40025ac:	00c10004 	movi	r3,1024
 40025b0:	dc011a15 	stw	r16,1128(sp)
 40025b4:	10bfff4c 	andi	r2,r2,65533
 40025b8:	2821883a 	mov	r16,r5
 40025bc:	d8cb883a 	add	r5,sp,r3
 40025c0:	dc811c15 	stw	r18,1136(sp)
 40025c4:	dc411b15 	stw	r17,1132(sp)
 40025c8:	dfc11d15 	stw	ra,1140(sp)
 40025cc:	2025883a 	mov	r18,r4
 40025d0:	d881030d 	sth	r2,1036(sp)
 40025d4:	dac11915 	stw	r11,1124(sp)
 40025d8:	da81038d 	sth	r10,1038(sp)
 40025dc:	da410715 	stw	r9,1052(sp)
 40025e0:	da010915 	stw	r8,1060(sp)
 40025e4:	dec10015 	stw	sp,1024(sp)
 40025e8:	dec10415 	stw	sp,1040(sp)
 40025ec:	d8c10215 	stw	r3,1032(sp)
 40025f0:	d8c10515 	stw	r3,1044(sp)
 40025f4:	d8010615 	stw	zero,1048(sp)
 40025f8:	400029c0 	call	400029c <___vfprintf_internal_r>
 40025fc:	1023883a 	mov	r17,r2
 4002600:	10000416 	blt	r2,zero,4002614 <__sbprintf+0x80>
 4002604:	d9410004 	addi	r5,sp,1024
 4002608:	9009883a 	mov	r4,r18
 400260c:	40042700 	call	4004270 <_fflush_r>
 4002610:	10000d1e 	bne	r2,zero,4002648 <__sbprintf+0xb4>
 4002614:	d881030b 	ldhu	r2,1036(sp)
 4002618:	1080100c 	andi	r2,r2,64
 400261c:	10000326 	beq	r2,zero,400262c <__sbprintf+0x98>
 4002620:	8080030b 	ldhu	r2,12(r16)
 4002624:	10801014 	ori	r2,r2,64
 4002628:	8080030d 	sth	r2,12(r16)
 400262c:	8805883a 	mov	r2,r17
 4002630:	dfc11d17 	ldw	ra,1140(sp)
 4002634:	dc811c17 	ldw	r18,1136(sp)
 4002638:	dc411b17 	ldw	r17,1132(sp)
 400263c:	dc011a17 	ldw	r16,1128(sp)
 4002640:	dec11e04 	addi	sp,sp,1144
 4002644:	f800283a 	ret
 4002648:	047fffc4 	movi	r17,-1
 400264c:	003ff106 	br	4002614 <__alt_data_end+0xfc002614>

04002650 <__swsetup_r>:
 4002650:	00810074 	movhi	r2,1025
 4002654:	defffd04 	addi	sp,sp,-12
 4002658:	10903704 	addi	r2,r2,16604
 400265c:	dc400115 	stw	r17,4(sp)
 4002660:	2023883a 	mov	r17,r4
 4002664:	11000017 	ldw	r4,0(r2)
 4002668:	dc000015 	stw	r16,0(sp)
 400266c:	dfc00215 	stw	ra,8(sp)
 4002670:	2821883a 	mov	r16,r5
 4002674:	20000226 	beq	r4,zero,4002680 <__swsetup_r+0x30>
 4002678:	20800e17 	ldw	r2,56(r4)
 400267c:	10003126 	beq	r2,zero,4002744 <__swsetup_r+0xf4>
 4002680:	8080030b 	ldhu	r2,12(r16)
 4002684:	10c0020c 	andi	r3,r2,8
 4002688:	1009883a 	mov	r4,r2
 400268c:	18000f26 	beq	r3,zero,40026cc <__swsetup_r+0x7c>
 4002690:	80c00417 	ldw	r3,16(r16)
 4002694:	18001526 	beq	r3,zero,40026ec <__swsetup_r+0x9c>
 4002698:	1100004c 	andi	r4,r2,1
 400269c:	20001c1e 	bne	r4,zero,4002710 <__swsetup_r+0xc0>
 40026a0:	1080008c 	andi	r2,r2,2
 40026a4:	1000291e 	bne	r2,zero,400274c <__swsetup_r+0xfc>
 40026a8:	80800517 	ldw	r2,20(r16)
 40026ac:	80800215 	stw	r2,8(r16)
 40026b0:	18001c26 	beq	r3,zero,4002724 <__swsetup_r+0xd4>
 40026b4:	0005883a 	mov	r2,zero
 40026b8:	dfc00217 	ldw	ra,8(sp)
 40026bc:	dc400117 	ldw	r17,4(sp)
 40026c0:	dc000017 	ldw	r16,0(sp)
 40026c4:	dec00304 	addi	sp,sp,12
 40026c8:	f800283a 	ret
 40026cc:	2080040c 	andi	r2,r4,16
 40026d0:	10002e26 	beq	r2,zero,400278c <__swsetup_r+0x13c>
 40026d4:	2080010c 	andi	r2,r4,4
 40026d8:	10001e1e 	bne	r2,zero,4002754 <__swsetup_r+0x104>
 40026dc:	80c00417 	ldw	r3,16(r16)
 40026e0:	20800214 	ori	r2,r4,8
 40026e4:	8080030d 	sth	r2,12(r16)
 40026e8:	183feb1e 	bne	r3,zero,4002698 <__alt_data_end+0xfc002698>
 40026ec:	1100a00c 	andi	r4,r2,640
 40026f0:	01408004 	movi	r5,512
 40026f4:	217fe826 	beq	r4,r5,4002698 <__alt_data_end+0xfc002698>
 40026f8:	800b883a 	mov	r5,r16
 40026fc:	8809883a 	mov	r4,r17
 4002700:	4004d440 	call	4004d44 <__smakebuf_r>
 4002704:	8080030b 	ldhu	r2,12(r16)
 4002708:	80c00417 	ldw	r3,16(r16)
 400270c:	003fe206 	br	4002698 <__alt_data_end+0xfc002698>
 4002710:	80800517 	ldw	r2,20(r16)
 4002714:	80000215 	stw	zero,8(r16)
 4002718:	0085c83a 	sub	r2,zero,r2
 400271c:	80800615 	stw	r2,24(r16)
 4002720:	183fe41e 	bne	r3,zero,40026b4 <__alt_data_end+0xfc0026b4>
 4002724:	80c0030b 	ldhu	r3,12(r16)
 4002728:	0005883a 	mov	r2,zero
 400272c:	1900200c 	andi	r4,r3,128
 4002730:	203fe126 	beq	r4,zero,40026b8 <__alt_data_end+0xfc0026b8>
 4002734:	18c01014 	ori	r3,r3,64
 4002738:	80c0030d 	sth	r3,12(r16)
 400273c:	00bfffc4 	movi	r2,-1
 4002740:	003fdd06 	br	40026b8 <__alt_data_end+0xfc0026b8>
 4002744:	400465c0 	call	400465c <__sinit>
 4002748:	003fcd06 	br	4002680 <__alt_data_end+0xfc002680>
 400274c:	0005883a 	mov	r2,zero
 4002750:	003fd606 	br	40026ac <__alt_data_end+0xfc0026ac>
 4002754:	81400c17 	ldw	r5,48(r16)
 4002758:	28000626 	beq	r5,zero,4002774 <__swsetup_r+0x124>
 400275c:	80801004 	addi	r2,r16,64
 4002760:	28800326 	beq	r5,r2,4002770 <__swsetup_r+0x120>
 4002764:	8809883a 	mov	r4,r17
 4002768:	40047d00 	call	40047d0 <_free_r>
 400276c:	8100030b 	ldhu	r4,12(r16)
 4002770:	80000c15 	stw	zero,48(r16)
 4002774:	80c00417 	ldw	r3,16(r16)
 4002778:	00bff6c4 	movi	r2,-37
 400277c:	1108703a 	and	r4,r2,r4
 4002780:	80000115 	stw	zero,4(r16)
 4002784:	80c00015 	stw	r3,0(r16)
 4002788:	003fd506 	br	40026e0 <__alt_data_end+0xfc0026e0>
 400278c:	00800244 	movi	r2,9
 4002790:	88800015 	stw	r2,0(r17)
 4002794:	20801014 	ori	r2,r4,64
 4002798:	8080030d 	sth	r2,12(r16)
 400279c:	00bfffc4 	movi	r2,-1
 40027a0:	003fc506 	br	40026b8 <__alt_data_end+0xfc0026b8>

040027a4 <quorem>:
 40027a4:	defff204 	addi	sp,sp,-56
 40027a8:	ddc00b15 	stw	r23,44(sp)
 40027ac:	20800417 	ldw	r2,16(r4)
 40027b0:	2dc00417 	ldw	r23,16(r5)
 40027b4:	dfc00d15 	stw	ra,52(sp)
 40027b8:	df000c15 	stw	fp,48(sp)
 40027bc:	dd800a15 	stw	r22,40(sp)
 40027c0:	dd400915 	stw	r21,36(sp)
 40027c4:	dd000815 	stw	r20,32(sp)
 40027c8:	dcc00715 	stw	r19,28(sp)
 40027cc:	dc800615 	stw	r18,24(sp)
 40027d0:	dc400515 	stw	r17,20(sp)
 40027d4:	dc000415 	stw	r16,16(sp)
 40027d8:	15c07a16 	blt	r2,r23,40029c4 <quorem+0x220>
 40027dc:	bdffffc4 	addi	r23,r23,-1
 40027e0:	bde9883a 	add	r20,r23,r23
 40027e4:	28c00504 	addi	r3,r5,20
 40027e8:	a529883a 	add	r20,r20,r20
 40027ec:	1d39883a 	add	fp,r3,r20
 40027f0:	24c00504 	addi	r19,r4,20
 40027f4:	d9400215 	stw	r5,8(sp)
 40027f8:	9d29883a 	add	r20,r19,r20
 40027fc:	e1400017 	ldw	r5,0(fp)
 4002800:	d9000015 	stw	r4,0(sp)
 4002804:	a1000017 	ldw	r4,0(r20)
 4002808:	29400044 	addi	r5,r5,1
 400280c:	d8c00115 	stw	r3,4(sp)
 4002810:	dd000315 	stw	r20,12(sp)
 4002814:	400a7140 	call	400a714 <__udivsi3>
 4002818:	1025883a 	mov	r18,r2
 400281c:	10003026 	beq	r2,zero,40028e0 <quorem+0x13c>
 4002820:	dc400117 	ldw	r17,4(sp)
 4002824:	9829883a 	mov	r20,r19
 4002828:	002d883a 	mov	r22,zero
 400282c:	0021883a 	mov	r16,zero
 4002830:	8d400017 	ldw	r21,0(r17)
 4002834:	900b883a 	mov	r5,r18
 4002838:	8c400104 	addi	r17,r17,4
 400283c:	a93fffcc 	andi	r4,r21,65535
 4002840:	400a7d00 	call	400a7d0 <__mulsi3>
 4002844:	a808d43a 	srli	r4,r21,16
 4002848:	900b883a 	mov	r5,r18
 400284c:	15ad883a 	add	r22,r2,r22
 4002850:	400a7d00 	call	400a7d0 <__mulsi3>
 4002854:	a1000017 	ldw	r4,0(r20)
 4002858:	b00cd43a 	srli	r6,r22,16
 400285c:	b0ffffcc 	andi	r3,r22,65535
 4002860:	217fffcc 	andi	r5,r4,65535
 4002864:	2c21883a 	add	r16,r5,r16
 4002868:	80c7c83a 	sub	r3,r16,r3
 400286c:	2008d43a 	srli	r4,r4,16
 4002870:	1185883a 	add	r2,r2,r6
 4002874:	1821d43a 	srai	r16,r3,16
 4002878:	117fffcc 	andi	r5,r2,65535
 400287c:	2149c83a 	sub	r4,r4,r5
 4002880:	2421883a 	add	r16,r4,r16
 4002884:	8008943a 	slli	r4,r16,16
 4002888:	18ffffcc 	andi	r3,r3,65535
 400288c:	102cd43a 	srli	r22,r2,16
 4002890:	20c8b03a 	or	r4,r4,r3
 4002894:	a1000015 	stw	r4,0(r20)
 4002898:	8021d43a 	srai	r16,r16,16
 400289c:	a5000104 	addi	r20,r20,4
 40028a0:	e47fe32e 	bgeu	fp,r17,4002830 <__alt_data_end+0xfc002830>
 40028a4:	d8c00317 	ldw	r3,12(sp)
 40028a8:	18800017 	ldw	r2,0(r3)
 40028ac:	10000c1e 	bne	r2,zero,40028e0 <quorem+0x13c>
 40028b0:	18bfff04 	addi	r2,r3,-4
 40028b4:	9880082e 	bgeu	r19,r2,40028d8 <quorem+0x134>
 40028b8:	18ffff17 	ldw	r3,-4(r3)
 40028bc:	18000326 	beq	r3,zero,40028cc <quorem+0x128>
 40028c0:	00000506 	br	40028d8 <quorem+0x134>
 40028c4:	10c00017 	ldw	r3,0(r2)
 40028c8:	1800031e 	bne	r3,zero,40028d8 <quorem+0x134>
 40028cc:	10bfff04 	addi	r2,r2,-4
 40028d0:	bdffffc4 	addi	r23,r23,-1
 40028d4:	98bffb36 	bltu	r19,r2,40028c4 <__alt_data_end+0xfc0028c4>
 40028d8:	d8c00017 	ldw	r3,0(sp)
 40028dc:	1dc00415 	stw	r23,16(r3)
 40028e0:	d9400217 	ldw	r5,8(sp)
 40028e4:	d9000017 	ldw	r4,0(sp)
 40028e8:	40063e40 	call	40063e4 <__mcmp>
 40028ec:	10002816 	blt	r2,zero,4002990 <quorem+0x1ec>
 40028f0:	dc400117 	ldw	r17,4(sp)
 40028f4:	94800044 	addi	r18,r18,1
 40028f8:	980d883a 	mov	r6,r19
 40028fc:	0007883a 	mov	r3,zero
 4002900:	31000017 	ldw	r4,0(r6)
 4002904:	89400017 	ldw	r5,0(r17)
 4002908:	31800104 	addi	r6,r6,4
 400290c:	20bfffcc 	andi	r2,r4,65535
 4002910:	10c7883a 	add	r3,r2,r3
 4002914:	28bfffcc 	andi	r2,r5,65535
 4002918:	1885c83a 	sub	r2,r3,r2
 400291c:	280ad43a 	srli	r5,r5,16
 4002920:	2008d43a 	srli	r4,r4,16
 4002924:	1007d43a 	srai	r3,r2,16
 4002928:	10bfffcc 	andi	r2,r2,65535
 400292c:	2149c83a 	sub	r4,r4,r5
 4002930:	20c9883a 	add	r4,r4,r3
 4002934:	200a943a 	slli	r5,r4,16
 4002938:	8c400104 	addi	r17,r17,4
 400293c:	2007d43a 	srai	r3,r4,16
 4002940:	2884b03a 	or	r2,r5,r2
 4002944:	30bfff15 	stw	r2,-4(r6)
 4002948:	e47fed2e 	bgeu	fp,r17,4002900 <__alt_data_end+0xfc002900>
 400294c:	bdc5883a 	add	r2,r23,r23
 4002950:	1085883a 	add	r2,r2,r2
 4002954:	9887883a 	add	r3,r19,r2
 4002958:	18800017 	ldw	r2,0(r3)
 400295c:	10000c1e 	bne	r2,zero,4002990 <quorem+0x1ec>
 4002960:	18bfff04 	addi	r2,r3,-4
 4002964:	9880082e 	bgeu	r19,r2,4002988 <quorem+0x1e4>
 4002968:	18ffff17 	ldw	r3,-4(r3)
 400296c:	18000326 	beq	r3,zero,400297c <quorem+0x1d8>
 4002970:	00000506 	br	4002988 <quorem+0x1e4>
 4002974:	10c00017 	ldw	r3,0(r2)
 4002978:	1800031e 	bne	r3,zero,4002988 <quorem+0x1e4>
 400297c:	10bfff04 	addi	r2,r2,-4
 4002980:	bdffffc4 	addi	r23,r23,-1
 4002984:	98bffb36 	bltu	r19,r2,4002974 <__alt_data_end+0xfc002974>
 4002988:	d8c00017 	ldw	r3,0(sp)
 400298c:	1dc00415 	stw	r23,16(r3)
 4002990:	9005883a 	mov	r2,r18
 4002994:	dfc00d17 	ldw	ra,52(sp)
 4002998:	df000c17 	ldw	fp,48(sp)
 400299c:	ddc00b17 	ldw	r23,44(sp)
 40029a0:	dd800a17 	ldw	r22,40(sp)
 40029a4:	dd400917 	ldw	r21,36(sp)
 40029a8:	dd000817 	ldw	r20,32(sp)
 40029ac:	dcc00717 	ldw	r19,28(sp)
 40029b0:	dc800617 	ldw	r18,24(sp)
 40029b4:	dc400517 	ldw	r17,20(sp)
 40029b8:	dc000417 	ldw	r16,16(sp)
 40029bc:	dec00e04 	addi	sp,sp,56
 40029c0:	f800283a 	ret
 40029c4:	0005883a 	mov	r2,zero
 40029c8:	003ff206 	br	4002994 <__alt_data_end+0xfc002994>

040029cc <_dtoa_r>:
 40029cc:	20801017 	ldw	r2,64(r4)
 40029d0:	deffde04 	addi	sp,sp,-136
 40029d4:	df002015 	stw	fp,128(sp)
 40029d8:	dcc01b15 	stw	r19,108(sp)
 40029dc:	dc801a15 	stw	r18,104(sp)
 40029e0:	dc401915 	stw	r17,100(sp)
 40029e4:	dc001815 	stw	r16,96(sp)
 40029e8:	dfc02115 	stw	ra,132(sp)
 40029ec:	ddc01f15 	stw	r23,124(sp)
 40029f0:	dd801e15 	stw	r22,120(sp)
 40029f4:	dd401d15 	stw	r21,116(sp)
 40029f8:	dd001c15 	stw	r20,112(sp)
 40029fc:	d9c00315 	stw	r7,12(sp)
 4002a00:	2039883a 	mov	fp,r4
 4002a04:	3023883a 	mov	r17,r6
 4002a08:	2825883a 	mov	r18,r5
 4002a0c:	dc002417 	ldw	r16,144(sp)
 4002a10:	3027883a 	mov	r19,r6
 4002a14:	10000826 	beq	r2,zero,4002a38 <_dtoa_r+0x6c>
 4002a18:	21801117 	ldw	r6,68(r4)
 4002a1c:	00c00044 	movi	r3,1
 4002a20:	100b883a 	mov	r5,r2
 4002a24:	1986983a 	sll	r3,r3,r6
 4002a28:	11800115 	stw	r6,4(r2)
 4002a2c:	10c00215 	stw	r3,8(r2)
 4002a30:	4005b080 	call	4005b08 <_Bfree>
 4002a34:	e0001015 	stw	zero,64(fp)
 4002a38:	88002e16 	blt	r17,zero,4002af4 <_dtoa_r+0x128>
 4002a3c:	80000015 	stw	zero,0(r16)
 4002a40:	889ffc2c 	andhi	r2,r17,32752
 4002a44:	00dffc34 	movhi	r3,32752
 4002a48:	10c01c26 	beq	r2,r3,4002abc <_dtoa_r+0xf0>
 4002a4c:	000d883a 	mov	r6,zero
 4002a50:	000f883a 	mov	r7,zero
 4002a54:	9009883a 	mov	r4,r18
 4002a58:	980b883a 	mov	r5,r19
 4002a5c:	400ba740 	call	400ba74 <__eqdf2>
 4002a60:	10002b1e 	bne	r2,zero,4002b10 <_dtoa_r+0x144>
 4002a64:	d9c02317 	ldw	r7,140(sp)
 4002a68:	00800044 	movi	r2,1
 4002a6c:	38800015 	stw	r2,0(r7)
 4002a70:	d8802517 	ldw	r2,148(sp)
 4002a74:	10019e26 	beq	r2,zero,40030f0 <_dtoa_r+0x724>
 4002a78:	d8c02517 	ldw	r3,148(sp)
 4002a7c:	00810074 	movhi	r2,1025
 4002a80:	10888f44 	addi	r2,r2,8765
 4002a84:	18800015 	stw	r2,0(r3)
 4002a88:	10bfffc4 	addi	r2,r2,-1
 4002a8c:	dfc02117 	ldw	ra,132(sp)
 4002a90:	df002017 	ldw	fp,128(sp)
 4002a94:	ddc01f17 	ldw	r23,124(sp)
 4002a98:	dd801e17 	ldw	r22,120(sp)
 4002a9c:	dd401d17 	ldw	r21,116(sp)
 4002aa0:	dd001c17 	ldw	r20,112(sp)
 4002aa4:	dcc01b17 	ldw	r19,108(sp)
 4002aa8:	dc801a17 	ldw	r18,104(sp)
 4002aac:	dc401917 	ldw	r17,100(sp)
 4002ab0:	dc001817 	ldw	r16,96(sp)
 4002ab4:	dec02204 	addi	sp,sp,136
 4002ab8:	f800283a 	ret
 4002abc:	d8c02317 	ldw	r3,140(sp)
 4002ac0:	0089c3c4 	movi	r2,9999
 4002ac4:	18800015 	stw	r2,0(r3)
 4002ac8:	90017726 	beq	r18,zero,40030a8 <_dtoa_r+0x6dc>
 4002acc:	00810074 	movhi	r2,1025
 4002ad0:	10889b04 	addi	r2,r2,8812
 4002ad4:	d9002517 	ldw	r4,148(sp)
 4002ad8:	203fec26 	beq	r4,zero,4002a8c <__alt_data_end+0xfc002a8c>
 4002adc:	10c000c7 	ldb	r3,3(r2)
 4002ae0:	1801781e 	bne	r3,zero,40030c4 <_dtoa_r+0x6f8>
 4002ae4:	10c000c4 	addi	r3,r2,3
 4002ae8:	d9802517 	ldw	r6,148(sp)
 4002aec:	30c00015 	stw	r3,0(r6)
 4002af0:	003fe606 	br	4002a8c <__alt_data_end+0xfc002a8c>
 4002af4:	04e00034 	movhi	r19,32768
 4002af8:	9cffffc4 	addi	r19,r19,-1
 4002afc:	00800044 	movi	r2,1
 4002b00:	8ce6703a 	and	r19,r17,r19
 4002b04:	80800015 	stw	r2,0(r16)
 4002b08:	9823883a 	mov	r17,r19
 4002b0c:	003fcc06 	br	4002a40 <__alt_data_end+0xfc002a40>
 4002b10:	d8800204 	addi	r2,sp,8
 4002b14:	d8800015 	stw	r2,0(sp)
 4002b18:	d9c00104 	addi	r7,sp,4
 4002b1c:	900b883a 	mov	r5,r18
 4002b20:	980d883a 	mov	r6,r19
 4002b24:	e009883a 	mov	r4,fp
 4002b28:	8820d53a 	srli	r16,r17,20
 4002b2c:	40067b00 	call	40067b0 <__d2b>
 4002b30:	d8800915 	stw	r2,36(sp)
 4002b34:	8001651e 	bne	r16,zero,40030cc <_dtoa_r+0x700>
 4002b38:	dd800217 	ldw	r22,8(sp)
 4002b3c:	dc000117 	ldw	r16,4(sp)
 4002b40:	00800804 	movi	r2,32
 4002b44:	b421883a 	add	r16,r22,r16
 4002b48:	80c10c84 	addi	r3,r16,1074
 4002b4c:	10c2d10e 	bge	r2,r3,4003694 <_dtoa_r+0xcc8>
 4002b50:	00801004 	movi	r2,64
 4002b54:	81010484 	addi	r4,r16,1042
 4002b58:	10c7c83a 	sub	r3,r2,r3
 4002b5c:	9108d83a 	srl	r4,r18,r4
 4002b60:	88e2983a 	sll	r17,r17,r3
 4002b64:	2448b03a 	or	r4,r4,r17
 4002b68:	400cf900 	call	400cf90 <__floatunsidf>
 4002b6c:	017f8434 	movhi	r5,65040
 4002b70:	01800044 	movi	r6,1
 4002b74:	1009883a 	mov	r4,r2
 4002b78:	194b883a 	add	r5,r3,r5
 4002b7c:	843fffc4 	addi	r16,r16,-1
 4002b80:	d9801115 	stw	r6,68(sp)
 4002b84:	000d883a 	mov	r6,zero
 4002b88:	01cffe34 	movhi	r7,16376
 4002b8c:	400c5380 	call	400c538 <__subdf3>
 4002b90:	0198dbf4 	movhi	r6,25455
 4002b94:	01cff4f4 	movhi	r7,16339
 4002b98:	3190d844 	addi	r6,r6,17249
 4002b9c:	39e1e9c4 	addi	r7,r7,-30809
 4002ba0:	1009883a 	mov	r4,r2
 4002ba4:	180b883a 	mov	r5,r3
 4002ba8:	400bccc0 	call	400bccc <__muldf3>
 4002bac:	01a2d874 	movhi	r6,35681
 4002bb0:	01cff1f4 	movhi	r7,16327
 4002bb4:	31b22cc4 	addi	r6,r6,-14157
 4002bb8:	39e28a04 	addi	r7,r7,-30168
 4002bbc:	180b883a 	mov	r5,r3
 4002bc0:	1009883a 	mov	r4,r2
 4002bc4:	400a7f80 	call	400a7f8 <__adddf3>
 4002bc8:	8009883a 	mov	r4,r16
 4002bcc:	1029883a 	mov	r20,r2
 4002bd0:	1823883a 	mov	r17,r3
 4002bd4:	400ceb40 	call	400ceb4 <__floatsidf>
 4002bd8:	019427f4 	movhi	r6,20639
 4002bdc:	01cff4f4 	movhi	r7,16339
 4002be0:	319e7ec4 	addi	r6,r6,31227
 4002be4:	39d104c4 	addi	r7,r7,17427
 4002be8:	1009883a 	mov	r4,r2
 4002bec:	180b883a 	mov	r5,r3
 4002bf0:	400bccc0 	call	400bccc <__muldf3>
 4002bf4:	100d883a 	mov	r6,r2
 4002bf8:	180f883a 	mov	r7,r3
 4002bfc:	a009883a 	mov	r4,r20
 4002c00:	880b883a 	mov	r5,r17
 4002c04:	400a7f80 	call	400a7f8 <__adddf3>
 4002c08:	1009883a 	mov	r4,r2
 4002c0c:	180b883a 	mov	r5,r3
 4002c10:	1029883a 	mov	r20,r2
 4002c14:	1823883a 	mov	r17,r3
 4002c18:	400ce340 	call	400ce34 <__fixdfsi>
 4002c1c:	000d883a 	mov	r6,zero
 4002c20:	000f883a 	mov	r7,zero
 4002c24:	a009883a 	mov	r4,r20
 4002c28:	880b883a 	mov	r5,r17
 4002c2c:	d8800515 	stw	r2,20(sp)
 4002c30:	400bbd80 	call	400bbd8 <__ledf2>
 4002c34:	10028716 	blt	r2,zero,4003654 <_dtoa_r+0xc88>
 4002c38:	d8c00517 	ldw	r3,20(sp)
 4002c3c:	00800584 	movi	r2,22
 4002c40:	10c27536 	bltu	r2,r3,4003618 <_dtoa_r+0xc4c>
 4002c44:	180490fa 	slli	r2,r3,3
 4002c48:	00c10074 	movhi	r3,1025
 4002c4c:	18c8b704 	addi	r3,r3,8924
 4002c50:	1885883a 	add	r2,r3,r2
 4002c54:	11000017 	ldw	r4,0(r2)
 4002c58:	11400117 	ldw	r5,4(r2)
 4002c5c:	900d883a 	mov	r6,r18
 4002c60:	980f883a 	mov	r7,r19
 4002c64:	400bafc0 	call	400bafc <__gedf2>
 4002c68:	00828d0e 	bge	zero,r2,40036a0 <_dtoa_r+0xcd4>
 4002c6c:	d9000517 	ldw	r4,20(sp)
 4002c70:	d8000e15 	stw	zero,56(sp)
 4002c74:	213fffc4 	addi	r4,r4,-1
 4002c78:	d9000515 	stw	r4,20(sp)
 4002c7c:	b42dc83a 	sub	r22,r22,r16
 4002c80:	b5bfffc4 	addi	r22,r22,-1
 4002c84:	b0026f16 	blt	r22,zero,4003644 <_dtoa_r+0xc78>
 4002c88:	d8000815 	stw	zero,32(sp)
 4002c8c:	d9c00517 	ldw	r7,20(sp)
 4002c90:	38026416 	blt	r7,zero,4003624 <_dtoa_r+0xc58>
 4002c94:	b1ed883a 	add	r22,r22,r7
 4002c98:	d9c00d15 	stw	r7,52(sp)
 4002c9c:	d8000a15 	stw	zero,40(sp)
 4002ca0:	d9800317 	ldw	r6,12(sp)
 4002ca4:	00800244 	movi	r2,9
 4002ca8:	11811436 	bltu	r2,r6,40030fc <_dtoa_r+0x730>
 4002cac:	00800144 	movi	r2,5
 4002cb0:	1184e10e 	bge	r2,r6,4004038 <_dtoa_r+0x166c>
 4002cb4:	31bfff04 	addi	r6,r6,-4
 4002cb8:	d9800315 	stw	r6,12(sp)
 4002cbc:	0023883a 	mov	r17,zero
 4002cc0:	d9800317 	ldw	r6,12(sp)
 4002cc4:	008000c4 	movi	r2,3
 4002cc8:	30836726 	beq	r6,r2,4003a68 <_dtoa_r+0x109c>
 4002ccc:	1183410e 	bge	r2,r6,40039d4 <_dtoa_r+0x1008>
 4002cd0:	d9c00317 	ldw	r7,12(sp)
 4002cd4:	00800104 	movi	r2,4
 4002cd8:	38827c26 	beq	r7,r2,40036cc <_dtoa_r+0xd00>
 4002cdc:	00800144 	movi	r2,5
 4002ce0:	3884c41e 	bne	r7,r2,4003ff4 <_dtoa_r+0x1628>
 4002ce4:	00800044 	movi	r2,1
 4002ce8:	d8800b15 	stw	r2,44(sp)
 4002cec:	d8c00517 	ldw	r3,20(sp)
 4002cf0:	d9002217 	ldw	r4,136(sp)
 4002cf4:	1907883a 	add	r3,r3,r4
 4002cf8:	19800044 	addi	r6,r3,1
 4002cfc:	d8c00c15 	stw	r3,48(sp)
 4002d00:	d9800615 	stw	r6,24(sp)
 4002d04:	0183a40e 	bge	zero,r6,4003b98 <_dtoa_r+0x11cc>
 4002d08:	d9800617 	ldw	r6,24(sp)
 4002d0c:	3021883a 	mov	r16,r6
 4002d10:	e0001115 	stw	zero,68(fp)
 4002d14:	008005c4 	movi	r2,23
 4002d18:	1184c92e 	bgeu	r2,r6,4004040 <_dtoa_r+0x1674>
 4002d1c:	00c00044 	movi	r3,1
 4002d20:	00800104 	movi	r2,4
 4002d24:	1085883a 	add	r2,r2,r2
 4002d28:	11000504 	addi	r4,r2,20
 4002d2c:	180b883a 	mov	r5,r3
 4002d30:	18c00044 	addi	r3,r3,1
 4002d34:	313ffb2e 	bgeu	r6,r4,4002d24 <__alt_data_end+0xfc002d24>
 4002d38:	e1401115 	stw	r5,68(fp)
 4002d3c:	e009883a 	mov	r4,fp
 4002d40:	4005a600 	call	4005a60 <_Balloc>
 4002d44:	d8800715 	stw	r2,28(sp)
 4002d48:	e0801015 	stw	r2,64(fp)
 4002d4c:	00800384 	movi	r2,14
 4002d50:	1400f736 	bltu	r2,r16,4003130 <_dtoa_r+0x764>
 4002d54:	8800f626 	beq	r17,zero,4003130 <_dtoa_r+0x764>
 4002d58:	d9c00517 	ldw	r7,20(sp)
 4002d5c:	01c39a0e 	bge	zero,r7,4003bc8 <_dtoa_r+0x11fc>
 4002d60:	388003cc 	andi	r2,r7,15
 4002d64:	100490fa 	slli	r2,r2,3
 4002d68:	382bd13a 	srai	r21,r7,4
 4002d6c:	00c10074 	movhi	r3,1025
 4002d70:	18c8b704 	addi	r3,r3,8924
 4002d74:	1885883a 	add	r2,r3,r2
 4002d78:	a8c0040c 	andi	r3,r21,16
 4002d7c:	12400017 	ldw	r9,0(r2)
 4002d80:	12000117 	ldw	r8,4(r2)
 4002d84:	18037926 	beq	r3,zero,4003b6c <_dtoa_r+0x11a0>
 4002d88:	00810074 	movhi	r2,1025
 4002d8c:	1088ad04 	addi	r2,r2,8884
 4002d90:	11800817 	ldw	r6,32(r2)
 4002d94:	11c00917 	ldw	r7,36(r2)
 4002d98:	9009883a 	mov	r4,r18
 4002d9c:	980b883a 	mov	r5,r19
 4002da0:	da001715 	stw	r8,92(sp)
 4002da4:	da401615 	stw	r9,88(sp)
 4002da8:	400b0a40 	call	400b0a4 <__divdf3>
 4002dac:	da001717 	ldw	r8,92(sp)
 4002db0:	da401617 	ldw	r9,88(sp)
 4002db4:	ad4003cc 	andi	r21,r21,15
 4002db8:	040000c4 	movi	r16,3
 4002dbc:	1023883a 	mov	r17,r2
 4002dc0:	1829883a 	mov	r20,r3
 4002dc4:	a8001126 	beq	r21,zero,4002e0c <_dtoa_r+0x440>
 4002dc8:	05c10074 	movhi	r23,1025
 4002dcc:	bdc8ad04 	addi	r23,r23,8884
 4002dd0:	4805883a 	mov	r2,r9
 4002dd4:	4007883a 	mov	r3,r8
 4002dd8:	a980004c 	andi	r6,r21,1
 4002ddc:	1009883a 	mov	r4,r2
 4002de0:	a82bd07a 	srai	r21,r21,1
 4002de4:	180b883a 	mov	r5,r3
 4002de8:	30000426 	beq	r6,zero,4002dfc <_dtoa_r+0x430>
 4002dec:	b9800017 	ldw	r6,0(r23)
 4002df0:	b9c00117 	ldw	r7,4(r23)
 4002df4:	84000044 	addi	r16,r16,1
 4002df8:	400bccc0 	call	400bccc <__muldf3>
 4002dfc:	bdc00204 	addi	r23,r23,8
 4002e00:	a83ff51e 	bne	r21,zero,4002dd8 <__alt_data_end+0xfc002dd8>
 4002e04:	1013883a 	mov	r9,r2
 4002e08:	1811883a 	mov	r8,r3
 4002e0c:	480d883a 	mov	r6,r9
 4002e10:	400f883a 	mov	r7,r8
 4002e14:	8809883a 	mov	r4,r17
 4002e18:	a00b883a 	mov	r5,r20
 4002e1c:	400b0a40 	call	400b0a4 <__divdf3>
 4002e20:	d8800f15 	stw	r2,60(sp)
 4002e24:	d8c01015 	stw	r3,64(sp)
 4002e28:	d8c00e17 	ldw	r3,56(sp)
 4002e2c:	18000626 	beq	r3,zero,4002e48 <_dtoa_r+0x47c>
 4002e30:	d9000f17 	ldw	r4,60(sp)
 4002e34:	d9401017 	ldw	r5,64(sp)
 4002e38:	000d883a 	mov	r6,zero
 4002e3c:	01cffc34 	movhi	r7,16368
 4002e40:	400bbd80 	call	400bbd8 <__ledf2>
 4002e44:	10040b16 	blt	r2,zero,4003e74 <_dtoa_r+0x14a8>
 4002e48:	8009883a 	mov	r4,r16
 4002e4c:	400ceb40 	call	400ceb4 <__floatsidf>
 4002e50:	d9800f17 	ldw	r6,60(sp)
 4002e54:	d9c01017 	ldw	r7,64(sp)
 4002e58:	1009883a 	mov	r4,r2
 4002e5c:	180b883a 	mov	r5,r3
 4002e60:	400bccc0 	call	400bccc <__muldf3>
 4002e64:	000d883a 	mov	r6,zero
 4002e68:	01d00734 	movhi	r7,16412
 4002e6c:	1009883a 	mov	r4,r2
 4002e70:	180b883a 	mov	r5,r3
 4002e74:	400a7f80 	call	400a7f8 <__adddf3>
 4002e78:	1021883a 	mov	r16,r2
 4002e7c:	d8800617 	ldw	r2,24(sp)
 4002e80:	047f3034 	movhi	r17,64704
 4002e84:	1c63883a 	add	r17,r3,r17
 4002e88:	10031826 	beq	r2,zero,4003aec <_dtoa_r+0x1120>
 4002e8c:	d8c00517 	ldw	r3,20(sp)
 4002e90:	db000617 	ldw	r12,24(sp)
 4002e94:	d8c01315 	stw	r3,76(sp)
 4002e98:	d9000b17 	ldw	r4,44(sp)
 4002e9c:	20038f26 	beq	r4,zero,4003cdc <_dtoa_r+0x1310>
 4002ea0:	60bfffc4 	addi	r2,r12,-1
 4002ea4:	100490fa 	slli	r2,r2,3
 4002ea8:	00c10074 	movhi	r3,1025
 4002eac:	18c8b704 	addi	r3,r3,8924
 4002eb0:	1885883a 	add	r2,r3,r2
 4002eb4:	11800017 	ldw	r6,0(r2)
 4002eb8:	11c00117 	ldw	r7,4(r2)
 4002ebc:	d8800717 	ldw	r2,28(sp)
 4002ec0:	0009883a 	mov	r4,zero
 4002ec4:	014ff834 	movhi	r5,16352
 4002ec8:	db001615 	stw	r12,88(sp)
 4002ecc:	15c00044 	addi	r23,r2,1
 4002ed0:	400b0a40 	call	400b0a4 <__divdf3>
 4002ed4:	800d883a 	mov	r6,r16
 4002ed8:	880f883a 	mov	r7,r17
 4002edc:	1009883a 	mov	r4,r2
 4002ee0:	180b883a 	mov	r5,r3
 4002ee4:	400c5380 	call	400c538 <__subdf3>
 4002ee8:	d9401017 	ldw	r5,64(sp)
 4002eec:	d9000f17 	ldw	r4,60(sp)
 4002ef0:	102b883a 	mov	r21,r2
 4002ef4:	d8c01215 	stw	r3,72(sp)
 4002ef8:	400ce340 	call	400ce34 <__fixdfsi>
 4002efc:	1009883a 	mov	r4,r2
 4002f00:	1029883a 	mov	r20,r2
 4002f04:	400ceb40 	call	400ceb4 <__floatsidf>
 4002f08:	d9000f17 	ldw	r4,60(sp)
 4002f0c:	d9401017 	ldw	r5,64(sp)
 4002f10:	100d883a 	mov	r6,r2
 4002f14:	180f883a 	mov	r7,r3
 4002f18:	400c5380 	call	400c538 <__subdf3>
 4002f1c:	1823883a 	mov	r17,r3
 4002f20:	d8c00717 	ldw	r3,28(sp)
 4002f24:	d9401217 	ldw	r5,72(sp)
 4002f28:	a2000c04 	addi	r8,r20,48
 4002f2c:	1021883a 	mov	r16,r2
 4002f30:	1a000005 	stb	r8,0(r3)
 4002f34:	800d883a 	mov	r6,r16
 4002f38:	880f883a 	mov	r7,r17
 4002f3c:	a809883a 	mov	r4,r21
 4002f40:	4029883a 	mov	r20,r8
 4002f44:	400bafc0 	call	400bafc <__gedf2>
 4002f48:	00841d16 	blt	zero,r2,4003fc0 <_dtoa_r+0x15f4>
 4002f4c:	800d883a 	mov	r6,r16
 4002f50:	880f883a 	mov	r7,r17
 4002f54:	0009883a 	mov	r4,zero
 4002f58:	014ffc34 	movhi	r5,16368
 4002f5c:	400c5380 	call	400c538 <__subdf3>
 4002f60:	d9401217 	ldw	r5,72(sp)
 4002f64:	100d883a 	mov	r6,r2
 4002f68:	180f883a 	mov	r7,r3
 4002f6c:	a809883a 	mov	r4,r21
 4002f70:	400bafc0 	call	400bafc <__gedf2>
 4002f74:	db001617 	ldw	r12,88(sp)
 4002f78:	00840e16 	blt	zero,r2,4003fb4 <_dtoa_r+0x15e8>
 4002f7c:	00800044 	movi	r2,1
 4002f80:	13006b0e 	bge	r2,r12,4003130 <_dtoa_r+0x764>
 4002f84:	d9000717 	ldw	r4,28(sp)
 4002f88:	dd800f15 	stw	r22,60(sp)
 4002f8c:	dcc01015 	stw	r19,64(sp)
 4002f90:	2319883a 	add	r12,r4,r12
 4002f94:	dcc01217 	ldw	r19,72(sp)
 4002f98:	602d883a 	mov	r22,r12
 4002f9c:	dc801215 	stw	r18,72(sp)
 4002fa0:	b825883a 	mov	r18,r23
 4002fa4:	00000906 	br	4002fcc <_dtoa_r+0x600>
 4002fa8:	400c5380 	call	400c538 <__subdf3>
 4002fac:	a80d883a 	mov	r6,r21
 4002fb0:	980f883a 	mov	r7,r19
 4002fb4:	1009883a 	mov	r4,r2
 4002fb8:	180b883a 	mov	r5,r3
 4002fbc:	400bbd80 	call	400bbd8 <__ledf2>
 4002fc0:	1003e816 	blt	r2,zero,4003f64 <_dtoa_r+0x1598>
 4002fc4:	b825883a 	mov	r18,r23
 4002fc8:	bd83e926 	beq	r23,r22,4003f70 <_dtoa_r+0x15a4>
 4002fcc:	a809883a 	mov	r4,r21
 4002fd0:	980b883a 	mov	r5,r19
 4002fd4:	000d883a 	mov	r6,zero
 4002fd8:	01d00934 	movhi	r7,16420
 4002fdc:	400bccc0 	call	400bccc <__muldf3>
 4002fe0:	000d883a 	mov	r6,zero
 4002fe4:	01d00934 	movhi	r7,16420
 4002fe8:	8009883a 	mov	r4,r16
 4002fec:	880b883a 	mov	r5,r17
 4002ff0:	102b883a 	mov	r21,r2
 4002ff4:	1827883a 	mov	r19,r3
 4002ff8:	400bccc0 	call	400bccc <__muldf3>
 4002ffc:	180b883a 	mov	r5,r3
 4003000:	1009883a 	mov	r4,r2
 4003004:	1821883a 	mov	r16,r3
 4003008:	1023883a 	mov	r17,r2
 400300c:	400ce340 	call	400ce34 <__fixdfsi>
 4003010:	1009883a 	mov	r4,r2
 4003014:	1029883a 	mov	r20,r2
 4003018:	400ceb40 	call	400ceb4 <__floatsidf>
 400301c:	8809883a 	mov	r4,r17
 4003020:	800b883a 	mov	r5,r16
 4003024:	100d883a 	mov	r6,r2
 4003028:	180f883a 	mov	r7,r3
 400302c:	400c5380 	call	400c538 <__subdf3>
 4003030:	a5000c04 	addi	r20,r20,48
 4003034:	a80d883a 	mov	r6,r21
 4003038:	980f883a 	mov	r7,r19
 400303c:	1009883a 	mov	r4,r2
 4003040:	180b883a 	mov	r5,r3
 4003044:	95000005 	stb	r20,0(r18)
 4003048:	1021883a 	mov	r16,r2
 400304c:	1823883a 	mov	r17,r3
 4003050:	400bbd80 	call	400bbd8 <__ledf2>
 4003054:	bdc00044 	addi	r23,r23,1
 4003058:	800d883a 	mov	r6,r16
 400305c:	880f883a 	mov	r7,r17
 4003060:	0009883a 	mov	r4,zero
 4003064:	014ffc34 	movhi	r5,16368
 4003068:	103fcf0e 	bge	r2,zero,4002fa8 <__alt_data_end+0xfc002fa8>
 400306c:	d8c01317 	ldw	r3,76(sp)
 4003070:	d8c00515 	stw	r3,20(sp)
 4003074:	d9400917 	ldw	r5,36(sp)
 4003078:	e009883a 	mov	r4,fp
 400307c:	4005b080 	call	4005b08 <_Bfree>
 4003080:	d9000517 	ldw	r4,20(sp)
 4003084:	d9802317 	ldw	r6,140(sp)
 4003088:	d9c02517 	ldw	r7,148(sp)
 400308c:	b8000005 	stb	zero,0(r23)
 4003090:	20800044 	addi	r2,r4,1
 4003094:	30800015 	stw	r2,0(r6)
 4003098:	3802aa26 	beq	r7,zero,4003b44 <_dtoa_r+0x1178>
 400309c:	3dc00015 	stw	r23,0(r7)
 40030a0:	d8800717 	ldw	r2,28(sp)
 40030a4:	003e7906 	br	4002a8c <__alt_data_end+0xfc002a8c>
 40030a8:	00800434 	movhi	r2,16
 40030ac:	10bfffc4 	addi	r2,r2,-1
 40030b0:	88a2703a 	and	r17,r17,r2
 40030b4:	883e851e 	bne	r17,zero,4002acc <__alt_data_end+0xfc002acc>
 40030b8:	00810074 	movhi	r2,1025
 40030bc:	10889804 	addi	r2,r2,8800
 40030c0:	003e8406 	br	4002ad4 <__alt_data_end+0xfc002ad4>
 40030c4:	10c00204 	addi	r3,r2,8
 40030c8:	003e8706 	br	4002ae8 <__alt_data_end+0xfc002ae8>
 40030cc:	01400434 	movhi	r5,16
 40030d0:	297fffc4 	addi	r5,r5,-1
 40030d4:	994a703a 	and	r5,r19,r5
 40030d8:	9009883a 	mov	r4,r18
 40030dc:	843f0044 	addi	r16,r16,-1023
 40030e0:	294ffc34 	orhi	r5,r5,16368
 40030e4:	dd800217 	ldw	r22,8(sp)
 40030e8:	d8001115 	stw	zero,68(sp)
 40030ec:	003ea506 	br	4002b84 <__alt_data_end+0xfc002b84>
 40030f0:	00810074 	movhi	r2,1025
 40030f4:	10888f04 	addi	r2,r2,8764
 40030f8:	003e6406 	br	4002a8c <__alt_data_end+0xfc002a8c>
 40030fc:	e0001115 	stw	zero,68(fp)
 4003100:	000b883a 	mov	r5,zero
 4003104:	e009883a 	mov	r4,fp
 4003108:	4005a600 	call	4005a60 <_Balloc>
 400310c:	01bfffc4 	movi	r6,-1
 4003110:	01c00044 	movi	r7,1
 4003114:	d8800715 	stw	r2,28(sp)
 4003118:	d9800c15 	stw	r6,48(sp)
 400311c:	e0801015 	stw	r2,64(fp)
 4003120:	d8000315 	stw	zero,12(sp)
 4003124:	d9c00b15 	stw	r7,44(sp)
 4003128:	d9800615 	stw	r6,24(sp)
 400312c:	d8002215 	stw	zero,136(sp)
 4003130:	d8800117 	ldw	r2,4(sp)
 4003134:	10008916 	blt	r2,zero,400335c <_dtoa_r+0x990>
 4003138:	d9000517 	ldw	r4,20(sp)
 400313c:	00c00384 	movi	r3,14
 4003140:	19008616 	blt	r3,r4,400335c <_dtoa_r+0x990>
 4003144:	200490fa 	slli	r2,r4,3
 4003148:	00c10074 	movhi	r3,1025
 400314c:	d9802217 	ldw	r6,136(sp)
 4003150:	18c8b704 	addi	r3,r3,8924
 4003154:	1885883a 	add	r2,r3,r2
 4003158:	14000017 	ldw	r16,0(r2)
 400315c:	14400117 	ldw	r17,4(r2)
 4003160:	30016316 	blt	r6,zero,40036f0 <_dtoa_r+0xd24>
 4003164:	800d883a 	mov	r6,r16
 4003168:	880f883a 	mov	r7,r17
 400316c:	9009883a 	mov	r4,r18
 4003170:	980b883a 	mov	r5,r19
 4003174:	400b0a40 	call	400b0a4 <__divdf3>
 4003178:	180b883a 	mov	r5,r3
 400317c:	1009883a 	mov	r4,r2
 4003180:	400ce340 	call	400ce34 <__fixdfsi>
 4003184:	1009883a 	mov	r4,r2
 4003188:	102b883a 	mov	r21,r2
 400318c:	400ceb40 	call	400ceb4 <__floatsidf>
 4003190:	800d883a 	mov	r6,r16
 4003194:	880f883a 	mov	r7,r17
 4003198:	1009883a 	mov	r4,r2
 400319c:	180b883a 	mov	r5,r3
 40031a0:	400bccc0 	call	400bccc <__muldf3>
 40031a4:	100d883a 	mov	r6,r2
 40031a8:	180f883a 	mov	r7,r3
 40031ac:	9009883a 	mov	r4,r18
 40031b0:	980b883a 	mov	r5,r19
 40031b4:	400c5380 	call	400c538 <__subdf3>
 40031b8:	d9c00717 	ldw	r7,28(sp)
 40031bc:	1009883a 	mov	r4,r2
 40031c0:	a8800c04 	addi	r2,r21,48
 40031c4:	38800005 	stb	r2,0(r7)
 40031c8:	3dc00044 	addi	r23,r7,1
 40031cc:	d9c00617 	ldw	r7,24(sp)
 40031d0:	01800044 	movi	r6,1
 40031d4:	180b883a 	mov	r5,r3
 40031d8:	2005883a 	mov	r2,r4
 40031dc:	39803826 	beq	r7,r6,40032c0 <_dtoa_r+0x8f4>
 40031e0:	000d883a 	mov	r6,zero
 40031e4:	01d00934 	movhi	r7,16420
 40031e8:	400bccc0 	call	400bccc <__muldf3>
 40031ec:	000d883a 	mov	r6,zero
 40031f0:	000f883a 	mov	r7,zero
 40031f4:	1009883a 	mov	r4,r2
 40031f8:	180b883a 	mov	r5,r3
 40031fc:	1025883a 	mov	r18,r2
 4003200:	1827883a 	mov	r19,r3
 4003204:	400ba740 	call	400ba74 <__eqdf2>
 4003208:	103f9a26 	beq	r2,zero,4003074 <__alt_data_end+0xfc003074>
 400320c:	d9c00617 	ldw	r7,24(sp)
 4003210:	d8c00717 	ldw	r3,28(sp)
 4003214:	b829883a 	mov	r20,r23
 4003218:	38bfffc4 	addi	r2,r7,-1
 400321c:	18ad883a 	add	r22,r3,r2
 4003220:	00000a06 	br	400324c <_dtoa_r+0x880>
 4003224:	400bccc0 	call	400bccc <__muldf3>
 4003228:	000d883a 	mov	r6,zero
 400322c:	000f883a 	mov	r7,zero
 4003230:	1009883a 	mov	r4,r2
 4003234:	180b883a 	mov	r5,r3
 4003238:	1025883a 	mov	r18,r2
 400323c:	1827883a 	mov	r19,r3
 4003240:	b829883a 	mov	r20,r23
 4003244:	400ba740 	call	400ba74 <__eqdf2>
 4003248:	103f8a26 	beq	r2,zero,4003074 <__alt_data_end+0xfc003074>
 400324c:	800d883a 	mov	r6,r16
 4003250:	880f883a 	mov	r7,r17
 4003254:	9009883a 	mov	r4,r18
 4003258:	980b883a 	mov	r5,r19
 400325c:	400b0a40 	call	400b0a4 <__divdf3>
 4003260:	180b883a 	mov	r5,r3
 4003264:	1009883a 	mov	r4,r2
 4003268:	400ce340 	call	400ce34 <__fixdfsi>
 400326c:	1009883a 	mov	r4,r2
 4003270:	102b883a 	mov	r21,r2
 4003274:	400ceb40 	call	400ceb4 <__floatsidf>
 4003278:	800d883a 	mov	r6,r16
 400327c:	880f883a 	mov	r7,r17
 4003280:	1009883a 	mov	r4,r2
 4003284:	180b883a 	mov	r5,r3
 4003288:	400bccc0 	call	400bccc <__muldf3>
 400328c:	100d883a 	mov	r6,r2
 4003290:	180f883a 	mov	r7,r3
 4003294:	9009883a 	mov	r4,r18
 4003298:	980b883a 	mov	r5,r19
 400329c:	400c5380 	call	400c538 <__subdf3>
 40032a0:	aa000c04 	addi	r8,r21,48
 40032a4:	a2000005 	stb	r8,0(r20)
 40032a8:	000d883a 	mov	r6,zero
 40032ac:	01d00934 	movhi	r7,16420
 40032b0:	1009883a 	mov	r4,r2
 40032b4:	180b883a 	mov	r5,r3
 40032b8:	a5c00044 	addi	r23,r20,1
 40032bc:	b53fd91e 	bne	r22,r20,4003224 <__alt_data_end+0xfc003224>
 40032c0:	100d883a 	mov	r6,r2
 40032c4:	180f883a 	mov	r7,r3
 40032c8:	1009883a 	mov	r4,r2
 40032cc:	180b883a 	mov	r5,r3
 40032d0:	400a7f80 	call	400a7f8 <__adddf3>
 40032d4:	100d883a 	mov	r6,r2
 40032d8:	180f883a 	mov	r7,r3
 40032dc:	8009883a 	mov	r4,r16
 40032e0:	880b883a 	mov	r5,r17
 40032e4:	1027883a 	mov	r19,r2
 40032e8:	1825883a 	mov	r18,r3
 40032ec:	400bbd80 	call	400bbd8 <__ledf2>
 40032f0:	10000816 	blt	r2,zero,4003314 <_dtoa_r+0x948>
 40032f4:	980d883a 	mov	r6,r19
 40032f8:	900f883a 	mov	r7,r18
 40032fc:	8009883a 	mov	r4,r16
 4003300:	880b883a 	mov	r5,r17
 4003304:	400ba740 	call	400ba74 <__eqdf2>
 4003308:	103f5a1e 	bne	r2,zero,4003074 <__alt_data_end+0xfc003074>
 400330c:	ad40004c 	andi	r21,r21,1
 4003310:	a83f5826 	beq	r21,zero,4003074 <__alt_data_end+0xfc003074>
 4003314:	bd3fffc3 	ldbu	r20,-1(r23)
 4003318:	b8bfffc4 	addi	r2,r23,-1
 400331c:	1007883a 	mov	r3,r2
 4003320:	01400e44 	movi	r5,57
 4003324:	d9800717 	ldw	r6,28(sp)
 4003328:	00000506 	br	4003340 <_dtoa_r+0x974>
 400332c:	18ffffc4 	addi	r3,r3,-1
 4003330:	11824726 	beq	r2,r6,4003c50 <_dtoa_r+0x1284>
 4003334:	1d000003 	ldbu	r20,0(r3)
 4003338:	102f883a 	mov	r23,r2
 400333c:	10bfffc4 	addi	r2,r2,-1
 4003340:	a1003fcc 	andi	r4,r20,255
 4003344:	2100201c 	xori	r4,r4,128
 4003348:	213fe004 	addi	r4,r4,-128
 400334c:	217ff726 	beq	r4,r5,400332c <__alt_data_end+0xfc00332c>
 4003350:	a2000044 	addi	r8,r20,1
 4003354:	12000005 	stb	r8,0(r2)
 4003358:	003f4606 	br	4003074 <__alt_data_end+0xfc003074>
 400335c:	d9000b17 	ldw	r4,44(sp)
 4003360:	2000c826 	beq	r4,zero,4003684 <_dtoa_r+0xcb8>
 4003364:	d9800317 	ldw	r6,12(sp)
 4003368:	00c00044 	movi	r3,1
 400336c:	1980f90e 	bge	r3,r6,4003754 <_dtoa_r+0xd88>
 4003370:	d8800617 	ldw	r2,24(sp)
 4003374:	d8c00a17 	ldw	r3,40(sp)
 4003378:	157fffc4 	addi	r21,r2,-1
 400337c:	1d41f316 	blt	r3,r21,4003b4c <_dtoa_r+0x1180>
 4003380:	1d6bc83a 	sub	r21,r3,r21
 4003384:	d9c00617 	ldw	r7,24(sp)
 4003388:	3802aa16 	blt	r7,zero,4003e34 <_dtoa_r+0x1468>
 400338c:	dd000817 	ldw	r20,32(sp)
 4003390:	d8800617 	ldw	r2,24(sp)
 4003394:	d8c00817 	ldw	r3,32(sp)
 4003398:	01400044 	movi	r5,1
 400339c:	e009883a 	mov	r4,fp
 40033a0:	1887883a 	add	r3,r3,r2
 40033a4:	d8c00815 	stw	r3,32(sp)
 40033a8:	b0ad883a 	add	r22,r22,r2
 40033ac:	4005e940 	call	4005e94 <__i2b>
 40033b0:	1023883a 	mov	r17,r2
 40033b4:	a0000826 	beq	r20,zero,40033d8 <_dtoa_r+0xa0c>
 40033b8:	0580070e 	bge	zero,r22,40033d8 <_dtoa_r+0xa0c>
 40033bc:	a005883a 	mov	r2,r20
 40033c0:	b500b916 	blt	r22,r20,40036a8 <_dtoa_r+0xcdc>
 40033c4:	d9000817 	ldw	r4,32(sp)
 40033c8:	a0a9c83a 	sub	r20,r20,r2
 40033cc:	b0adc83a 	sub	r22,r22,r2
 40033d0:	2089c83a 	sub	r4,r4,r2
 40033d4:	d9000815 	stw	r4,32(sp)
 40033d8:	d9800a17 	ldw	r6,40(sp)
 40033dc:	0181810e 	bge	zero,r6,40039e4 <_dtoa_r+0x1018>
 40033e0:	d9c00b17 	ldw	r7,44(sp)
 40033e4:	3800b326 	beq	r7,zero,40036b4 <_dtoa_r+0xce8>
 40033e8:	a800b226 	beq	r21,zero,40036b4 <_dtoa_r+0xce8>
 40033ec:	880b883a 	mov	r5,r17
 40033f0:	a80d883a 	mov	r6,r21
 40033f4:	e009883a 	mov	r4,fp
 40033f8:	400615c0 	call	400615c <__pow5mult>
 40033fc:	d9800917 	ldw	r6,36(sp)
 4003400:	100b883a 	mov	r5,r2
 4003404:	e009883a 	mov	r4,fp
 4003408:	1023883a 	mov	r17,r2
 400340c:	4005ed00 	call	4005ed0 <__multiply>
 4003410:	1021883a 	mov	r16,r2
 4003414:	d8800a17 	ldw	r2,40(sp)
 4003418:	d9400917 	ldw	r5,36(sp)
 400341c:	e009883a 	mov	r4,fp
 4003420:	1545c83a 	sub	r2,r2,r21
 4003424:	d8800a15 	stw	r2,40(sp)
 4003428:	4005b080 	call	4005b08 <_Bfree>
 400342c:	d8c00a17 	ldw	r3,40(sp)
 4003430:	18009f1e 	bne	r3,zero,40036b0 <_dtoa_r+0xce4>
 4003434:	05c00044 	movi	r23,1
 4003438:	e009883a 	mov	r4,fp
 400343c:	b80b883a 	mov	r5,r23
 4003440:	4005e940 	call	4005e94 <__i2b>
 4003444:	d9000d17 	ldw	r4,52(sp)
 4003448:	102b883a 	mov	r21,r2
 400344c:	2000ce26 	beq	r4,zero,4003788 <_dtoa_r+0xdbc>
 4003450:	200d883a 	mov	r6,r4
 4003454:	100b883a 	mov	r5,r2
 4003458:	e009883a 	mov	r4,fp
 400345c:	400615c0 	call	400615c <__pow5mult>
 4003460:	d9800317 	ldw	r6,12(sp)
 4003464:	102b883a 	mov	r21,r2
 4003468:	b981810e 	bge	r23,r6,4003a70 <_dtoa_r+0x10a4>
 400346c:	0027883a 	mov	r19,zero
 4003470:	a8800417 	ldw	r2,16(r21)
 4003474:	05c00804 	movi	r23,32
 4003478:	10800104 	addi	r2,r2,4
 400347c:	1085883a 	add	r2,r2,r2
 4003480:	1085883a 	add	r2,r2,r2
 4003484:	a885883a 	add	r2,r21,r2
 4003488:	11000017 	ldw	r4,0(r2)
 400348c:	4005d7c0 	call	4005d7c <__hi0bits>
 4003490:	b885c83a 	sub	r2,r23,r2
 4003494:	1585883a 	add	r2,r2,r22
 4003498:	108007cc 	andi	r2,r2,31
 400349c:	1000b326 	beq	r2,zero,400376c <_dtoa_r+0xda0>
 40034a0:	00c00804 	movi	r3,32
 40034a4:	1887c83a 	sub	r3,r3,r2
 40034a8:	01000104 	movi	r4,4
 40034ac:	20c2cd0e 	bge	r4,r3,4003fe4 <_dtoa_r+0x1618>
 40034b0:	00c00704 	movi	r3,28
 40034b4:	1885c83a 	sub	r2,r3,r2
 40034b8:	d8c00817 	ldw	r3,32(sp)
 40034bc:	a0a9883a 	add	r20,r20,r2
 40034c0:	b0ad883a 	add	r22,r22,r2
 40034c4:	1887883a 	add	r3,r3,r2
 40034c8:	d8c00815 	stw	r3,32(sp)
 40034cc:	d9800817 	ldw	r6,32(sp)
 40034d0:	0180040e 	bge	zero,r6,40034e4 <_dtoa_r+0xb18>
 40034d4:	800b883a 	mov	r5,r16
 40034d8:	e009883a 	mov	r4,fp
 40034dc:	400629c0 	call	400629c <__lshift>
 40034e0:	1021883a 	mov	r16,r2
 40034e4:	0580050e 	bge	zero,r22,40034fc <_dtoa_r+0xb30>
 40034e8:	a80b883a 	mov	r5,r21
 40034ec:	b00d883a 	mov	r6,r22
 40034f0:	e009883a 	mov	r4,fp
 40034f4:	400629c0 	call	400629c <__lshift>
 40034f8:	102b883a 	mov	r21,r2
 40034fc:	d9c00e17 	ldw	r7,56(sp)
 4003500:	3801211e 	bne	r7,zero,4003988 <_dtoa_r+0xfbc>
 4003504:	d9800617 	ldw	r6,24(sp)
 4003508:	0181380e 	bge	zero,r6,40039ec <_dtoa_r+0x1020>
 400350c:	d8c00b17 	ldw	r3,44(sp)
 4003510:	1800ab1e 	bne	r3,zero,40037c0 <_dtoa_r+0xdf4>
 4003514:	dc800717 	ldw	r18,28(sp)
 4003518:	dcc00617 	ldw	r19,24(sp)
 400351c:	9029883a 	mov	r20,r18
 4003520:	00000206 	br	400352c <_dtoa_r+0xb60>
 4003524:	4005b300 	call	4005b30 <__multadd>
 4003528:	1021883a 	mov	r16,r2
 400352c:	a80b883a 	mov	r5,r21
 4003530:	8009883a 	mov	r4,r16
 4003534:	40027a40 	call	40027a4 <quorem>
 4003538:	10800c04 	addi	r2,r2,48
 400353c:	90800005 	stb	r2,0(r18)
 4003540:	94800044 	addi	r18,r18,1
 4003544:	9507c83a 	sub	r3,r18,r20
 4003548:	000f883a 	mov	r7,zero
 400354c:	01800284 	movi	r6,10
 4003550:	800b883a 	mov	r5,r16
 4003554:	e009883a 	mov	r4,fp
 4003558:	1cfff216 	blt	r3,r19,4003524 <__alt_data_end+0xfc003524>
 400355c:	1011883a 	mov	r8,r2
 4003560:	d8800617 	ldw	r2,24(sp)
 4003564:	0082370e 	bge	zero,r2,4003e44 <_dtoa_r+0x1478>
 4003568:	d9000717 	ldw	r4,28(sp)
 400356c:	0025883a 	mov	r18,zero
 4003570:	20af883a 	add	r23,r4,r2
 4003574:	01800044 	movi	r6,1
 4003578:	800b883a 	mov	r5,r16
 400357c:	e009883a 	mov	r4,fp
 4003580:	da001715 	stw	r8,92(sp)
 4003584:	400629c0 	call	400629c <__lshift>
 4003588:	a80b883a 	mov	r5,r21
 400358c:	1009883a 	mov	r4,r2
 4003590:	d8800915 	stw	r2,36(sp)
 4003594:	40063e40 	call	40063e4 <__mcmp>
 4003598:	da001717 	ldw	r8,92(sp)
 400359c:	0081800e 	bge	zero,r2,4003ba0 <_dtoa_r+0x11d4>
 40035a0:	b93fffc3 	ldbu	r4,-1(r23)
 40035a4:	b8bfffc4 	addi	r2,r23,-1
 40035a8:	1007883a 	mov	r3,r2
 40035ac:	01800e44 	movi	r6,57
 40035b0:	d9c00717 	ldw	r7,28(sp)
 40035b4:	00000506 	br	40035cc <_dtoa_r+0xc00>
 40035b8:	18ffffc4 	addi	r3,r3,-1
 40035bc:	11c12326 	beq	r2,r7,4003a4c <_dtoa_r+0x1080>
 40035c0:	19000003 	ldbu	r4,0(r3)
 40035c4:	102f883a 	mov	r23,r2
 40035c8:	10bfffc4 	addi	r2,r2,-1
 40035cc:	21403fcc 	andi	r5,r4,255
 40035d0:	2940201c 	xori	r5,r5,128
 40035d4:	297fe004 	addi	r5,r5,-128
 40035d8:	29bff726 	beq	r5,r6,40035b8 <__alt_data_end+0xfc0035b8>
 40035dc:	21000044 	addi	r4,r4,1
 40035e0:	11000005 	stb	r4,0(r2)
 40035e4:	a80b883a 	mov	r5,r21
 40035e8:	e009883a 	mov	r4,fp
 40035ec:	4005b080 	call	4005b08 <_Bfree>
 40035f0:	883ea026 	beq	r17,zero,4003074 <__alt_data_end+0xfc003074>
 40035f4:	90000426 	beq	r18,zero,4003608 <_dtoa_r+0xc3c>
 40035f8:	94400326 	beq	r18,r17,4003608 <_dtoa_r+0xc3c>
 40035fc:	900b883a 	mov	r5,r18
 4003600:	e009883a 	mov	r4,fp
 4003604:	4005b080 	call	4005b08 <_Bfree>
 4003608:	880b883a 	mov	r5,r17
 400360c:	e009883a 	mov	r4,fp
 4003610:	4005b080 	call	4005b08 <_Bfree>
 4003614:	003e9706 	br	4003074 <__alt_data_end+0xfc003074>
 4003618:	01800044 	movi	r6,1
 400361c:	d9800e15 	stw	r6,56(sp)
 4003620:	003d9606 	br	4002c7c <__alt_data_end+0xfc002c7c>
 4003624:	d8800817 	ldw	r2,32(sp)
 4003628:	d8c00517 	ldw	r3,20(sp)
 400362c:	d8000d15 	stw	zero,52(sp)
 4003630:	10c5c83a 	sub	r2,r2,r3
 4003634:	00c9c83a 	sub	r4,zero,r3
 4003638:	d8800815 	stw	r2,32(sp)
 400363c:	d9000a15 	stw	r4,40(sp)
 4003640:	003d9706 	br	4002ca0 <__alt_data_end+0xfc002ca0>
 4003644:	05adc83a 	sub	r22,zero,r22
 4003648:	dd800815 	stw	r22,32(sp)
 400364c:	002d883a 	mov	r22,zero
 4003650:	003d8e06 	br	4002c8c <__alt_data_end+0xfc002c8c>
 4003654:	d9000517 	ldw	r4,20(sp)
 4003658:	400ceb40 	call	400ceb4 <__floatsidf>
 400365c:	100d883a 	mov	r6,r2
 4003660:	180f883a 	mov	r7,r3
 4003664:	a009883a 	mov	r4,r20
 4003668:	880b883a 	mov	r5,r17
 400366c:	400ba740 	call	400ba74 <__eqdf2>
 4003670:	103d7126 	beq	r2,zero,4002c38 <__alt_data_end+0xfc002c38>
 4003674:	d9c00517 	ldw	r7,20(sp)
 4003678:	39ffffc4 	addi	r7,r7,-1
 400367c:	d9c00515 	stw	r7,20(sp)
 4003680:	003d6d06 	br	4002c38 <__alt_data_end+0xfc002c38>
 4003684:	dd400a17 	ldw	r21,40(sp)
 4003688:	dd000817 	ldw	r20,32(sp)
 400368c:	0023883a 	mov	r17,zero
 4003690:	003f4806 	br	40033b4 <__alt_data_end+0xfc0033b4>
 4003694:	10e3c83a 	sub	r17,r2,r3
 4003698:	9448983a 	sll	r4,r18,r17
 400369c:	003d3206 	br	4002b68 <__alt_data_end+0xfc002b68>
 40036a0:	d8000e15 	stw	zero,56(sp)
 40036a4:	003d7506 	br	4002c7c <__alt_data_end+0xfc002c7c>
 40036a8:	b005883a 	mov	r2,r22
 40036ac:	003f4506 	br	40033c4 <__alt_data_end+0xfc0033c4>
 40036b0:	dc000915 	stw	r16,36(sp)
 40036b4:	d9800a17 	ldw	r6,40(sp)
 40036b8:	d9400917 	ldw	r5,36(sp)
 40036bc:	e009883a 	mov	r4,fp
 40036c0:	400615c0 	call	400615c <__pow5mult>
 40036c4:	1021883a 	mov	r16,r2
 40036c8:	003f5a06 	br	4003434 <__alt_data_end+0xfc003434>
 40036cc:	01c00044 	movi	r7,1
 40036d0:	d9c00b15 	stw	r7,44(sp)
 40036d4:	d8802217 	ldw	r2,136(sp)
 40036d8:	0081280e 	bge	zero,r2,4003b7c <_dtoa_r+0x11b0>
 40036dc:	100d883a 	mov	r6,r2
 40036e0:	1021883a 	mov	r16,r2
 40036e4:	d8800c15 	stw	r2,48(sp)
 40036e8:	d8800615 	stw	r2,24(sp)
 40036ec:	003d8806 	br	4002d10 <__alt_data_end+0xfc002d10>
 40036f0:	d8800617 	ldw	r2,24(sp)
 40036f4:	00be9b16 	blt	zero,r2,4003164 <__alt_data_end+0xfc003164>
 40036f8:	10010f1e 	bne	r2,zero,4003b38 <_dtoa_r+0x116c>
 40036fc:	880b883a 	mov	r5,r17
 4003700:	000d883a 	mov	r6,zero
 4003704:	01d00534 	movhi	r7,16404
 4003708:	8009883a 	mov	r4,r16
 400370c:	400bccc0 	call	400bccc <__muldf3>
 4003710:	900d883a 	mov	r6,r18
 4003714:	980f883a 	mov	r7,r19
 4003718:	1009883a 	mov	r4,r2
 400371c:	180b883a 	mov	r5,r3
 4003720:	400bafc0 	call	400bafc <__gedf2>
 4003724:	002b883a 	mov	r21,zero
 4003728:	0023883a 	mov	r17,zero
 400372c:	1000bf16 	blt	r2,zero,4003a2c <_dtoa_r+0x1060>
 4003730:	d9802217 	ldw	r6,136(sp)
 4003734:	ddc00717 	ldw	r23,28(sp)
 4003738:	018c303a 	nor	r6,zero,r6
 400373c:	d9800515 	stw	r6,20(sp)
 4003740:	a80b883a 	mov	r5,r21
 4003744:	e009883a 	mov	r4,fp
 4003748:	4005b080 	call	4005b08 <_Bfree>
 400374c:	883e4926 	beq	r17,zero,4003074 <__alt_data_end+0xfc003074>
 4003750:	003fad06 	br	4003608 <__alt_data_end+0xfc003608>
 4003754:	d9c01117 	ldw	r7,68(sp)
 4003758:	3801bc26 	beq	r7,zero,4003e4c <_dtoa_r+0x1480>
 400375c:	10810cc4 	addi	r2,r2,1075
 4003760:	dd400a17 	ldw	r21,40(sp)
 4003764:	dd000817 	ldw	r20,32(sp)
 4003768:	003f0a06 	br	4003394 <__alt_data_end+0xfc003394>
 400376c:	00800704 	movi	r2,28
 4003770:	d9000817 	ldw	r4,32(sp)
 4003774:	a0a9883a 	add	r20,r20,r2
 4003778:	b0ad883a 	add	r22,r22,r2
 400377c:	2089883a 	add	r4,r4,r2
 4003780:	d9000815 	stw	r4,32(sp)
 4003784:	003f5106 	br	40034cc <__alt_data_end+0xfc0034cc>
 4003788:	d8c00317 	ldw	r3,12(sp)
 400378c:	b8c1fc0e 	bge	r23,r3,4003f80 <_dtoa_r+0x15b4>
 4003790:	0027883a 	mov	r19,zero
 4003794:	b805883a 	mov	r2,r23
 4003798:	003f3e06 	br	4003494 <__alt_data_end+0xfc003494>
 400379c:	880b883a 	mov	r5,r17
 40037a0:	e009883a 	mov	r4,fp
 40037a4:	000f883a 	mov	r7,zero
 40037a8:	01800284 	movi	r6,10
 40037ac:	4005b300 	call	4005b30 <__multadd>
 40037b0:	d9000c17 	ldw	r4,48(sp)
 40037b4:	1023883a 	mov	r17,r2
 40037b8:	0102040e 	bge	zero,r4,4003fcc <_dtoa_r+0x1600>
 40037bc:	d9000615 	stw	r4,24(sp)
 40037c0:	0500050e 	bge	zero,r20,40037d8 <_dtoa_r+0xe0c>
 40037c4:	880b883a 	mov	r5,r17
 40037c8:	a00d883a 	mov	r6,r20
 40037cc:	e009883a 	mov	r4,fp
 40037d0:	400629c0 	call	400629c <__lshift>
 40037d4:	1023883a 	mov	r17,r2
 40037d8:	9801241e 	bne	r19,zero,4003c6c <_dtoa_r+0x12a0>
 40037dc:	8829883a 	mov	r20,r17
 40037e0:	d9000617 	ldw	r4,24(sp)
 40037e4:	dcc00717 	ldw	r19,28(sp)
 40037e8:	9480004c 	andi	r18,r18,1
 40037ec:	20bfffc4 	addi	r2,r4,-1
 40037f0:	9885883a 	add	r2,r19,r2
 40037f4:	d8800415 	stw	r2,16(sp)
 40037f8:	dc800615 	stw	r18,24(sp)
 40037fc:	a80b883a 	mov	r5,r21
 4003800:	8009883a 	mov	r4,r16
 4003804:	40027a40 	call	40027a4 <quorem>
 4003808:	880b883a 	mov	r5,r17
 400380c:	8009883a 	mov	r4,r16
 4003810:	102f883a 	mov	r23,r2
 4003814:	40063e40 	call	40063e4 <__mcmp>
 4003818:	a80b883a 	mov	r5,r21
 400381c:	a00d883a 	mov	r6,r20
 4003820:	e009883a 	mov	r4,fp
 4003824:	102d883a 	mov	r22,r2
 4003828:	40064440 	call	4006444 <__mdiff>
 400382c:	1007883a 	mov	r3,r2
 4003830:	10800317 	ldw	r2,12(r2)
 4003834:	bc800c04 	addi	r18,r23,48
 4003838:	180b883a 	mov	r5,r3
 400383c:	10004e1e 	bne	r2,zero,4003978 <_dtoa_r+0xfac>
 4003840:	8009883a 	mov	r4,r16
 4003844:	d8c01615 	stw	r3,88(sp)
 4003848:	40063e40 	call	40063e4 <__mcmp>
 400384c:	d8c01617 	ldw	r3,88(sp)
 4003850:	e009883a 	mov	r4,fp
 4003854:	d8801615 	stw	r2,88(sp)
 4003858:	180b883a 	mov	r5,r3
 400385c:	4005b080 	call	4005b08 <_Bfree>
 4003860:	d8801617 	ldw	r2,88(sp)
 4003864:	1000041e 	bne	r2,zero,4003878 <_dtoa_r+0xeac>
 4003868:	d9800317 	ldw	r6,12(sp)
 400386c:	3000021e 	bne	r6,zero,4003878 <_dtoa_r+0xeac>
 4003870:	d8c00617 	ldw	r3,24(sp)
 4003874:	18003726 	beq	r3,zero,4003954 <_dtoa_r+0xf88>
 4003878:	b0002016 	blt	r22,zero,40038fc <_dtoa_r+0xf30>
 400387c:	b000041e 	bne	r22,zero,4003890 <_dtoa_r+0xec4>
 4003880:	d9000317 	ldw	r4,12(sp)
 4003884:	2000021e 	bne	r4,zero,4003890 <_dtoa_r+0xec4>
 4003888:	d8c00617 	ldw	r3,24(sp)
 400388c:	18001b26 	beq	r3,zero,40038fc <_dtoa_r+0xf30>
 4003890:	00810716 	blt	zero,r2,4003cb0 <_dtoa_r+0x12e4>
 4003894:	d8c00417 	ldw	r3,16(sp)
 4003898:	9d800044 	addi	r22,r19,1
 400389c:	9c800005 	stb	r18,0(r19)
 40038a0:	b02f883a 	mov	r23,r22
 40038a4:	98c10626 	beq	r19,r3,4003cc0 <_dtoa_r+0x12f4>
 40038a8:	800b883a 	mov	r5,r16
 40038ac:	000f883a 	mov	r7,zero
 40038b0:	01800284 	movi	r6,10
 40038b4:	e009883a 	mov	r4,fp
 40038b8:	4005b300 	call	4005b30 <__multadd>
 40038bc:	1021883a 	mov	r16,r2
 40038c0:	000f883a 	mov	r7,zero
 40038c4:	01800284 	movi	r6,10
 40038c8:	880b883a 	mov	r5,r17
 40038cc:	e009883a 	mov	r4,fp
 40038d0:	8d002526 	beq	r17,r20,4003968 <_dtoa_r+0xf9c>
 40038d4:	4005b300 	call	4005b30 <__multadd>
 40038d8:	a00b883a 	mov	r5,r20
 40038dc:	000f883a 	mov	r7,zero
 40038e0:	01800284 	movi	r6,10
 40038e4:	e009883a 	mov	r4,fp
 40038e8:	1023883a 	mov	r17,r2
 40038ec:	4005b300 	call	4005b30 <__multadd>
 40038f0:	1029883a 	mov	r20,r2
 40038f4:	b027883a 	mov	r19,r22
 40038f8:	003fc006 	br	40037fc <__alt_data_end+0xfc0037fc>
 40038fc:	9011883a 	mov	r8,r18
 4003900:	00800e0e 	bge	zero,r2,400393c <_dtoa_r+0xf70>
 4003904:	800b883a 	mov	r5,r16
 4003908:	01800044 	movi	r6,1
 400390c:	e009883a 	mov	r4,fp
 4003910:	da001715 	stw	r8,92(sp)
 4003914:	400629c0 	call	400629c <__lshift>
 4003918:	a80b883a 	mov	r5,r21
 400391c:	1009883a 	mov	r4,r2
 4003920:	1021883a 	mov	r16,r2
 4003924:	40063e40 	call	40063e4 <__mcmp>
 4003928:	da001717 	ldw	r8,92(sp)
 400392c:	0081960e 	bge	zero,r2,4003f88 <_dtoa_r+0x15bc>
 4003930:	00800e44 	movi	r2,57
 4003934:	40817026 	beq	r8,r2,4003ef8 <_dtoa_r+0x152c>
 4003938:	ba000c44 	addi	r8,r23,49
 400393c:	8825883a 	mov	r18,r17
 4003940:	9dc00044 	addi	r23,r19,1
 4003944:	9a000005 	stb	r8,0(r19)
 4003948:	a023883a 	mov	r17,r20
 400394c:	dc000915 	stw	r16,36(sp)
 4003950:	003f2406 	br	40035e4 <__alt_data_end+0xfc0035e4>
 4003954:	00800e44 	movi	r2,57
 4003958:	9011883a 	mov	r8,r18
 400395c:	90816626 	beq	r18,r2,4003ef8 <_dtoa_r+0x152c>
 4003960:	05bff516 	blt	zero,r22,4003938 <__alt_data_end+0xfc003938>
 4003964:	003ff506 	br	400393c <__alt_data_end+0xfc00393c>
 4003968:	4005b300 	call	4005b30 <__multadd>
 400396c:	1023883a 	mov	r17,r2
 4003970:	1029883a 	mov	r20,r2
 4003974:	003fdf06 	br	40038f4 <__alt_data_end+0xfc0038f4>
 4003978:	e009883a 	mov	r4,fp
 400397c:	4005b080 	call	4005b08 <_Bfree>
 4003980:	00800044 	movi	r2,1
 4003984:	003fbc06 	br	4003878 <__alt_data_end+0xfc003878>
 4003988:	a80b883a 	mov	r5,r21
 400398c:	8009883a 	mov	r4,r16
 4003990:	40063e40 	call	40063e4 <__mcmp>
 4003994:	103edb0e 	bge	r2,zero,4003504 <__alt_data_end+0xfc003504>
 4003998:	800b883a 	mov	r5,r16
 400399c:	000f883a 	mov	r7,zero
 40039a0:	01800284 	movi	r6,10
 40039a4:	e009883a 	mov	r4,fp
 40039a8:	4005b300 	call	4005b30 <__multadd>
 40039ac:	1021883a 	mov	r16,r2
 40039b0:	d8800517 	ldw	r2,20(sp)
 40039b4:	d8c00b17 	ldw	r3,44(sp)
 40039b8:	10bfffc4 	addi	r2,r2,-1
 40039bc:	d8800515 	stw	r2,20(sp)
 40039c0:	183f761e 	bne	r3,zero,400379c <__alt_data_end+0xfc00379c>
 40039c4:	d9000c17 	ldw	r4,48(sp)
 40039c8:	0101730e 	bge	zero,r4,4003f98 <_dtoa_r+0x15cc>
 40039cc:	d9000615 	stw	r4,24(sp)
 40039d0:	003ed006 	br	4003514 <__alt_data_end+0xfc003514>
 40039d4:	00800084 	movi	r2,2
 40039d8:	3081861e 	bne	r6,r2,4003ff4 <_dtoa_r+0x1628>
 40039dc:	d8000b15 	stw	zero,44(sp)
 40039e0:	003f3c06 	br	40036d4 <__alt_data_end+0xfc0036d4>
 40039e4:	dc000917 	ldw	r16,36(sp)
 40039e8:	003e9206 	br	4003434 <__alt_data_end+0xfc003434>
 40039ec:	d9c00317 	ldw	r7,12(sp)
 40039f0:	00800084 	movi	r2,2
 40039f4:	11fec50e 	bge	r2,r7,400350c <__alt_data_end+0xfc00350c>
 40039f8:	d9000617 	ldw	r4,24(sp)
 40039fc:	20013c1e 	bne	r4,zero,4003ef0 <_dtoa_r+0x1524>
 4003a00:	a80b883a 	mov	r5,r21
 4003a04:	000f883a 	mov	r7,zero
 4003a08:	01800144 	movi	r6,5
 4003a0c:	e009883a 	mov	r4,fp
 4003a10:	4005b300 	call	4005b30 <__multadd>
 4003a14:	100b883a 	mov	r5,r2
 4003a18:	8009883a 	mov	r4,r16
 4003a1c:	102b883a 	mov	r21,r2
 4003a20:	40063e40 	call	40063e4 <__mcmp>
 4003a24:	dc000915 	stw	r16,36(sp)
 4003a28:	00bf410e 	bge	zero,r2,4003730 <__alt_data_end+0xfc003730>
 4003a2c:	d9c00717 	ldw	r7,28(sp)
 4003a30:	00800c44 	movi	r2,49
 4003a34:	38800005 	stb	r2,0(r7)
 4003a38:	d8800517 	ldw	r2,20(sp)
 4003a3c:	3dc00044 	addi	r23,r7,1
 4003a40:	10800044 	addi	r2,r2,1
 4003a44:	d8800515 	stw	r2,20(sp)
 4003a48:	003f3d06 	br	4003740 <__alt_data_end+0xfc003740>
 4003a4c:	d9800517 	ldw	r6,20(sp)
 4003a50:	d9c00717 	ldw	r7,28(sp)
 4003a54:	00800c44 	movi	r2,49
 4003a58:	31800044 	addi	r6,r6,1
 4003a5c:	d9800515 	stw	r6,20(sp)
 4003a60:	38800005 	stb	r2,0(r7)
 4003a64:	003edf06 	br	40035e4 <__alt_data_end+0xfc0035e4>
 4003a68:	d8000b15 	stw	zero,44(sp)
 4003a6c:	003c9f06 	br	4002cec <__alt_data_end+0xfc002cec>
 4003a70:	903e7e1e 	bne	r18,zero,400346c <__alt_data_end+0xfc00346c>
 4003a74:	00800434 	movhi	r2,16
 4003a78:	10bfffc4 	addi	r2,r2,-1
 4003a7c:	9884703a 	and	r2,r19,r2
 4003a80:	1000ea1e 	bne	r2,zero,4003e2c <_dtoa_r+0x1460>
 4003a84:	9cdffc2c 	andhi	r19,r19,32752
 4003a88:	9800e826 	beq	r19,zero,4003e2c <_dtoa_r+0x1460>
 4003a8c:	d9c00817 	ldw	r7,32(sp)
 4003a90:	b5800044 	addi	r22,r22,1
 4003a94:	04c00044 	movi	r19,1
 4003a98:	39c00044 	addi	r7,r7,1
 4003a9c:	d9c00815 	stw	r7,32(sp)
 4003aa0:	d8800d17 	ldw	r2,52(sp)
 4003aa4:	103e721e 	bne	r2,zero,4003470 <__alt_data_end+0xfc003470>
 4003aa8:	00800044 	movi	r2,1
 4003aac:	003e7906 	br	4003494 <__alt_data_end+0xfc003494>
 4003ab0:	8009883a 	mov	r4,r16
 4003ab4:	400ceb40 	call	400ceb4 <__floatsidf>
 4003ab8:	d9800f17 	ldw	r6,60(sp)
 4003abc:	d9c01017 	ldw	r7,64(sp)
 4003ac0:	1009883a 	mov	r4,r2
 4003ac4:	180b883a 	mov	r5,r3
 4003ac8:	400bccc0 	call	400bccc <__muldf3>
 4003acc:	000d883a 	mov	r6,zero
 4003ad0:	01d00734 	movhi	r7,16412
 4003ad4:	1009883a 	mov	r4,r2
 4003ad8:	180b883a 	mov	r5,r3
 4003adc:	400a7f80 	call	400a7f8 <__adddf3>
 4003ae0:	047f3034 	movhi	r17,64704
 4003ae4:	1021883a 	mov	r16,r2
 4003ae8:	1c63883a 	add	r17,r3,r17
 4003aec:	d9000f17 	ldw	r4,60(sp)
 4003af0:	d9401017 	ldw	r5,64(sp)
 4003af4:	000d883a 	mov	r6,zero
 4003af8:	01d00534 	movhi	r7,16404
 4003afc:	400c5380 	call	400c538 <__subdf3>
 4003b00:	800d883a 	mov	r6,r16
 4003b04:	880f883a 	mov	r7,r17
 4003b08:	1009883a 	mov	r4,r2
 4003b0c:	180b883a 	mov	r5,r3
 4003b10:	102b883a 	mov	r21,r2
 4003b14:	1829883a 	mov	r20,r3
 4003b18:	400bafc0 	call	400bafc <__gedf2>
 4003b1c:	00806c16 	blt	zero,r2,4003cd0 <_dtoa_r+0x1304>
 4003b20:	89e0003c 	xorhi	r7,r17,32768
 4003b24:	800d883a 	mov	r6,r16
 4003b28:	a809883a 	mov	r4,r21
 4003b2c:	a00b883a 	mov	r5,r20
 4003b30:	400bbd80 	call	400bbd8 <__ledf2>
 4003b34:	103d7e0e 	bge	r2,zero,4003130 <__alt_data_end+0xfc003130>
 4003b38:	002b883a 	mov	r21,zero
 4003b3c:	0023883a 	mov	r17,zero
 4003b40:	003efb06 	br	4003730 <__alt_data_end+0xfc003730>
 4003b44:	d8800717 	ldw	r2,28(sp)
 4003b48:	003bd006 	br	4002a8c <__alt_data_end+0xfc002a8c>
 4003b4c:	d9000a17 	ldw	r4,40(sp)
 4003b50:	d9800d17 	ldw	r6,52(sp)
 4003b54:	dd400a15 	stw	r21,40(sp)
 4003b58:	a905c83a 	sub	r2,r21,r4
 4003b5c:	308d883a 	add	r6,r6,r2
 4003b60:	d9800d15 	stw	r6,52(sp)
 4003b64:	002b883a 	mov	r21,zero
 4003b68:	003e0606 	br	4003384 <__alt_data_end+0xfc003384>
 4003b6c:	9023883a 	mov	r17,r18
 4003b70:	9829883a 	mov	r20,r19
 4003b74:	04000084 	movi	r16,2
 4003b78:	003c9206 	br	4002dc4 <__alt_data_end+0xfc002dc4>
 4003b7c:	04000044 	movi	r16,1
 4003b80:	dc000c15 	stw	r16,48(sp)
 4003b84:	dc000615 	stw	r16,24(sp)
 4003b88:	dc002215 	stw	r16,136(sp)
 4003b8c:	e0001115 	stw	zero,68(fp)
 4003b90:	000b883a 	mov	r5,zero
 4003b94:	003c6906 	br	4002d3c <__alt_data_end+0xfc002d3c>
 4003b98:	3021883a 	mov	r16,r6
 4003b9c:	003ffb06 	br	4003b8c <__alt_data_end+0xfc003b8c>
 4003ba0:	1000021e 	bne	r2,zero,4003bac <_dtoa_r+0x11e0>
 4003ba4:	4200004c 	andi	r8,r8,1
 4003ba8:	403e7d1e 	bne	r8,zero,40035a0 <__alt_data_end+0xfc0035a0>
 4003bac:	01000c04 	movi	r4,48
 4003bb0:	00000106 	br	4003bb8 <_dtoa_r+0x11ec>
 4003bb4:	102f883a 	mov	r23,r2
 4003bb8:	b8bfffc4 	addi	r2,r23,-1
 4003bbc:	10c00007 	ldb	r3,0(r2)
 4003bc0:	193ffc26 	beq	r3,r4,4003bb4 <__alt_data_end+0xfc003bb4>
 4003bc4:	003e8706 	br	40035e4 <__alt_data_end+0xfc0035e4>
 4003bc8:	d8800517 	ldw	r2,20(sp)
 4003bcc:	00a3c83a 	sub	r17,zero,r2
 4003bd0:	8800a426 	beq	r17,zero,4003e64 <_dtoa_r+0x1498>
 4003bd4:	888003cc 	andi	r2,r17,15
 4003bd8:	100490fa 	slli	r2,r2,3
 4003bdc:	00c10074 	movhi	r3,1025
 4003be0:	18c8b704 	addi	r3,r3,8924
 4003be4:	1885883a 	add	r2,r3,r2
 4003be8:	11800017 	ldw	r6,0(r2)
 4003bec:	11c00117 	ldw	r7,4(r2)
 4003bf0:	9009883a 	mov	r4,r18
 4003bf4:	980b883a 	mov	r5,r19
 4003bf8:	8823d13a 	srai	r17,r17,4
 4003bfc:	400bccc0 	call	400bccc <__muldf3>
 4003c00:	d8800f15 	stw	r2,60(sp)
 4003c04:	d8c01015 	stw	r3,64(sp)
 4003c08:	8800e826 	beq	r17,zero,4003fac <_dtoa_r+0x15e0>
 4003c0c:	05010074 	movhi	r20,1025
 4003c10:	a508ad04 	addi	r20,r20,8884
 4003c14:	04000084 	movi	r16,2
 4003c18:	8980004c 	andi	r6,r17,1
 4003c1c:	1009883a 	mov	r4,r2
 4003c20:	8823d07a 	srai	r17,r17,1
 4003c24:	180b883a 	mov	r5,r3
 4003c28:	30000426 	beq	r6,zero,4003c3c <_dtoa_r+0x1270>
 4003c2c:	a1800017 	ldw	r6,0(r20)
 4003c30:	a1c00117 	ldw	r7,4(r20)
 4003c34:	84000044 	addi	r16,r16,1
 4003c38:	400bccc0 	call	400bccc <__muldf3>
 4003c3c:	a5000204 	addi	r20,r20,8
 4003c40:	883ff51e 	bne	r17,zero,4003c18 <__alt_data_end+0xfc003c18>
 4003c44:	d8800f15 	stw	r2,60(sp)
 4003c48:	d8c01015 	stw	r3,64(sp)
 4003c4c:	003c7606 	br	4002e28 <__alt_data_end+0xfc002e28>
 4003c50:	00c00c04 	movi	r3,48
 4003c54:	10c00005 	stb	r3,0(r2)
 4003c58:	d8c00517 	ldw	r3,20(sp)
 4003c5c:	bd3fffc3 	ldbu	r20,-1(r23)
 4003c60:	18c00044 	addi	r3,r3,1
 4003c64:	d8c00515 	stw	r3,20(sp)
 4003c68:	003db906 	br	4003350 <__alt_data_end+0xfc003350>
 4003c6c:	89400117 	ldw	r5,4(r17)
 4003c70:	e009883a 	mov	r4,fp
 4003c74:	4005a600 	call	4005a60 <_Balloc>
 4003c78:	89800417 	ldw	r6,16(r17)
 4003c7c:	89400304 	addi	r5,r17,12
 4003c80:	11000304 	addi	r4,r2,12
 4003c84:	31800084 	addi	r6,r6,2
 4003c88:	318d883a 	add	r6,r6,r6
 4003c8c:	318d883a 	add	r6,r6,r6
 4003c90:	1027883a 	mov	r19,r2
 4003c94:	40057f00 	call	40057f0 <memcpy>
 4003c98:	01800044 	movi	r6,1
 4003c9c:	980b883a 	mov	r5,r19
 4003ca0:	e009883a 	mov	r4,fp
 4003ca4:	400629c0 	call	400629c <__lshift>
 4003ca8:	1029883a 	mov	r20,r2
 4003cac:	003ecc06 	br	40037e0 <__alt_data_end+0xfc0037e0>
 4003cb0:	00800e44 	movi	r2,57
 4003cb4:	90809026 	beq	r18,r2,4003ef8 <_dtoa_r+0x152c>
 4003cb8:	92000044 	addi	r8,r18,1
 4003cbc:	003f1f06 	br	400393c <__alt_data_end+0xfc00393c>
 4003cc0:	9011883a 	mov	r8,r18
 4003cc4:	8825883a 	mov	r18,r17
 4003cc8:	a023883a 	mov	r17,r20
 4003ccc:	003e2906 	br	4003574 <__alt_data_end+0xfc003574>
 4003cd0:	002b883a 	mov	r21,zero
 4003cd4:	0023883a 	mov	r17,zero
 4003cd8:	003f5406 	br	4003a2c <__alt_data_end+0xfc003a2c>
 4003cdc:	61bfffc4 	addi	r6,r12,-1
 4003ce0:	300490fa 	slli	r2,r6,3
 4003ce4:	00c10074 	movhi	r3,1025
 4003ce8:	18c8b704 	addi	r3,r3,8924
 4003cec:	1885883a 	add	r2,r3,r2
 4003cf0:	11000017 	ldw	r4,0(r2)
 4003cf4:	11400117 	ldw	r5,4(r2)
 4003cf8:	d8800717 	ldw	r2,28(sp)
 4003cfc:	880f883a 	mov	r7,r17
 4003d00:	d9801215 	stw	r6,72(sp)
 4003d04:	800d883a 	mov	r6,r16
 4003d08:	db001615 	stw	r12,88(sp)
 4003d0c:	15c00044 	addi	r23,r2,1
 4003d10:	400bccc0 	call	400bccc <__muldf3>
 4003d14:	d9401017 	ldw	r5,64(sp)
 4003d18:	d9000f17 	ldw	r4,60(sp)
 4003d1c:	d8c01515 	stw	r3,84(sp)
 4003d20:	d8801415 	stw	r2,80(sp)
 4003d24:	400ce340 	call	400ce34 <__fixdfsi>
 4003d28:	1009883a 	mov	r4,r2
 4003d2c:	1021883a 	mov	r16,r2
 4003d30:	400ceb40 	call	400ceb4 <__floatsidf>
 4003d34:	d9000f17 	ldw	r4,60(sp)
 4003d38:	d9401017 	ldw	r5,64(sp)
 4003d3c:	100d883a 	mov	r6,r2
 4003d40:	180f883a 	mov	r7,r3
 4003d44:	400c5380 	call	400c538 <__subdf3>
 4003d48:	1829883a 	mov	r20,r3
 4003d4c:	d8c00717 	ldw	r3,28(sp)
 4003d50:	84000c04 	addi	r16,r16,48
 4003d54:	1023883a 	mov	r17,r2
 4003d58:	1c000005 	stb	r16,0(r3)
 4003d5c:	db001617 	ldw	r12,88(sp)
 4003d60:	00800044 	movi	r2,1
 4003d64:	60802226 	beq	r12,r2,4003df0 <_dtoa_r+0x1424>
 4003d68:	d9c00717 	ldw	r7,28(sp)
 4003d6c:	8805883a 	mov	r2,r17
 4003d70:	b82b883a 	mov	r21,r23
 4003d74:	3b19883a 	add	r12,r7,r12
 4003d78:	6023883a 	mov	r17,r12
 4003d7c:	a007883a 	mov	r3,r20
 4003d80:	dc800f15 	stw	r18,60(sp)
 4003d84:	000d883a 	mov	r6,zero
 4003d88:	01d00934 	movhi	r7,16420
 4003d8c:	1009883a 	mov	r4,r2
 4003d90:	180b883a 	mov	r5,r3
 4003d94:	400bccc0 	call	400bccc <__muldf3>
 4003d98:	180b883a 	mov	r5,r3
 4003d9c:	1009883a 	mov	r4,r2
 4003da0:	1829883a 	mov	r20,r3
 4003da4:	1025883a 	mov	r18,r2
 4003da8:	400ce340 	call	400ce34 <__fixdfsi>
 4003dac:	1009883a 	mov	r4,r2
 4003db0:	1021883a 	mov	r16,r2
 4003db4:	400ceb40 	call	400ceb4 <__floatsidf>
 4003db8:	100d883a 	mov	r6,r2
 4003dbc:	180f883a 	mov	r7,r3
 4003dc0:	9009883a 	mov	r4,r18
 4003dc4:	a00b883a 	mov	r5,r20
 4003dc8:	84000c04 	addi	r16,r16,48
 4003dcc:	400c5380 	call	400c538 <__subdf3>
 4003dd0:	ad400044 	addi	r21,r21,1
 4003dd4:	ac3fffc5 	stb	r16,-1(r21)
 4003dd8:	ac7fea1e 	bne	r21,r17,4003d84 <__alt_data_end+0xfc003d84>
 4003ddc:	1023883a 	mov	r17,r2
 4003de0:	d8801217 	ldw	r2,72(sp)
 4003de4:	dc800f17 	ldw	r18,60(sp)
 4003de8:	1829883a 	mov	r20,r3
 4003dec:	b8af883a 	add	r23,r23,r2
 4003df0:	d9001417 	ldw	r4,80(sp)
 4003df4:	d9401517 	ldw	r5,84(sp)
 4003df8:	000d883a 	mov	r6,zero
 4003dfc:	01cff834 	movhi	r7,16352
 4003e00:	400a7f80 	call	400a7f8 <__adddf3>
 4003e04:	880d883a 	mov	r6,r17
 4003e08:	a00f883a 	mov	r7,r20
 4003e0c:	1009883a 	mov	r4,r2
 4003e10:	180b883a 	mov	r5,r3
 4003e14:	400bbd80 	call	400bbd8 <__ledf2>
 4003e18:	10003e0e 	bge	r2,zero,4003f14 <_dtoa_r+0x1548>
 4003e1c:	d9001317 	ldw	r4,76(sp)
 4003e20:	bd3fffc3 	ldbu	r20,-1(r23)
 4003e24:	d9000515 	stw	r4,20(sp)
 4003e28:	003d3b06 	br	4003318 <__alt_data_end+0xfc003318>
 4003e2c:	0027883a 	mov	r19,zero
 4003e30:	003f1b06 	br	4003aa0 <__alt_data_end+0xfc003aa0>
 4003e34:	d8800817 	ldw	r2,32(sp)
 4003e38:	11e9c83a 	sub	r20,r2,r7
 4003e3c:	0005883a 	mov	r2,zero
 4003e40:	003d5406 	br	4003394 <__alt_data_end+0xfc003394>
 4003e44:	00800044 	movi	r2,1
 4003e48:	003dc706 	br	4003568 <__alt_data_end+0xfc003568>
 4003e4c:	d8c00217 	ldw	r3,8(sp)
 4003e50:	00800d84 	movi	r2,54
 4003e54:	dd400a17 	ldw	r21,40(sp)
 4003e58:	10c5c83a 	sub	r2,r2,r3
 4003e5c:	dd000817 	ldw	r20,32(sp)
 4003e60:	003d4c06 	br	4003394 <__alt_data_end+0xfc003394>
 4003e64:	dc800f15 	stw	r18,60(sp)
 4003e68:	dcc01015 	stw	r19,64(sp)
 4003e6c:	04000084 	movi	r16,2
 4003e70:	003bed06 	br	4002e28 <__alt_data_end+0xfc002e28>
 4003e74:	d9000617 	ldw	r4,24(sp)
 4003e78:	203f0d26 	beq	r4,zero,4003ab0 <__alt_data_end+0xfc003ab0>
 4003e7c:	d9800c17 	ldw	r6,48(sp)
 4003e80:	01bcab0e 	bge	zero,r6,4003130 <__alt_data_end+0xfc003130>
 4003e84:	d9401017 	ldw	r5,64(sp)
 4003e88:	d9000f17 	ldw	r4,60(sp)
 4003e8c:	000d883a 	mov	r6,zero
 4003e90:	01d00934 	movhi	r7,16420
 4003e94:	400bccc0 	call	400bccc <__muldf3>
 4003e98:	81000044 	addi	r4,r16,1
 4003e9c:	d8800f15 	stw	r2,60(sp)
 4003ea0:	d8c01015 	stw	r3,64(sp)
 4003ea4:	400ceb40 	call	400ceb4 <__floatsidf>
 4003ea8:	d9800f17 	ldw	r6,60(sp)
 4003eac:	d9c01017 	ldw	r7,64(sp)
 4003eb0:	1009883a 	mov	r4,r2
 4003eb4:	180b883a 	mov	r5,r3
 4003eb8:	400bccc0 	call	400bccc <__muldf3>
 4003ebc:	01d00734 	movhi	r7,16412
 4003ec0:	000d883a 	mov	r6,zero
 4003ec4:	1009883a 	mov	r4,r2
 4003ec8:	180b883a 	mov	r5,r3
 4003ecc:	400a7f80 	call	400a7f8 <__adddf3>
 4003ed0:	d9c00517 	ldw	r7,20(sp)
 4003ed4:	047f3034 	movhi	r17,64704
 4003ed8:	1021883a 	mov	r16,r2
 4003edc:	39ffffc4 	addi	r7,r7,-1
 4003ee0:	d9c01315 	stw	r7,76(sp)
 4003ee4:	1c63883a 	add	r17,r3,r17
 4003ee8:	db000c17 	ldw	r12,48(sp)
 4003eec:	003bea06 	br	4002e98 <__alt_data_end+0xfc002e98>
 4003ef0:	dc000915 	stw	r16,36(sp)
 4003ef4:	003e0e06 	br	4003730 <__alt_data_end+0xfc003730>
 4003ef8:	01000e44 	movi	r4,57
 4003efc:	8825883a 	mov	r18,r17
 4003f00:	9dc00044 	addi	r23,r19,1
 4003f04:	99000005 	stb	r4,0(r19)
 4003f08:	a023883a 	mov	r17,r20
 4003f0c:	dc000915 	stw	r16,36(sp)
 4003f10:	003da406 	br	40035a4 <__alt_data_end+0xfc0035a4>
 4003f14:	d9801417 	ldw	r6,80(sp)
 4003f18:	d9c01517 	ldw	r7,84(sp)
 4003f1c:	0009883a 	mov	r4,zero
 4003f20:	014ff834 	movhi	r5,16352
 4003f24:	400c5380 	call	400c538 <__subdf3>
 4003f28:	880d883a 	mov	r6,r17
 4003f2c:	a00f883a 	mov	r7,r20
 4003f30:	1009883a 	mov	r4,r2
 4003f34:	180b883a 	mov	r5,r3
 4003f38:	400bafc0 	call	400bafc <__gedf2>
 4003f3c:	00bc7c0e 	bge	zero,r2,4003130 <__alt_data_end+0xfc003130>
 4003f40:	01000c04 	movi	r4,48
 4003f44:	00000106 	br	4003f4c <_dtoa_r+0x1580>
 4003f48:	102f883a 	mov	r23,r2
 4003f4c:	b8bfffc4 	addi	r2,r23,-1
 4003f50:	10c00007 	ldb	r3,0(r2)
 4003f54:	193ffc26 	beq	r3,r4,4003f48 <__alt_data_end+0xfc003f48>
 4003f58:	d9801317 	ldw	r6,76(sp)
 4003f5c:	d9800515 	stw	r6,20(sp)
 4003f60:	003c4406 	br	4003074 <__alt_data_end+0xfc003074>
 4003f64:	d9801317 	ldw	r6,76(sp)
 4003f68:	d9800515 	stw	r6,20(sp)
 4003f6c:	003cea06 	br	4003318 <__alt_data_end+0xfc003318>
 4003f70:	dd800f17 	ldw	r22,60(sp)
 4003f74:	dcc01017 	ldw	r19,64(sp)
 4003f78:	dc801217 	ldw	r18,72(sp)
 4003f7c:	003c6c06 	br	4003130 <__alt_data_end+0xfc003130>
 4003f80:	903e031e 	bne	r18,zero,4003790 <__alt_data_end+0xfc003790>
 4003f84:	003ebb06 	br	4003a74 <__alt_data_end+0xfc003a74>
 4003f88:	103e6c1e 	bne	r2,zero,400393c <__alt_data_end+0xfc00393c>
 4003f8c:	4080004c 	andi	r2,r8,1
 4003f90:	103e6a26 	beq	r2,zero,400393c <__alt_data_end+0xfc00393c>
 4003f94:	003e6606 	br	4003930 <__alt_data_end+0xfc003930>
 4003f98:	d8c00317 	ldw	r3,12(sp)
 4003f9c:	00800084 	movi	r2,2
 4003fa0:	10c02916 	blt	r2,r3,4004048 <_dtoa_r+0x167c>
 4003fa4:	d9000c17 	ldw	r4,48(sp)
 4003fa8:	003e8806 	br	40039cc <__alt_data_end+0xfc0039cc>
 4003fac:	04000084 	movi	r16,2
 4003fb0:	003b9d06 	br	4002e28 <__alt_data_end+0xfc002e28>
 4003fb4:	d9001317 	ldw	r4,76(sp)
 4003fb8:	d9000515 	stw	r4,20(sp)
 4003fbc:	003cd606 	br	4003318 <__alt_data_end+0xfc003318>
 4003fc0:	d8801317 	ldw	r2,76(sp)
 4003fc4:	d8800515 	stw	r2,20(sp)
 4003fc8:	003c2a06 	br	4003074 <__alt_data_end+0xfc003074>
 4003fcc:	d9800317 	ldw	r6,12(sp)
 4003fd0:	00800084 	movi	r2,2
 4003fd4:	11801516 	blt	r2,r6,400402c <_dtoa_r+0x1660>
 4003fd8:	d9c00c17 	ldw	r7,48(sp)
 4003fdc:	d9c00615 	stw	r7,24(sp)
 4003fe0:	003df706 	br	40037c0 <__alt_data_end+0xfc0037c0>
 4003fe4:	193d3926 	beq	r3,r4,40034cc <__alt_data_end+0xfc0034cc>
 4003fe8:	00c00f04 	movi	r3,60
 4003fec:	1885c83a 	sub	r2,r3,r2
 4003ff0:	003ddf06 	br	4003770 <__alt_data_end+0xfc003770>
 4003ff4:	e009883a 	mov	r4,fp
 4003ff8:	e0001115 	stw	zero,68(fp)
 4003ffc:	000b883a 	mov	r5,zero
 4004000:	4005a600 	call	4005a60 <_Balloc>
 4004004:	d8800715 	stw	r2,28(sp)
 4004008:	d8c00717 	ldw	r3,28(sp)
 400400c:	00bfffc4 	movi	r2,-1
 4004010:	01000044 	movi	r4,1
 4004014:	d8800c15 	stw	r2,48(sp)
 4004018:	e0c01015 	stw	r3,64(fp)
 400401c:	d9000b15 	stw	r4,44(sp)
 4004020:	d8800615 	stw	r2,24(sp)
 4004024:	d8002215 	stw	zero,136(sp)
 4004028:	003c4106 	br	4003130 <__alt_data_end+0xfc003130>
 400402c:	d8c00c17 	ldw	r3,48(sp)
 4004030:	d8c00615 	stw	r3,24(sp)
 4004034:	003e7006 	br	40039f8 <__alt_data_end+0xfc0039f8>
 4004038:	04400044 	movi	r17,1
 400403c:	003b2006 	br	4002cc0 <__alt_data_end+0xfc002cc0>
 4004040:	000b883a 	mov	r5,zero
 4004044:	003b3d06 	br	4002d3c <__alt_data_end+0xfc002d3c>
 4004048:	d8800c17 	ldw	r2,48(sp)
 400404c:	d8800615 	stw	r2,24(sp)
 4004050:	003e6906 	br	40039f8 <__alt_data_end+0xfc0039f8>

04004054 <__sflush_r>:
 4004054:	2880030b 	ldhu	r2,12(r5)
 4004058:	defffb04 	addi	sp,sp,-20
 400405c:	dcc00315 	stw	r19,12(sp)
 4004060:	dc400115 	stw	r17,4(sp)
 4004064:	dfc00415 	stw	ra,16(sp)
 4004068:	dc800215 	stw	r18,8(sp)
 400406c:	dc000015 	stw	r16,0(sp)
 4004070:	10c0020c 	andi	r3,r2,8
 4004074:	2823883a 	mov	r17,r5
 4004078:	2027883a 	mov	r19,r4
 400407c:	1800311e 	bne	r3,zero,4004144 <__sflush_r+0xf0>
 4004080:	28c00117 	ldw	r3,4(r5)
 4004084:	10820014 	ori	r2,r2,2048
 4004088:	2880030d 	sth	r2,12(r5)
 400408c:	00c04b0e 	bge	zero,r3,40041bc <__sflush_r+0x168>
 4004090:	8a000a17 	ldw	r8,40(r17)
 4004094:	40002326 	beq	r8,zero,4004124 <__sflush_r+0xd0>
 4004098:	9c000017 	ldw	r16,0(r19)
 400409c:	10c4000c 	andi	r3,r2,4096
 40040a0:	98000015 	stw	zero,0(r19)
 40040a4:	18004826 	beq	r3,zero,40041c8 <__sflush_r+0x174>
 40040a8:	89801417 	ldw	r6,80(r17)
 40040ac:	10c0010c 	andi	r3,r2,4
 40040b0:	18000626 	beq	r3,zero,40040cc <__sflush_r+0x78>
 40040b4:	88c00117 	ldw	r3,4(r17)
 40040b8:	88800c17 	ldw	r2,48(r17)
 40040bc:	30cdc83a 	sub	r6,r6,r3
 40040c0:	10000226 	beq	r2,zero,40040cc <__sflush_r+0x78>
 40040c4:	88800f17 	ldw	r2,60(r17)
 40040c8:	308dc83a 	sub	r6,r6,r2
 40040cc:	89400717 	ldw	r5,28(r17)
 40040d0:	000f883a 	mov	r7,zero
 40040d4:	9809883a 	mov	r4,r19
 40040d8:	403ee83a 	callr	r8
 40040dc:	00ffffc4 	movi	r3,-1
 40040e0:	10c04426 	beq	r2,r3,40041f4 <__sflush_r+0x1a0>
 40040e4:	88c0030b 	ldhu	r3,12(r17)
 40040e8:	89000417 	ldw	r4,16(r17)
 40040ec:	88000115 	stw	zero,4(r17)
 40040f0:	197dffcc 	andi	r5,r3,63487
 40040f4:	8940030d 	sth	r5,12(r17)
 40040f8:	89000015 	stw	r4,0(r17)
 40040fc:	18c4000c 	andi	r3,r3,4096
 4004100:	18002c1e 	bne	r3,zero,40041b4 <__sflush_r+0x160>
 4004104:	89400c17 	ldw	r5,48(r17)
 4004108:	9c000015 	stw	r16,0(r19)
 400410c:	28000526 	beq	r5,zero,4004124 <__sflush_r+0xd0>
 4004110:	88801004 	addi	r2,r17,64
 4004114:	28800226 	beq	r5,r2,4004120 <__sflush_r+0xcc>
 4004118:	9809883a 	mov	r4,r19
 400411c:	40047d00 	call	40047d0 <_free_r>
 4004120:	88000c15 	stw	zero,48(r17)
 4004124:	0005883a 	mov	r2,zero
 4004128:	dfc00417 	ldw	ra,16(sp)
 400412c:	dcc00317 	ldw	r19,12(sp)
 4004130:	dc800217 	ldw	r18,8(sp)
 4004134:	dc400117 	ldw	r17,4(sp)
 4004138:	dc000017 	ldw	r16,0(sp)
 400413c:	dec00504 	addi	sp,sp,20
 4004140:	f800283a 	ret
 4004144:	2c800417 	ldw	r18,16(r5)
 4004148:	903ff626 	beq	r18,zero,4004124 <__alt_data_end+0xfc004124>
 400414c:	2c000017 	ldw	r16,0(r5)
 4004150:	108000cc 	andi	r2,r2,3
 4004154:	2c800015 	stw	r18,0(r5)
 4004158:	84a1c83a 	sub	r16,r16,r18
 400415c:	1000131e 	bne	r2,zero,40041ac <__sflush_r+0x158>
 4004160:	28800517 	ldw	r2,20(r5)
 4004164:	88800215 	stw	r2,8(r17)
 4004168:	04000316 	blt	zero,r16,4004178 <__sflush_r+0x124>
 400416c:	003fed06 	br	4004124 <__alt_data_end+0xfc004124>
 4004170:	90a5883a 	add	r18,r18,r2
 4004174:	043feb0e 	bge	zero,r16,4004124 <__alt_data_end+0xfc004124>
 4004178:	88800917 	ldw	r2,36(r17)
 400417c:	89400717 	ldw	r5,28(r17)
 4004180:	800f883a 	mov	r7,r16
 4004184:	900d883a 	mov	r6,r18
 4004188:	9809883a 	mov	r4,r19
 400418c:	103ee83a 	callr	r2
 4004190:	80a1c83a 	sub	r16,r16,r2
 4004194:	00bff616 	blt	zero,r2,4004170 <__alt_data_end+0xfc004170>
 4004198:	88c0030b 	ldhu	r3,12(r17)
 400419c:	00bfffc4 	movi	r2,-1
 40041a0:	18c01014 	ori	r3,r3,64
 40041a4:	88c0030d 	sth	r3,12(r17)
 40041a8:	003fdf06 	br	4004128 <__alt_data_end+0xfc004128>
 40041ac:	0005883a 	mov	r2,zero
 40041b0:	003fec06 	br	4004164 <__alt_data_end+0xfc004164>
 40041b4:	88801415 	stw	r2,80(r17)
 40041b8:	003fd206 	br	4004104 <__alt_data_end+0xfc004104>
 40041bc:	28c00f17 	ldw	r3,60(r5)
 40041c0:	00ffb316 	blt	zero,r3,4004090 <__alt_data_end+0xfc004090>
 40041c4:	003fd706 	br	4004124 <__alt_data_end+0xfc004124>
 40041c8:	89400717 	ldw	r5,28(r17)
 40041cc:	000d883a 	mov	r6,zero
 40041d0:	01c00044 	movi	r7,1
 40041d4:	9809883a 	mov	r4,r19
 40041d8:	403ee83a 	callr	r8
 40041dc:	100d883a 	mov	r6,r2
 40041e0:	00bfffc4 	movi	r2,-1
 40041e4:	30801426 	beq	r6,r2,4004238 <__sflush_r+0x1e4>
 40041e8:	8880030b 	ldhu	r2,12(r17)
 40041ec:	8a000a17 	ldw	r8,40(r17)
 40041f0:	003fae06 	br	40040ac <__alt_data_end+0xfc0040ac>
 40041f4:	98c00017 	ldw	r3,0(r19)
 40041f8:	183fba26 	beq	r3,zero,40040e4 <__alt_data_end+0xfc0040e4>
 40041fc:	01000744 	movi	r4,29
 4004200:	19000626 	beq	r3,r4,400421c <__sflush_r+0x1c8>
 4004204:	01000584 	movi	r4,22
 4004208:	19000426 	beq	r3,r4,400421c <__sflush_r+0x1c8>
 400420c:	88c0030b 	ldhu	r3,12(r17)
 4004210:	18c01014 	ori	r3,r3,64
 4004214:	88c0030d 	sth	r3,12(r17)
 4004218:	003fc306 	br	4004128 <__alt_data_end+0xfc004128>
 400421c:	8880030b 	ldhu	r2,12(r17)
 4004220:	88c00417 	ldw	r3,16(r17)
 4004224:	88000115 	stw	zero,4(r17)
 4004228:	10bdffcc 	andi	r2,r2,63487
 400422c:	8880030d 	sth	r2,12(r17)
 4004230:	88c00015 	stw	r3,0(r17)
 4004234:	003fb306 	br	4004104 <__alt_data_end+0xfc004104>
 4004238:	98800017 	ldw	r2,0(r19)
 400423c:	103fea26 	beq	r2,zero,40041e8 <__alt_data_end+0xfc0041e8>
 4004240:	00c00744 	movi	r3,29
 4004244:	10c00226 	beq	r2,r3,4004250 <__sflush_r+0x1fc>
 4004248:	00c00584 	movi	r3,22
 400424c:	10c0031e 	bne	r2,r3,400425c <__sflush_r+0x208>
 4004250:	9c000015 	stw	r16,0(r19)
 4004254:	0005883a 	mov	r2,zero
 4004258:	003fb306 	br	4004128 <__alt_data_end+0xfc004128>
 400425c:	88c0030b 	ldhu	r3,12(r17)
 4004260:	3005883a 	mov	r2,r6
 4004264:	18c01014 	ori	r3,r3,64
 4004268:	88c0030d 	sth	r3,12(r17)
 400426c:	003fae06 	br	4004128 <__alt_data_end+0xfc004128>

04004270 <_fflush_r>:
 4004270:	defffd04 	addi	sp,sp,-12
 4004274:	dc000115 	stw	r16,4(sp)
 4004278:	dfc00215 	stw	ra,8(sp)
 400427c:	2021883a 	mov	r16,r4
 4004280:	20000226 	beq	r4,zero,400428c <_fflush_r+0x1c>
 4004284:	20800e17 	ldw	r2,56(r4)
 4004288:	10000c26 	beq	r2,zero,40042bc <_fflush_r+0x4c>
 400428c:	2880030f 	ldh	r2,12(r5)
 4004290:	1000051e 	bne	r2,zero,40042a8 <_fflush_r+0x38>
 4004294:	0005883a 	mov	r2,zero
 4004298:	dfc00217 	ldw	ra,8(sp)
 400429c:	dc000117 	ldw	r16,4(sp)
 40042a0:	dec00304 	addi	sp,sp,12
 40042a4:	f800283a 	ret
 40042a8:	8009883a 	mov	r4,r16
 40042ac:	dfc00217 	ldw	ra,8(sp)
 40042b0:	dc000117 	ldw	r16,4(sp)
 40042b4:	dec00304 	addi	sp,sp,12
 40042b8:	40040541 	jmpi	4004054 <__sflush_r>
 40042bc:	d9400015 	stw	r5,0(sp)
 40042c0:	400465c0 	call	400465c <__sinit>
 40042c4:	d9400017 	ldw	r5,0(sp)
 40042c8:	003ff006 	br	400428c <__alt_data_end+0xfc00428c>

040042cc <fflush>:
 40042cc:	20000526 	beq	r4,zero,40042e4 <fflush+0x18>
 40042d0:	00810074 	movhi	r2,1025
 40042d4:	10903704 	addi	r2,r2,16604
 40042d8:	200b883a 	mov	r5,r4
 40042dc:	11000017 	ldw	r4,0(r2)
 40042e0:	40042701 	jmpi	4004270 <_fflush_r>
 40042e4:	00810074 	movhi	r2,1025
 40042e8:	10903604 	addi	r2,r2,16600
 40042ec:	11000017 	ldw	r4,0(r2)
 40042f0:	01410034 	movhi	r5,1024
 40042f4:	29509c04 	addi	r5,r5,17008
 40042f8:	4004ba41 	jmpi	4004ba4 <_fwalk_reent>

040042fc <__fp_unlock>:
 40042fc:	0005883a 	mov	r2,zero
 4004300:	f800283a 	ret

04004304 <_cleanup_r>:
 4004304:	01410074 	movhi	r5,1025
 4004308:	2961c604 	addi	r5,r5,-30952
 400430c:	4004ba41 	jmpi	4004ba4 <_fwalk_reent>

04004310 <__sinit.part.1>:
 4004310:	defff704 	addi	sp,sp,-36
 4004314:	00c10034 	movhi	r3,1024
 4004318:	dfc00815 	stw	ra,32(sp)
 400431c:	ddc00715 	stw	r23,28(sp)
 4004320:	dd800615 	stw	r22,24(sp)
 4004324:	dd400515 	stw	r21,20(sp)
 4004328:	dd000415 	stw	r20,16(sp)
 400432c:	dcc00315 	stw	r19,12(sp)
 4004330:	dc800215 	stw	r18,8(sp)
 4004334:	dc400115 	stw	r17,4(sp)
 4004338:	dc000015 	stw	r16,0(sp)
 400433c:	18d0c104 	addi	r3,r3,17156
 4004340:	24000117 	ldw	r16,4(r4)
 4004344:	20c00f15 	stw	r3,60(r4)
 4004348:	2080bb04 	addi	r2,r4,748
 400434c:	00c000c4 	movi	r3,3
 4004350:	20c0b915 	stw	r3,740(r4)
 4004354:	2080ba15 	stw	r2,744(r4)
 4004358:	2000b815 	stw	zero,736(r4)
 400435c:	05c00204 	movi	r23,8
 4004360:	00800104 	movi	r2,4
 4004364:	2025883a 	mov	r18,r4
 4004368:	b80d883a 	mov	r6,r23
 400436c:	81001704 	addi	r4,r16,92
 4004370:	000b883a 	mov	r5,zero
 4004374:	80000015 	stw	zero,0(r16)
 4004378:	80000115 	stw	zero,4(r16)
 400437c:	80000215 	stw	zero,8(r16)
 4004380:	8080030d 	sth	r2,12(r16)
 4004384:	80001915 	stw	zero,100(r16)
 4004388:	8000038d 	sth	zero,14(r16)
 400438c:	80000415 	stw	zero,16(r16)
 4004390:	80000515 	stw	zero,20(r16)
 4004394:	80000615 	stw	zero,24(r16)
 4004398:	40059380 	call	4005938 <memset>
 400439c:	05810034 	movhi	r22,1024
 40043a0:	94400217 	ldw	r17,8(r18)
 40043a4:	05410034 	movhi	r21,1024
 40043a8:	05010034 	movhi	r20,1024
 40043ac:	04c10034 	movhi	r19,1024
 40043b0:	b59af804 	addi	r22,r22,27616
 40043b4:	ad5b0f04 	addi	r21,r21,27708
 40043b8:	a51b2e04 	addi	r20,r20,27832
 40043bc:	9cdb4504 	addi	r19,r19,27924
 40043c0:	85800815 	stw	r22,32(r16)
 40043c4:	85400915 	stw	r21,36(r16)
 40043c8:	85000a15 	stw	r20,40(r16)
 40043cc:	84c00b15 	stw	r19,44(r16)
 40043d0:	84000715 	stw	r16,28(r16)
 40043d4:	00800284 	movi	r2,10
 40043d8:	8880030d 	sth	r2,12(r17)
 40043dc:	00800044 	movi	r2,1
 40043e0:	b80d883a 	mov	r6,r23
 40043e4:	89001704 	addi	r4,r17,92
 40043e8:	000b883a 	mov	r5,zero
 40043ec:	88000015 	stw	zero,0(r17)
 40043f0:	88000115 	stw	zero,4(r17)
 40043f4:	88000215 	stw	zero,8(r17)
 40043f8:	88001915 	stw	zero,100(r17)
 40043fc:	8880038d 	sth	r2,14(r17)
 4004400:	88000415 	stw	zero,16(r17)
 4004404:	88000515 	stw	zero,20(r17)
 4004408:	88000615 	stw	zero,24(r17)
 400440c:	40059380 	call	4005938 <memset>
 4004410:	94000317 	ldw	r16,12(r18)
 4004414:	00800484 	movi	r2,18
 4004418:	8c400715 	stw	r17,28(r17)
 400441c:	8d800815 	stw	r22,32(r17)
 4004420:	8d400915 	stw	r21,36(r17)
 4004424:	8d000a15 	stw	r20,40(r17)
 4004428:	8cc00b15 	stw	r19,44(r17)
 400442c:	8080030d 	sth	r2,12(r16)
 4004430:	00800084 	movi	r2,2
 4004434:	80000015 	stw	zero,0(r16)
 4004438:	80000115 	stw	zero,4(r16)
 400443c:	80000215 	stw	zero,8(r16)
 4004440:	80001915 	stw	zero,100(r16)
 4004444:	8080038d 	sth	r2,14(r16)
 4004448:	80000415 	stw	zero,16(r16)
 400444c:	80000515 	stw	zero,20(r16)
 4004450:	80000615 	stw	zero,24(r16)
 4004454:	b80d883a 	mov	r6,r23
 4004458:	000b883a 	mov	r5,zero
 400445c:	81001704 	addi	r4,r16,92
 4004460:	40059380 	call	4005938 <memset>
 4004464:	00800044 	movi	r2,1
 4004468:	84000715 	stw	r16,28(r16)
 400446c:	85800815 	stw	r22,32(r16)
 4004470:	85400915 	stw	r21,36(r16)
 4004474:	85000a15 	stw	r20,40(r16)
 4004478:	84c00b15 	stw	r19,44(r16)
 400447c:	90800e15 	stw	r2,56(r18)
 4004480:	dfc00817 	ldw	ra,32(sp)
 4004484:	ddc00717 	ldw	r23,28(sp)
 4004488:	dd800617 	ldw	r22,24(sp)
 400448c:	dd400517 	ldw	r21,20(sp)
 4004490:	dd000417 	ldw	r20,16(sp)
 4004494:	dcc00317 	ldw	r19,12(sp)
 4004498:	dc800217 	ldw	r18,8(sp)
 400449c:	dc400117 	ldw	r17,4(sp)
 40044a0:	dc000017 	ldw	r16,0(sp)
 40044a4:	dec00904 	addi	sp,sp,36
 40044a8:	f800283a 	ret

040044ac <__fp_lock>:
 40044ac:	0005883a 	mov	r2,zero
 40044b0:	f800283a 	ret

040044b4 <__sfmoreglue>:
 40044b4:	defffc04 	addi	sp,sp,-16
 40044b8:	dc800215 	stw	r18,8(sp)
 40044bc:	2825883a 	mov	r18,r5
 40044c0:	dc000015 	stw	r16,0(sp)
 40044c4:	01401a04 	movi	r5,104
 40044c8:	2021883a 	mov	r16,r4
 40044cc:	913fffc4 	addi	r4,r18,-1
 40044d0:	dfc00315 	stw	ra,12(sp)
 40044d4:	dc400115 	stw	r17,4(sp)
 40044d8:	400a7d00 	call	400a7d0 <__mulsi3>
 40044dc:	8009883a 	mov	r4,r16
 40044e0:	11401d04 	addi	r5,r2,116
 40044e4:	1023883a 	mov	r17,r2
 40044e8:	4004f000 	call	4004f00 <_malloc_r>
 40044ec:	1021883a 	mov	r16,r2
 40044f0:	10000726 	beq	r2,zero,4004510 <__sfmoreglue+0x5c>
 40044f4:	11000304 	addi	r4,r2,12
 40044f8:	10000015 	stw	zero,0(r2)
 40044fc:	14800115 	stw	r18,4(r2)
 4004500:	11000215 	stw	r4,8(r2)
 4004504:	89801a04 	addi	r6,r17,104
 4004508:	000b883a 	mov	r5,zero
 400450c:	40059380 	call	4005938 <memset>
 4004510:	8005883a 	mov	r2,r16
 4004514:	dfc00317 	ldw	ra,12(sp)
 4004518:	dc800217 	ldw	r18,8(sp)
 400451c:	dc400117 	ldw	r17,4(sp)
 4004520:	dc000017 	ldw	r16,0(sp)
 4004524:	dec00404 	addi	sp,sp,16
 4004528:	f800283a 	ret

0400452c <__sfp>:
 400452c:	defffb04 	addi	sp,sp,-20
 4004530:	dc000015 	stw	r16,0(sp)
 4004534:	04010074 	movhi	r16,1025
 4004538:	84103604 	addi	r16,r16,16600
 400453c:	dcc00315 	stw	r19,12(sp)
 4004540:	2027883a 	mov	r19,r4
 4004544:	81000017 	ldw	r4,0(r16)
 4004548:	dfc00415 	stw	ra,16(sp)
 400454c:	dc800215 	stw	r18,8(sp)
 4004550:	20800e17 	ldw	r2,56(r4)
 4004554:	dc400115 	stw	r17,4(sp)
 4004558:	1000021e 	bne	r2,zero,4004564 <__sfp+0x38>
 400455c:	40043100 	call	4004310 <__sinit.part.1>
 4004560:	81000017 	ldw	r4,0(r16)
 4004564:	2480b804 	addi	r18,r4,736
 4004568:	047fffc4 	movi	r17,-1
 400456c:	91000117 	ldw	r4,4(r18)
 4004570:	94000217 	ldw	r16,8(r18)
 4004574:	213fffc4 	addi	r4,r4,-1
 4004578:	20000a16 	blt	r4,zero,40045a4 <__sfp+0x78>
 400457c:	8080030f 	ldh	r2,12(r16)
 4004580:	10000c26 	beq	r2,zero,40045b4 <__sfp+0x88>
 4004584:	80c01d04 	addi	r3,r16,116
 4004588:	00000206 	br	4004594 <__sfp+0x68>
 400458c:	18bfe60f 	ldh	r2,-104(r3)
 4004590:	10000826 	beq	r2,zero,40045b4 <__sfp+0x88>
 4004594:	213fffc4 	addi	r4,r4,-1
 4004598:	1c3ffd04 	addi	r16,r3,-12
 400459c:	18c01a04 	addi	r3,r3,104
 40045a0:	247ffa1e 	bne	r4,r17,400458c <__alt_data_end+0xfc00458c>
 40045a4:	90800017 	ldw	r2,0(r18)
 40045a8:	10001d26 	beq	r2,zero,4004620 <__sfp+0xf4>
 40045ac:	1025883a 	mov	r18,r2
 40045b0:	003fee06 	br	400456c <__alt_data_end+0xfc00456c>
 40045b4:	00bfffc4 	movi	r2,-1
 40045b8:	8080038d 	sth	r2,14(r16)
 40045bc:	00800044 	movi	r2,1
 40045c0:	8080030d 	sth	r2,12(r16)
 40045c4:	80001915 	stw	zero,100(r16)
 40045c8:	80000015 	stw	zero,0(r16)
 40045cc:	80000215 	stw	zero,8(r16)
 40045d0:	80000115 	stw	zero,4(r16)
 40045d4:	80000415 	stw	zero,16(r16)
 40045d8:	80000515 	stw	zero,20(r16)
 40045dc:	80000615 	stw	zero,24(r16)
 40045e0:	01800204 	movi	r6,8
 40045e4:	000b883a 	mov	r5,zero
 40045e8:	81001704 	addi	r4,r16,92
 40045ec:	40059380 	call	4005938 <memset>
 40045f0:	8005883a 	mov	r2,r16
 40045f4:	80000c15 	stw	zero,48(r16)
 40045f8:	80000d15 	stw	zero,52(r16)
 40045fc:	80001115 	stw	zero,68(r16)
 4004600:	80001215 	stw	zero,72(r16)
 4004604:	dfc00417 	ldw	ra,16(sp)
 4004608:	dcc00317 	ldw	r19,12(sp)
 400460c:	dc800217 	ldw	r18,8(sp)
 4004610:	dc400117 	ldw	r17,4(sp)
 4004614:	dc000017 	ldw	r16,0(sp)
 4004618:	dec00504 	addi	sp,sp,20
 400461c:	f800283a 	ret
 4004620:	01400104 	movi	r5,4
 4004624:	9809883a 	mov	r4,r19
 4004628:	40044b40 	call	40044b4 <__sfmoreglue>
 400462c:	90800015 	stw	r2,0(r18)
 4004630:	103fde1e 	bne	r2,zero,40045ac <__alt_data_end+0xfc0045ac>
 4004634:	00800304 	movi	r2,12
 4004638:	98800015 	stw	r2,0(r19)
 400463c:	0005883a 	mov	r2,zero
 4004640:	003ff006 	br	4004604 <__alt_data_end+0xfc004604>

04004644 <_cleanup>:
 4004644:	00810074 	movhi	r2,1025
 4004648:	10903604 	addi	r2,r2,16600
 400464c:	11000017 	ldw	r4,0(r2)
 4004650:	01410074 	movhi	r5,1025
 4004654:	2961c604 	addi	r5,r5,-30952
 4004658:	4004ba41 	jmpi	4004ba4 <_fwalk_reent>

0400465c <__sinit>:
 400465c:	20800e17 	ldw	r2,56(r4)
 4004660:	10000126 	beq	r2,zero,4004668 <__sinit+0xc>
 4004664:	f800283a 	ret
 4004668:	40043101 	jmpi	4004310 <__sinit.part.1>

0400466c <__sfp_lock_acquire>:
 400466c:	f800283a 	ret

04004670 <__sfp_lock_release>:
 4004670:	f800283a 	ret

04004674 <__sinit_lock_acquire>:
 4004674:	f800283a 	ret

04004678 <__sinit_lock_release>:
 4004678:	f800283a 	ret

0400467c <__fp_lock_all>:
 400467c:	00810074 	movhi	r2,1025
 4004680:	10903704 	addi	r2,r2,16604
 4004684:	11000017 	ldw	r4,0(r2)
 4004688:	01410034 	movhi	r5,1024
 400468c:	29512b04 	addi	r5,r5,17580
 4004690:	4004ae01 	jmpi	4004ae0 <_fwalk>

04004694 <__fp_unlock_all>:
 4004694:	00810074 	movhi	r2,1025
 4004698:	10903704 	addi	r2,r2,16604
 400469c:	11000017 	ldw	r4,0(r2)
 40046a0:	01410034 	movhi	r5,1024
 40046a4:	2950bf04 	addi	r5,r5,17148
 40046a8:	4004ae01 	jmpi	4004ae0 <_fwalk>

040046ac <_malloc_trim_r>:
 40046ac:	defffb04 	addi	sp,sp,-20
 40046b0:	dcc00315 	stw	r19,12(sp)
 40046b4:	04c10074 	movhi	r19,1025
 40046b8:	dc800215 	stw	r18,8(sp)
 40046bc:	dc400115 	stw	r17,4(sp)
 40046c0:	dc000015 	stw	r16,0(sp)
 40046c4:	dfc00415 	stw	ra,16(sp)
 40046c8:	2821883a 	mov	r16,r5
 40046cc:	9cca7304 	addi	r19,r19,10700
 40046d0:	2025883a 	mov	r18,r4
 40046d4:	400d6380 	call	400d638 <__malloc_lock>
 40046d8:	98800217 	ldw	r2,8(r19)
 40046dc:	14400117 	ldw	r17,4(r2)
 40046e0:	00bfff04 	movi	r2,-4
 40046e4:	88a2703a 	and	r17,r17,r2
 40046e8:	8c21c83a 	sub	r16,r17,r16
 40046ec:	8403fbc4 	addi	r16,r16,4079
 40046f0:	8020d33a 	srli	r16,r16,12
 40046f4:	0083ffc4 	movi	r2,4095
 40046f8:	843fffc4 	addi	r16,r16,-1
 40046fc:	8020933a 	slli	r16,r16,12
 4004700:	1400060e 	bge	r2,r16,400471c <_malloc_trim_r+0x70>
 4004704:	000b883a 	mov	r5,zero
 4004708:	9009883a 	mov	r4,r18
 400470c:	4006b8c0 	call	4006b8c <_sbrk_r>
 4004710:	98c00217 	ldw	r3,8(r19)
 4004714:	1c47883a 	add	r3,r3,r17
 4004718:	10c00a26 	beq	r2,r3,4004744 <_malloc_trim_r+0x98>
 400471c:	9009883a 	mov	r4,r18
 4004720:	400d65c0 	call	400d65c <__malloc_unlock>
 4004724:	0005883a 	mov	r2,zero
 4004728:	dfc00417 	ldw	ra,16(sp)
 400472c:	dcc00317 	ldw	r19,12(sp)
 4004730:	dc800217 	ldw	r18,8(sp)
 4004734:	dc400117 	ldw	r17,4(sp)
 4004738:	dc000017 	ldw	r16,0(sp)
 400473c:	dec00504 	addi	sp,sp,20
 4004740:	f800283a 	ret
 4004744:	040bc83a 	sub	r5,zero,r16
 4004748:	9009883a 	mov	r4,r18
 400474c:	4006b8c0 	call	4006b8c <_sbrk_r>
 4004750:	00ffffc4 	movi	r3,-1
 4004754:	10c00d26 	beq	r2,r3,400478c <_malloc_trim_r+0xe0>
 4004758:	00c10074 	movhi	r3,1025
 400475c:	18d75104 	addi	r3,r3,23876
 4004760:	18800017 	ldw	r2,0(r3)
 4004764:	99000217 	ldw	r4,8(r19)
 4004768:	8c23c83a 	sub	r17,r17,r16
 400476c:	8c400054 	ori	r17,r17,1
 4004770:	1421c83a 	sub	r16,r2,r16
 4004774:	24400115 	stw	r17,4(r4)
 4004778:	9009883a 	mov	r4,r18
 400477c:	1c000015 	stw	r16,0(r3)
 4004780:	400d65c0 	call	400d65c <__malloc_unlock>
 4004784:	00800044 	movi	r2,1
 4004788:	003fe706 	br	4004728 <__alt_data_end+0xfc004728>
 400478c:	000b883a 	mov	r5,zero
 4004790:	9009883a 	mov	r4,r18
 4004794:	4006b8c0 	call	4006b8c <_sbrk_r>
 4004798:	99000217 	ldw	r4,8(r19)
 400479c:	014003c4 	movi	r5,15
 40047a0:	1107c83a 	sub	r3,r2,r4
 40047a4:	28ffdd0e 	bge	r5,r3,400471c <__alt_data_end+0xfc00471c>
 40047a8:	01410074 	movhi	r5,1025
 40047ac:	29503904 	addi	r5,r5,16612
 40047b0:	29400017 	ldw	r5,0(r5)
 40047b4:	18c00054 	ori	r3,r3,1
 40047b8:	20c00115 	stw	r3,4(r4)
 40047bc:	00c10074 	movhi	r3,1025
 40047c0:	1145c83a 	sub	r2,r2,r5
 40047c4:	18d75104 	addi	r3,r3,23876
 40047c8:	18800015 	stw	r2,0(r3)
 40047cc:	003fd306 	br	400471c <__alt_data_end+0xfc00471c>

040047d0 <_free_r>:
 40047d0:	28004126 	beq	r5,zero,40048d8 <_free_r+0x108>
 40047d4:	defffd04 	addi	sp,sp,-12
 40047d8:	dc400115 	stw	r17,4(sp)
 40047dc:	dc000015 	stw	r16,0(sp)
 40047e0:	2023883a 	mov	r17,r4
 40047e4:	2821883a 	mov	r16,r5
 40047e8:	dfc00215 	stw	ra,8(sp)
 40047ec:	400d6380 	call	400d638 <__malloc_lock>
 40047f0:	81ffff17 	ldw	r7,-4(r16)
 40047f4:	00bfff84 	movi	r2,-2
 40047f8:	01010074 	movhi	r4,1025
 40047fc:	81bffe04 	addi	r6,r16,-8
 4004800:	3884703a 	and	r2,r7,r2
 4004804:	210a7304 	addi	r4,r4,10700
 4004808:	308b883a 	add	r5,r6,r2
 400480c:	2a400117 	ldw	r9,4(r5)
 4004810:	22000217 	ldw	r8,8(r4)
 4004814:	00ffff04 	movi	r3,-4
 4004818:	48c6703a 	and	r3,r9,r3
 400481c:	2a005726 	beq	r5,r8,400497c <_free_r+0x1ac>
 4004820:	28c00115 	stw	r3,4(r5)
 4004824:	39c0004c 	andi	r7,r7,1
 4004828:	3800091e 	bne	r7,zero,4004850 <_free_r+0x80>
 400482c:	823ffe17 	ldw	r8,-8(r16)
 4004830:	22400204 	addi	r9,r4,8
 4004834:	320dc83a 	sub	r6,r6,r8
 4004838:	31c00217 	ldw	r7,8(r6)
 400483c:	1205883a 	add	r2,r2,r8
 4004840:	3a406526 	beq	r7,r9,40049d8 <_free_r+0x208>
 4004844:	32000317 	ldw	r8,12(r6)
 4004848:	3a000315 	stw	r8,12(r7)
 400484c:	41c00215 	stw	r7,8(r8)
 4004850:	28cf883a 	add	r7,r5,r3
 4004854:	39c00117 	ldw	r7,4(r7)
 4004858:	39c0004c 	andi	r7,r7,1
 400485c:	38003a26 	beq	r7,zero,4004948 <_free_r+0x178>
 4004860:	10c00054 	ori	r3,r2,1
 4004864:	30c00115 	stw	r3,4(r6)
 4004868:	3087883a 	add	r3,r6,r2
 400486c:	18800015 	stw	r2,0(r3)
 4004870:	00c07fc4 	movi	r3,511
 4004874:	18801936 	bltu	r3,r2,40048dc <_free_r+0x10c>
 4004878:	1004d0fa 	srli	r2,r2,3
 400487c:	01c00044 	movi	r7,1
 4004880:	21400117 	ldw	r5,4(r4)
 4004884:	10c00044 	addi	r3,r2,1
 4004888:	18c7883a 	add	r3,r3,r3
 400488c:	1005d0ba 	srai	r2,r2,2
 4004890:	18c7883a 	add	r3,r3,r3
 4004894:	18c7883a 	add	r3,r3,r3
 4004898:	1907883a 	add	r3,r3,r4
 400489c:	3884983a 	sll	r2,r7,r2
 40048a0:	19c00017 	ldw	r7,0(r3)
 40048a4:	1a3ffe04 	addi	r8,r3,-8
 40048a8:	1144b03a 	or	r2,r2,r5
 40048ac:	32000315 	stw	r8,12(r6)
 40048b0:	31c00215 	stw	r7,8(r6)
 40048b4:	20800115 	stw	r2,4(r4)
 40048b8:	19800015 	stw	r6,0(r3)
 40048bc:	39800315 	stw	r6,12(r7)
 40048c0:	8809883a 	mov	r4,r17
 40048c4:	dfc00217 	ldw	ra,8(sp)
 40048c8:	dc400117 	ldw	r17,4(sp)
 40048cc:	dc000017 	ldw	r16,0(sp)
 40048d0:	dec00304 	addi	sp,sp,12
 40048d4:	400d65c1 	jmpi	400d65c <__malloc_unlock>
 40048d8:	f800283a 	ret
 40048dc:	100ad27a 	srli	r5,r2,9
 40048e0:	00c00104 	movi	r3,4
 40048e4:	19404a36 	bltu	r3,r5,4004a10 <_free_r+0x240>
 40048e8:	100ad1ba 	srli	r5,r2,6
 40048ec:	28c00e44 	addi	r3,r5,57
 40048f0:	18c7883a 	add	r3,r3,r3
 40048f4:	29400e04 	addi	r5,r5,56
 40048f8:	18c7883a 	add	r3,r3,r3
 40048fc:	18c7883a 	add	r3,r3,r3
 4004900:	1909883a 	add	r4,r3,r4
 4004904:	20c00017 	ldw	r3,0(r4)
 4004908:	01c10074 	movhi	r7,1025
 400490c:	213ffe04 	addi	r4,r4,-8
 4004910:	39ca7304 	addi	r7,r7,10700
 4004914:	20c04426 	beq	r4,r3,4004a28 <_free_r+0x258>
 4004918:	01ffff04 	movi	r7,-4
 400491c:	19400117 	ldw	r5,4(r3)
 4004920:	29ca703a 	and	r5,r5,r7
 4004924:	1140022e 	bgeu	r2,r5,4004930 <_free_r+0x160>
 4004928:	18c00217 	ldw	r3,8(r3)
 400492c:	20fffb1e 	bne	r4,r3,400491c <__alt_data_end+0xfc00491c>
 4004930:	19000317 	ldw	r4,12(r3)
 4004934:	31000315 	stw	r4,12(r6)
 4004938:	30c00215 	stw	r3,8(r6)
 400493c:	21800215 	stw	r6,8(r4)
 4004940:	19800315 	stw	r6,12(r3)
 4004944:	003fde06 	br	40048c0 <__alt_data_end+0xfc0048c0>
 4004948:	29c00217 	ldw	r7,8(r5)
 400494c:	10c5883a 	add	r2,r2,r3
 4004950:	00c10074 	movhi	r3,1025
 4004954:	18ca7504 	addi	r3,r3,10708
 4004958:	38c03b26 	beq	r7,r3,4004a48 <_free_r+0x278>
 400495c:	2a000317 	ldw	r8,12(r5)
 4004960:	11400054 	ori	r5,r2,1
 4004964:	3087883a 	add	r3,r6,r2
 4004968:	3a000315 	stw	r8,12(r7)
 400496c:	41c00215 	stw	r7,8(r8)
 4004970:	31400115 	stw	r5,4(r6)
 4004974:	18800015 	stw	r2,0(r3)
 4004978:	003fbd06 	br	4004870 <__alt_data_end+0xfc004870>
 400497c:	39c0004c 	andi	r7,r7,1
 4004980:	10c5883a 	add	r2,r2,r3
 4004984:	3800071e 	bne	r7,zero,40049a4 <_free_r+0x1d4>
 4004988:	81fffe17 	ldw	r7,-8(r16)
 400498c:	31cdc83a 	sub	r6,r6,r7
 4004990:	30c00317 	ldw	r3,12(r6)
 4004994:	31400217 	ldw	r5,8(r6)
 4004998:	11c5883a 	add	r2,r2,r7
 400499c:	28c00315 	stw	r3,12(r5)
 40049a0:	19400215 	stw	r5,8(r3)
 40049a4:	10c00054 	ori	r3,r2,1
 40049a8:	30c00115 	stw	r3,4(r6)
 40049ac:	00c10074 	movhi	r3,1025
 40049b0:	18d03a04 	addi	r3,r3,16616
 40049b4:	18c00017 	ldw	r3,0(r3)
 40049b8:	21800215 	stw	r6,8(r4)
 40049bc:	10ffc036 	bltu	r2,r3,40048c0 <__alt_data_end+0xfc0048c0>
 40049c0:	00810074 	movhi	r2,1025
 40049c4:	10974904 	addi	r2,r2,23844
 40049c8:	11400017 	ldw	r5,0(r2)
 40049cc:	8809883a 	mov	r4,r17
 40049d0:	40046ac0 	call	40046ac <_malloc_trim_r>
 40049d4:	003fba06 	br	40048c0 <__alt_data_end+0xfc0048c0>
 40049d8:	28c9883a 	add	r4,r5,r3
 40049dc:	21000117 	ldw	r4,4(r4)
 40049e0:	2100004c 	andi	r4,r4,1
 40049e4:	2000391e 	bne	r4,zero,4004acc <_free_r+0x2fc>
 40049e8:	29c00217 	ldw	r7,8(r5)
 40049ec:	29000317 	ldw	r4,12(r5)
 40049f0:	1885883a 	add	r2,r3,r2
 40049f4:	10c00054 	ori	r3,r2,1
 40049f8:	39000315 	stw	r4,12(r7)
 40049fc:	21c00215 	stw	r7,8(r4)
 4004a00:	30c00115 	stw	r3,4(r6)
 4004a04:	308d883a 	add	r6,r6,r2
 4004a08:	30800015 	stw	r2,0(r6)
 4004a0c:	003fac06 	br	40048c0 <__alt_data_end+0xfc0048c0>
 4004a10:	00c00504 	movi	r3,20
 4004a14:	19401536 	bltu	r3,r5,4004a6c <_free_r+0x29c>
 4004a18:	28c01704 	addi	r3,r5,92
 4004a1c:	18c7883a 	add	r3,r3,r3
 4004a20:	294016c4 	addi	r5,r5,91
 4004a24:	003fb406 	br	40048f8 <__alt_data_end+0xfc0048f8>
 4004a28:	280bd0ba 	srai	r5,r5,2
 4004a2c:	00c00044 	movi	r3,1
 4004a30:	38800117 	ldw	r2,4(r7)
 4004a34:	194a983a 	sll	r5,r3,r5
 4004a38:	2007883a 	mov	r3,r4
 4004a3c:	2884b03a 	or	r2,r5,r2
 4004a40:	38800115 	stw	r2,4(r7)
 4004a44:	003fbb06 	br	4004934 <__alt_data_end+0xfc004934>
 4004a48:	21800515 	stw	r6,20(r4)
 4004a4c:	21800415 	stw	r6,16(r4)
 4004a50:	10c00054 	ori	r3,r2,1
 4004a54:	31c00315 	stw	r7,12(r6)
 4004a58:	31c00215 	stw	r7,8(r6)
 4004a5c:	30c00115 	stw	r3,4(r6)
 4004a60:	308d883a 	add	r6,r6,r2
 4004a64:	30800015 	stw	r2,0(r6)
 4004a68:	003f9506 	br	40048c0 <__alt_data_end+0xfc0048c0>
 4004a6c:	00c01504 	movi	r3,84
 4004a70:	19400536 	bltu	r3,r5,4004a88 <_free_r+0x2b8>
 4004a74:	100ad33a 	srli	r5,r2,12
 4004a78:	28c01bc4 	addi	r3,r5,111
 4004a7c:	18c7883a 	add	r3,r3,r3
 4004a80:	29401b84 	addi	r5,r5,110
 4004a84:	003f9c06 	br	40048f8 <__alt_data_end+0xfc0048f8>
 4004a88:	00c05504 	movi	r3,340
 4004a8c:	19400536 	bltu	r3,r5,4004aa4 <_free_r+0x2d4>
 4004a90:	100ad3fa 	srli	r5,r2,15
 4004a94:	28c01e04 	addi	r3,r5,120
 4004a98:	18c7883a 	add	r3,r3,r3
 4004a9c:	29401dc4 	addi	r5,r5,119
 4004aa0:	003f9506 	br	40048f8 <__alt_data_end+0xfc0048f8>
 4004aa4:	00c15504 	movi	r3,1364
 4004aa8:	19400536 	bltu	r3,r5,4004ac0 <_free_r+0x2f0>
 4004aac:	100ad4ba 	srli	r5,r2,18
 4004ab0:	28c01f44 	addi	r3,r5,125
 4004ab4:	18c7883a 	add	r3,r3,r3
 4004ab8:	29401f04 	addi	r5,r5,124
 4004abc:	003f8e06 	br	40048f8 <__alt_data_end+0xfc0048f8>
 4004ac0:	00c03f84 	movi	r3,254
 4004ac4:	01401f84 	movi	r5,126
 4004ac8:	003f8b06 	br	40048f8 <__alt_data_end+0xfc0048f8>
 4004acc:	10c00054 	ori	r3,r2,1
 4004ad0:	30c00115 	stw	r3,4(r6)
 4004ad4:	308d883a 	add	r6,r6,r2
 4004ad8:	30800015 	stw	r2,0(r6)
 4004adc:	003f7806 	br	40048c0 <__alt_data_end+0xfc0048c0>

04004ae0 <_fwalk>:
 4004ae0:	defff704 	addi	sp,sp,-36
 4004ae4:	dd000415 	stw	r20,16(sp)
 4004ae8:	dfc00815 	stw	ra,32(sp)
 4004aec:	ddc00715 	stw	r23,28(sp)
 4004af0:	dd800615 	stw	r22,24(sp)
 4004af4:	dd400515 	stw	r21,20(sp)
 4004af8:	dcc00315 	stw	r19,12(sp)
 4004afc:	dc800215 	stw	r18,8(sp)
 4004b00:	dc400115 	stw	r17,4(sp)
 4004b04:	dc000015 	stw	r16,0(sp)
 4004b08:	2500b804 	addi	r20,r4,736
 4004b0c:	a0002326 	beq	r20,zero,4004b9c <_fwalk+0xbc>
 4004b10:	282b883a 	mov	r21,r5
 4004b14:	002f883a 	mov	r23,zero
 4004b18:	05800044 	movi	r22,1
 4004b1c:	04ffffc4 	movi	r19,-1
 4004b20:	a4400117 	ldw	r17,4(r20)
 4004b24:	a4800217 	ldw	r18,8(r20)
 4004b28:	8c7fffc4 	addi	r17,r17,-1
 4004b2c:	88000d16 	blt	r17,zero,4004b64 <_fwalk+0x84>
 4004b30:	94000304 	addi	r16,r18,12
 4004b34:	94800384 	addi	r18,r18,14
 4004b38:	8080000b 	ldhu	r2,0(r16)
 4004b3c:	8c7fffc4 	addi	r17,r17,-1
 4004b40:	813ffd04 	addi	r4,r16,-12
 4004b44:	b080042e 	bgeu	r22,r2,4004b58 <_fwalk+0x78>
 4004b48:	9080000f 	ldh	r2,0(r18)
 4004b4c:	14c00226 	beq	r2,r19,4004b58 <_fwalk+0x78>
 4004b50:	a83ee83a 	callr	r21
 4004b54:	b8aeb03a 	or	r23,r23,r2
 4004b58:	84001a04 	addi	r16,r16,104
 4004b5c:	94801a04 	addi	r18,r18,104
 4004b60:	8cfff51e 	bne	r17,r19,4004b38 <__alt_data_end+0xfc004b38>
 4004b64:	a5000017 	ldw	r20,0(r20)
 4004b68:	a03fed1e 	bne	r20,zero,4004b20 <__alt_data_end+0xfc004b20>
 4004b6c:	b805883a 	mov	r2,r23
 4004b70:	dfc00817 	ldw	ra,32(sp)
 4004b74:	ddc00717 	ldw	r23,28(sp)
 4004b78:	dd800617 	ldw	r22,24(sp)
 4004b7c:	dd400517 	ldw	r21,20(sp)
 4004b80:	dd000417 	ldw	r20,16(sp)
 4004b84:	dcc00317 	ldw	r19,12(sp)
 4004b88:	dc800217 	ldw	r18,8(sp)
 4004b8c:	dc400117 	ldw	r17,4(sp)
 4004b90:	dc000017 	ldw	r16,0(sp)
 4004b94:	dec00904 	addi	sp,sp,36
 4004b98:	f800283a 	ret
 4004b9c:	002f883a 	mov	r23,zero
 4004ba0:	003ff206 	br	4004b6c <__alt_data_end+0xfc004b6c>

04004ba4 <_fwalk_reent>:
 4004ba4:	defff704 	addi	sp,sp,-36
 4004ba8:	dd000415 	stw	r20,16(sp)
 4004bac:	dfc00815 	stw	ra,32(sp)
 4004bb0:	ddc00715 	stw	r23,28(sp)
 4004bb4:	dd800615 	stw	r22,24(sp)
 4004bb8:	dd400515 	stw	r21,20(sp)
 4004bbc:	dcc00315 	stw	r19,12(sp)
 4004bc0:	dc800215 	stw	r18,8(sp)
 4004bc4:	dc400115 	stw	r17,4(sp)
 4004bc8:	dc000015 	stw	r16,0(sp)
 4004bcc:	2500b804 	addi	r20,r4,736
 4004bd0:	a0002326 	beq	r20,zero,4004c60 <_fwalk_reent+0xbc>
 4004bd4:	282b883a 	mov	r21,r5
 4004bd8:	2027883a 	mov	r19,r4
 4004bdc:	002f883a 	mov	r23,zero
 4004be0:	05800044 	movi	r22,1
 4004be4:	04bfffc4 	movi	r18,-1
 4004be8:	a4400117 	ldw	r17,4(r20)
 4004bec:	a4000217 	ldw	r16,8(r20)
 4004bf0:	8c7fffc4 	addi	r17,r17,-1
 4004bf4:	88000c16 	blt	r17,zero,4004c28 <_fwalk_reent+0x84>
 4004bf8:	84000304 	addi	r16,r16,12
 4004bfc:	8080000b 	ldhu	r2,0(r16)
 4004c00:	8c7fffc4 	addi	r17,r17,-1
 4004c04:	817ffd04 	addi	r5,r16,-12
 4004c08:	b080052e 	bgeu	r22,r2,4004c20 <_fwalk_reent+0x7c>
 4004c0c:	8080008f 	ldh	r2,2(r16)
 4004c10:	9809883a 	mov	r4,r19
 4004c14:	14800226 	beq	r2,r18,4004c20 <_fwalk_reent+0x7c>
 4004c18:	a83ee83a 	callr	r21
 4004c1c:	b8aeb03a 	or	r23,r23,r2
 4004c20:	84001a04 	addi	r16,r16,104
 4004c24:	8cbff51e 	bne	r17,r18,4004bfc <__alt_data_end+0xfc004bfc>
 4004c28:	a5000017 	ldw	r20,0(r20)
 4004c2c:	a03fee1e 	bne	r20,zero,4004be8 <__alt_data_end+0xfc004be8>
 4004c30:	b805883a 	mov	r2,r23
 4004c34:	dfc00817 	ldw	ra,32(sp)
 4004c38:	ddc00717 	ldw	r23,28(sp)
 4004c3c:	dd800617 	ldw	r22,24(sp)
 4004c40:	dd400517 	ldw	r21,20(sp)
 4004c44:	dd000417 	ldw	r20,16(sp)
 4004c48:	dcc00317 	ldw	r19,12(sp)
 4004c4c:	dc800217 	ldw	r18,8(sp)
 4004c50:	dc400117 	ldw	r17,4(sp)
 4004c54:	dc000017 	ldw	r16,0(sp)
 4004c58:	dec00904 	addi	sp,sp,36
 4004c5c:	f800283a 	ret
 4004c60:	002f883a 	mov	r23,zero
 4004c64:	003ff206 	br	4004c30 <__alt_data_end+0xfc004c30>

04004c68 <_setlocale_r>:
 4004c68:	30001b26 	beq	r6,zero,4004cd8 <_setlocale_r+0x70>
 4004c6c:	01410074 	movhi	r5,1025
 4004c70:	defffe04 	addi	sp,sp,-8
 4004c74:	29489d04 	addi	r5,r5,8820
 4004c78:	3009883a 	mov	r4,r6
 4004c7c:	dc000015 	stw	r16,0(sp)
 4004c80:	dfc00115 	stw	ra,4(sp)
 4004c84:	3021883a 	mov	r16,r6
 4004c88:	4006d1c0 	call	4006d1c <strcmp>
 4004c8c:	1000061e 	bne	r2,zero,4004ca8 <_setlocale_r+0x40>
 4004c90:	00810074 	movhi	r2,1025
 4004c94:	10889c04 	addi	r2,r2,8816
 4004c98:	dfc00117 	ldw	ra,4(sp)
 4004c9c:	dc000017 	ldw	r16,0(sp)
 4004ca0:	dec00204 	addi	sp,sp,8
 4004ca4:	f800283a 	ret
 4004ca8:	01410074 	movhi	r5,1025
 4004cac:	29489c04 	addi	r5,r5,8816
 4004cb0:	8009883a 	mov	r4,r16
 4004cb4:	4006d1c0 	call	4006d1c <strcmp>
 4004cb8:	103ff526 	beq	r2,zero,4004c90 <__alt_data_end+0xfc004c90>
 4004cbc:	01410074 	movhi	r5,1025
 4004cc0:	29488704 	addi	r5,r5,8732
 4004cc4:	8009883a 	mov	r4,r16
 4004cc8:	4006d1c0 	call	4006d1c <strcmp>
 4004ccc:	103ff026 	beq	r2,zero,4004c90 <__alt_data_end+0xfc004c90>
 4004cd0:	0005883a 	mov	r2,zero
 4004cd4:	003ff006 	br	4004c98 <__alt_data_end+0xfc004c98>
 4004cd8:	00810074 	movhi	r2,1025
 4004cdc:	10889c04 	addi	r2,r2,8816
 4004ce0:	f800283a 	ret

04004ce4 <__locale_charset>:
 4004ce4:	00810074 	movhi	r2,1025
 4004ce8:	108a5d04 	addi	r2,r2,10612
 4004cec:	f800283a 	ret

04004cf0 <__locale_mb_cur_max>:
 4004cf0:	00810074 	movhi	r2,1025
 4004cf4:	10903804 	addi	r2,r2,16608
 4004cf8:	10800017 	ldw	r2,0(r2)
 4004cfc:	f800283a 	ret

04004d00 <__locale_msgcharset>:
 4004d00:	00810074 	movhi	r2,1025
 4004d04:	108a5504 	addi	r2,r2,10580
 4004d08:	f800283a 	ret

04004d0c <__locale_cjk_lang>:
 4004d0c:	0005883a 	mov	r2,zero
 4004d10:	f800283a 	ret

04004d14 <_localeconv_r>:
 4004d14:	00810074 	movhi	r2,1025
 4004d18:	108a6504 	addi	r2,r2,10644
 4004d1c:	f800283a 	ret

04004d20 <setlocale>:
 4004d20:	00810074 	movhi	r2,1025
 4004d24:	10903704 	addi	r2,r2,16604
 4004d28:	280d883a 	mov	r6,r5
 4004d2c:	200b883a 	mov	r5,r4
 4004d30:	11000017 	ldw	r4,0(r2)
 4004d34:	4004c681 	jmpi	4004c68 <_setlocale_r>

04004d38 <localeconv>:
 4004d38:	00810074 	movhi	r2,1025
 4004d3c:	108a6504 	addi	r2,r2,10644
 4004d40:	f800283a 	ret

04004d44 <__smakebuf_r>:
 4004d44:	2880030b 	ldhu	r2,12(r5)
 4004d48:	10c0008c 	andi	r3,r2,2
 4004d4c:	1800411e 	bne	r3,zero,4004e54 <__smakebuf_r+0x110>
 4004d50:	deffec04 	addi	sp,sp,-80
 4004d54:	dc000f15 	stw	r16,60(sp)
 4004d58:	2821883a 	mov	r16,r5
 4004d5c:	2940038f 	ldh	r5,14(r5)
 4004d60:	dc401015 	stw	r17,64(sp)
 4004d64:	dfc01315 	stw	ra,76(sp)
 4004d68:	dcc01215 	stw	r19,72(sp)
 4004d6c:	dc801115 	stw	r18,68(sp)
 4004d70:	2023883a 	mov	r17,r4
 4004d74:	28001c16 	blt	r5,zero,4004de8 <__smakebuf_r+0xa4>
 4004d78:	d80d883a 	mov	r6,sp
 4004d7c:	4008a240 	call	4008a24 <_fstat_r>
 4004d80:	10001816 	blt	r2,zero,4004de4 <__smakebuf_r+0xa0>
 4004d84:	d8800117 	ldw	r2,4(sp)
 4004d88:	00e00014 	movui	r3,32768
 4004d8c:	10bc000c 	andi	r2,r2,61440
 4004d90:	14c80020 	cmpeqi	r19,r2,8192
 4004d94:	10c03726 	beq	r2,r3,4004e74 <__smakebuf_r+0x130>
 4004d98:	80c0030b 	ldhu	r3,12(r16)
 4004d9c:	18c20014 	ori	r3,r3,2048
 4004da0:	80c0030d 	sth	r3,12(r16)
 4004da4:	00c80004 	movi	r3,8192
 4004da8:	10c0521e 	bne	r2,r3,4004ef4 <__smakebuf_r+0x1b0>
 4004dac:	8140038f 	ldh	r5,14(r16)
 4004db0:	8809883a 	mov	r4,r17
 4004db4:	4008f480 	call	4008f48 <_isatty_r>
 4004db8:	10004c26 	beq	r2,zero,4004eec <__smakebuf_r+0x1a8>
 4004dbc:	8080030b 	ldhu	r2,12(r16)
 4004dc0:	80c010c4 	addi	r3,r16,67
 4004dc4:	80c00015 	stw	r3,0(r16)
 4004dc8:	10800054 	ori	r2,r2,1
 4004dcc:	8080030d 	sth	r2,12(r16)
 4004dd0:	00800044 	movi	r2,1
 4004dd4:	80c00415 	stw	r3,16(r16)
 4004dd8:	80800515 	stw	r2,20(r16)
 4004ddc:	04810004 	movi	r18,1024
 4004de0:	00000706 	br	4004e00 <__smakebuf_r+0xbc>
 4004de4:	8080030b 	ldhu	r2,12(r16)
 4004de8:	10c0200c 	andi	r3,r2,128
 4004dec:	18001f1e 	bne	r3,zero,4004e6c <__smakebuf_r+0x128>
 4004df0:	04810004 	movi	r18,1024
 4004df4:	10820014 	ori	r2,r2,2048
 4004df8:	8080030d 	sth	r2,12(r16)
 4004dfc:	0027883a 	mov	r19,zero
 4004e00:	900b883a 	mov	r5,r18
 4004e04:	8809883a 	mov	r4,r17
 4004e08:	4004f000 	call	4004f00 <_malloc_r>
 4004e0c:	10002c26 	beq	r2,zero,4004ec0 <__smakebuf_r+0x17c>
 4004e10:	80c0030b 	ldhu	r3,12(r16)
 4004e14:	01010034 	movhi	r4,1024
 4004e18:	2110c104 	addi	r4,r4,17156
 4004e1c:	89000f15 	stw	r4,60(r17)
 4004e20:	18c02014 	ori	r3,r3,128
 4004e24:	80c0030d 	sth	r3,12(r16)
 4004e28:	80800015 	stw	r2,0(r16)
 4004e2c:	80800415 	stw	r2,16(r16)
 4004e30:	84800515 	stw	r18,20(r16)
 4004e34:	98001a1e 	bne	r19,zero,4004ea0 <__smakebuf_r+0x15c>
 4004e38:	dfc01317 	ldw	ra,76(sp)
 4004e3c:	dcc01217 	ldw	r19,72(sp)
 4004e40:	dc801117 	ldw	r18,68(sp)
 4004e44:	dc401017 	ldw	r17,64(sp)
 4004e48:	dc000f17 	ldw	r16,60(sp)
 4004e4c:	dec01404 	addi	sp,sp,80
 4004e50:	f800283a 	ret
 4004e54:	288010c4 	addi	r2,r5,67
 4004e58:	28800015 	stw	r2,0(r5)
 4004e5c:	28800415 	stw	r2,16(r5)
 4004e60:	00800044 	movi	r2,1
 4004e64:	28800515 	stw	r2,20(r5)
 4004e68:	f800283a 	ret
 4004e6c:	04801004 	movi	r18,64
 4004e70:	003fe006 	br	4004df4 <__alt_data_end+0xfc004df4>
 4004e74:	81000a17 	ldw	r4,40(r16)
 4004e78:	00c10034 	movhi	r3,1024
 4004e7c:	18db2e04 	addi	r3,r3,27832
 4004e80:	20ffc51e 	bne	r4,r3,4004d98 <__alt_data_end+0xfc004d98>
 4004e84:	8080030b 	ldhu	r2,12(r16)
 4004e88:	04810004 	movi	r18,1024
 4004e8c:	84801315 	stw	r18,76(r16)
 4004e90:	1484b03a 	or	r2,r2,r18
 4004e94:	8080030d 	sth	r2,12(r16)
 4004e98:	0027883a 	mov	r19,zero
 4004e9c:	003fd806 	br	4004e00 <__alt_data_end+0xfc004e00>
 4004ea0:	8140038f 	ldh	r5,14(r16)
 4004ea4:	8809883a 	mov	r4,r17
 4004ea8:	4008f480 	call	4008f48 <_isatty_r>
 4004eac:	103fe226 	beq	r2,zero,4004e38 <__alt_data_end+0xfc004e38>
 4004eb0:	8080030b 	ldhu	r2,12(r16)
 4004eb4:	10800054 	ori	r2,r2,1
 4004eb8:	8080030d 	sth	r2,12(r16)
 4004ebc:	003fde06 	br	4004e38 <__alt_data_end+0xfc004e38>
 4004ec0:	8080030b 	ldhu	r2,12(r16)
 4004ec4:	10c0800c 	andi	r3,r2,512
 4004ec8:	183fdb1e 	bne	r3,zero,4004e38 <__alt_data_end+0xfc004e38>
 4004ecc:	10800094 	ori	r2,r2,2
 4004ed0:	80c010c4 	addi	r3,r16,67
 4004ed4:	8080030d 	sth	r2,12(r16)
 4004ed8:	00800044 	movi	r2,1
 4004edc:	80c00015 	stw	r3,0(r16)
 4004ee0:	80c00415 	stw	r3,16(r16)
 4004ee4:	80800515 	stw	r2,20(r16)
 4004ee8:	003fd306 	br	4004e38 <__alt_data_end+0xfc004e38>
 4004eec:	04810004 	movi	r18,1024
 4004ef0:	003fc306 	br	4004e00 <__alt_data_end+0xfc004e00>
 4004ef4:	0027883a 	mov	r19,zero
 4004ef8:	04810004 	movi	r18,1024
 4004efc:	003fc006 	br	4004e00 <__alt_data_end+0xfc004e00>

04004f00 <_malloc_r>:
 4004f00:	defff504 	addi	sp,sp,-44
 4004f04:	dc800315 	stw	r18,12(sp)
 4004f08:	dfc00a15 	stw	ra,40(sp)
 4004f0c:	df000915 	stw	fp,36(sp)
 4004f10:	ddc00815 	stw	r23,32(sp)
 4004f14:	dd800715 	stw	r22,28(sp)
 4004f18:	dd400615 	stw	r21,24(sp)
 4004f1c:	dd000515 	stw	r20,20(sp)
 4004f20:	dcc00415 	stw	r19,16(sp)
 4004f24:	dc400215 	stw	r17,8(sp)
 4004f28:	dc000115 	stw	r16,4(sp)
 4004f2c:	288002c4 	addi	r2,r5,11
 4004f30:	00c00584 	movi	r3,22
 4004f34:	2025883a 	mov	r18,r4
 4004f38:	18807f2e 	bgeu	r3,r2,4005138 <_malloc_r+0x238>
 4004f3c:	047ffe04 	movi	r17,-8
 4004f40:	1462703a 	and	r17,r2,r17
 4004f44:	8800a316 	blt	r17,zero,40051d4 <_malloc_r+0x2d4>
 4004f48:	8940a236 	bltu	r17,r5,40051d4 <_malloc_r+0x2d4>
 4004f4c:	400d6380 	call	400d638 <__malloc_lock>
 4004f50:	00807dc4 	movi	r2,503
 4004f54:	1441e92e 	bgeu	r2,r17,40056fc <_malloc_r+0x7fc>
 4004f58:	8804d27a 	srli	r2,r17,9
 4004f5c:	1000a126 	beq	r2,zero,40051e4 <_malloc_r+0x2e4>
 4004f60:	00c00104 	movi	r3,4
 4004f64:	18811e36 	bltu	r3,r2,40053e0 <_malloc_r+0x4e0>
 4004f68:	8804d1ba 	srli	r2,r17,6
 4004f6c:	12000e44 	addi	r8,r2,57
 4004f70:	11c00e04 	addi	r7,r2,56
 4004f74:	4209883a 	add	r4,r8,r8
 4004f78:	04c10074 	movhi	r19,1025
 4004f7c:	2109883a 	add	r4,r4,r4
 4004f80:	9cca7304 	addi	r19,r19,10700
 4004f84:	2109883a 	add	r4,r4,r4
 4004f88:	9909883a 	add	r4,r19,r4
 4004f8c:	24000117 	ldw	r16,4(r4)
 4004f90:	213ffe04 	addi	r4,r4,-8
 4004f94:	24009726 	beq	r4,r16,40051f4 <_malloc_r+0x2f4>
 4004f98:	80800117 	ldw	r2,4(r16)
 4004f9c:	01bfff04 	movi	r6,-4
 4004fa0:	014003c4 	movi	r5,15
 4004fa4:	1184703a 	and	r2,r2,r6
 4004fa8:	1447c83a 	sub	r3,r2,r17
 4004fac:	28c00716 	blt	r5,r3,4004fcc <_malloc_r+0xcc>
 4004fb0:	1800920e 	bge	r3,zero,40051fc <_malloc_r+0x2fc>
 4004fb4:	84000317 	ldw	r16,12(r16)
 4004fb8:	24008e26 	beq	r4,r16,40051f4 <_malloc_r+0x2f4>
 4004fbc:	80800117 	ldw	r2,4(r16)
 4004fc0:	1184703a 	and	r2,r2,r6
 4004fc4:	1447c83a 	sub	r3,r2,r17
 4004fc8:	28fff90e 	bge	r5,r3,4004fb0 <__alt_data_end+0xfc004fb0>
 4004fcc:	3809883a 	mov	r4,r7
 4004fd0:	01810074 	movhi	r6,1025
 4004fd4:	9c000417 	ldw	r16,16(r19)
 4004fd8:	318a7304 	addi	r6,r6,10700
 4004fdc:	32000204 	addi	r8,r6,8
 4004fe0:	82013426 	beq	r16,r8,40054b4 <_malloc_r+0x5b4>
 4004fe4:	80c00117 	ldw	r3,4(r16)
 4004fe8:	00bfff04 	movi	r2,-4
 4004fec:	188e703a 	and	r7,r3,r2
 4004ff0:	3c45c83a 	sub	r2,r7,r17
 4004ff4:	00c003c4 	movi	r3,15
 4004ff8:	18811f16 	blt	r3,r2,4005478 <_malloc_r+0x578>
 4004ffc:	32000515 	stw	r8,20(r6)
 4005000:	32000415 	stw	r8,16(r6)
 4005004:	10007f0e 	bge	r2,zero,4005204 <_malloc_r+0x304>
 4005008:	00807fc4 	movi	r2,511
 400500c:	11c0fd36 	bltu	r2,r7,4005404 <_malloc_r+0x504>
 4005010:	3806d0fa 	srli	r3,r7,3
 4005014:	01c00044 	movi	r7,1
 4005018:	30800117 	ldw	r2,4(r6)
 400501c:	19400044 	addi	r5,r3,1
 4005020:	294b883a 	add	r5,r5,r5
 4005024:	1807d0ba 	srai	r3,r3,2
 4005028:	294b883a 	add	r5,r5,r5
 400502c:	294b883a 	add	r5,r5,r5
 4005030:	298b883a 	add	r5,r5,r6
 4005034:	38c6983a 	sll	r3,r7,r3
 4005038:	29c00017 	ldw	r7,0(r5)
 400503c:	2a7ffe04 	addi	r9,r5,-8
 4005040:	1886b03a 	or	r3,r3,r2
 4005044:	82400315 	stw	r9,12(r16)
 4005048:	81c00215 	stw	r7,8(r16)
 400504c:	30c00115 	stw	r3,4(r6)
 4005050:	2c000015 	stw	r16,0(r5)
 4005054:	3c000315 	stw	r16,12(r7)
 4005058:	2005d0ba 	srai	r2,r4,2
 400505c:	01400044 	movi	r5,1
 4005060:	288a983a 	sll	r5,r5,r2
 4005064:	19406f36 	bltu	r3,r5,4005224 <_malloc_r+0x324>
 4005068:	28c4703a 	and	r2,r5,r3
 400506c:	10000a1e 	bne	r2,zero,4005098 <_malloc_r+0x198>
 4005070:	00bfff04 	movi	r2,-4
 4005074:	294b883a 	add	r5,r5,r5
 4005078:	2088703a 	and	r4,r4,r2
 400507c:	28c4703a 	and	r2,r5,r3
 4005080:	21000104 	addi	r4,r4,4
 4005084:	1000041e 	bne	r2,zero,4005098 <_malloc_r+0x198>
 4005088:	294b883a 	add	r5,r5,r5
 400508c:	28c4703a 	and	r2,r5,r3
 4005090:	21000104 	addi	r4,r4,4
 4005094:	103ffc26 	beq	r2,zero,4005088 <__alt_data_end+0xfc005088>
 4005098:	02bfff04 	movi	r10,-4
 400509c:	024003c4 	movi	r9,15
 40050a0:	21800044 	addi	r6,r4,1
 40050a4:	318d883a 	add	r6,r6,r6
 40050a8:	318d883a 	add	r6,r6,r6
 40050ac:	318d883a 	add	r6,r6,r6
 40050b0:	998d883a 	add	r6,r19,r6
 40050b4:	333ffe04 	addi	r12,r6,-8
 40050b8:	2017883a 	mov	r11,r4
 40050bc:	31800104 	addi	r6,r6,4
 40050c0:	34000017 	ldw	r16,0(r6)
 40050c4:	31fffd04 	addi	r7,r6,-12
 40050c8:	81c0041e 	bne	r16,r7,40050dc <_malloc_r+0x1dc>
 40050cc:	0000fb06 	br	40054bc <_malloc_r+0x5bc>
 40050d0:	1801030e 	bge	r3,zero,40054e0 <_malloc_r+0x5e0>
 40050d4:	84000317 	ldw	r16,12(r16)
 40050d8:	81c0f826 	beq	r16,r7,40054bc <_malloc_r+0x5bc>
 40050dc:	80800117 	ldw	r2,4(r16)
 40050e0:	1284703a 	and	r2,r2,r10
 40050e4:	1447c83a 	sub	r3,r2,r17
 40050e8:	48fff90e 	bge	r9,r3,40050d0 <__alt_data_end+0xfc0050d0>
 40050ec:	80800317 	ldw	r2,12(r16)
 40050f0:	81000217 	ldw	r4,8(r16)
 40050f4:	89400054 	ori	r5,r17,1
 40050f8:	81400115 	stw	r5,4(r16)
 40050fc:	20800315 	stw	r2,12(r4)
 4005100:	11000215 	stw	r4,8(r2)
 4005104:	8463883a 	add	r17,r16,r17
 4005108:	9c400515 	stw	r17,20(r19)
 400510c:	9c400415 	stw	r17,16(r19)
 4005110:	18800054 	ori	r2,r3,1
 4005114:	88800115 	stw	r2,4(r17)
 4005118:	8a000315 	stw	r8,12(r17)
 400511c:	8a000215 	stw	r8,8(r17)
 4005120:	88e3883a 	add	r17,r17,r3
 4005124:	88c00015 	stw	r3,0(r17)
 4005128:	9009883a 	mov	r4,r18
 400512c:	400d65c0 	call	400d65c <__malloc_unlock>
 4005130:	80800204 	addi	r2,r16,8
 4005134:	00001b06 	br	40051a4 <_malloc_r+0x2a4>
 4005138:	04400404 	movi	r17,16
 400513c:	89402536 	bltu	r17,r5,40051d4 <_malloc_r+0x2d4>
 4005140:	400d6380 	call	400d638 <__malloc_lock>
 4005144:	00800184 	movi	r2,6
 4005148:	01000084 	movi	r4,2
 400514c:	04c10074 	movhi	r19,1025
 4005150:	1085883a 	add	r2,r2,r2
 4005154:	9cca7304 	addi	r19,r19,10700
 4005158:	1085883a 	add	r2,r2,r2
 400515c:	9885883a 	add	r2,r19,r2
 4005160:	14000117 	ldw	r16,4(r2)
 4005164:	10fffe04 	addi	r3,r2,-8
 4005168:	80c0d926 	beq	r16,r3,40054d0 <_malloc_r+0x5d0>
 400516c:	80c00117 	ldw	r3,4(r16)
 4005170:	81000317 	ldw	r4,12(r16)
 4005174:	00bfff04 	movi	r2,-4
 4005178:	1884703a 	and	r2,r3,r2
 400517c:	81400217 	ldw	r5,8(r16)
 4005180:	8085883a 	add	r2,r16,r2
 4005184:	10c00117 	ldw	r3,4(r2)
 4005188:	29000315 	stw	r4,12(r5)
 400518c:	21400215 	stw	r5,8(r4)
 4005190:	18c00054 	ori	r3,r3,1
 4005194:	10c00115 	stw	r3,4(r2)
 4005198:	9009883a 	mov	r4,r18
 400519c:	400d65c0 	call	400d65c <__malloc_unlock>
 40051a0:	80800204 	addi	r2,r16,8
 40051a4:	dfc00a17 	ldw	ra,40(sp)
 40051a8:	df000917 	ldw	fp,36(sp)
 40051ac:	ddc00817 	ldw	r23,32(sp)
 40051b0:	dd800717 	ldw	r22,28(sp)
 40051b4:	dd400617 	ldw	r21,24(sp)
 40051b8:	dd000517 	ldw	r20,20(sp)
 40051bc:	dcc00417 	ldw	r19,16(sp)
 40051c0:	dc800317 	ldw	r18,12(sp)
 40051c4:	dc400217 	ldw	r17,8(sp)
 40051c8:	dc000117 	ldw	r16,4(sp)
 40051cc:	dec00b04 	addi	sp,sp,44
 40051d0:	f800283a 	ret
 40051d4:	00800304 	movi	r2,12
 40051d8:	90800015 	stw	r2,0(r18)
 40051dc:	0005883a 	mov	r2,zero
 40051e0:	003ff006 	br	40051a4 <__alt_data_end+0xfc0051a4>
 40051e4:	01002004 	movi	r4,128
 40051e8:	02001004 	movi	r8,64
 40051ec:	01c00fc4 	movi	r7,63
 40051f0:	003f6106 	br	4004f78 <__alt_data_end+0xfc004f78>
 40051f4:	4009883a 	mov	r4,r8
 40051f8:	003f7506 	br	4004fd0 <__alt_data_end+0xfc004fd0>
 40051fc:	81000317 	ldw	r4,12(r16)
 4005200:	003fde06 	br	400517c <__alt_data_end+0xfc00517c>
 4005204:	81c5883a 	add	r2,r16,r7
 4005208:	11400117 	ldw	r5,4(r2)
 400520c:	9009883a 	mov	r4,r18
 4005210:	29400054 	ori	r5,r5,1
 4005214:	11400115 	stw	r5,4(r2)
 4005218:	400d65c0 	call	400d65c <__malloc_unlock>
 400521c:	80800204 	addi	r2,r16,8
 4005220:	003fe006 	br	40051a4 <__alt_data_end+0xfc0051a4>
 4005224:	9c000217 	ldw	r16,8(r19)
 4005228:	00bfff04 	movi	r2,-4
 400522c:	85800117 	ldw	r22,4(r16)
 4005230:	b0ac703a 	and	r22,r22,r2
 4005234:	b4400336 	bltu	r22,r17,4005244 <_malloc_r+0x344>
 4005238:	b445c83a 	sub	r2,r22,r17
 400523c:	00c003c4 	movi	r3,15
 4005240:	18805d16 	blt	r3,r2,40053b8 <_malloc_r+0x4b8>
 4005244:	05c10074 	movhi	r23,1025
 4005248:	00810074 	movhi	r2,1025
 400524c:	10974904 	addi	r2,r2,23844
 4005250:	bdd03904 	addi	r23,r23,16612
 4005254:	15400017 	ldw	r21,0(r2)
 4005258:	b8c00017 	ldw	r3,0(r23)
 400525c:	00bfffc4 	movi	r2,-1
 4005260:	858d883a 	add	r6,r16,r22
 4005264:	8d6b883a 	add	r21,r17,r21
 4005268:	1880ea26 	beq	r3,r2,4005614 <_malloc_r+0x714>
 400526c:	ad4403c4 	addi	r21,r21,4111
 4005270:	00bc0004 	movi	r2,-4096
 4005274:	a8aa703a 	and	r21,r21,r2
 4005278:	a80b883a 	mov	r5,r21
 400527c:	9009883a 	mov	r4,r18
 4005280:	d9800015 	stw	r6,0(sp)
 4005284:	4006b8c0 	call	4006b8c <_sbrk_r>
 4005288:	1029883a 	mov	r20,r2
 400528c:	00bfffc4 	movi	r2,-1
 4005290:	d9800017 	ldw	r6,0(sp)
 4005294:	a080e826 	beq	r20,r2,4005638 <_malloc_r+0x738>
 4005298:	a180a636 	bltu	r20,r6,4005534 <_malloc_r+0x634>
 400529c:	07010074 	movhi	fp,1025
 40052a0:	e7175104 	addi	fp,fp,23876
 40052a4:	e0800017 	ldw	r2,0(fp)
 40052a8:	a887883a 	add	r3,r21,r2
 40052ac:	e0c00015 	stw	r3,0(fp)
 40052b0:	3500e626 	beq	r6,r20,400564c <_malloc_r+0x74c>
 40052b4:	b9000017 	ldw	r4,0(r23)
 40052b8:	00bfffc4 	movi	r2,-1
 40052bc:	2080ee26 	beq	r4,r2,4005678 <_malloc_r+0x778>
 40052c0:	a185c83a 	sub	r2,r20,r6
 40052c4:	10c5883a 	add	r2,r2,r3
 40052c8:	e0800015 	stw	r2,0(fp)
 40052cc:	a0c001cc 	andi	r3,r20,7
 40052d0:	1800bc26 	beq	r3,zero,40055c4 <_malloc_r+0x6c4>
 40052d4:	a0e9c83a 	sub	r20,r20,r3
 40052d8:	00840204 	movi	r2,4104
 40052dc:	a5000204 	addi	r20,r20,8
 40052e0:	10c7c83a 	sub	r3,r2,r3
 40052e4:	a545883a 	add	r2,r20,r21
 40052e8:	1083ffcc 	andi	r2,r2,4095
 40052ec:	18abc83a 	sub	r21,r3,r2
 40052f0:	a80b883a 	mov	r5,r21
 40052f4:	9009883a 	mov	r4,r18
 40052f8:	4006b8c0 	call	4006b8c <_sbrk_r>
 40052fc:	00ffffc4 	movi	r3,-1
 4005300:	10c0e126 	beq	r2,r3,4005688 <_malloc_r+0x788>
 4005304:	1505c83a 	sub	r2,r2,r20
 4005308:	1545883a 	add	r2,r2,r21
 400530c:	10800054 	ori	r2,r2,1
 4005310:	e0c00017 	ldw	r3,0(fp)
 4005314:	9d000215 	stw	r20,8(r19)
 4005318:	a0800115 	stw	r2,4(r20)
 400531c:	a8c7883a 	add	r3,r21,r3
 4005320:	e0c00015 	stw	r3,0(fp)
 4005324:	84c00e26 	beq	r16,r19,4005360 <_malloc_r+0x460>
 4005328:	018003c4 	movi	r6,15
 400532c:	3580a72e 	bgeu	r6,r22,40055cc <_malloc_r+0x6cc>
 4005330:	81400117 	ldw	r5,4(r16)
 4005334:	013ffe04 	movi	r4,-8
 4005338:	b0bffd04 	addi	r2,r22,-12
 400533c:	1104703a 	and	r2,r2,r4
 4005340:	2900004c 	andi	r4,r5,1
 4005344:	2088b03a 	or	r4,r4,r2
 4005348:	81000115 	stw	r4,4(r16)
 400534c:	01400144 	movi	r5,5
 4005350:	8089883a 	add	r4,r16,r2
 4005354:	21400115 	stw	r5,4(r4)
 4005358:	21400215 	stw	r5,8(r4)
 400535c:	3080cd36 	bltu	r6,r2,4005694 <_malloc_r+0x794>
 4005360:	00810074 	movhi	r2,1025
 4005364:	10974804 	addi	r2,r2,23840
 4005368:	11000017 	ldw	r4,0(r2)
 400536c:	20c0012e 	bgeu	r4,r3,4005374 <_malloc_r+0x474>
 4005370:	10c00015 	stw	r3,0(r2)
 4005374:	00810074 	movhi	r2,1025
 4005378:	10974704 	addi	r2,r2,23836
 400537c:	11000017 	ldw	r4,0(r2)
 4005380:	9c000217 	ldw	r16,8(r19)
 4005384:	20c0012e 	bgeu	r4,r3,400538c <_malloc_r+0x48c>
 4005388:	10c00015 	stw	r3,0(r2)
 400538c:	80c00117 	ldw	r3,4(r16)
 4005390:	00bfff04 	movi	r2,-4
 4005394:	1886703a 	and	r3,r3,r2
 4005398:	1c45c83a 	sub	r2,r3,r17
 400539c:	1c400236 	bltu	r3,r17,40053a8 <_malloc_r+0x4a8>
 40053a0:	00c003c4 	movi	r3,15
 40053a4:	18800416 	blt	r3,r2,40053b8 <_malloc_r+0x4b8>
 40053a8:	9009883a 	mov	r4,r18
 40053ac:	400d65c0 	call	400d65c <__malloc_unlock>
 40053b0:	0005883a 	mov	r2,zero
 40053b4:	003f7b06 	br	40051a4 <__alt_data_end+0xfc0051a4>
 40053b8:	88c00054 	ori	r3,r17,1
 40053bc:	80c00115 	stw	r3,4(r16)
 40053c0:	8463883a 	add	r17,r16,r17
 40053c4:	10800054 	ori	r2,r2,1
 40053c8:	9c400215 	stw	r17,8(r19)
 40053cc:	88800115 	stw	r2,4(r17)
 40053d0:	9009883a 	mov	r4,r18
 40053d4:	400d65c0 	call	400d65c <__malloc_unlock>
 40053d8:	80800204 	addi	r2,r16,8
 40053dc:	003f7106 	br	40051a4 <__alt_data_end+0xfc0051a4>
 40053e0:	00c00504 	movi	r3,20
 40053e4:	18804a2e 	bgeu	r3,r2,4005510 <_malloc_r+0x610>
 40053e8:	00c01504 	movi	r3,84
 40053ec:	18806e36 	bltu	r3,r2,40055a8 <_malloc_r+0x6a8>
 40053f0:	8804d33a 	srli	r2,r17,12
 40053f4:	12001bc4 	addi	r8,r2,111
 40053f8:	11c01b84 	addi	r7,r2,110
 40053fc:	4209883a 	add	r4,r8,r8
 4005400:	003edd06 	br	4004f78 <__alt_data_end+0xfc004f78>
 4005404:	3804d27a 	srli	r2,r7,9
 4005408:	00c00104 	movi	r3,4
 400540c:	1880442e 	bgeu	r3,r2,4005520 <_malloc_r+0x620>
 4005410:	00c00504 	movi	r3,20
 4005414:	18808136 	bltu	r3,r2,400561c <_malloc_r+0x71c>
 4005418:	11401704 	addi	r5,r2,92
 400541c:	10c016c4 	addi	r3,r2,91
 4005420:	294b883a 	add	r5,r5,r5
 4005424:	294b883a 	add	r5,r5,r5
 4005428:	294b883a 	add	r5,r5,r5
 400542c:	994b883a 	add	r5,r19,r5
 4005430:	28800017 	ldw	r2,0(r5)
 4005434:	01810074 	movhi	r6,1025
 4005438:	297ffe04 	addi	r5,r5,-8
 400543c:	318a7304 	addi	r6,r6,10700
 4005440:	28806526 	beq	r5,r2,40055d8 <_malloc_r+0x6d8>
 4005444:	01bfff04 	movi	r6,-4
 4005448:	10c00117 	ldw	r3,4(r2)
 400544c:	1986703a 	and	r3,r3,r6
 4005450:	38c0022e 	bgeu	r7,r3,400545c <_malloc_r+0x55c>
 4005454:	10800217 	ldw	r2,8(r2)
 4005458:	28bffb1e 	bne	r5,r2,4005448 <__alt_data_end+0xfc005448>
 400545c:	11400317 	ldw	r5,12(r2)
 4005460:	98c00117 	ldw	r3,4(r19)
 4005464:	81400315 	stw	r5,12(r16)
 4005468:	80800215 	stw	r2,8(r16)
 400546c:	2c000215 	stw	r16,8(r5)
 4005470:	14000315 	stw	r16,12(r2)
 4005474:	003ef806 	br	4005058 <__alt_data_end+0xfc005058>
 4005478:	88c00054 	ori	r3,r17,1
 400547c:	80c00115 	stw	r3,4(r16)
 4005480:	8463883a 	add	r17,r16,r17
 4005484:	34400515 	stw	r17,20(r6)
 4005488:	34400415 	stw	r17,16(r6)
 400548c:	10c00054 	ori	r3,r2,1
 4005490:	8a000315 	stw	r8,12(r17)
 4005494:	8a000215 	stw	r8,8(r17)
 4005498:	88c00115 	stw	r3,4(r17)
 400549c:	88a3883a 	add	r17,r17,r2
 40054a0:	88800015 	stw	r2,0(r17)
 40054a4:	9009883a 	mov	r4,r18
 40054a8:	400d65c0 	call	400d65c <__malloc_unlock>
 40054ac:	80800204 	addi	r2,r16,8
 40054b0:	003f3c06 	br	40051a4 <__alt_data_end+0xfc0051a4>
 40054b4:	30c00117 	ldw	r3,4(r6)
 40054b8:	003ee706 	br	4005058 <__alt_data_end+0xfc005058>
 40054bc:	5ac00044 	addi	r11,r11,1
 40054c0:	588000cc 	andi	r2,r11,3
 40054c4:	31800204 	addi	r6,r6,8
 40054c8:	103efd1e 	bne	r2,zero,40050c0 <__alt_data_end+0xfc0050c0>
 40054cc:	00002406 	br	4005560 <_malloc_r+0x660>
 40054d0:	14000317 	ldw	r16,12(r2)
 40054d4:	143f251e 	bne	r2,r16,400516c <__alt_data_end+0xfc00516c>
 40054d8:	21000084 	addi	r4,r4,2
 40054dc:	003ebc06 	br	4004fd0 <__alt_data_end+0xfc004fd0>
 40054e0:	8085883a 	add	r2,r16,r2
 40054e4:	10c00117 	ldw	r3,4(r2)
 40054e8:	81000317 	ldw	r4,12(r16)
 40054ec:	81400217 	ldw	r5,8(r16)
 40054f0:	18c00054 	ori	r3,r3,1
 40054f4:	10c00115 	stw	r3,4(r2)
 40054f8:	29000315 	stw	r4,12(r5)
 40054fc:	21400215 	stw	r5,8(r4)
 4005500:	9009883a 	mov	r4,r18
 4005504:	400d65c0 	call	400d65c <__malloc_unlock>
 4005508:	80800204 	addi	r2,r16,8
 400550c:	003f2506 	br	40051a4 <__alt_data_end+0xfc0051a4>
 4005510:	12001704 	addi	r8,r2,92
 4005514:	11c016c4 	addi	r7,r2,91
 4005518:	4209883a 	add	r4,r8,r8
 400551c:	003e9606 	br	4004f78 <__alt_data_end+0xfc004f78>
 4005520:	3804d1ba 	srli	r2,r7,6
 4005524:	11400e44 	addi	r5,r2,57
 4005528:	10c00e04 	addi	r3,r2,56
 400552c:	294b883a 	add	r5,r5,r5
 4005530:	003fbc06 	br	4005424 <__alt_data_end+0xfc005424>
 4005534:	84ff5926 	beq	r16,r19,400529c <__alt_data_end+0xfc00529c>
 4005538:	00810074 	movhi	r2,1025
 400553c:	108a7304 	addi	r2,r2,10700
 4005540:	14000217 	ldw	r16,8(r2)
 4005544:	00bfff04 	movi	r2,-4
 4005548:	80c00117 	ldw	r3,4(r16)
 400554c:	1886703a 	and	r3,r3,r2
 4005550:	003f9106 	br	4005398 <__alt_data_end+0xfc005398>
 4005554:	60800217 	ldw	r2,8(r12)
 4005558:	213fffc4 	addi	r4,r4,-1
 400555c:	1300651e 	bne	r2,r12,40056f4 <_malloc_r+0x7f4>
 4005560:	208000cc 	andi	r2,r4,3
 4005564:	633ffe04 	addi	r12,r12,-8
 4005568:	103ffa1e 	bne	r2,zero,4005554 <__alt_data_end+0xfc005554>
 400556c:	98800117 	ldw	r2,4(r19)
 4005570:	0146303a 	nor	r3,zero,r5
 4005574:	1884703a 	and	r2,r3,r2
 4005578:	98800115 	stw	r2,4(r19)
 400557c:	294b883a 	add	r5,r5,r5
 4005580:	117f2836 	bltu	r2,r5,4005224 <__alt_data_end+0xfc005224>
 4005584:	283f2726 	beq	r5,zero,4005224 <__alt_data_end+0xfc005224>
 4005588:	2886703a 	and	r3,r5,r2
 400558c:	5809883a 	mov	r4,r11
 4005590:	183ec31e 	bne	r3,zero,40050a0 <__alt_data_end+0xfc0050a0>
 4005594:	294b883a 	add	r5,r5,r5
 4005598:	2886703a 	and	r3,r5,r2
 400559c:	21000104 	addi	r4,r4,4
 40055a0:	183ffc26 	beq	r3,zero,4005594 <__alt_data_end+0xfc005594>
 40055a4:	003ebe06 	br	40050a0 <__alt_data_end+0xfc0050a0>
 40055a8:	00c05504 	movi	r3,340
 40055ac:	18801236 	bltu	r3,r2,40055f8 <_malloc_r+0x6f8>
 40055b0:	8804d3fa 	srli	r2,r17,15
 40055b4:	12001e04 	addi	r8,r2,120
 40055b8:	11c01dc4 	addi	r7,r2,119
 40055bc:	4209883a 	add	r4,r8,r8
 40055c0:	003e6d06 	br	4004f78 <__alt_data_end+0xfc004f78>
 40055c4:	00c40004 	movi	r3,4096
 40055c8:	003f4606 	br	40052e4 <__alt_data_end+0xfc0052e4>
 40055cc:	00800044 	movi	r2,1
 40055d0:	a0800115 	stw	r2,4(r20)
 40055d4:	003f7406 	br	40053a8 <__alt_data_end+0xfc0053a8>
 40055d8:	1805d0ba 	srai	r2,r3,2
 40055dc:	01c00044 	movi	r7,1
 40055e0:	30c00117 	ldw	r3,4(r6)
 40055e4:	388e983a 	sll	r7,r7,r2
 40055e8:	2805883a 	mov	r2,r5
 40055ec:	38c6b03a 	or	r3,r7,r3
 40055f0:	30c00115 	stw	r3,4(r6)
 40055f4:	003f9b06 	br	4005464 <__alt_data_end+0xfc005464>
 40055f8:	00c15504 	movi	r3,1364
 40055fc:	18801a36 	bltu	r3,r2,4005668 <_malloc_r+0x768>
 4005600:	8804d4ba 	srli	r2,r17,18
 4005604:	12001f44 	addi	r8,r2,125
 4005608:	11c01f04 	addi	r7,r2,124
 400560c:	4209883a 	add	r4,r8,r8
 4005610:	003e5906 	br	4004f78 <__alt_data_end+0xfc004f78>
 4005614:	ad400404 	addi	r21,r21,16
 4005618:	003f1706 	br	4005278 <__alt_data_end+0xfc005278>
 400561c:	00c01504 	movi	r3,84
 4005620:	18802336 	bltu	r3,r2,40056b0 <_malloc_r+0x7b0>
 4005624:	3804d33a 	srli	r2,r7,12
 4005628:	11401bc4 	addi	r5,r2,111
 400562c:	10c01b84 	addi	r3,r2,110
 4005630:	294b883a 	add	r5,r5,r5
 4005634:	003f7b06 	br	4005424 <__alt_data_end+0xfc005424>
 4005638:	9c000217 	ldw	r16,8(r19)
 400563c:	00bfff04 	movi	r2,-4
 4005640:	80c00117 	ldw	r3,4(r16)
 4005644:	1886703a 	and	r3,r3,r2
 4005648:	003f5306 	br	4005398 <__alt_data_end+0xfc005398>
 400564c:	3083ffcc 	andi	r2,r6,4095
 4005650:	103f181e 	bne	r2,zero,40052b4 <__alt_data_end+0xfc0052b4>
 4005654:	99000217 	ldw	r4,8(r19)
 4005658:	b545883a 	add	r2,r22,r21
 400565c:	10800054 	ori	r2,r2,1
 4005660:	20800115 	stw	r2,4(r4)
 4005664:	003f3e06 	br	4005360 <__alt_data_end+0xfc005360>
 4005668:	01003f84 	movi	r4,254
 400566c:	02001fc4 	movi	r8,127
 4005670:	01c01f84 	movi	r7,126
 4005674:	003e4006 	br	4004f78 <__alt_data_end+0xfc004f78>
 4005678:	00810074 	movhi	r2,1025
 400567c:	10903904 	addi	r2,r2,16612
 4005680:	15000015 	stw	r20,0(r2)
 4005684:	003f1106 	br	40052cc <__alt_data_end+0xfc0052cc>
 4005688:	00800044 	movi	r2,1
 400568c:	002b883a 	mov	r21,zero
 4005690:	003f1f06 	br	4005310 <__alt_data_end+0xfc005310>
 4005694:	81400204 	addi	r5,r16,8
 4005698:	9009883a 	mov	r4,r18
 400569c:	40047d00 	call	40047d0 <_free_r>
 40056a0:	00810074 	movhi	r2,1025
 40056a4:	10975104 	addi	r2,r2,23876
 40056a8:	10c00017 	ldw	r3,0(r2)
 40056ac:	003f2c06 	br	4005360 <__alt_data_end+0xfc005360>
 40056b0:	00c05504 	movi	r3,340
 40056b4:	18800536 	bltu	r3,r2,40056cc <_malloc_r+0x7cc>
 40056b8:	3804d3fa 	srli	r2,r7,15
 40056bc:	11401e04 	addi	r5,r2,120
 40056c0:	10c01dc4 	addi	r3,r2,119
 40056c4:	294b883a 	add	r5,r5,r5
 40056c8:	003f5606 	br	4005424 <__alt_data_end+0xfc005424>
 40056cc:	00c15504 	movi	r3,1364
 40056d0:	18800536 	bltu	r3,r2,40056e8 <_malloc_r+0x7e8>
 40056d4:	3804d4ba 	srli	r2,r7,18
 40056d8:	11401f44 	addi	r5,r2,125
 40056dc:	10c01f04 	addi	r3,r2,124
 40056e0:	294b883a 	add	r5,r5,r5
 40056e4:	003f4f06 	br	4005424 <__alt_data_end+0xfc005424>
 40056e8:	01403f84 	movi	r5,254
 40056ec:	00c01f84 	movi	r3,126
 40056f0:	003f4c06 	br	4005424 <__alt_data_end+0xfc005424>
 40056f4:	98800117 	ldw	r2,4(r19)
 40056f8:	003fa006 	br	400557c <__alt_data_end+0xfc00557c>
 40056fc:	8808d0fa 	srli	r4,r17,3
 4005700:	20800044 	addi	r2,r4,1
 4005704:	1085883a 	add	r2,r2,r2
 4005708:	003e9006 	br	400514c <__alt_data_end+0xfc00514c>

0400570c <memchr>:
 400570c:	208000cc 	andi	r2,r4,3
 4005710:	280f883a 	mov	r7,r5
 4005714:	10003426 	beq	r2,zero,40057e8 <memchr+0xdc>
 4005718:	30bfffc4 	addi	r2,r6,-1
 400571c:	30001a26 	beq	r6,zero,4005788 <memchr+0x7c>
 4005720:	20c00003 	ldbu	r3,0(r4)
 4005724:	29803fcc 	andi	r6,r5,255
 4005728:	30c0051e 	bne	r6,r3,4005740 <memchr+0x34>
 400572c:	00001806 	br	4005790 <memchr+0x84>
 4005730:	10001526 	beq	r2,zero,4005788 <memchr+0x7c>
 4005734:	20c00003 	ldbu	r3,0(r4)
 4005738:	10bfffc4 	addi	r2,r2,-1
 400573c:	30c01426 	beq	r6,r3,4005790 <memchr+0x84>
 4005740:	21000044 	addi	r4,r4,1
 4005744:	20c000cc 	andi	r3,r4,3
 4005748:	183ff91e 	bne	r3,zero,4005730 <__alt_data_end+0xfc005730>
 400574c:	020000c4 	movi	r8,3
 4005750:	40801136 	bltu	r8,r2,4005798 <memchr+0x8c>
 4005754:	10000c26 	beq	r2,zero,4005788 <memchr+0x7c>
 4005758:	20c00003 	ldbu	r3,0(r4)
 400575c:	29403fcc 	andi	r5,r5,255
 4005760:	28c00b26 	beq	r5,r3,4005790 <memchr+0x84>
 4005764:	20c00044 	addi	r3,r4,1
 4005768:	39803fcc 	andi	r6,r7,255
 400576c:	2089883a 	add	r4,r4,r2
 4005770:	00000306 	br	4005780 <memchr+0x74>
 4005774:	18c00044 	addi	r3,r3,1
 4005778:	197fffc3 	ldbu	r5,-1(r3)
 400577c:	31400526 	beq	r6,r5,4005794 <memchr+0x88>
 4005780:	1805883a 	mov	r2,r3
 4005784:	20fffb1e 	bne	r4,r3,4005774 <__alt_data_end+0xfc005774>
 4005788:	0005883a 	mov	r2,zero
 400578c:	f800283a 	ret
 4005790:	2005883a 	mov	r2,r4
 4005794:	f800283a 	ret
 4005798:	28c03fcc 	andi	r3,r5,255
 400579c:	1812923a 	slli	r9,r3,8
 40057a0:	02ffbff4 	movhi	r11,65279
 40057a4:	02a02074 	movhi	r10,32897
 40057a8:	48d2b03a 	or	r9,r9,r3
 40057ac:	4806943a 	slli	r3,r9,16
 40057b0:	5affbfc4 	addi	r11,r11,-257
 40057b4:	52a02004 	addi	r10,r10,-32640
 40057b8:	48d2b03a 	or	r9,r9,r3
 40057bc:	20c00017 	ldw	r3,0(r4)
 40057c0:	48c6f03a 	xor	r3,r9,r3
 40057c4:	1acd883a 	add	r6,r3,r11
 40057c8:	00c6303a 	nor	r3,zero,r3
 40057cc:	30c6703a 	and	r3,r6,r3
 40057d0:	1a86703a 	and	r3,r3,r10
 40057d4:	183fe01e 	bne	r3,zero,4005758 <__alt_data_end+0xfc005758>
 40057d8:	10bfff04 	addi	r2,r2,-4
 40057dc:	21000104 	addi	r4,r4,4
 40057e0:	40bff636 	bltu	r8,r2,40057bc <__alt_data_end+0xfc0057bc>
 40057e4:	003fdb06 	br	4005754 <__alt_data_end+0xfc005754>
 40057e8:	3005883a 	mov	r2,r6
 40057ec:	003fd706 	br	400574c <__alt_data_end+0xfc00574c>

040057f0 <memcpy>:
 40057f0:	defffd04 	addi	sp,sp,-12
 40057f4:	dfc00215 	stw	ra,8(sp)
 40057f8:	dc400115 	stw	r17,4(sp)
 40057fc:	dc000015 	stw	r16,0(sp)
 4005800:	00c003c4 	movi	r3,15
 4005804:	2005883a 	mov	r2,r4
 4005808:	1980452e 	bgeu	r3,r6,4005920 <memcpy+0x130>
 400580c:	2906b03a 	or	r3,r5,r4
 4005810:	18c000cc 	andi	r3,r3,3
 4005814:	1800441e 	bne	r3,zero,4005928 <memcpy+0x138>
 4005818:	347ffc04 	addi	r17,r6,-16
 400581c:	8822d13a 	srli	r17,r17,4
 4005820:	28c00104 	addi	r3,r5,4
 4005824:	23400104 	addi	r13,r4,4
 4005828:	8820913a 	slli	r16,r17,4
 400582c:	2b000204 	addi	r12,r5,8
 4005830:	22c00204 	addi	r11,r4,8
 4005834:	84000504 	addi	r16,r16,20
 4005838:	2a800304 	addi	r10,r5,12
 400583c:	22400304 	addi	r9,r4,12
 4005840:	2c21883a 	add	r16,r5,r16
 4005844:	2811883a 	mov	r8,r5
 4005848:	200f883a 	mov	r7,r4
 400584c:	41000017 	ldw	r4,0(r8)
 4005850:	1fc00017 	ldw	ra,0(r3)
 4005854:	63c00017 	ldw	r15,0(r12)
 4005858:	39000015 	stw	r4,0(r7)
 400585c:	53800017 	ldw	r14,0(r10)
 4005860:	6fc00015 	stw	ra,0(r13)
 4005864:	5bc00015 	stw	r15,0(r11)
 4005868:	4b800015 	stw	r14,0(r9)
 400586c:	18c00404 	addi	r3,r3,16
 4005870:	39c00404 	addi	r7,r7,16
 4005874:	42000404 	addi	r8,r8,16
 4005878:	6b400404 	addi	r13,r13,16
 400587c:	63000404 	addi	r12,r12,16
 4005880:	5ac00404 	addi	r11,r11,16
 4005884:	52800404 	addi	r10,r10,16
 4005888:	4a400404 	addi	r9,r9,16
 400588c:	1c3fef1e 	bne	r3,r16,400584c <__alt_data_end+0xfc00584c>
 4005890:	89c00044 	addi	r7,r17,1
 4005894:	380e913a 	slli	r7,r7,4
 4005898:	310003cc 	andi	r4,r6,15
 400589c:	02c000c4 	movi	r11,3
 40058a0:	11c7883a 	add	r3,r2,r7
 40058a4:	29cb883a 	add	r5,r5,r7
 40058a8:	5900212e 	bgeu	r11,r4,4005930 <memcpy+0x140>
 40058ac:	1813883a 	mov	r9,r3
 40058b0:	2811883a 	mov	r8,r5
 40058b4:	200f883a 	mov	r7,r4
 40058b8:	42800017 	ldw	r10,0(r8)
 40058bc:	4a400104 	addi	r9,r9,4
 40058c0:	39ffff04 	addi	r7,r7,-4
 40058c4:	4abfff15 	stw	r10,-4(r9)
 40058c8:	42000104 	addi	r8,r8,4
 40058cc:	59fffa36 	bltu	r11,r7,40058b8 <__alt_data_end+0xfc0058b8>
 40058d0:	213fff04 	addi	r4,r4,-4
 40058d4:	2008d0ba 	srli	r4,r4,2
 40058d8:	318000cc 	andi	r6,r6,3
 40058dc:	21000044 	addi	r4,r4,1
 40058e0:	2109883a 	add	r4,r4,r4
 40058e4:	2109883a 	add	r4,r4,r4
 40058e8:	1907883a 	add	r3,r3,r4
 40058ec:	290b883a 	add	r5,r5,r4
 40058f0:	30000626 	beq	r6,zero,400590c <memcpy+0x11c>
 40058f4:	198d883a 	add	r6,r3,r6
 40058f8:	29c00003 	ldbu	r7,0(r5)
 40058fc:	18c00044 	addi	r3,r3,1
 4005900:	29400044 	addi	r5,r5,1
 4005904:	19ffffc5 	stb	r7,-1(r3)
 4005908:	19bffb1e 	bne	r3,r6,40058f8 <__alt_data_end+0xfc0058f8>
 400590c:	dfc00217 	ldw	ra,8(sp)
 4005910:	dc400117 	ldw	r17,4(sp)
 4005914:	dc000017 	ldw	r16,0(sp)
 4005918:	dec00304 	addi	sp,sp,12
 400591c:	f800283a 	ret
 4005920:	2007883a 	mov	r3,r4
 4005924:	003ff206 	br	40058f0 <__alt_data_end+0xfc0058f0>
 4005928:	2007883a 	mov	r3,r4
 400592c:	003ff106 	br	40058f4 <__alt_data_end+0xfc0058f4>
 4005930:	200d883a 	mov	r6,r4
 4005934:	003fee06 	br	40058f0 <__alt_data_end+0xfc0058f0>

04005938 <memset>:
 4005938:	20c000cc 	andi	r3,r4,3
 400593c:	2005883a 	mov	r2,r4
 4005940:	18004426 	beq	r3,zero,4005a54 <memset+0x11c>
 4005944:	31ffffc4 	addi	r7,r6,-1
 4005948:	30004026 	beq	r6,zero,4005a4c <memset+0x114>
 400594c:	2813883a 	mov	r9,r5
 4005950:	200d883a 	mov	r6,r4
 4005954:	2007883a 	mov	r3,r4
 4005958:	00000406 	br	400596c <memset+0x34>
 400595c:	3a3fffc4 	addi	r8,r7,-1
 4005960:	31800044 	addi	r6,r6,1
 4005964:	38003926 	beq	r7,zero,4005a4c <memset+0x114>
 4005968:	400f883a 	mov	r7,r8
 400596c:	18c00044 	addi	r3,r3,1
 4005970:	32400005 	stb	r9,0(r6)
 4005974:	1a0000cc 	andi	r8,r3,3
 4005978:	403ff81e 	bne	r8,zero,400595c <__alt_data_end+0xfc00595c>
 400597c:	010000c4 	movi	r4,3
 4005980:	21c02d2e 	bgeu	r4,r7,4005a38 <memset+0x100>
 4005984:	29003fcc 	andi	r4,r5,255
 4005988:	200c923a 	slli	r6,r4,8
 400598c:	3108b03a 	or	r4,r6,r4
 4005990:	200c943a 	slli	r6,r4,16
 4005994:	218cb03a 	or	r6,r4,r6
 4005998:	010003c4 	movi	r4,15
 400599c:	21c0182e 	bgeu	r4,r7,4005a00 <memset+0xc8>
 40059a0:	3b3ffc04 	addi	r12,r7,-16
 40059a4:	6018d13a 	srli	r12,r12,4
 40059a8:	1a000104 	addi	r8,r3,4
 40059ac:	1ac00204 	addi	r11,r3,8
 40059b0:	6008913a 	slli	r4,r12,4
 40059b4:	1a800304 	addi	r10,r3,12
 40059b8:	1813883a 	mov	r9,r3
 40059bc:	21000504 	addi	r4,r4,20
 40059c0:	1909883a 	add	r4,r3,r4
 40059c4:	49800015 	stw	r6,0(r9)
 40059c8:	41800015 	stw	r6,0(r8)
 40059cc:	59800015 	stw	r6,0(r11)
 40059d0:	51800015 	stw	r6,0(r10)
 40059d4:	42000404 	addi	r8,r8,16
 40059d8:	4a400404 	addi	r9,r9,16
 40059dc:	5ac00404 	addi	r11,r11,16
 40059e0:	52800404 	addi	r10,r10,16
 40059e4:	413ff71e 	bne	r8,r4,40059c4 <__alt_data_end+0xfc0059c4>
 40059e8:	63000044 	addi	r12,r12,1
 40059ec:	6018913a 	slli	r12,r12,4
 40059f0:	39c003cc 	andi	r7,r7,15
 40059f4:	010000c4 	movi	r4,3
 40059f8:	1b07883a 	add	r3,r3,r12
 40059fc:	21c00e2e 	bgeu	r4,r7,4005a38 <memset+0x100>
 4005a00:	1813883a 	mov	r9,r3
 4005a04:	3811883a 	mov	r8,r7
 4005a08:	010000c4 	movi	r4,3
 4005a0c:	49800015 	stw	r6,0(r9)
 4005a10:	423fff04 	addi	r8,r8,-4
 4005a14:	4a400104 	addi	r9,r9,4
 4005a18:	223ffc36 	bltu	r4,r8,4005a0c <__alt_data_end+0xfc005a0c>
 4005a1c:	393fff04 	addi	r4,r7,-4
 4005a20:	2008d0ba 	srli	r4,r4,2
 4005a24:	39c000cc 	andi	r7,r7,3
 4005a28:	21000044 	addi	r4,r4,1
 4005a2c:	2109883a 	add	r4,r4,r4
 4005a30:	2109883a 	add	r4,r4,r4
 4005a34:	1907883a 	add	r3,r3,r4
 4005a38:	38000526 	beq	r7,zero,4005a50 <memset+0x118>
 4005a3c:	19cf883a 	add	r7,r3,r7
 4005a40:	19400005 	stb	r5,0(r3)
 4005a44:	18c00044 	addi	r3,r3,1
 4005a48:	38fffd1e 	bne	r7,r3,4005a40 <__alt_data_end+0xfc005a40>
 4005a4c:	f800283a 	ret
 4005a50:	f800283a 	ret
 4005a54:	2007883a 	mov	r3,r4
 4005a58:	300f883a 	mov	r7,r6
 4005a5c:	003fc706 	br	400597c <__alt_data_end+0xfc00597c>

04005a60 <_Balloc>:
 4005a60:	20801317 	ldw	r2,76(r4)
 4005a64:	defffc04 	addi	sp,sp,-16
 4005a68:	dc400115 	stw	r17,4(sp)
 4005a6c:	dc000015 	stw	r16,0(sp)
 4005a70:	dfc00315 	stw	ra,12(sp)
 4005a74:	dc800215 	stw	r18,8(sp)
 4005a78:	2023883a 	mov	r17,r4
 4005a7c:	2821883a 	mov	r16,r5
 4005a80:	10000f26 	beq	r2,zero,4005ac0 <_Balloc+0x60>
 4005a84:	8407883a 	add	r3,r16,r16
 4005a88:	18c7883a 	add	r3,r3,r3
 4005a8c:	10c7883a 	add	r3,r2,r3
 4005a90:	18800017 	ldw	r2,0(r3)
 4005a94:	10001126 	beq	r2,zero,4005adc <_Balloc+0x7c>
 4005a98:	11000017 	ldw	r4,0(r2)
 4005a9c:	19000015 	stw	r4,0(r3)
 4005aa0:	10000415 	stw	zero,16(r2)
 4005aa4:	10000315 	stw	zero,12(r2)
 4005aa8:	dfc00317 	ldw	ra,12(sp)
 4005aac:	dc800217 	ldw	r18,8(sp)
 4005ab0:	dc400117 	ldw	r17,4(sp)
 4005ab4:	dc000017 	ldw	r16,0(sp)
 4005ab8:	dec00404 	addi	sp,sp,16
 4005abc:	f800283a 	ret
 4005ac0:	01800844 	movi	r6,33
 4005ac4:	01400104 	movi	r5,4
 4005ac8:	400863c0 	call	400863c <_calloc_r>
 4005acc:	88801315 	stw	r2,76(r17)
 4005ad0:	103fec1e 	bne	r2,zero,4005a84 <__alt_data_end+0xfc005a84>
 4005ad4:	0005883a 	mov	r2,zero
 4005ad8:	003ff306 	br	4005aa8 <__alt_data_end+0xfc005aa8>
 4005adc:	01400044 	movi	r5,1
 4005ae0:	2c24983a 	sll	r18,r5,r16
 4005ae4:	8809883a 	mov	r4,r17
 4005ae8:	91800144 	addi	r6,r18,5
 4005aec:	318d883a 	add	r6,r6,r6
 4005af0:	318d883a 	add	r6,r6,r6
 4005af4:	400863c0 	call	400863c <_calloc_r>
 4005af8:	103ff626 	beq	r2,zero,4005ad4 <__alt_data_end+0xfc005ad4>
 4005afc:	14000115 	stw	r16,4(r2)
 4005b00:	14800215 	stw	r18,8(r2)
 4005b04:	003fe606 	br	4005aa0 <__alt_data_end+0xfc005aa0>

04005b08 <_Bfree>:
 4005b08:	28000826 	beq	r5,zero,4005b2c <_Bfree+0x24>
 4005b0c:	28c00117 	ldw	r3,4(r5)
 4005b10:	20801317 	ldw	r2,76(r4)
 4005b14:	18c7883a 	add	r3,r3,r3
 4005b18:	18c7883a 	add	r3,r3,r3
 4005b1c:	10c5883a 	add	r2,r2,r3
 4005b20:	10c00017 	ldw	r3,0(r2)
 4005b24:	28c00015 	stw	r3,0(r5)
 4005b28:	11400015 	stw	r5,0(r2)
 4005b2c:	f800283a 	ret

04005b30 <__multadd>:
 4005b30:	defff704 	addi	sp,sp,-36
 4005b34:	dc800215 	stw	r18,8(sp)
 4005b38:	2c800417 	ldw	r18,16(r5)
 4005b3c:	dd800615 	stw	r22,24(sp)
 4005b40:	dd400515 	stw	r21,20(sp)
 4005b44:	dd000415 	stw	r20,16(sp)
 4005b48:	dcc00315 	stw	r19,12(sp)
 4005b4c:	dc400115 	stw	r17,4(sp)
 4005b50:	dc000015 	stw	r16,0(sp)
 4005b54:	dfc00815 	stw	ra,32(sp)
 4005b58:	ddc00715 	stw	r23,28(sp)
 4005b5c:	2827883a 	mov	r19,r5
 4005b60:	2029883a 	mov	r20,r4
 4005b64:	3023883a 	mov	r17,r6
 4005b68:	3821883a 	mov	r16,r7
 4005b6c:	2d400504 	addi	r21,r5,20
 4005b70:	002d883a 	mov	r22,zero
 4005b74:	adc00017 	ldw	r23,0(r21)
 4005b78:	880b883a 	mov	r5,r17
 4005b7c:	ad400104 	addi	r21,r21,4
 4005b80:	b93fffcc 	andi	r4,r23,65535
 4005b84:	400a7d00 	call	400a7d0 <__mulsi3>
 4005b88:	b808d43a 	srli	r4,r23,16
 4005b8c:	880b883a 	mov	r5,r17
 4005b90:	1421883a 	add	r16,r2,r16
 4005b94:	400a7d00 	call	400a7d0 <__mulsi3>
 4005b98:	800ed43a 	srli	r7,r16,16
 4005b9c:	80ffffcc 	andi	r3,r16,65535
 4005ba0:	b5800044 	addi	r22,r22,1
 4005ba4:	11c5883a 	add	r2,r2,r7
 4005ba8:	100e943a 	slli	r7,r2,16
 4005bac:	1020d43a 	srli	r16,r2,16
 4005bb0:	38c7883a 	add	r3,r7,r3
 4005bb4:	a8ffff15 	stw	r3,-4(r21)
 4005bb8:	b4bfee16 	blt	r22,r18,4005b74 <__alt_data_end+0xfc005b74>
 4005bbc:	80000926 	beq	r16,zero,4005be4 <__multadd+0xb4>
 4005bc0:	98800217 	ldw	r2,8(r19)
 4005bc4:	9080130e 	bge	r18,r2,4005c14 <__multadd+0xe4>
 4005bc8:	90800144 	addi	r2,r18,5
 4005bcc:	1085883a 	add	r2,r2,r2
 4005bd0:	1085883a 	add	r2,r2,r2
 4005bd4:	9885883a 	add	r2,r19,r2
 4005bd8:	14000015 	stw	r16,0(r2)
 4005bdc:	94800044 	addi	r18,r18,1
 4005be0:	9c800415 	stw	r18,16(r19)
 4005be4:	9805883a 	mov	r2,r19
 4005be8:	dfc00817 	ldw	ra,32(sp)
 4005bec:	ddc00717 	ldw	r23,28(sp)
 4005bf0:	dd800617 	ldw	r22,24(sp)
 4005bf4:	dd400517 	ldw	r21,20(sp)
 4005bf8:	dd000417 	ldw	r20,16(sp)
 4005bfc:	dcc00317 	ldw	r19,12(sp)
 4005c00:	dc800217 	ldw	r18,8(sp)
 4005c04:	dc400117 	ldw	r17,4(sp)
 4005c08:	dc000017 	ldw	r16,0(sp)
 4005c0c:	dec00904 	addi	sp,sp,36
 4005c10:	f800283a 	ret
 4005c14:	99400117 	ldw	r5,4(r19)
 4005c18:	a009883a 	mov	r4,r20
 4005c1c:	29400044 	addi	r5,r5,1
 4005c20:	4005a600 	call	4005a60 <_Balloc>
 4005c24:	99800417 	ldw	r6,16(r19)
 4005c28:	99400304 	addi	r5,r19,12
 4005c2c:	11000304 	addi	r4,r2,12
 4005c30:	31800084 	addi	r6,r6,2
 4005c34:	318d883a 	add	r6,r6,r6
 4005c38:	318d883a 	add	r6,r6,r6
 4005c3c:	1023883a 	mov	r17,r2
 4005c40:	40057f00 	call	40057f0 <memcpy>
 4005c44:	98000a26 	beq	r19,zero,4005c70 <__multadd+0x140>
 4005c48:	98c00117 	ldw	r3,4(r19)
 4005c4c:	a0801317 	ldw	r2,76(r20)
 4005c50:	18c7883a 	add	r3,r3,r3
 4005c54:	18c7883a 	add	r3,r3,r3
 4005c58:	10c5883a 	add	r2,r2,r3
 4005c5c:	10c00017 	ldw	r3,0(r2)
 4005c60:	98c00015 	stw	r3,0(r19)
 4005c64:	14c00015 	stw	r19,0(r2)
 4005c68:	8827883a 	mov	r19,r17
 4005c6c:	003fd606 	br	4005bc8 <__alt_data_end+0xfc005bc8>
 4005c70:	8827883a 	mov	r19,r17
 4005c74:	003fd406 	br	4005bc8 <__alt_data_end+0xfc005bc8>

04005c78 <__s2b>:
 4005c78:	defff904 	addi	sp,sp,-28
 4005c7c:	dc400115 	stw	r17,4(sp)
 4005c80:	dc000015 	stw	r16,0(sp)
 4005c84:	2023883a 	mov	r17,r4
 4005c88:	2821883a 	mov	r16,r5
 4005c8c:	39000204 	addi	r4,r7,8
 4005c90:	01400244 	movi	r5,9
 4005c94:	dcc00315 	stw	r19,12(sp)
 4005c98:	dc800215 	stw	r18,8(sp)
 4005c9c:	dfc00615 	stw	ra,24(sp)
 4005ca0:	dd400515 	stw	r21,20(sp)
 4005ca4:	dd000415 	stw	r20,16(sp)
 4005ca8:	3825883a 	mov	r18,r7
 4005cac:	3027883a 	mov	r19,r6
 4005cb0:	400a61c0 	call	400a61c <__divsi3>
 4005cb4:	00c00044 	movi	r3,1
 4005cb8:	000b883a 	mov	r5,zero
 4005cbc:	1880030e 	bge	r3,r2,4005ccc <__s2b+0x54>
 4005cc0:	18c7883a 	add	r3,r3,r3
 4005cc4:	29400044 	addi	r5,r5,1
 4005cc8:	18bffd16 	blt	r3,r2,4005cc0 <__alt_data_end+0xfc005cc0>
 4005ccc:	8809883a 	mov	r4,r17
 4005cd0:	4005a600 	call	4005a60 <_Balloc>
 4005cd4:	d8c00717 	ldw	r3,28(sp)
 4005cd8:	10c00515 	stw	r3,20(r2)
 4005cdc:	00c00044 	movi	r3,1
 4005ce0:	10c00415 	stw	r3,16(r2)
 4005ce4:	00c00244 	movi	r3,9
 4005ce8:	1cc0210e 	bge	r3,r19,4005d70 <__s2b+0xf8>
 4005cec:	80eb883a 	add	r21,r16,r3
 4005cf0:	a829883a 	mov	r20,r21
 4005cf4:	84e1883a 	add	r16,r16,r19
 4005cf8:	a1c00007 	ldb	r7,0(r20)
 4005cfc:	01800284 	movi	r6,10
 4005d00:	a5000044 	addi	r20,r20,1
 4005d04:	100b883a 	mov	r5,r2
 4005d08:	39fff404 	addi	r7,r7,-48
 4005d0c:	8809883a 	mov	r4,r17
 4005d10:	4005b300 	call	4005b30 <__multadd>
 4005d14:	a43ff81e 	bne	r20,r16,4005cf8 <__alt_data_end+0xfc005cf8>
 4005d18:	ace1883a 	add	r16,r21,r19
 4005d1c:	843ffe04 	addi	r16,r16,-8
 4005d20:	9c800a0e 	bge	r19,r18,4005d4c <__s2b+0xd4>
 4005d24:	94e5c83a 	sub	r18,r18,r19
 4005d28:	84a5883a 	add	r18,r16,r18
 4005d2c:	81c00007 	ldb	r7,0(r16)
 4005d30:	01800284 	movi	r6,10
 4005d34:	84000044 	addi	r16,r16,1
 4005d38:	100b883a 	mov	r5,r2
 4005d3c:	39fff404 	addi	r7,r7,-48
 4005d40:	8809883a 	mov	r4,r17
 4005d44:	4005b300 	call	4005b30 <__multadd>
 4005d48:	84bff81e 	bne	r16,r18,4005d2c <__alt_data_end+0xfc005d2c>
 4005d4c:	dfc00617 	ldw	ra,24(sp)
 4005d50:	dd400517 	ldw	r21,20(sp)
 4005d54:	dd000417 	ldw	r20,16(sp)
 4005d58:	dcc00317 	ldw	r19,12(sp)
 4005d5c:	dc800217 	ldw	r18,8(sp)
 4005d60:	dc400117 	ldw	r17,4(sp)
 4005d64:	dc000017 	ldw	r16,0(sp)
 4005d68:	dec00704 	addi	sp,sp,28
 4005d6c:	f800283a 	ret
 4005d70:	84000284 	addi	r16,r16,10
 4005d74:	1827883a 	mov	r19,r3
 4005d78:	003fe906 	br	4005d20 <__alt_data_end+0xfc005d20>

04005d7c <__hi0bits>:
 4005d7c:	20bfffec 	andhi	r2,r4,65535
 4005d80:	1000141e 	bne	r2,zero,4005dd4 <__hi0bits+0x58>
 4005d84:	2008943a 	slli	r4,r4,16
 4005d88:	00800404 	movi	r2,16
 4005d8c:	20ffc02c 	andhi	r3,r4,65280
 4005d90:	1800021e 	bne	r3,zero,4005d9c <__hi0bits+0x20>
 4005d94:	2008923a 	slli	r4,r4,8
 4005d98:	10800204 	addi	r2,r2,8
 4005d9c:	20fc002c 	andhi	r3,r4,61440
 4005da0:	1800021e 	bne	r3,zero,4005dac <__hi0bits+0x30>
 4005da4:	2008913a 	slli	r4,r4,4
 4005da8:	10800104 	addi	r2,r2,4
 4005dac:	20f0002c 	andhi	r3,r4,49152
 4005db0:	1800031e 	bne	r3,zero,4005dc0 <__hi0bits+0x44>
 4005db4:	2109883a 	add	r4,r4,r4
 4005db8:	10800084 	addi	r2,r2,2
 4005dbc:	2109883a 	add	r4,r4,r4
 4005dc0:	20000316 	blt	r4,zero,4005dd0 <__hi0bits+0x54>
 4005dc4:	2110002c 	andhi	r4,r4,16384
 4005dc8:	2000041e 	bne	r4,zero,4005ddc <__hi0bits+0x60>
 4005dcc:	00800804 	movi	r2,32
 4005dd0:	f800283a 	ret
 4005dd4:	0005883a 	mov	r2,zero
 4005dd8:	003fec06 	br	4005d8c <__alt_data_end+0xfc005d8c>
 4005ddc:	10800044 	addi	r2,r2,1
 4005de0:	f800283a 	ret

04005de4 <__lo0bits>:
 4005de4:	20c00017 	ldw	r3,0(r4)
 4005de8:	188001cc 	andi	r2,r3,7
 4005dec:	10000826 	beq	r2,zero,4005e10 <__lo0bits+0x2c>
 4005df0:	1880004c 	andi	r2,r3,1
 4005df4:	1000211e 	bne	r2,zero,4005e7c <__lo0bits+0x98>
 4005df8:	1880008c 	andi	r2,r3,2
 4005dfc:	1000211e 	bne	r2,zero,4005e84 <__lo0bits+0xa0>
 4005e00:	1806d0ba 	srli	r3,r3,2
 4005e04:	00800084 	movi	r2,2
 4005e08:	20c00015 	stw	r3,0(r4)
 4005e0c:	f800283a 	ret
 4005e10:	18bfffcc 	andi	r2,r3,65535
 4005e14:	10001326 	beq	r2,zero,4005e64 <__lo0bits+0x80>
 4005e18:	0005883a 	mov	r2,zero
 4005e1c:	19403fcc 	andi	r5,r3,255
 4005e20:	2800021e 	bne	r5,zero,4005e2c <__lo0bits+0x48>
 4005e24:	1806d23a 	srli	r3,r3,8
 4005e28:	10800204 	addi	r2,r2,8
 4005e2c:	194003cc 	andi	r5,r3,15
 4005e30:	2800021e 	bne	r5,zero,4005e3c <__lo0bits+0x58>
 4005e34:	1806d13a 	srli	r3,r3,4
 4005e38:	10800104 	addi	r2,r2,4
 4005e3c:	194000cc 	andi	r5,r3,3
 4005e40:	2800021e 	bne	r5,zero,4005e4c <__lo0bits+0x68>
 4005e44:	1806d0ba 	srli	r3,r3,2
 4005e48:	10800084 	addi	r2,r2,2
 4005e4c:	1940004c 	andi	r5,r3,1
 4005e50:	2800081e 	bne	r5,zero,4005e74 <__lo0bits+0x90>
 4005e54:	1806d07a 	srli	r3,r3,1
 4005e58:	1800051e 	bne	r3,zero,4005e70 <__lo0bits+0x8c>
 4005e5c:	00800804 	movi	r2,32
 4005e60:	f800283a 	ret
 4005e64:	1806d43a 	srli	r3,r3,16
 4005e68:	00800404 	movi	r2,16
 4005e6c:	003feb06 	br	4005e1c <__alt_data_end+0xfc005e1c>
 4005e70:	10800044 	addi	r2,r2,1
 4005e74:	20c00015 	stw	r3,0(r4)
 4005e78:	f800283a 	ret
 4005e7c:	0005883a 	mov	r2,zero
 4005e80:	f800283a 	ret
 4005e84:	1806d07a 	srli	r3,r3,1
 4005e88:	00800044 	movi	r2,1
 4005e8c:	20c00015 	stw	r3,0(r4)
 4005e90:	f800283a 	ret

04005e94 <__i2b>:
 4005e94:	defffd04 	addi	sp,sp,-12
 4005e98:	dc000015 	stw	r16,0(sp)
 4005e9c:	04000044 	movi	r16,1
 4005ea0:	dc400115 	stw	r17,4(sp)
 4005ea4:	2823883a 	mov	r17,r5
 4005ea8:	800b883a 	mov	r5,r16
 4005eac:	dfc00215 	stw	ra,8(sp)
 4005eb0:	4005a600 	call	4005a60 <_Balloc>
 4005eb4:	14400515 	stw	r17,20(r2)
 4005eb8:	14000415 	stw	r16,16(r2)
 4005ebc:	dfc00217 	ldw	ra,8(sp)
 4005ec0:	dc400117 	ldw	r17,4(sp)
 4005ec4:	dc000017 	ldw	r16,0(sp)
 4005ec8:	dec00304 	addi	sp,sp,12
 4005ecc:	f800283a 	ret

04005ed0 <__multiply>:
 4005ed0:	deffef04 	addi	sp,sp,-68
 4005ed4:	dc400815 	stw	r17,32(sp)
 4005ed8:	dc000715 	stw	r16,28(sp)
 4005edc:	34400417 	ldw	r17,16(r6)
 4005ee0:	2c000417 	ldw	r16,16(r5)
 4005ee4:	dd800d15 	stw	r22,52(sp)
 4005ee8:	dc800915 	stw	r18,36(sp)
 4005eec:	dfc01015 	stw	ra,64(sp)
 4005ef0:	df000f15 	stw	fp,60(sp)
 4005ef4:	ddc00e15 	stw	r23,56(sp)
 4005ef8:	dd400c15 	stw	r21,48(sp)
 4005efc:	dd000b15 	stw	r20,44(sp)
 4005f00:	dcc00a15 	stw	r19,40(sp)
 4005f04:	2825883a 	mov	r18,r5
 4005f08:	302d883a 	mov	r22,r6
 4005f0c:	8440050e 	bge	r16,r17,4005f24 <__multiply+0x54>
 4005f10:	8007883a 	mov	r3,r16
 4005f14:	3025883a 	mov	r18,r6
 4005f18:	8821883a 	mov	r16,r17
 4005f1c:	282d883a 	mov	r22,r5
 4005f20:	1823883a 	mov	r17,r3
 4005f24:	90800217 	ldw	r2,8(r18)
 4005f28:	8447883a 	add	r3,r16,r17
 4005f2c:	d8c00215 	stw	r3,8(sp)
 4005f30:	91400117 	ldw	r5,4(r18)
 4005f34:	10c0010e 	bge	r2,r3,4005f3c <__multiply+0x6c>
 4005f38:	29400044 	addi	r5,r5,1
 4005f3c:	4005a600 	call	4005a60 <_Balloc>
 4005f40:	d8c00217 	ldw	r3,8(sp)
 4005f44:	d8800615 	stw	r2,24(sp)
 4005f48:	18eb883a 	add	r21,r3,r3
 4005f4c:	ad6b883a 	add	r21,r21,r21
 4005f50:	10c00504 	addi	r3,r2,20
 4005f54:	1d6b883a 	add	r21,r3,r21
 4005f58:	d8c00115 	stw	r3,4(sp)
 4005f5c:	dd400315 	stw	r21,12(sp)
 4005f60:	1805883a 	mov	r2,r3
 4005f64:	1d40042e 	bgeu	r3,r21,4005f78 <__multiply+0xa8>
 4005f68:	d8c00317 	ldw	r3,12(sp)
 4005f6c:	10000015 	stw	zero,0(r2)
 4005f70:	10800104 	addi	r2,r2,4
 4005f74:	10fffc36 	bltu	r2,r3,4005f68 <__alt_data_end+0xfc005f68>
 4005f78:	8c63883a 	add	r17,r17,r17
 4005f7c:	b5800504 	addi	r22,r22,20
 4005f80:	8c63883a 	add	r17,r17,r17
 4005f84:	94800504 	addi	r18,r18,20
 4005f88:	8421883a 	add	r16,r16,r16
 4005f8c:	b463883a 	add	r17,r22,r17
 4005f90:	8421883a 	add	r16,r16,r16
 4005f94:	dd800015 	stw	r22,0(sp)
 4005f98:	dc800415 	stw	r18,16(sp)
 4005f9c:	dc400515 	stw	r17,20(sp)
 4005fa0:	9429883a 	add	r20,r18,r16
 4005fa4:	b4404f2e 	bgeu	r22,r17,40060e4 <__multiply+0x214>
 4005fa8:	d8c00017 	ldw	r3,0(sp)
 4005fac:	1c800017 	ldw	r18,0(r3)
 4005fb0:	947fffcc 	andi	r17,r18,65535
 4005fb4:	88001e26 	beq	r17,zero,4006030 <__multiply+0x160>
 4005fb8:	dd800117 	ldw	r22,4(sp)
 4005fbc:	dd400417 	ldw	r21,16(sp)
 4005fc0:	0027883a 	mov	r19,zero
 4005fc4:	ac800017 	ldw	r18,0(r21)
 4005fc8:	b4000017 	ldw	r16,0(r22)
 4005fcc:	880b883a 	mov	r5,r17
 4005fd0:	913fffcc 	andi	r4,r18,65535
 4005fd4:	400a7d00 	call	400a7d0 <__mulsi3>
 4005fd8:	9008d43a 	srli	r4,r18,16
 4005fdc:	84bfffcc 	andi	r18,r16,65535
 4005fe0:	1485883a 	add	r2,r2,r18
 4005fe4:	14e5883a 	add	r18,r2,r19
 4005fe8:	8020d43a 	srli	r16,r16,16
 4005fec:	9026d43a 	srli	r19,r18,16
 4005ff0:	880b883a 	mov	r5,r17
 4005ff4:	400a7d00 	call	400a7d0 <__mulsi3>
 4005ff8:	1405883a 	add	r2,r2,r16
 4005ffc:	14e1883a 	add	r16,r2,r19
 4006000:	90ffffcc 	andi	r3,r18,65535
 4006004:	8024943a 	slli	r18,r16,16
 4006008:	ad400104 	addi	r21,r21,4
 400600c:	b005883a 	mov	r2,r22
 4006010:	90c6b03a 	or	r3,r18,r3
 4006014:	b0c00015 	stw	r3,0(r22)
 4006018:	8026d43a 	srli	r19,r16,16
 400601c:	b5800104 	addi	r22,r22,4
 4006020:	ad3fe836 	bltu	r21,r20,4005fc4 <__alt_data_end+0xfc005fc4>
 4006024:	d8c00017 	ldw	r3,0(sp)
 4006028:	14c00115 	stw	r19,4(r2)
 400602c:	1c800017 	ldw	r18,0(r3)
 4006030:	9024d43a 	srli	r18,r18,16
 4006034:	90002226 	beq	r18,zero,40060c0 <__multiply+0x1f0>
 4006038:	d8c00117 	ldw	r3,4(sp)
 400603c:	dd800417 	ldw	r22,16(sp)
 4006040:	002f883a 	mov	r23,zero
 4006044:	1f000017 	ldw	fp,0(r3)
 4006048:	1823883a 	mov	r17,r3
 400604c:	182b883a 	mov	r21,r3
 4006050:	e021883a 	mov	r16,fp
 4006054:	00000106 	br	400605c <__multiply+0x18c>
 4006058:	982b883a 	mov	r21,r19
 400605c:	b100000b 	ldhu	r4,0(r22)
 4006060:	8020d43a 	srli	r16,r16,16
 4006064:	900b883a 	mov	r5,r18
 4006068:	400a7d00 	call	400a7d0 <__mulsi3>
 400606c:	1405883a 	add	r2,r2,r16
 4006070:	15ef883a 	add	r23,r2,r23
 4006074:	b804943a 	slli	r2,r23,16
 4006078:	e0ffffcc 	andi	r3,fp,65535
 400607c:	8c400104 	addi	r17,r17,4
 4006080:	10c6b03a 	or	r3,r2,r3
 4006084:	88ffff15 	stw	r3,-4(r17)
 4006088:	b5800104 	addi	r22,r22,4
 400608c:	b13fff17 	ldw	r4,-4(r22)
 4006090:	acc00104 	addi	r19,r21,4
 4006094:	900b883a 	mov	r5,r18
 4006098:	2008d43a 	srli	r4,r4,16
 400609c:	9c000017 	ldw	r16,0(r19)
 40060a0:	400a7d00 	call	400a7d0 <__mulsi3>
 40060a4:	b806d43a 	srli	r3,r23,16
 40060a8:	813fffcc 	andi	r4,r16,65535
 40060ac:	1105883a 	add	r2,r2,r4
 40060b0:	10f9883a 	add	fp,r2,r3
 40060b4:	e02ed43a 	srli	r23,fp,16
 40060b8:	b53fe736 	bltu	r22,r20,4006058 <__alt_data_end+0xfc006058>
 40060bc:	af000115 	stw	fp,4(r21)
 40060c0:	d8c00017 	ldw	r3,0(sp)
 40060c4:	d9000517 	ldw	r4,20(sp)
 40060c8:	18c00104 	addi	r3,r3,4
 40060cc:	d8c00015 	stw	r3,0(sp)
 40060d0:	d8c00117 	ldw	r3,4(sp)
 40060d4:	18c00104 	addi	r3,r3,4
 40060d8:	d8c00115 	stw	r3,4(sp)
 40060dc:	d8c00017 	ldw	r3,0(sp)
 40060e0:	193fb136 	bltu	r3,r4,4005fa8 <__alt_data_end+0xfc005fa8>
 40060e4:	d8c00217 	ldw	r3,8(sp)
 40060e8:	00c00c0e 	bge	zero,r3,400611c <__multiply+0x24c>
 40060ec:	d8c00317 	ldw	r3,12(sp)
 40060f0:	18bfff17 	ldw	r2,-4(r3)
 40060f4:	1d7fff04 	addi	r21,r3,-4
 40060f8:	10000326 	beq	r2,zero,4006108 <__multiply+0x238>
 40060fc:	00000706 	br	400611c <__multiply+0x24c>
 4006100:	a8800017 	ldw	r2,0(r21)
 4006104:	1000051e 	bne	r2,zero,400611c <__multiply+0x24c>
 4006108:	d8c00217 	ldw	r3,8(sp)
 400610c:	ad7fff04 	addi	r21,r21,-4
 4006110:	18ffffc4 	addi	r3,r3,-1
 4006114:	d8c00215 	stw	r3,8(sp)
 4006118:	183ff91e 	bne	r3,zero,4006100 <__alt_data_end+0xfc006100>
 400611c:	d8c00617 	ldw	r3,24(sp)
 4006120:	d9000217 	ldw	r4,8(sp)
 4006124:	1805883a 	mov	r2,r3
 4006128:	19000415 	stw	r4,16(r3)
 400612c:	dfc01017 	ldw	ra,64(sp)
 4006130:	df000f17 	ldw	fp,60(sp)
 4006134:	ddc00e17 	ldw	r23,56(sp)
 4006138:	dd800d17 	ldw	r22,52(sp)
 400613c:	dd400c17 	ldw	r21,48(sp)
 4006140:	dd000b17 	ldw	r20,44(sp)
 4006144:	dcc00a17 	ldw	r19,40(sp)
 4006148:	dc800917 	ldw	r18,36(sp)
 400614c:	dc400817 	ldw	r17,32(sp)
 4006150:	dc000717 	ldw	r16,28(sp)
 4006154:	dec01104 	addi	sp,sp,68
 4006158:	f800283a 	ret

0400615c <__pow5mult>:
 400615c:	defffa04 	addi	sp,sp,-24
 4006160:	dcc00315 	stw	r19,12(sp)
 4006164:	dc000015 	stw	r16,0(sp)
 4006168:	dfc00515 	stw	ra,20(sp)
 400616c:	dd000415 	stw	r20,16(sp)
 4006170:	dc800215 	stw	r18,8(sp)
 4006174:	dc400115 	stw	r17,4(sp)
 4006178:	308000cc 	andi	r2,r6,3
 400617c:	3021883a 	mov	r16,r6
 4006180:	2027883a 	mov	r19,r4
 4006184:	10002f1e 	bne	r2,zero,4006244 <__pow5mult+0xe8>
 4006188:	2825883a 	mov	r18,r5
 400618c:	8021d0ba 	srai	r16,r16,2
 4006190:	80001a26 	beq	r16,zero,40061fc <__pow5mult+0xa0>
 4006194:	9c401217 	ldw	r17,72(r19)
 4006198:	8800061e 	bne	r17,zero,40061b4 <__pow5mult+0x58>
 400619c:	00003406 	br	4006270 <__pow5mult+0x114>
 40061a0:	8021d07a 	srai	r16,r16,1
 40061a4:	80001526 	beq	r16,zero,40061fc <__pow5mult+0xa0>
 40061a8:	88800017 	ldw	r2,0(r17)
 40061ac:	10001c26 	beq	r2,zero,4006220 <__pow5mult+0xc4>
 40061b0:	1023883a 	mov	r17,r2
 40061b4:	8080004c 	andi	r2,r16,1
 40061b8:	103ff926 	beq	r2,zero,40061a0 <__alt_data_end+0xfc0061a0>
 40061bc:	880d883a 	mov	r6,r17
 40061c0:	900b883a 	mov	r5,r18
 40061c4:	9809883a 	mov	r4,r19
 40061c8:	4005ed00 	call	4005ed0 <__multiply>
 40061cc:	90001b26 	beq	r18,zero,400623c <__pow5mult+0xe0>
 40061d0:	91000117 	ldw	r4,4(r18)
 40061d4:	98c01317 	ldw	r3,76(r19)
 40061d8:	8021d07a 	srai	r16,r16,1
 40061dc:	2109883a 	add	r4,r4,r4
 40061e0:	2109883a 	add	r4,r4,r4
 40061e4:	1907883a 	add	r3,r3,r4
 40061e8:	19000017 	ldw	r4,0(r3)
 40061ec:	91000015 	stw	r4,0(r18)
 40061f0:	1c800015 	stw	r18,0(r3)
 40061f4:	1025883a 	mov	r18,r2
 40061f8:	803feb1e 	bne	r16,zero,40061a8 <__alt_data_end+0xfc0061a8>
 40061fc:	9005883a 	mov	r2,r18
 4006200:	dfc00517 	ldw	ra,20(sp)
 4006204:	dd000417 	ldw	r20,16(sp)
 4006208:	dcc00317 	ldw	r19,12(sp)
 400620c:	dc800217 	ldw	r18,8(sp)
 4006210:	dc400117 	ldw	r17,4(sp)
 4006214:	dc000017 	ldw	r16,0(sp)
 4006218:	dec00604 	addi	sp,sp,24
 400621c:	f800283a 	ret
 4006220:	880d883a 	mov	r6,r17
 4006224:	880b883a 	mov	r5,r17
 4006228:	9809883a 	mov	r4,r19
 400622c:	4005ed00 	call	4005ed0 <__multiply>
 4006230:	88800015 	stw	r2,0(r17)
 4006234:	10000015 	stw	zero,0(r2)
 4006238:	003fdd06 	br	40061b0 <__alt_data_end+0xfc0061b0>
 400623c:	1025883a 	mov	r18,r2
 4006240:	003fd706 	br	40061a0 <__alt_data_end+0xfc0061a0>
 4006244:	10bfffc4 	addi	r2,r2,-1
 4006248:	1085883a 	add	r2,r2,r2
 400624c:	00c10074 	movhi	r3,1025
 4006250:	18c8a004 	addi	r3,r3,8832
 4006254:	1085883a 	add	r2,r2,r2
 4006258:	1885883a 	add	r2,r3,r2
 400625c:	11800017 	ldw	r6,0(r2)
 4006260:	000f883a 	mov	r7,zero
 4006264:	4005b300 	call	4005b30 <__multadd>
 4006268:	1025883a 	mov	r18,r2
 400626c:	003fc706 	br	400618c <__alt_data_end+0xfc00618c>
 4006270:	05000044 	movi	r20,1
 4006274:	a00b883a 	mov	r5,r20
 4006278:	9809883a 	mov	r4,r19
 400627c:	4005a600 	call	4005a60 <_Balloc>
 4006280:	1023883a 	mov	r17,r2
 4006284:	00809c44 	movi	r2,625
 4006288:	88800515 	stw	r2,20(r17)
 400628c:	8d000415 	stw	r20,16(r17)
 4006290:	9c401215 	stw	r17,72(r19)
 4006294:	88000015 	stw	zero,0(r17)
 4006298:	003fc606 	br	40061b4 <__alt_data_end+0xfc0061b4>

0400629c <__lshift>:
 400629c:	defff904 	addi	sp,sp,-28
 40062a0:	dd400515 	stw	r21,20(sp)
 40062a4:	dcc00315 	stw	r19,12(sp)
 40062a8:	302bd17a 	srai	r21,r6,5
 40062ac:	2cc00417 	ldw	r19,16(r5)
 40062b0:	28800217 	ldw	r2,8(r5)
 40062b4:	dd000415 	stw	r20,16(sp)
 40062b8:	ace7883a 	add	r19,r21,r19
 40062bc:	dc800215 	stw	r18,8(sp)
 40062c0:	dc400115 	stw	r17,4(sp)
 40062c4:	dc000015 	stw	r16,0(sp)
 40062c8:	dfc00615 	stw	ra,24(sp)
 40062cc:	9c000044 	addi	r16,r19,1
 40062d0:	2823883a 	mov	r17,r5
 40062d4:	3029883a 	mov	r20,r6
 40062d8:	2025883a 	mov	r18,r4
 40062dc:	29400117 	ldw	r5,4(r5)
 40062e0:	1400030e 	bge	r2,r16,40062f0 <__lshift+0x54>
 40062e4:	1085883a 	add	r2,r2,r2
 40062e8:	29400044 	addi	r5,r5,1
 40062ec:	143ffd16 	blt	r2,r16,40062e4 <__alt_data_end+0xfc0062e4>
 40062f0:	9009883a 	mov	r4,r18
 40062f4:	4005a600 	call	4005a60 <_Balloc>
 40062f8:	10c00504 	addi	r3,r2,20
 40062fc:	0540070e 	bge	zero,r21,400631c <__lshift+0x80>
 4006300:	ad6b883a 	add	r21,r21,r21
 4006304:	ad6b883a 	add	r21,r21,r21
 4006308:	1809883a 	mov	r4,r3
 400630c:	1d47883a 	add	r3,r3,r21
 4006310:	20000015 	stw	zero,0(r4)
 4006314:	21000104 	addi	r4,r4,4
 4006318:	193ffd1e 	bne	r3,r4,4006310 <__alt_data_end+0xfc006310>
 400631c:	8a000417 	ldw	r8,16(r17)
 4006320:	89000504 	addi	r4,r17,20
 4006324:	a18007cc 	andi	r6,r20,31
 4006328:	4211883a 	add	r8,r8,r8
 400632c:	4211883a 	add	r8,r8,r8
 4006330:	2211883a 	add	r8,r4,r8
 4006334:	30002326 	beq	r6,zero,40063c4 <__lshift+0x128>
 4006338:	02400804 	movi	r9,32
 400633c:	4993c83a 	sub	r9,r9,r6
 4006340:	000b883a 	mov	r5,zero
 4006344:	21c00017 	ldw	r7,0(r4)
 4006348:	1815883a 	mov	r10,r3
 400634c:	18c00104 	addi	r3,r3,4
 4006350:	398e983a 	sll	r7,r7,r6
 4006354:	21000104 	addi	r4,r4,4
 4006358:	394ab03a 	or	r5,r7,r5
 400635c:	197fff15 	stw	r5,-4(r3)
 4006360:	217fff17 	ldw	r5,-4(r4)
 4006364:	2a4ad83a 	srl	r5,r5,r9
 4006368:	223ff636 	bltu	r4,r8,4006344 <__alt_data_end+0xfc006344>
 400636c:	51400115 	stw	r5,4(r10)
 4006370:	28001a1e 	bne	r5,zero,40063dc <__lshift+0x140>
 4006374:	843fffc4 	addi	r16,r16,-1
 4006378:	14000415 	stw	r16,16(r2)
 400637c:	88000826 	beq	r17,zero,40063a0 <__lshift+0x104>
 4006380:	89000117 	ldw	r4,4(r17)
 4006384:	90c01317 	ldw	r3,76(r18)
 4006388:	2109883a 	add	r4,r4,r4
 400638c:	2109883a 	add	r4,r4,r4
 4006390:	1907883a 	add	r3,r3,r4
 4006394:	19000017 	ldw	r4,0(r3)
 4006398:	89000015 	stw	r4,0(r17)
 400639c:	1c400015 	stw	r17,0(r3)
 40063a0:	dfc00617 	ldw	ra,24(sp)
 40063a4:	dd400517 	ldw	r21,20(sp)
 40063a8:	dd000417 	ldw	r20,16(sp)
 40063ac:	dcc00317 	ldw	r19,12(sp)
 40063b0:	dc800217 	ldw	r18,8(sp)
 40063b4:	dc400117 	ldw	r17,4(sp)
 40063b8:	dc000017 	ldw	r16,0(sp)
 40063bc:	dec00704 	addi	sp,sp,28
 40063c0:	f800283a 	ret
 40063c4:	21400017 	ldw	r5,0(r4)
 40063c8:	18c00104 	addi	r3,r3,4
 40063cc:	21000104 	addi	r4,r4,4
 40063d0:	197fff15 	stw	r5,-4(r3)
 40063d4:	223ffb36 	bltu	r4,r8,40063c4 <__alt_data_end+0xfc0063c4>
 40063d8:	003fe606 	br	4006374 <__alt_data_end+0xfc006374>
 40063dc:	9c000084 	addi	r16,r19,2
 40063e0:	003fe406 	br	4006374 <__alt_data_end+0xfc006374>

040063e4 <__mcmp>:
 40063e4:	20800417 	ldw	r2,16(r4)
 40063e8:	28c00417 	ldw	r3,16(r5)
 40063ec:	10c5c83a 	sub	r2,r2,r3
 40063f0:	1000111e 	bne	r2,zero,4006438 <__mcmp+0x54>
 40063f4:	18c7883a 	add	r3,r3,r3
 40063f8:	18c7883a 	add	r3,r3,r3
 40063fc:	21000504 	addi	r4,r4,20
 4006400:	29400504 	addi	r5,r5,20
 4006404:	20c5883a 	add	r2,r4,r3
 4006408:	28cb883a 	add	r5,r5,r3
 400640c:	00000106 	br	4006414 <__mcmp+0x30>
 4006410:	20800a2e 	bgeu	r4,r2,400643c <__mcmp+0x58>
 4006414:	10bfff04 	addi	r2,r2,-4
 4006418:	297fff04 	addi	r5,r5,-4
 400641c:	11800017 	ldw	r6,0(r2)
 4006420:	28c00017 	ldw	r3,0(r5)
 4006424:	30fffa26 	beq	r6,r3,4006410 <__alt_data_end+0xfc006410>
 4006428:	30c00236 	bltu	r6,r3,4006434 <__mcmp+0x50>
 400642c:	00800044 	movi	r2,1
 4006430:	f800283a 	ret
 4006434:	00bfffc4 	movi	r2,-1
 4006438:	f800283a 	ret
 400643c:	0005883a 	mov	r2,zero
 4006440:	f800283a 	ret

04006444 <__mdiff>:
 4006444:	28c00417 	ldw	r3,16(r5)
 4006448:	30800417 	ldw	r2,16(r6)
 400644c:	defffa04 	addi	sp,sp,-24
 4006450:	dcc00315 	stw	r19,12(sp)
 4006454:	dc800215 	stw	r18,8(sp)
 4006458:	dfc00515 	stw	ra,20(sp)
 400645c:	dd000415 	stw	r20,16(sp)
 4006460:	dc400115 	stw	r17,4(sp)
 4006464:	dc000015 	stw	r16,0(sp)
 4006468:	1887c83a 	sub	r3,r3,r2
 400646c:	2825883a 	mov	r18,r5
 4006470:	3027883a 	mov	r19,r6
 4006474:	1800141e 	bne	r3,zero,40064c8 <__mdiff+0x84>
 4006478:	1085883a 	add	r2,r2,r2
 400647c:	1085883a 	add	r2,r2,r2
 4006480:	2a000504 	addi	r8,r5,20
 4006484:	34000504 	addi	r16,r6,20
 4006488:	4087883a 	add	r3,r8,r2
 400648c:	8085883a 	add	r2,r16,r2
 4006490:	00000106 	br	4006498 <__mdiff+0x54>
 4006494:	40c0592e 	bgeu	r8,r3,40065fc <__mdiff+0x1b8>
 4006498:	18ffff04 	addi	r3,r3,-4
 400649c:	10bfff04 	addi	r2,r2,-4
 40064a0:	19c00017 	ldw	r7,0(r3)
 40064a4:	11400017 	ldw	r5,0(r2)
 40064a8:	397ffa26 	beq	r7,r5,4006494 <__alt_data_end+0xfc006494>
 40064ac:	3940592e 	bgeu	r7,r5,4006614 <__mdiff+0x1d0>
 40064b0:	9005883a 	mov	r2,r18
 40064b4:	4023883a 	mov	r17,r8
 40064b8:	9825883a 	mov	r18,r19
 40064bc:	05000044 	movi	r20,1
 40064c0:	1027883a 	mov	r19,r2
 40064c4:	00000406 	br	40064d8 <__mdiff+0x94>
 40064c8:	18005616 	blt	r3,zero,4006624 <__mdiff+0x1e0>
 40064cc:	34400504 	addi	r17,r6,20
 40064d0:	2c000504 	addi	r16,r5,20
 40064d4:	0029883a 	mov	r20,zero
 40064d8:	91400117 	ldw	r5,4(r18)
 40064dc:	4005a600 	call	4005a60 <_Balloc>
 40064e0:	92400417 	ldw	r9,16(r18)
 40064e4:	9b000417 	ldw	r12,16(r19)
 40064e8:	12c00504 	addi	r11,r2,20
 40064ec:	4a51883a 	add	r8,r9,r9
 40064f0:	6319883a 	add	r12,r12,r12
 40064f4:	4211883a 	add	r8,r8,r8
 40064f8:	6319883a 	add	r12,r12,r12
 40064fc:	15000315 	stw	r20,12(r2)
 4006500:	8211883a 	add	r8,r16,r8
 4006504:	8b19883a 	add	r12,r17,r12
 4006508:	0007883a 	mov	r3,zero
 400650c:	81400017 	ldw	r5,0(r16)
 4006510:	89c00017 	ldw	r7,0(r17)
 4006514:	59800104 	addi	r6,r11,4
 4006518:	293fffcc 	andi	r4,r5,65535
 400651c:	20c7883a 	add	r3,r4,r3
 4006520:	393fffcc 	andi	r4,r7,65535
 4006524:	1909c83a 	sub	r4,r3,r4
 4006528:	280ad43a 	srli	r5,r5,16
 400652c:	380ed43a 	srli	r7,r7,16
 4006530:	2007d43a 	srai	r3,r4,16
 4006534:	213fffcc 	andi	r4,r4,65535
 4006538:	29cbc83a 	sub	r5,r5,r7
 400653c:	28c7883a 	add	r3,r5,r3
 4006540:	180a943a 	slli	r5,r3,16
 4006544:	8c400104 	addi	r17,r17,4
 4006548:	84000104 	addi	r16,r16,4
 400654c:	2908b03a 	or	r4,r5,r4
 4006550:	59000015 	stw	r4,0(r11)
 4006554:	1807d43a 	srai	r3,r3,16
 4006558:	3015883a 	mov	r10,r6
 400655c:	3017883a 	mov	r11,r6
 4006560:	8b3fea36 	bltu	r17,r12,400650c <__alt_data_end+0xfc00650c>
 4006564:	8200162e 	bgeu	r16,r8,40065c0 <__mdiff+0x17c>
 4006568:	8017883a 	mov	r11,r16
 400656c:	59400017 	ldw	r5,0(r11)
 4006570:	31800104 	addi	r6,r6,4
 4006574:	5ac00104 	addi	r11,r11,4
 4006578:	293fffcc 	andi	r4,r5,65535
 400657c:	20c7883a 	add	r3,r4,r3
 4006580:	280ed43a 	srli	r7,r5,16
 4006584:	180bd43a 	srai	r5,r3,16
 4006588:	193fffcc 	andi	r4,r3,65535
 400658c:	3947883a 	add	r3,r7,r5
 4006590:	180a943a 	slli	r5,r3,16
 4006594:	1807d43a 	srai	r3,r3,16
 4006598:	2908b03a 	or	r4,r5,r4
 400659c:	313fff15 	stw	r4,-4(r6)
 40065a0:	5a3ff236 	bltu	r11,r8,400656c <__alt_data_end+0xfc00656c>
 40065a4:	0406303a 	nor	r3,zero,r16
 40065a8:	1a07883a 	add	r3,r3,r8
 40065ac:	1806d0ba 	srli	r3,r3,2
 40065b0:	18c00044 	addi	r3,r3,1
 40065b4:	18c7883a 	add	r3,r3,r3
 40065b8:	18c7883a 	add	r3,r3,r3
 40065bc:	50d5883a 	add	r10,r10,r3
 40065c0:	50ffff04 	addi	r3,r10,-4
 40065c4:	2000041e 	bne	r4,zero,40065d8 <__mdiff+0x194>
 40065c8:	18ffff04 	addi	r3,r3,-4
 40065cc:	19000017 	ldw	r4,0(r3)
 40065d0:	4a7fffc4 	addi	r9,r9,-1
 40065d4:	203ffc26 	beq	r4,zero,40065c8 <__alt_data_end+0xfc0065c8>
 40065d8:	12400415 	stw	r9,16(r2)
 40065dc:	dfc00517 	ldw	ra,20(sp)
 40065e0:	dd000417 	ldw	r20,16(sp)
 40065e4:	dcc00317 	ldw	r19,12(sp)
 40065e8:	dc800217 	ldw	r18,8(sp)
 40065ec:	dc400117 	ldw	r17,4(sp)
 40065f0:	dc000017 	ldw	r16,0(sp)
 40065f4:	dec00604 	addi	sp,sp,24
 40065f8:	f800283a 	ret
 40065fc:	000b883a 	mov	r5,zero
 4006600:	4005a600 	call	4005a60 <_Balloc>
 4006604:	00c00044 	movi	r3,1
 4006608:	10c00415 	stw	r3,16(r2)
 400660c:	10000515 	stw	zero,20(r2)
 4006610:	003ff206 	br	40065dc <__alt_data_end+0xfc0065dc>
 4006614:	8023883a 	mov	r17,r16
 4006618:	0029883a 	mov	r20,zero
 400661c:	4021883a 	mov	r16,r8
 4006620:	003fad06 	br	40064d8 <__alt_data_end+0xfc0064d8>
 4006624:	9005883a 	mov	r2,r18
 4006628:	94400504 	addi	r17,r18,20
 400662c:	9c000504 	addi	r16,r19,20
 4006630:	9825883a 	mov	r18,r19
 4006634:	05000044 	movi	r20,1
 4006638:	1027883a 	mov	r19,r2
 400663c:	003fa606 	br	40064d8 <__alt_data_end+0xfc0064d8>

04006640 <__ulp>:
 4006640:	295ffc2c 	andhi	r5,r5,32752
 4006644:	00bf3034 	movhi	r2,64704
 4006648:	2887883a 	add	r3,r5,r2
 400664c:	00c0020e 	bge	zero,r3,4006658 <__ulp+0x18>
 4006650:	0005883a 	mov	r2,zero
 4006654:	f800283a 	ret
 4006658:	00c7c83a 	sub	r3,zero,r3
 400665c:	1807d53a 	srai	r3,r3,20
 4006660:	008004c4 	movi	r2,19
 4006664:	10c00b0e 	bge	r2,r3,4006694 <__ulp+0x54>
 4006668:	18bffb04 	addi	r2,r3,-20
 400666c:	01000784 	movi	r4,30
 4006670:	0007883a 	mov	r3,zero
 4006674:	20800516 	blt	r4,r2,400668c <__ulp+0x4c>
 4006678:	010007c4 	movi	r4,31
 400667c:	2089c83a 	sub	r4,r4,r2
 4006680:	00800044 	movi	r2,1
 4006684:	1104983a 	sll	r2,r2,r4
 4006688:	f800283a 	ret
 400668c:	00800044 	movi	r2,1
 4006690:	f800283a 	ret
 4006694:	01400234 	movhi	r5,8
 4006698:	28c7d83a 	sra	r3,r5,r3
 400669c:	0005883a 	mov	r2,zero
 40066a0:	f800283a 	ret

040066a4 <__b2d>:
 40066a4:	defffa04 	addi	sp,sp,-24
 40066a8:	dc000015 	stw	r16,0(sp)
 40066ac:	24000417 	ldw	r16,16(r4)
 40066b0:	dc400115 	stw	r17,4(sp)
 40066b4:	24400504 	addi	r17,r4,20
 40066b8:	8421883a 	add	r16,r16,r16
 40066bc:	8421883a 	add	r16,r16,r16
 40066c0:	8c21883a 	add	r16,r17,r16
 40066c4:	dc800215 	stw	r18,8(sp)
 40066c8:	84bfff17 	ldw	r18,-4(r16)
 40066cc:	dd000415 	stw	r20,16(sp)
 40066d0:	dcc00315 	stw	r19,12(sp)
 40066d4:	9009883a 	mov	r4,r18
 40066d8:	2829883a 	mov	r20,r5
 40066dc:	dfc00515 	stw	ra,20(sp)
 40066e0:	4005d7c0 	call	4005d7c <__hi0bits>
 40066e4:	00c00804 	movi	r3,32
 40066e8:	1889c83a 	sub	r4,r3,r2
 40066ec:	a1000015 	stw	r4,0(r20)
 40066f0:	01000284 	movi	r4,10
 40066f4:	84ffff04 	addi	r19,r16,-4
 40066f8:	20801216 	blt	r4,r2,4006744 <__b2d+0xa0>
 40066fc:	018002c4 	movi	r6,11
 4006700:	308dc83a 	sub	r6,r6,r2
 4006704:	9186d83a 	srl	r3,r18,r6
 4006708:	18cffc34 	orhi	r3,r3,16368
 400670c:	8cc0212e 	bgeu	r17,r19,4006794 <__b2d+0xf0>
 4006710:	813ffe17 	ldw	r4,-8(r16)
 4006714:	218cd83a 	srl	r6,r4,r6
 4006718:	10800544 	addi	r2,r2,21
 400671c:	9084983a 	sll	r2,r18,r2
 4006720:	1184b03a 	or	r2,r2,r6
 4006724:	dfc00517 	ldw	ra,20(sp)
 4006728:	dd000417 	ldw	r20,16(sp)
 400672c:	dcc00317 	ldw	r19,12(sp)
 4006730:	dc800217 	ldw	r18,8(sp)
 4006734:	dc400117 	ldw	r17,4(sp)
 4006738:	dc000017 	ldw	r16,0(sp)
 400673c:	dec00604 	addi	sp,sp,24
 4006740:	f800283a 	ret
 4006744:	8cc00f2e 	bgeu	r17,r19,4006784 <__b2d+0xe0>
 4006748:	117ffd44 	addi	r5,r2,-11
 400674c:	80bffe17 	ldw	r2,-8(r16)
 4006750:	28000e26 	beq	r5,zero,400678c <__b2d+0xe8>
 4006754:	1949c83a 	sub	r4,r3,r5
 4006758:	9164983a 	sll	r18,r18,r5
 400675c:	1106d83a 	srl	r3,r2,r4
 4006760:	81bffe04 	addi	r6,r16,-8
 4006764:	948ffc34 	orhi	r18,r18,16368
 4006768:	90c6b03a 	or	r3,r18,r3
 400676c:	89800e2e 	bgeu	r17,r6,40067a8 <__b2d+0x104>
 4006770:	81bffd17 	ldw	r6,-12(r16)
 4006774:	1144983a 	sll	r2,r2,r5
 4006778:	310ad83a 	srl	r5,r6,r4
 400677c:	2884b03a 	or	r2,r5,r2
 4006780:	003fe806 	br	4006724 <__alt_data_end+0xfc006724>
 4006784:	10bffd44 	addi	r2,r2,-11
 4006788:	1000041e 	bne	r2,zero,400679c <__b2d+0xf8>
 400678c:	90cffc34 	orhi	r3,r18,16368
 4006790:	003fe406 	br	4006724 <__alt_data_end+0xfc006724>
 4006794:	000d883a 	mov	r6,zero
 4006798:	003fdf06 	br	4006718 <__alt_data_end+0xfc006718>
 400679c:	90a4983a 	sll	r18,r18,r2
 40067a0:	0005883a 	mov	r2,zero
 40067a4:	003ff906 	br	400678c <__alt_data_end+0xfc00678c>
 40067a8:	1144983a 	sll	r2,r2,r5
 40067ac:	003fdd06 	br	4006724 <__alt_data_end+0xfc006724>

040067b0 <__d2b>:
 40067b0:	defff804 	addi	sp,sp,-32
 40067b4:	dc000215 	stw	r16,8(sp)
 40067b8:	3021883a 	mov	r16,r6
 40067bc:	dc400315 	stw	r17,12(sp)
 40067c0:	8022907a 	slli	r17,r16,1
 40067c4:	dd000615 	stw	r20,24(sp)
 40067c8:	2829883a 	mov	r20,r5
 40067cc:	01400044 	movi	r5,1
 40067d0:	dcc00515 	stw	r19,20(sp)
 40067d4:	dc800415 	stw	r18,16(sp)
 40067d8:	dfc00715 	stw	ra,28(sp)
 40067dc:	3825883a 	mov	r18,r7
 40067e0:	8822d57a 	srli	r17,r17,21
 40067e4:	4005a600 	call	4005a60 <_Balloc>
 40067e8:	1027883a 	mov	r19,r2
 40067ec:	00800434 	movhi	r2,16
 40067f0:	10bfffc4 	addi	r2,r2,-1
 40067f4:	808c703a 	and	r6,r16,r2
 40067f8:	88000126 	beq	r17,zero,4006800 <__d2b+0x50>
 40067fc:	31800434 	orhi	r6,r6,16
 4006800:	d9800015 	stw	r6,0(sp)
 4006804:	a0002426 	beq	r20,zero,4006898 <__d2b+0xe8>
 4006808:	d9000104 	addi	r4,sp,4
 400680c:	dd000115 	stw	r20,4(sp)
 4006810:	4005de40 	call	4005de4 <__lo0bits>
 4006814:	d8c00017 	ldw	r3,0(sp)
 4006818:	10002f1e 	bne	r2,zero,40068d8 <__d2b+0x128>
 400681c:	d9000117 	ldw	r4,4(sp)
 4006820:	99000515 	stw	r4,20(r19)
 4006824:	1821003a 	cmpeq	r16,r3,zero
 4006828:	01000084 	movi	r4,2
 400682c:	2421c83a 	sub	r16,r4,r16
 4006830:	98c00615 	stw	r3,24(r19)
 4006834:	9c000415 	stw	r16,16(r19)
 4006838:	88001f1e 	bne	r17,zero,40068b8 <__d2b+0x108>
 400683c:	10bef384 	addi	r2,r2,-1074
 4006840:	90800015 	stw	r2,0(r18)
 4006844:	00900034 	movhi	r2,16384
 4006848:	10bfffc4 	addi	r2,r2,-1
 400684c:	8085883a 	add	r2,r16,r2
 4006850:	1085883a 	add	r2,r2,r2
 4006854:	1085883a 	add	r2,r2,r2
 4006858:	9885883a 	add	r2,r19,r2
 400685c:	11000517 	ldw	r4,20(r2)
 4006860:	8020917a 	slli	r16,r16,5
 4006864:	4005d7c0 	call	4005d7c <__hi0bits>
 4006868:	d8c00817 	ldw	r3,32(sp)
 400686c:	8085c83a 	sub	r2,r16,r2
 4006870:	18800015 	stw	r2,0(r3)
 4006874:	9805883a 	mov	r2,r19
 4006878:	dfc00717 	ldw	ra,28(sp)
 400687c:	dd000617 	ldw	r20,24(sp)
 4006880:	dcc00517 	ldw	r19,20(sp)
 4006884:	dc800417 	ldw	r18,16(sp)
 4006888:	dc400317 	ldw	r17,12(sp)
 400688c:	dc000217 	ldw	r16,8(sp)
 4006890:	dec00804 	addi	sp,sp,32
 4006894:	f800283a 	ret
 4006898:	d809883a 	mov	r4,sp
 400689c:	4005de40 	call	4005de4 <__lo0bits>
 40068a0:	d8c00017 	ldw	r3,0(sp)
 40068a4:	04000044 	movi	r16,1
 40068a8:	9c000415 	stw	r16,16(r19)
 40068ac:	98c00515 	stw	r3,20(r19)
 40068b0:	10800804 	addi	r2,r2,32
 40068b4:	883fe126 	beq	r17,zero,400683c <__alt_data_end+0xfc00683c>
 40068b8:	00c00d44 	movi	r3,53
 40068bc:	8c7ef344 	addi	r17,r17,-1075
 40068c0:	88a3883a 	add	r17,r17,r2
 40068c4:	1885c83a 	sub	r2,r3,r2
 40068c8:	d8c00817 	ldw	r3,32(sp)
 40068cc:	94400015 	stw	r17,0(r18)
 40068d0:	18800015 	stw	r2,0(r3)
 40068d4:	003fe706 	br	4006874 <__alt_data_end+0xfc006874>
 40068d8:	01000804 	movi	r4,32
 40068dc:	2089c83a 	sub	r4,r4,r2
 40068e0:	1908983a 	sll	r4,r3,r4
 40068e4:	d9400117 	ldw	r5,4(sp)
 40068e8:	1886d83a 	srl	r3,r3,r2
 40068ec:	2148b03a 	or	r4,r4,r5
 40068f0:	99000515 	stw	r4,20(r19)
 40068f4:	d8c00015 	stw	r3,0(sp)
 40068f8:	003fca06 	br	4006824 <__alt_data_end+0xfc006824>

040068fc <__ratio>:
 40068fc:	defff904 	addi	sp,sp,-28
 4006900:	dc400315 	stw	r17,12(sp)
 4006904:	2823883a 	mov	r17,r5
 4006908:	d9400104 	addi	r5,sp,4
 400690c:	dfc00615 	stw	ra,24(sp)
 4006910:	dcc00515 	stw	r19,20(sp)
 4006914:	dc800415 	stw	r18,16(sp)
 4006918:	2027883a 	mov	r19,r4
 400691c:	dc000215 	stw	r16,8(sp)
 4006920:	40066a40 	call	40066a4 <__b2d>
 4006924:	d80b883a 	mov	r5,sp
 4006928:	8809883a 	mov	r4,r17
 400692c:	1025883a 	mov	r18,r2
 4006930:	1821883a 	mov	r16,r3
 4006934:	40066a40 	call	40066a4 <__b2d>
 4006938:	8a000417 	ldw	r8,16(r17)
 400693c:	99000417 	ldw	r4,16(r19)
 4006940:	d9400117 	ldw	r5,4(sp)
 4006944:	2209c83a 	sub	r4,r4,r8
 4006948:	2010917a 	slli	r8,r4,5
 400694c:	d9000017 	ldw	r4,0(sp)
 4006950:	2909c83a 	sub	r4,r5,r4
 4006954:	4109883a 	add	r4,r8,r4
 4006958:	01000e0e 	bge	zero,r4,4006994 <__ratio+0x98>
 400695c:	2008953a 	slli	r4,r4,20
 4006960:	2421883a 	add	r16,r4,r16
 4006964:	100d883a 	mov	r6,r2
 4006968:	180f883a 	mov	r7,r3
 400696c:	9009883a 	mov	r4,r18
 4006970:	800b883a 	mov	r5,r16
 4006974:	400b0a40 	call	400b0a4 <__divdf3>
 4006978:	dfc00617 	ldw	ra,24(sp)
 400697c:	dcc00517 	ldw	r19,20(sp)
 4006980:	dc800417 	ldw	r18,16(sp)
 4006984:	dc400317 	ldw	r17,12(sp)
 4006988:	dc000217 	ldw	r16,8(sp)
 400698c:	dec00704 	addi	sp,sp,28
 4006990:	f800283a 	ret
 4006994:	2008953a 	slli	r4,r4,20
 4006998:	1907c83a 	sub	r3,r3,r4
 400699c:	003ff106 	br	4006964 <__alt_data_end+0xfc006964>

040069a0 <_mprec_log10>:
 40069a0:	defffe04 	addi	sp,sp,-8
 40069a4:	dc000015 	stw	r16,0(sp)
 40069a8:	dfc00115 	stw	ra,4(sp)
 40069ac:	008005c4 	movi	r2,23
 40069b0:	2021883a 	mov	r16,r4
 40069b4:	11000d0e 	bge	r2,r4,40069ec <_mprec_log10+0x4c>
 40069b8:	0005883a 	mov	r2,zero
 40069bc:	00cffc34 	movhi	r3,16368
 40069c0:	843fffc4 	addi	r16,r16,-1
 40069c4:	000d883a 	mov	r6,zero
 40069c8:	01d00934 	movhi	r7,16420
 40069cc:	1009883a 	mov	r4,r2
 40069d0:	180b883a 	mov	r5,r3
 40069d4:	400bccc0 	call	400bccc <__muldf3>
 40069d8:	803ff91e 	bne	r16,zero,40069c0 <__alt_data_end+0xfc0069c0>
 40069dc:	dfc00117 	ldw	ra,4(sp)
 40069e0:	dc000017 	ldw	r16,0(sp)
 40069e4:	dec00204 	addi	sp,sp,8
 40069e8:	f800283a 	ret
 40069ec:	202090fa 	slli	r16,r4,3
 40069f0:	00810074 	movhi	r2,1025
 40069f4:	1088b704 	addi	r2,r2,8924
 40069f8:	1421883a 	add	r16,r2,r16
 40069fc:	80800017 	ldw	r2,0(r16)
 4006a00:	80c00117 	ldw	r3,4(r16)
 4006a04:	dfc00117 	ldw	ra,4(sp)
 4006a08:	dc000017 	ldw	r16,0(sp)
 4006a0c:	dec00204 	addi	sp,sp,8
 4006a10:	f800283a 	ret

04006a14 <__copybits>:
 4006a14:	297fffc4 	addi	r5,r5,-1
 4006a18:	280fd17a 	srai	r7,r5,5
 4006a1c:	30c00417 	ldw	r3,16(r6)
 4006a20:	30800504 	addi	r2,r6,20
 4006a24:	39c00044 	addi	r7,r7,1
 4006a28:	18c7883a 	add	r3,r3,r3
 4006a2c:	39cf883a 	add	r7,r7,r7
 4006a30:	18c7883a 	add	r3,r3,r3
 4006a34:	39cf883a 	add	r7,r7,r7
 4006a38:	10c7883a 	add	r3,r2,r3
 4006a3c:	21cf883a 	add	r7,r4,r7
 4006a40:	10c00d2e 	bgeu	r2,r3,4006a78 <__copybits+0x64>
 4006a44:	200b883a 	mov	r5,r4
 4006a48:	12000017 	ldw	r8,0(r2)
 4006a4c:	29400104 	addi	r5,r5,4
 4006a50:	10800104 	addi	r2,r2,4
 4006a54:	2a3fff15 	stw	r8,-4(r5)
 4006a58:	10fffb36 	bltu	r2,r3,4006a48 <__alt_data_end+0xfc006a48>
 4006a5c:	1985c83a 	sub	r2,r3,r6
 4006a60:	10bffac4 	addi	r2,r2,-21
 4006a64:	1004d0ba 	srli	r2,r2,2
 4006a68:	10800044 	addi	r2,r2,1
 4006a6c:	1085883a 	add	r2,r2,r2
 4006a70:	1085883a 	add	r2,r2,r2
 4006a74:	2089883a 	add	r4,r4,r2
 4006a78:	21c0032e 	bgeu	r4,r7,4006a88 <__copybits+0x74>
 4006a7c:	20000015 	stw	zero,0(r4)
 4006a80:	21000104 	addi	r4,r4,4
 4006a84:	21fffd36 	bltu	r4,r7,4006a7c <__alt_data_end+0xfc006a7c>
 4006a88:	f800283a 	ret

04006a8c <__any_on>:
 4006a8c:	20c00417 	ldw	r3,16(r4)
 4006a90:	2805d17a 	srai	r2,r5,5
 4006a94:	21000504 	addi	r4,r4,20
 4006a98:	18800d0e 	bge	r3,r2,4006ad0 <__any_on+0x44>
 4006a9c:	18c7883a 	add	r3,r3,r3
 4006aa0:	18c7883a 	add	r3,r3,r3
 4006aa4:	20c7883a 	add	r3,r4,r3
 4006aa8:	20c0192e 	bgeu	r4,r3,4006b10 <__any_on+0x84>
 4006aac:	18bfff17 	ldw	r2,-4(r3)
 4006ab0:	18ffff04 	addi	r3,r3,-4
 4006ab4:	1000041e 	bne	r2,zero,4006ac8 <__any_on+0x3c>
 4006ab8:	20c0142e 	bgeu	r4,r3,4006b0c <__any_on+0x80>
 4006abc:	18ffff04 	addi	r3,r3,-4
 4006ac0:	19400017 	ldw	r5,0(r3)
 4006ac4:	283ffc26 	beq	r5,zero,4006ab8 <__alt_data_end+0xfc006ab8>
 4006ac8:	00800044 	movi	r2,1
 4006acc:	f800283a 	ret
 4006ad0:	10c00a0e 	bge	r2,r3,4006afc <__any_on+0x70>
 4006ad4:	1085883a 	add	r2,r2,r2
 4006ad8:	1085883a 	add	r2,r2,r2
 4006adc:	294007cc 	andi	r5,r5,31
 4006ae0:	2087883a 	add	r3,r4,r2
 4006ae4:	283ff026 	beq	r5,zero,4006aa8 <__alt_data_end+0xfc006aa8>
 4006ae8:	19800017 	ldw	r6,0(r3)
 4006aec:	3144d83a 	srl	r2,r6,r5
 4006af0:	114a983a 	sll	r5,r2,r5
 4006af4:	317ff41e 	bne	r6,r5,4006ac8 <__alt_data_end+0xfc006ac8>
 4006af8:	003feb06 	br	4006aa8 <__alt_data_end+0xfc006aa8>
 4006afc:	1085883a 	add	r2,r2,r2
 4006b00:	1085883a 	add	r2,r2,r2
 4006b04:	2087883a 	add	r3,r4,r2
 4006b08:	003fe706 	br	4006aa8 <__alt_data_end+0xfc006aa8>
 4006b0c:	f800283a 	ret
 4006b10:	0005883a 	mov	r2,zero
 4006b14:	f800283a 	ret

04006b18 <__fpclassifyd>:
 4006b18:	00a00034 	movhi	r2,32768
 4006b1c:	10bfffc4 	addi	r2,r2,-1
 4006b20:	2884703a 	and	r2,r5,r2
 4006b24:	10000726 	beq	r2,zero,4006b44 <__fpclassifyd+0x2c>
 4006b28:	00fffc34 	movhi	r3,65520
 4006b2c:	019ff834 	movhi	r6,32736
 4006b30:	28c7883a 	add	r3,r5,r3
 4006b34:	31bfffc4 	addi	r6,r6,-1
 4006b38:	30c00536 	bltu	r6,r3,4006b50 <__fpclassifyd+0x38>
 4006b3c:	00800104 	movi	r2,4
 4006b40:	f800283a 	ret
 4006b44:	2000021e 	bne	r4,zero,4006b50 <__fpclassifyd+0x38>
 4006b48:	00800084 	movi	r2,2
 4006b4c:	f800283a 	ret
 4006b50:	00dffc34 	movhi	r3,32752
 4006b54:	019ff834 	movhi	r6,32736
 4006b58:	28cb883a 	add	r5,r5,r3
 4006b5c:	31bfffc4 	addi	r6,r6,-1
 4006b60:	317ff62e 	bgeu	r6,r5,4006b3c <__alt_data_end+0xfc006b3c>
 4006b64:	01400434 	movhi	r5,16
 4006b68:	297fffc4 	addi	r5,r5,-1
 4006b6c:	28800236 	bltu	r5,r2,4006b78 <__fpclassifyd+0x60>
 4006b70:	008000c4 	movi	r2,3
 4006b74:	f800283a 	ret
 4006b78:	10c00226 	beq	r2,r3,4006b84 <__fpclassifyd+0x6c>
 4006b7c:	0005883a 	mov	r2,zero
 4006b80:	f800283a 	ret
 4006b84:	2005003a 	cmpeq	r2,r4,zero
 4006b88:	f800283a 	ret

04006b8c <_sbrk_r>:
 4006b8c:	defffd04 	addi	sp,sp,-12
 4006b90:	dc000015 	stw	r16,0(sp)
 4006b94:	04010074 	movhi	r16,1025
 4006b98:	dc400115 	stw	r17,4(sp)
 4006b9c:	84174a04 	addi	r16,r16,23848
 4006ba0:	2023883a 	mov	r17,r4
 4006ba4:	2809883a 	mov	r4,r5
 4006ba8:	dfc00215 	stw	ra,8(sp)
 4006bac:	80000015 	stw	zero,0(r16)
 4006bb0:	400d8440 	call	400d844 <sbrk>
 4006bb4:	00ffffc4 	movi	r3,-1
 4006bb8:	10c00526 	beq	r2,r3,4006bd0 <_sbrk_r+0x44>
 4006bbc:	dfc00217 	ldw	ra,8(sp)
 4006bc0:	dc400117 	ldw	r17,4(sp)
 4006bc4:	dc000017 	ldw	r16,0(sp)
 4006bc8:	dec00304 	addi	sp,sp,12
 4006bcc:	f800283a 	ret
 4006bd0:	80c00017 	ldw	r3,0(r16)
 4006bd4:	183ff926 	beq	r3,zero,4006bbc <__alt_data_end+0xfc006bbc>
 4006bd8:	88c00015 	stw	r3,0(r17)
 4006bdc:	003ff706 	br	4006bbc <__alt_data_end+0xfc006bbc>

04006be0 <__sread>:
 4006be0:	defffe04 	addi	sp,sp,-8
 4006be4:	dc000015 	stw	r16,0(sp)
 4006be8:	2821883a 	mov	r16,r5
 4006bec:	2940038f 	ldh	r5,14(r5)
 4006bf0:	dfc00115 	stw	ra,4(sp)
 4006bf4:	40091580 	call	4009158 <_read_r>
 4006bf8:	10000716 	blt	r2,zero,4006c18 <__sread+0x38>
 4006bfc:	80c01417 	ldw	r3,80(r16)
 4006c00:	1887883a 	add	r3,r3,r2
 4006c04:	80c01415 	stw	r3,80(r16)
 4006c08:	dfc00117 	ldw	ra,4(sp)
 4006c0c:	dc000017 	ldw	r16,0(sp)
 4006c10:	dec00204 	addi	sp,sp,8
 4006c14:	f800283a 	ret
 4006c18:	80c0030b 	ldhu	r3,12(r16)
 4006c1c:	18fbffcc 	andi	r3,r3,61439
 4006c20:	80c0030d 	sth	r3,12(r16)
 4006c24:	dfc00117 	ldw	ra,4(sp)
 4006c28:	dc000017 	ldw	r16,0(sp)
 4006c2c:	dec00204 	addi	sp,sp,8
 4006c30:	f800283a 	ret

04006c34 <__seofread>:
 4006c34:	0005883a 	mov	r2,zero
 4006c38:	f800283a 	ret

04006c3c <__swrite>:
 4006c3c:	2880030b 	ldhu	r2,12(r5)
 4006c40:	defffb04 	addi	sp,sp,-20
 4006c44:	dcc00315 	stw	r19,12(sp)
 4006c48:	dc800215 	stw	r18,8(sp)
 4006c4c:	dc400115 	stw	r17,4(sp)
 4006c50:	dc000015 	stw	r16,0(sp)
 4006c54:	dfc00415 	stw	ra,16(sp)
 4006c58:	10c0400c 	andi	r3,r2,256
 4006c5c:	2821883a 	mov	r16,r5
 4006c60:	2023883a 	mov	r17,r4
 4006c64:	3025883a 	mov	r18,r6
 4006c68:	3827883a 	mov	r19,r7
 4006c6c:	18000526 	beq	r3,zero,4006c84 <__swrite+0x48>
 4006c70:	2940038f 	ldh	r5,14(r5)
 4006c74:	01c00084 	movi	r7,2
 4006c78:	000d883a 	mov	r6,zero
 4006c7c:	4008f9c0 	call	4008f9c <_lseek_r>
 4006c80:	8080030b 	ldhu	r2,12(r16)
 4006c84:	8140038f 	ldh	r5,14(r16)
 4006c88:	10bbffcc 	andi	r2,r2,61439
 4006c8c:	980f883a 	mov	r7,r19
 4006c90:	900d883a 	mov	r6,r18
 4006c94:	8809883a 	mov	r4,r17
 4006c98:	8080030d 	sth	r2,12(r16)
 4006c9c:	dfc00417 	ldw	ra,16(sp)
 4006ca0:	dcc00317 	ldw	r19,12(sp)
 4006ca4:	dc800217 	ldw	r18,8(sp)
 4006ca8:	dc400117 	ldw	r17,4(sp)
 4006cac:	dc000017 	ldw	r16,0(sp)
 4006cb0:	dec00504 	addi	sp,sp,20
 4006cb4:	40085881 	jmpi	4008588 <_write_r>

04006cb8 <__sseek>:
 4006cb8:	defffe04 	addi	sp,sp,-8
 4006cbc:	dc000015 	stw	r16,0(sp)
 4006cc0:	2821883a 	mov	r16,r5
 4006cc4:	2940038f 	ldh	r5,14(r5)
 4006cc8:	dfc00115 	stw	ra,4(sp)
 4006ccc:	4008f9c0 	call	4008f9c <_lseek_r>
 4006cd0:	00ffffc4 	movi	r3,-1
 4006cd4:	10c00826 	beq	r2,r3,4006cf8 <__sseek+0x40>
 4006cd8:	80c0030b 	ldhu	r3,12(r16)
 4006cdc:	80801415 	stw	r2,80(r16)
 4006ce0:	18c40014 	ori	r3,r3,4096
 4006ce4:	80c0030d 	sth	r3,12(r16)
 4006ce8:	dfc00117 	ldw	ra,4(sp)
 4006cec:	dc000017 	ldw	r16,0(sp)
 4006cf0:	dec00204 	addi	sp,sp,8
 4006cf4:	f800283a 	ret
 4006cf8:	80c0030b 	ldhu	r3,12(r16)
 4006cfc:	18fbffcc 	andi	r3,r3,61439
 4006d00:	80c0030d 	sth	r3,12(r16)
 4006d04:	dfc00117 	ldw	ra,4(sp)
 4006d08:	dc000017 	ldw	r16,0(sp)
 4006d0c:	dec00204 	addi	sp,sp,8
 4006d10:	f800283a 	ret

04006d14 <__sclose>:
 4006d14:	2940038f 	ldh	r5,14(r5)
 4006d18:	40085e81 	jmpi	40085e8 <_close_r>

04006d1c <strcmp>:
 4006d1c:	2144b03a 	or	r2,r4,r5
 4006d20:	108000cc 	andi	r2,r2,3
 4006d24:	1000171e 	bne	r2,zero,4006d84 <strcmp+0x68>
 4006d28:	20800017 	ldw	r2,0(r4)
 4006d2c:	28c00017 	ldw	r3,0(r5)
 4006d30:	10c0141e 	bne	r2,r3,4006d84 <strcmp+0x68>
 4006d34:	027fbff4 	movhi	r9,65279
 4006d38:	4a7fbfc4 	addi	r9,r9,-257
 4006d3c:	0086303a 	nor	r3,zero,r2
 4006d40:	02202074 	movhi	r8,32897
 4006d44:	1245883a 	add	r2,r2,r9
 4006d48:	42202004 	addi	r8,r8,-32640
 4006d4c:	10c4703a 	and	r2,r2,r3
 4006d50:	1204703a 	and	r2,r2,r8
 4006d54:	10000226 	beq	r2,zero,4006d60 <strcmp+0x44>
 4006d58:	00002306 	br	4006de8 <strcmp+0xcc>
 4006d5c:	1000221e 	bne	r2,zero,4006de8 <strcmp+0xcc>
 4006d60:	21000104 	addi	r4,r4,4
 4006d64:	20c00017 	ldw	r3,0(r4)
 4006d68:	29400104 	addi	r5,r5,4
 4006d6c:	29800017 	ldw	r6,0(r5)
 4006d70:	1a4f883a 	add	r7,r3,r9
 4006d74:	00c4303a 	nor	r2,zero,r3
 4006d78:	3884703a 	and	r2,r7,r2
 4006d7c:	1204703a 	and	r2,r2,r8
 4006d80:	19bff626 	beq	r3,r6,4006d5c <__alt_data_end+0xfc006d5c>
 4006d84:	20800003 	ldbu	r2,0(r4)
 4006d88:	10c03fcc 	andi	r3,r2,255
 4006d8c:	18c0201c 	xori	r3,r3,128
 4006d90:	18ffe004 	addi	r3,r3,-128
 4006d94:	18000c26 	beq	r3,zero,4006dc8 <strcmp+0xac>
 4006d98:	29800007 	ldb	r6,0(r5)
 4006d9c:	19800326 	beq	r3,r6,4006dac <strcmp+0x90>
 4006da0:	00001306 	br	4006df0 <strcmp+0xd4>
 4006da4:	29800007 	ldb	r6,0(r5)
 4006da8:	11800b1e 	bne	r2,r6,4006dd8 <strcmp+0xbc>
 4006dac:	21000044 	addi	r4,r4,1
 4006db0:	20c00003 	ldbu	r3,0(r4)
 4006db4:	29400044 	addi	r5,r5,1
 4006db8:	18803fcc 	andi	r2,r3,255
 4006dbc:	1080201c 	xori	r2,r2,128
 4006dc0:	10bfe004 	addi	r2,r2,-128
 4006dc4:	103ff71e 	bne	r2,zero,4006da4 <__alt_data_end+0xfc006da4>
 4006dc8:	0007883a 	mov	r3,zero
 4006dcc:	28800003 	ldbu	r2,0(r5)
 4006dd0:	1885c83a 	sub	r2,r3,r2
 4006dd4:	f800283a 	ret
 4006dd8:	28800003 	ldbu	r2,0(r5)
 4006ddc:	18c03fcc 	andi	r3,r3,255
 4006de0:	1885c83a 	sub	r2,r3,r2
 4006de4:	f800283a 	ret
 4006de8:	0005883a 	mov	r2,zero
 4006dec:	f800283a 	ret
 4006df0:	10c03fcc 	andi	r3,r2,255
 4006df4:	003ff506 	br	4006dcc <__alt_data_end+0xfc006dcc>

04006df8 <strlen>:
 4006df8:	208000cc 	andi	r2,r4,3
 4006dfc:	10002026 	beq	r2,zero,4006e80 <strlen+0x88>
 4006e00:	20800007 	ldb	r2,0(r4)
 4006e04:	10002026 	beq	r2,zero,4006e88 <strlen+0x90>
 4006e08:	2005883a 	mov	r2,r4
 4006e0c:	00000206 	br	4006e18 <strlen+0x20>
 4006e10:	10c00007 	ldb	r3,0(r2)
 4006e14:	18001826 	beq	r3,zero,4006e78 <strlen+0x80>
 4006e18:	10800044 	addi	r2,r2,1
 4006e1c:	10c000cc 	andi	r3,r2,3
 4006e20:	183ffb1e 	bne	r3,zero,4006e10 <__alt_data_end+0xfc006e10>
 4006e24:	10c00017 	ldw	r3,0(r2)
 4006e28:	01ffbff4 	movhi	r7,65279
 4006e2c:	39ffbfc4 	addi	r7,r7,-257
 4006e30:	00ca303a 	nor	r5,zero,r3
 4006e34:	01a02074 	movhi	r6,32897
 4006e38:	19c7883a 	add	r3,r3,r7
 4006e3c:	31a02004 	addi	r6,r6,-32640
 4006e40:	1946703a 	and	r3,r3,r5
 4006e44:	1986703a 	and	r3,r3,r6
 4006e48:	1800091e 	bne	r3,zero,4006e70 <strlen+0x78>
 4006e4c:	10800104 	addi	r2,r2,4
 4006e50:	10c00017 	ldw	r3,0(r2)
 4006e54:	19cb883a 	add	r5,r3,r7
 4006e58:	00c6303a 	nor	r3,zero,r3
 4006e5c:	28c6703a 	and	r3,r5,r3
 4006e60:	1986703a 	and	r3,r3,r6
 4006e64:	183ff926 	beq	r3,zero,4006e4c <__alt_data_end+0xfc006e4c>
 4006e68:	00000106 	br	4006e70 <strlen+0x78>
 4006e6c:	10800044 	addi	r2,r2,1
 4006e70:	10c00007 	ldb	r3,0(r2)
 4006e74:	183ffd1e 	bne	r3,zero,4006e6c <__alt_data_end+0xfc006e6c>
 4006e78:	1105c83a 	sub	r2,r2,r4
 4006e7c:	f800283a 	ret
 4006e80:	2005883a 	mov	r2,r4
 4006e84:	003fe706 	br	4006e24 <__alt_data_end+0xfc006e24>
 4006e88:	0005883a 	mov	r2,zero
 4006e8c:	f800283a 	ret

04006e90 <__sprint_r.part.0>:
 4006e90:	28801917 	ldw	r2,100(r5)
 4006e94:	defff604 	addi	sp,sp,-40
 4006e98:	dd400515 	stw	r21,20(sp)
 4006e9c:	dfc00915 	stw	ra,36(sp)
 4006ea0:	df000815 	stw	fp,32(sp)
 4006ea4:	ddc00715 	stw	r23,28(sp)
 4006ea8:	dd800615 	stw	r22,24(sp)
 4006eac:	dd000415 	stw	r20,16(sp)
 4006eb0:	dcc00315 	stw	r19,12(sp)
 4006eb4:	dc800215 	stw	r18,8(sp)
 4006eb8:	dc400115 	stw	r17,4(sp)
 4006ebc:	dc000015 	stw	r16,0(sp)
 4006ec0:	1088000c 	andi	r2,r2,8192
 4006ec4:	302b883a 	mov	r21,r6
 4006ec8:	10002e26 	beq	r2,zero,4006f84 <__sprint_r.part.0+0xf4>
 4006ecc:	30800217 	ldw	r2,8(r6)
 4006ed0:	35800017 	ldw	r22,0(r6)
 4006ed4:	10002926 	beq	r2,zero,4006f7c <__sprint_r.part.0+0xec>
 4006ed8:	2827883a 	mov	r19,r5
 4006edc:	2029883a 	mov	r20,r4
 4006ee0:	b5c00104 	addi	r23,r22,4
 4006ee4:	04bfffc4 	movi	r18,-1
 4006ee8:	bc400017 	ldw	r17,0(r23)
 4006eec:	b4000017 	ldw	r16,0(r22)
 4006ef0:	0039883a 	mov	fp,zero
 4006ef4:	8822d0ba 	srli	r17,r17,2
 4006ef8:	8800031e 	bne	r17,zero,4006f08 <__sprint_r.part.0+0x78>
 4006efc:	00001806 	br	4006f60 <__sprint_r.part.0+0xd0>
 4006f00:	84000104 	addi	r16,r16,4
 4006f04:	8f001526 	beq	r17,fp,4006f5c <__sprint_r.part.0+0xcc>
 4006f08:	81400017 	ldw	r5,0(r16)
 4006f0c:	980d883a 	mov	r6,r19
 4006f10:	a009883a 	mov	r4,r20
 4006f14:	40089800 	call	4008980 <_fputwc_r>
 4006f18:	e7000044 	addi	fp,fp,1
 4006f1c:	14bff81e 	bne	r2,r18,4006f00 <__alt_data_end+0xfc006f00>
 4006f20:	9005883a 	mov	r2,r18
 4006f24:	a8000215 	stw	zero,8(r21)
 4006f28:	a8000115 	stw	zero,4(r21)
 4006f2c:	dfc00917 	ldw	ra,36(sp)
 4006f30:	df000817 	ldw	fp,32(sp)
 4006f34:	ddc00717 	ldw	r23,28(sp)
 4006f38:	dd800617 	ldw	r22,24(sp)
 4006f3c:	dd400517 	ldw	r21,20(sp)
 4006f40:	dd000417 	ldw	r20,16(sp)
 4006f44:	dcc00317 	ldw	r19,12(sp)
 4006f48:	dc800217 	ldw	r18,8(sp)
 4006f4c:	dc400117 	ldw	r17,4(sp)
 4006f50:	dc000017 	ldw	r16,0(sp)
 4006f54:	dec00a04 	addi	sp,sp,40
 4006f58:	f800283a 	ret
 4006f5c:	a8800217 	ldw	r2,8(r21)
 4006f60:	8c63883a 	add	r17,r17,r17
 4006f64:	8c63883a 	add	r17,r17,r17
 4006f68:	1445c83a 	sub	r2,r2,r17
 4006f6c:	a8800215 	stw	r2,8(r21)
 4006f70:	b5800204 	addi	r22,r22,8
 4006f74:	bdc00204 	addi	r23,r23,8
 4006f78:	103fdb1e 	bne	r2,zero,4006ee8 <__alt_data_end+0xfc006ee8>
 4006f7c:	0005883a 	mov	r2,zero
 4006f80:	003fe806 	br	4006f24 <__alt_data_end+0xfc006f24>
 4006f84:	4008a800 	call	4008a80 <__sfvwrite_r>
 4006f88:	003fe606 	br	4006f24 <__alt_data_end+0xfc006f24>

04006f8c <__sprint_r>:
 4006f8c:	30c00217 	ldw	r3,8(r6)
 4006f90:	18000126 	beq	r3,zero,4006f98 <__sprint_r+0xc>
 4006f94:	4006e901 	jmpi	4006e90 <__sprint_r.part.0>
 4006f98:	30000115 	stw	zero,4(r6)
 4006f9c:	0005883a 	mov	r2,zero
 4006fa0:	f800283a 	ret

04006fa4 <___vfiprintf_internal_r>:
 4006fa4:	deffca04 	addi	sp,sp,-216
 4006fa8:	dd403115 	stw	r21,196(sp)
 4006fac:	dfc03515 	stw	ra,212(sp)
 4006fb0:	df003415 	stw	fp,208(sp)
 4006fb4:	ddc03315 	stw	r23,204(sp)
 4006fb8:	dd803215 	stw	r22,200(sp)
 4006fbc:	dd003015 	stw	r20,192(sp)
 4006fc0:	dcc02f15 	stw	r19,188(sp)
 4006fc4:	dc802e15 	stw	r18,184(sp)
 4006fc8:	dc402d15 	stw	r17,180(sp)
 4006fcc:	dc002c15 	stw	r16,176(sp)
 4006fd0:	d9002115 	stw	r4,132(sp)
 4006fd4:	d9402015 	stw	r5,128(sp)
 4006fd8:	d9c02215 	stw	r7,136(sp)
 4006fdc:	302b883a 	mov	r21,r6
 4006fe0:	20000226 	beq	r4,zero,4006fec <___vfiprintf_internal_r+0x48>
 4006fe4:	20800e17 	ldw	r2,56(r4)
 4006fe8:	1000cf26 	beq	r2,zero,4007328 <___vfiprintf_internal_r+0x384>
 4006fec:	d8c02017 	ldw	r3,128(sp)
 4006ff0:	1880030b 	ldhu	r2,12(r3)
 4006ff4:	10c8000c 	andi	r3,r2,8192
 4006ff8:	1800071e 	bne	r3,zero,4007018 <___vfiprintf_internal_r+0x74>
 4006ffc:	d9402017 	ldw	r5,128(sp)
 4007000:	00f7ffc4 	movi	r3,-8193
 4007004:	10880014 	ori	r2,r2,8192
 4007008:	29001917 	ldw	r4,100(r5)
 400700c:	2880030d 	sth	r2,12(r5)
 4007010:	20c6703a 	and	r3,r4,r3
 4007014:	28c01915 	stw	r3,100(r5)
 4007018:	10c0020c 	andi	r3,r2,8
 400701c:	1800a526 	beq	r3,zero,40072b4 <___vfiprintf_internal_r+0x310>
 4007020:	d9002017 	ldw	r4,128(sp)
 4007024:	20c00417 	ldw	r3,16(r4)
 4007028:	1800a226 	beq	r3,zero,40072b4 <___vfiprintf_internal_r+0x310>
 400702c:	1080068c 	andi	r2,r2,26
 4007030:	00c00284 	movi	r3,10
 4007034:	10c0a826 	beq	r2,r3,40072d8 <___vfiprintf_internal_r+0x334>
 4007038:	d9001a04 	addi	r4,sp,104
 400703c:	d94019c4 	addi	r5,sp,103
 4007040:	04810074 	movhi	r18,1025
 4007044:	2145c83a 	sub	r2,r4,r5
 4007048:	9488e904 	addi	r18,r18,9124
 400704c:	d9001e15 	stw	r4,120(sp)
 4007050:	d9401f15 	stw	r5,124(sp)
 4007054:	dec01a15 	stw	sp,104(sp)
 4007058:	d8001c15 	stw	zero,112(sp)
 400705c:	d8001b15 	stw	zero,108(sp)
 4007060:	d811883a 	mov	r8,sp
 4007064:	d8002615 	stw	zero,152(sp)
 4007068:	d8002415 	stw	zero,144(sp)
 400706c:	d8802815 	stw	r2,160(sp)
 4007070:	a82d883a 	mov	r22,r21
 4007074:	b0800007 	ldb	r2,0(r22)
 4007078:	10040d26 	beq	r2,zero,40080b0 <___vfiprintf_internal_r+0x110c>
 400707c:	00c00944 	movi	r3,37
 4007080:	b029883a 	mov	r20,r22
 4007084:	10c0021e 	bne	r2,r3,4007090 <___vfiprintf_internal_r+0xec>
 4007088:	00001606 	br	40070e4 <___vfiprintf_internal_r+0x140>
 400708c:	10c00326 	beq	r2,r3,400709c <___vfiprintf_internal_r+0xf8>
 4007090:	a5000044 	addi	r20,r20,1
 4007094:	a0800007 	ldb	r2,0(r20)
 4007098:	103ffc1e 	bne	r2,zero,400708c <__alt_data_end+0xfc00708c>
 400709c:	a5a1c83a 	sub	r16,r20,r22
 40070a0:	80001026 	beq	r16,zero,40070e4 <___vfiprintf_internal_r+0x140>
 40070a4:	d8c01c17 	ldw	r3,112(sp)
 40070a8:	d8801b17 	ldw	r2,108(sp)
 40070ac:	45800015 	stw	r22,0(r8)
 40070b0:	80c7883a 	add	r3,r16,r3
 40070b4:	10800044 	addi	r2,r2,1
 40070b8:	44000115 	stw	r16,4(r8)
 40070bc:	d8c01c15 	stw	r3,112(sp)
 40070c0:	d8801b15 	stw	r2,108(sp)
 40070c4:	010001c4 	movi	r4,7
 40070c8:	2080750e 	bge	r4,r2,40072a0 <___vfiprintf_internal_r+0x2fc>
 40070cc:	1803951e 	bne	r3,zero,4007f24 <___vfiprintf_internal_r+0xf80>
 40070d0:	d8c02417 	ldw	r3,144(sp)
 40070d4:	d8001b15 	stw	zero,108(sp)
 40070d8:	d811883a 	mov	r8,sp
 40070dc:	1c07883a 	add	r3,r3,r16
 40070e0:	d8c02415 	stw	r3,144(sp)
 40070e4:	a0800007 	ldb	r2,0(r20)
 40070e8:	1002e026 	beq	r2,zero,4007c6c <___vfiprintf_internal_r+0xcc8>
 40070ec:	a5800044 	addi	r22,r20,1
 40070f0:	a0c00047 	ldb	r3,1(r20)
 40070f4:	d8001d85 	stb	zero,118(sp)
 40070f8:	0027883a 	mov	r19,zero
 40070fc:	d8002305 	stb	zero,140(sp)
 4007100:	043fffc4 	movi	r16,-1
 4007104:	d8002515 	stw	zero,148(sp)
 4007108:	0023883a 	mov	r17,zero
 400710c:	05001604 	movi	r20,88
 4007110:	05400244 	movi	r21,9
 4007114:	402f883a 	mov	r23,r8
 4007118:	b5800044 	addi	r22,r22,1
 400711c:	18bff804 	addi	r2,r3,-32
 4007120:	a0827736 	bltu	r20,r2,4007b00 <___vfiprintf_internal_r+0xb5c>
 4007124:	100490ba 	slli	r2,r2,2
 4007128:	01010034 	movhi	r4,1024
 400712c:	211c4f04 	addi	r4,r4,28988
 4007130:	1105883a 	add	r2,r2,r4
 4007134:	10800017 	ldw	r2,0(r2)
 4007138:	1000683a 	jmp	r2
 400713c:	04007800 	call	400780 <__alt_mem_sdram_controller_0-0x3bff880>
 4007140:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007144:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007148:	0400781c 	xori	r16,zero,480
 400714c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007150:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007154:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007158:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400715c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007160:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007164:	04007a24 	muli	r16,zero,488
 4007168:	04007a48 	cmpgei	r16,zero,489
 400716c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007170:	04007340 	call	400734 <__alt_mem_sdram_controller_0-0x3bff8cc>
 4007174:	04007a5c 	xori	r16,zero,489
 4007178:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400717c:	04007828 	cmpgeui	r16,zero,480
 4007180:	04007834 	movhi	r16,480
 4007184:	04007834 	movhi	r16,480
 4007188:	04007834 	movhi	r16,480
 400718c:	04007834 	movhi	r16,480
 4007190:	04007834 	movhi	r16,480
 4007194:	04007834 	movhi	r16,480
 4007198:	04007834 	movhi	r16,480
 400719c:	04007834 	movhi	r16,480
 40071a0:	04007834 	movhi	r16,480
 40071a4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071a8:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071ac:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071b0:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071b4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071b8:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071bc:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071c0:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071c4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071c8:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071cc:	04007874 	movhi	r16,481
 40071d0:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071d4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071d8:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071dc:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071e0:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071e4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071e8:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071ec:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071f0:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071f4:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 40071f8:	040078b0 	cmpltui	r16,zero,482
 40071fc:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007200:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007204:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007208:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400720c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007210:	0400790c 	andi	r16,zero,484
 4007214:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007218:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400721c:	04007980 	call	400798 <__alt_mem_sdram_controller_0-0x3bff868>
 4007220:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007224:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007228:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400722c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007230:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007234:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007238:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400723c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007240:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007244:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007248:	04007728 	cmpgeui	r16,zero,476
 400724c:	04007758 	cmpnei	r16,zero,477
 4007250:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007254:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007258:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400725c:	04007aa8 	cmpgeui	r16,zero,490
 4007260:	04007758 	cmpnei	r16,zero,477
 4007264:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007268:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400726c:	04007600 	call	400760 <__alt_mem_sdram_controller_0-0x3bff8a0>
 4007270:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007274:	04007614 	movui	r16,472
 4007278:	0400764c 	andi	r16,zero,473
 400727c:	0400734c 	andi	r16,zero,461
 4007280:	040075f4 	movhi	r16,471
 4007284:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007288:	040079c0 	call	40079c <__alt_mem_sdram_controller_0-0x3bff864>
 400728c:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007290:	04007a0c 	andi	r16,zero,488
 4007294:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 4007298:	04007b00 	call	4007b0 <__alt_mem_sdram_controller_0-0x3bff850>
 400729c:	040076d0 	cmplti	r16,zero,475
 40072a0:	42000204 	addi	r8,r8,8
 40072a4:	d8c02417 	ldw	r3,144(sp)
 40072a8:	1c07883a 	add	r3,r3,r16
 40072ac:	d8c02415 	stw	r3,144(sp)
 40072b0:	003f8c06 	br	40070e4 <__alt_data_end+0xfc0070e4>
 40072b4:	d9402017 	ldw	r5,128(sp)
 40072b8:	d9002117 	ldw	r4,132(sp)
 40072bc:	40026500 	call	4002650 <__swsetup_r>
 40072c0:	1003c11e 	bne	r2,zero,40081c8 <___vfiprintf_internal_r+0x1224>
 40072c4:	d9402017 	ldw	r5,128(sp)
 40072c8:	00c00284 	movi	r3,10
 40072cc:	2880030b 	ldhu	r2,12(r5)
 40072d0:	1080068c 	andi	r2,r2,26
 40072d4:	10ff581e 	bne	r2,r3,4007038 <__alt_data_end+0xfc007038>
 40072d8:	d8c02017 	ldw	r3,128(sp)
 40072dc:	1880038f 	ldh	r2,14(r3)
 40072e0:	103f5516 	blt	r2,zero,4007038 <__alt_data_end+0xfc007038>
 40072e4:	d9c02217 	ldw	r7,136(sp)
 40072e8:	d9002117 	ldw	r4,132(sp)
 40072ec:	a80d883a 	mov	r6,r21
 40072f0:	180b883a 	mov	r5,r3
 40072f4:	40084cc0 	call	40084cc <__sbprintf>
 40072f8:	dfc03517 	ldw	ra,212(sp)
 40072fc:	df003417 	ldw	fp,208(sp)
 4007300:	ddc03317 	ldw	r23,204(sp)
 4007304:	dd803217 	ldw	r22,200(sp)
 4007308:	dd403117 	ldw	r21,196(sp)
 400730c:	dd003017 	ldw	r20,192(sp)
 4007310:	dcc02f17 	ldw	r19,188(sp)
 4007314:	dc802e17 	ldw	r18,184(sp)
 4007318:	dc402d17 	ldw	r17,180(sp)
 400731c:	dc002c17 	ldw	r16,176(sp)
 4007320:	dec03604 	addi	sp,sp,216
 4007324:	f800283a 	ret
 4007328:	400465c0 	call	400465c <__sinit>
 400732c:	003f2f06 	br	4006fec <__alt_data_end+0xfc006fec>
 4007330:	d8c02517 	ldw	r3,148(sp)
 4007334:	d8802215 	stw	r2,136(sp)
 4007338:	00c7c83a 	sub	r3,zero,r3
 400733c:	d8c02515 	stw	r3,148(sp)
 4007340:	8c400114 	ori	r17,r17,4
 4007344:	b0c00007 	ldb	r3,0(r22)
 4007348:	003f7306 	br	4007118 <__alt_data_end+0xfc007118>
 400734c:	00800c04 	movi	r2,48
 4007350:	d9402217 	ldw	r5,136(sp)
 4007354:	d8801d05 	stb	r2,116(sp)
 4007358:	00801e04 	movi	r2,120
 400735c:	d8801d45 	stb	r2,117(sp)
 4007360:	d8001d85 	stb	zero,118(sp)
 4007364:	b811883a 	mov	r8,r23
 4007368:	28c00104 	addi	r3,r5,4
 400736c:	2cc00017 	ldw	r19,0(r5)
 4007370:	0029883a 	mov	r20,zero
 4007374:	88800094 	ori	r2,r17,2
 4007378:	80032516 	blt	r16,zero,4008010 <___vfiprintf_internal_r+0x106c>
 400737c:	00bfdfc4 	movi	r2,-129
 4007380:	88a2703a 	and	r17,r17,r2
 4007384:	d8c02215 	stw	r3,136(sp)
 4007388:	8c400094 	ori	r17,r17,2
 400738c:	98032a1e 	bne	r19,zero,4008038 <___vfiprintf_internal_r+0x1094>
 4007390:	00810074 	movhi	r2,1025
 4007394:	10888804 	addi	r2,r2,8736
 4007398:	d8802615 	stw	r2,152(sp)
 400739c:	002b883a 	mov	r21,zero
 40073a0:	8001741e 	bne	r16,zero,4007974 <___vfiprintf_internal_r+0x9d0>
 40073a4:	0021883a 	mov	r16,zero
 40073a8:	0029883a 	mov	r20,zero
 40073ac:	ddc01a04 	addi	r23,sp,104
 40073b0:	8027883a 	mov	r19,r16
 40073b4:	8500010e 	bge	r16,r20,40073bc <___vfiprintf_internal_r+0x418>
 40073b8:	a027883a 	mov	r19,r20
 40073bc:	ad403fcc 	andi	r21,r21,255
 40073c0:	ad40201c 	xori	r21,r21,128
 40073c4:	ad7fe004 	addi	r21,r21,-128
 40073c8:	a8000126 	beq	r21,zero,40073d0 <___vfiprintf_internal_r+0x42c>
 40073cc:	9cc00044 	addi	r19,r19,1
 40073d0:	89c0008c 	andi	r7,r17,2
 40073d4:	38000126 	beq	r7,zero,40073dc <___vfiprintf_internal_r+0x438>
 40073d8:	9cc00084 	addi	r19,r19,2
 40073dc:	88c0210c 	andi	r3,r17,132
 40073e0:	1801dd1e 	bne	r3,zero,4007b58 <___vfiprintf_internal_r+0xbb4>
 40073e4:	d9402517 	ldw	r5,148(sp)
 40073e8:	2cebc83a 	sub	r21,r5,r19
 40073ec:	0541da0e 	bge	zero,r21,4007b58 <___vfiprintf_internal_r+0xbb4>
 40073f0:	07000404 	movi	fp,16
 40073f4:	d8801c17 	ldw	r2,112(sp)
 40073f8:	e543be0e 	bge	fp,r21,40082f4 <___vfiprintf_internal_r+0x1350>
 40073fc:	01410074 	movhi	r5,1025
 4007400:	2948ed04 	addi	r5,r5,9140
 4007404:	dc002715 	stw	r16,156(sp)
 4007408:	d9801b17 	ldw	r6,108(sp)
 400740c:	a821883a 	mov	r16,r21
 4007410:	d9402315 	stw	r5,140(sp)
 4007414:	028001c4 	movi	r10,7
 4007418:	d9c02915 	stw	r7,164(sp)
 400741c:	182b883a 	mov	r21,r3
 4007420:	00000506 	br	4007438 <___vfiprintf_internal_r+0x494>
 4007424:	31000084 	addi	r4,r6,2
 4007428:	42000204 	addi	r8,r8,8
 400742c:	180d883a 	mov	r6,r3
 4007430:	843ffc04 	addi	r16,r16,-16
 4007434:	e4000f0e 	bge	fp,r16,4007474 <___vfiprintf_internal_r+0x4d0>
 4007438:	01010074 	movhi	r4,1025
 400743c:	10800404 	addi	r2,r2,16
 4007440:	30c00044 	addi	r3,r6,1
 4007444:	2108ed04 	addi	r4,r4,9140
 4007448:	41000015 	stw	r4,0(r8)
 400744c:	47000115 	stw	fp,4(r8)
 4007450:	d8801c15 	stw	r2,112(sp)
 4007454:	d8c01b15 	stw	r3,108(sp)
 4007458:	50fff20e 	bge	r10,r3,4007424 <__alt_data_end+0xfc007424>
 400745c:	1001b21e 	bne	r2,zero,4007b28 <___vfiprintf_internal_r+0xb84>
 4007460:	843ffc04 	addi	r16,r16,-16
 4007464:	000d883a 	mov	r6,zero
 4007468:	01000044 	movi	r4,1
 400746c:	d811883a 	mov	r8,sp
 4007470:	e43ff116 	blt	fp,r16,4007438 <__alt_data_end+0xfc007438>
 4007474:	a807883a 	mov	r3,r21
 4007478:	d9c02917 	ldw	r7,164(sp)
 400747c:	802b883a 	mov	r21,r16
 4007480:	dc002717 	ldw	r16,156(sp)
 4007484:	d9402317 	ldw	r5,140(sp)
 4007488:	a885883a 	add	r2,r21,r2
 400748c:	45400115 	stw	r21,4(r8)
 4007490:	41400015 	stw	r5,0(r8)
 4007494:	d8801c15 	stw	r2,112(sp)
 4007498:	d9001b15 	stw	r4,108(sp)
 400749c:	014001c4 	movi	r5,7
 40074a0:	29026216 	blt	r5,r4,4007e2c <___vfiprintf_internal_r+0xe88>
 40074a4:	d9801d87 	ldb	r6,118(sp)
 40074a8:	42000204 	addi	r8,r8,8
 40074ac:	21400044 	addi	r5,r4,1
 40074b0:	3001ae1e 	bne	r6,zero,4007b6c <___vfiprintf_internal_r+0xbc8>
 40074b4:	3801bb26 	beq	r7,zero,4007ba4 <___vfiprintf_internal_r+0xc00>
 40074b8:	d9001d04 	addi	r4,sp,116
 40074bc:	10800084 	addi	r2,r2,2
 40074c0:	41000015 	stw	r4,0(r8)
 40074c4:	01000084 	movi	r4,2
 40074c8:	41000115 	stw	r4,4(r8)
 40074cc:	d8801c15 	stw	r2,112(sp)
 40074d0:	d9401b15 	stw	r5,108(sp)
 40074d4:	010001c4 	movi	r4,7
 40074d8:	2142680e 	bge	r4,r5,4007e7c <___vfiprintf_internal_r+0xed8>
 40074dc:	1002b11e 	bne	r2,zero,4007fa4 <___vfiprintf_internal_r+0x1000>
 40074e0:	01802004 	movi	r6,128
 40074e4:	01400044 	movi	r5,1
 40074e8:	0009883a 	mov	r4,zero
 40074ec:	d811883a 	mov	r8,sp
 40074f0:	1981ae1e 	bne	r3,r6,4007bac <___vfiprintf_internal_r+0xc08>
 40074f4:	d8c02517 	ldw	r3,148(sp)
 40074f8:	1cf9c83a 	sub	fp,r3,r19
 40074fc:	0701ab0e 	bge	zero,fp,4007bac <___vfiprintf_internal_r+0xc08>
 4007500:	05400404 	movi	r21,16
 4007504:	af03a90e 	bge	r21,fp,40083ac <___vfiprintf_internal_r+0x1408>
 4007508:	01410074 	movhi	r5,1025
 400750c:	2948e904 	addi	r5,r5,9124
 4007510:	d9402315 	stw	r5,140(sp)
 4007514:	01c001c4 	movi	r7,7
 4007518:	00000506 	br	4007530 <___vfiprintf_internal_r+0x58c>
 400751c:	21800084 	addi	r6,r4,2
 4007520:	42000204 	addi	r8,r8,8
 4007524:	1809883a 	mov	r4,r3
 4007528:	e73ffc04 	addi	fp,fp,-16
 400752c:	af000d0e 	bge	r21,fp,4007564 <___vfiprintf_internal_r+0x5c0>
 4007530:	10800404 	addi	r2,r2,16
 4007534:	20c00044 	addi	r3,r4,1
 4007538:	44800015 	stw	r18,0(r8)
 400753c:	45400115 	stw	r21,4(r8)
 4007540:	d8801c15 	stw	r2,112(sp)
 4007544:	d8c01b15 	stw	r3,108(sp)
 4007548:	38fff40e 	bge	r7,r3,400751c <__alt_data_end+0xfc00751c>
 400754c:	10022b1e 	bne	r2,zero,4007dfc <___vfiprintf_internal_r+0xe58>
 4007550:	e73ffc04 	addi	fp,fp,-16
 4007554:	01800044 	movi	r6,1
 4007558:	0009883a 	mov	r4,zero
 400755c:	d811883a 	mov	r8,sp
 4007560:	af3ff316 	blt	r21,fp,4007530 <__alt_data_end+0xfc007530>
 4007564:	d8c02317 	ldw	r3,140(sp)
 4007568:	1705883a 	add	r2,r2,fp
 400756c:	47000115 	stw	fp,4(r8)
 4007570:	40c00015 	stw	r3,0(r8)
 4007574:	d8801c15 	stw	r2,112(sp)
 4007578:	d9801b15 	stw	r6,108(sp)
 400757c:	00c001c4 	movi	r3,7
 4007580:	19829416 	blt	r3,r6,4007fd4 <___vfiprintf_internal_r+0x1030>
 4007584:	8521c83a 	sub	r16,r16,r20
 4007588:	42000204 	addi	r8,r8,8
 400758c:	31400044 	addi	r5,r6,1
 4007590:	3009883a 	mov	r4,r6
 4007594:	04018716 	blt	zero,r16,4007bb4 <___vfiprintf_internal_r+0xc10>
 4007598:	a085883a 	add	r2,r20,r2
 400759c:	45c00015 	stw	r23,0(r8)
 40075a0:	45000115 	stw	r20,4(r8)
 40075a4:	d8801c15 	stw	r2,112(sp)
 40075a8:	d9401b15 	stw	r5,108(sp)
 40075ac:	00c001c4 	movi	r3,7
 40075b0:	1941c20e 	bge	r3,r5,4007cbc <___vfiprintf_internal_r+0xd18>
 40075b4:	1002531e 	bne	r2,zero,4007f04 <___vfiprintf_internal_r+0xf60>
 40075b8:	d8001b15 	stw	zero,108(sp)
 40075bc:	8c40010c 	andi	r17,r17,4
 40075c0:	88023226 	beq	r17,zero,4007e8c <___vfiprintf_internal_r+0xee8>
 40075c4:	d9002517 	ldw	r4,148(sp)
 40075c8:	24e3c83a 	sub	r17,r4,r19
 40075cc:	04432916 	blt	zero,r17,4008274 <___vfiprintf_internal_r+0x12d0>
 40075d0:	d8802517 	ldw	r2,148(sp)
 40075d4:	14c0010e 	bge	r2,r19,40075dc <___vfiprintf_internal_r+0x638>
 40075d8:	9805883a 	mov	r2,r19
 40075dc:	d8c02417 	ldw	r3,144(sp)
 40075e0:	1887883a 	add	r3,r3,r2
 40075e4:	d8c02415 	stw	r3,144(sp)
 40075e8:	d8001b15 	stw	zero,108(sp)
 40075ec:	d811883a 	mov	r8,sp
 40075f0:	003ea006 	br	4007074 <__alt_data_end+0xfc007074>
 40075f4:	8c400814 	ori	r17,r17,32
 40075f8:	b0c00007 	ldb	r3,0(r22)
 40075fc:	003ec606 	br	4007118 <__alt_data_end+0xfc007118>
 4007600:	b0c00007 	ldb	r3,0(r22)
 4007604:	00801b04 	movi	r2,108
 4007608:	18832026 	beq	r3,r2,400828c <___vfiprintf_internal_r+0x12e8>
 400760c:	8c400414 	ori	r17,r17,16
 4007610:	003ec106 	br	4007118 <__alt_data_end+0xfc007118>
 4007614:	9cc03fcc 	andi	r19,r19,255
 4007618:	b811883a 	mov	r8,r23
 400761c:	9803981e 	bne	r19,zero,4008480 <___vfiprintf_internal_r+0x14dc>
 4007620:	8880080c 	andi	r2,r17,32
 4007624:	1002be26 	beq	r2,zero,4008120 <___vfiprintf_internal_r+0x117c>
 4007628:	d9002217 	ldw	r4,136(sp)
 400762c:	d9402417 	ldw	r5,144(sp)
 4007630:	20800017 	ldw	r2,0(r4)
 4007634:	2807d7fa 	srai	r3,r5,31
 4007638:	21000104 	addi	r4,r4,4
 400763c:	d9002215 	stw	r4,136(sp)
 4007640:	11400015 	stw	r5,0(r2)
 4007644:	10c00115 	stw	r3,4(r2)
 4007648:	003e8a06 	br	4007074 <__alt_data_end+0xfc007074>
 400764c:	9cc03fcc 	andi	r19,r19,255
 4007650:	b811883a 	mov	r8,r23
 4007654:	9803871e 	bne	r19,zero,4008474 <___vfiprintf_internal_r+0x14d0>
 4007658:	8880080c 	andi	r2,r17,32
 400765c:	10009a26 	beq	r2,zero,40078c8 <___vfiprintf_internal_r+0x924>
 4007660:	d9002217 	ldw	r4,136(sp)
 4007664:	d8001d85 	stb	zero,118(sp)
 4007668:	20800204 	addi	r2,r4,8
 400766c:	24c00017 	ldw	r19,0(r4)
 4007670:	25000117 	ldw	r20,4(r4)
 4007674:	8002a416 	blt	r16,zero,4008108 <___vfiprintf_internal_r+0x1164>
 4007678:	013fdfc4 	movi	r4,-129
 400767c:	9d06b03a 	or	r3,r19,r20
 4007680:	d8802215 	stw	r2,136(sp)
 4007684:	8922703a 	and	r17,r17,r4
 4007688:	18009b26 	beq	r3,zero,40078f8 <___vfiprintf_internal_r+0x954>
 400768c:	002b883a 	mov	r21,zero
 4007690:	ddc01a04 	addi	r23,sp,104
 4007694:	9806d0fa 	srli	r3,r19,3
 4007698:	a008977a 	slli	r4,r20,29
 400769c:	a028d0fa 	srli	r20,r20,3
 40076a0:	9cc001cc 	andi	r19,r19,7
 40076a4:	98800c04 	addi	r2,r19,48
 40076a8:	bdffffc4 	addi	r23,r23,-1
 40076ac:	20e6b03a 	or	r19,r4,r3
 40076b0:	b8800005 	stb	r2,0(r23)
 40076b4:	9d06b03a 	or	r3,r19,r20
 40076b8:	183ff61e 	bne	r3,zero,4007694 <__alt_data_end+0xfc007694>
 40076bc:	88c0004c 	andi	r3,r17,1
 40076c0:	18021f1e 	bne	r3,zero,4007f40 <___vfiprintf_internal_r+0xf9c>
 40076c4:	d9401e17 	ldw	r5,120(sp)
 40076c8:	2de9c83a 	sub	r20,r5,r23
 40076cc:	003f3806 	br	40073b0 <__alt_data_end+0xfc0073b0>
 40076d0:	9cc03fcc 	andi	r19,r19,255
 40076d4:	b811883a 	mov	r8,r23
 40076d8:	98034f1e 	bne	r19,zero,4008418 <___vfiprintf_internal_r+0x1474>
 40076dc:	00810074 	movhi	r2,1025
 40076e0:	10888804 	addi	r2,r2,8736
 40076e4:	d8802615 	stw	r2,152(sp)
 40076e8:	8880080c 	andi	r2,r17,32
 40076ec:	1000ac26 	beq	r2,zero,40079a0 <___vfiprintf_internal_r+0x9fc>
 40076f0:	d9002217 	ldw	r4,136(sp)
 40076f4:	24c00017 	ldw	r19,0(r4)
 40076f8:	25000117 	ldw	r20,4(r4)
 40076fc:	21000204 	addi	r4,r4,8
 4007700:	d9002215 	stw	r4,136(sp)
 4007704:	8880004c 	andi	r2,r17,1
 4007708:	1001e726 	beq	r2,zero,4007ea8 <___vfiprintf_internal_r+0xf04>
 400770c:	9d04b03a 	or	r2,r19,r20
 4007710:	10025c1e 	bne	r2,zero,4008084 <___vfiprintf_internal_r+0x10e0>
 4007714:	d8001d85 	stb	zero,118(sp)
 4007718:	80024416 	blt	r16,zero,400802c <___vfiprintf_internal_r+0x1088>
 400771c:	00bfdfc4 	movi	r2,-129
 4007720:	88a2703a 	and	r17,r17,r2
 4007724:	003f1d06 	br	400739c <__alt_data_end+0xfc00739c>
 4007728:	d8c02217 	ldw	r3,136(sp)
 400772c:	04c00044 	movi	r19,1
 4007730:	b811883a 	mov	r8,r23
 4007734:	18800017 	ldw	r2,0(r3)
 4007738:	18c00104 	addi	r3,r3,4
 400773c:	d8001d85 	stb	zero,118(sp)
 4007740:	d8801005 	stb	r2,64(sp)
 4007744:	d8c02215 	stw	r3,136(sp)
 4007748:	9829883a 	mov	r20,r19
 400774c:	ddc01004 	addi	r23,sp,64
 4007750:	0021883a 	mov	r16,zero
 4007754:	003f1e06 	br	40073d0 <__alt_data_end+0xfc0073d0>
 4007758:	9cc03fcc 	andi	r19,r19,255
 400775c:	b811883a 	mov	r8,r23
 4007760:	9803331e 	bne	r19,zero,4008430 <___vfiprintf_internal_r+0x148c>
 4007764:	8880080c 	andi	r2,r17,32
 4007768:	10004826 	beq	r2,zero,400788c <___vfiprintf_internal_r+0x8e8>
 400776c:	d9002217 	ldw	r4,136(sp)
 4007770:	20800117 	ldw	r2,4(r4)
 4007774:	24c00017 	ldw	r19,0(r4)
 4007778:	21000204 	addi	r4,r4,8
 400777c:	d9002215 	stw	r4,136(sp)
 4007780:	1029883a 	mov	r20,r2
 4007784:	10024c16 	blt	r2,zero,40080b8 <___vfiprintf_internal_r+0x1114>
 4007788:	dd401d83 	ldbu	r21,118(sp)
 400778c:	80007116 	blt	r16,zero,4007954 <___vfiprintf_internal_r+0x9b0>
 4007790:	00ffdfc4 	movi	r3,-129
 4007794:	9d04b03a 	or	r2,r19,r20
 4007798:	88e2703a 	and	r17,r17,r3
 400779c:	1000d126 	beq	r2,zero,4007ae4 <___vfiprintf_internal_r+0xb40>
 40077a0:	a0023526 	beq	r20,zero,4008078 <___vfiprintf_internal_r+0x10d4>
 40077a4:	ddc01a04 	addi	r23,sp,104
 40077a8:	4039883a 	mov	fp,r8
 40077ac:	9809883a 	mov	r4,r19
 40077b0:	a00b883a 	mov	r5,r20
 40077b4:	01800284 	movi	r6,10
 40077b8:	000f883a 	mov	r7,zero
 40077bc:	400a0580 	call	400a058 <__umoddi3>
 40077c0:	10800c04 	addi	r2,r2,48
 40077c4:	bdffffc4 	addi	r23,r23,-1
 40077c8:	9809883a 	mov	r4,r19
 40077cc:	a00b883a 	mov	r5,r20
 40077d0:	b8800005 	stb	r2,0(r23)
 40077d4:	01800284 	movi	r6,10
 40077d8:	000f883a 	mov	r7,zero
 40077dc:	4009a5c0 	call	4009a5c <__udivdi3>
 40077e0:	1027883a 	mov	r19,r2
 40077e4:	10c4b03a 	or	r2,r2,r3
 40077e8:	1829883a 	mov	r20,r3
 40077ec:	103fef1e 	bne	r2,zero,40077ac <__alt_data_end+0xfc0077ac>
 40077f0:	d9001e17 	ldw	r4,120(sp)
 40077f4:	e011883a 	mov	r8,fp
 40077f8:	25e9c83a 	sub	r20,r4,r23
 40077fc:	003eec06 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4007800:	d8802307 	ldb	r2,140(sp)
 4007804:	1002361e 	bne	r2,zero,40080e0 <___vfiprintf_internal_r+0x113c>
 4007808:	00c00804 	movi	r3,32
 400780c:	d8c02305 	stb	r3,140(sp)
 4007810:	04c00044 	movi	r19,1
 4007814:	b0c00007 	ldb	r3,0(r22)
 4007818:	003e3f06 	br	4007118 <__alt_data_end+0xfc007118>
 400781c:	8c400054 	ori	r17,r17,1
 4007820:	b0c00007 	ldb	r3,0(r22)
 4007824:	003e3c06 	br	4007118 <__alt_data_end+0xfc007118>
 4007828:	8c402014 	ori	r17,r17,128
 400782c:	b0c00007 	ldb	r3,0(r22)
 4007830:	003e3906 	br	4007118 <__alt_data_end+0xfc007118>
 4007834:	dc002715 	stw	r16,156(sp)
 4007838:	d8002515 	stw	zero,148(sp)
 400783c:	1f3ff404 	addi	fp,r3,-48
 4007840:	0009883a 	mov	r4,zero
 4007844:	b021883a 	mov	r16,r22
 4007848:	01400284 	movi	r5,10
 400784c:	400a7d00 	call	400a7d0 <__mulsi3>
 4007850:	80c00007 	ldb	r3,0(r16)
 4007854:	e089883a 	add	r4,fp,r2
 4007858:	b5800044 	addi	r22,r22,1
 400785c:	1f3ff404 	addi	fp,r3,-48
 4007860:	b021883a 	mov	r16,r22
 4007864:	af3ff82e 	bgeu	r21,fp,4007848 <__alt_data_end+0xfc007848>
 4007868:	d9002515 	stw	r4,148(sp)
 400786c:	dc002717 	ldw	r16,156(sp)
 4007870:	003e2a06 	br	400711c <__alt_data_end+0xfc00711c>
 4007874:	9cc03fcc 	andi	r19,r19,255
 4007878:	b811883a 	mov	r8,r23
 400787c:	9802e91e 	bne	r19,zero,4008424 <___vfiprintf_internal_r+0x1480>
 4007880:	8c400414 	ori	r17,r17,16
 4007884:	8880080c 	andi	r2,r17,32
 4007888:	103fb81e 	bne	r2,zero,400776c <__alt_data_end+0xfc00776c>
 400788c:	8880040c 	andi	r2,r17,16
 4007890:	10022e26 	beq	r2,zero,400814c <___vfiprintf_internal_r+0x11a8>
 4007894:	d9402217 	ldw	r5,136(sp)
 4007898:	2cc00017 	ldw	r19,0(r5)
 400789c:	29400104 	addi	r5,r5,4
 40078a0:	d9402215 	stw	r5,136(sp)
 40078a4:	9829d7fa 	srai	r20,r19,31
 40078a8:	a005883a 	mov	r2,r20
 40078ac:	003fb506 	br	4007784 <__alt_data_end+0xfc007784>
 40078b0:	9cc03fcc 	andi	r19,r19,255
 40078b4:	b811883a 	mov	r8,r23
 40078b8:	9802fa1e 	bne	r19,zero,40084a4 <___vfiprintf_internal_r+0x1500>
 40078bc:	8c400414 	ori	r17,r17,16
 40078c0:	8880080c 	andi	r2,r17,32
 40078c4:	103f661e 	bne	r2,zero,4007660 <__alt_data_end+0xfc007660>
 40078c8:	8880040c 	andi	r2,r17,16
 40078cc:	10020626 	beq	r2,zero,40080e8 <___vfiprintf_internal_r+0x1144>
 40078d0:	d9402217 	ldw	r5,136(sp)
 40078d4:	d8001d85 	stb	zero,118(sp)
 40078d8:	0029883a 	mov	r20,zero
 40078dc:	28800104 	addi	r2,r5,4
 40078e0:	2cc00017 	ldw	r19,0(r5)
 40078e4:	80020816 	blt	r16,zero,4008108 <___vfiprintf_internal_r+0x1164>
 40078e8:	00ffdfc4 	movi	r3,-129
 40078ec:	d8802215 	stw	r2,136(sp)
 40078f0:	88e2703a 	and	r17,r17,r3
 40078f4:	983f651e 	bne	r19,zero,400768c <__alt_data_end+0xfc00768c>
 40078f8:	002b883a 	mov	r21,zero
 40078fc:	8002cf26 	beq	r16,zero,400843c <___vfiprintf_internal_r+0x1498>
 4007900:	0027883a 	mov	r19,zero
 4007904:	0029883a 	mov	r20,zero
 4007908:	003f6106 	br	4007690 <__alt_data_end+0xfc007690>
 400790c:	9cc03fcc 	andi	r19,r19,255
 4007910:	b811883a 	mov	r8,r23
 4007914:	9802e01e 	bne	r19,zero,4008498 <___vfiprintf_internal_r+0x14f4>
 4007918:	8c400414 	ori	r17,r17,16
 400791c:	8880080c 	andi	r2,r17,32
 4007920:	1000641e 	bne	r2,zero,4007ab4 <___vfiprintf_internal_r+0xb10>
 4007924:	8880040c 	andi	r2,r17,16
 4007928:	1001c81e 	bne	r2,zero,400804c <___vfiprintf_internal_r+0x10a8>
 400792c:	8880100c 	andi	r2,r17,64
 4007930:	d8001d85 	stb	zero,118(sp)
 4007934:	1002281e 	bne	r2,zero,40081d8 <___vfiprintf_internal_r+0x1234>
 4007938:	d9002217 	ldw	r4,136(sp)
 400793c:	0029883a 	mov	r20,zero
 4007940:	20800104 	addi	r2,r4,4
 4007944:	24c00017 	ldw	r19,0(r4)
 4007948:	8001c60e 	bge	r16,zero,4008064 <___vfiprintf_internal_r+0x10c0>
 400794c:	d8802215 	stw	r2,136(sp)
 4007950:	002b883a 	mov	r21,zero
 4007954:	9d04b03a 	or	r2,r19,r20
 4007958:	103f911e 	bne	r2,zero,40077a0 <__alt_data_end+0xfc0077a0>
 400795c:	00800044 	movi	r2,1
 4007960:	10803fcc 	andi	r2,r2,255
 4007964:	00c00044 	movi	r3,1
 4007968:	10c05f26 	beq	r2,r3,4007ae8 <___vfiprintf_internal_r+0xb44>
 400796c:	00c00084 	movi	r3,2
 4007970:	10ffe31e 	bne	r2,r3,4007900 <__alt_data_end+0xfc007900>
 4007974:	0027883a 	mov	r19,zero
 4007978:	0029883a 	mov	r20,zero
 400797c:	00015106 	br	4007ec4 <___vfiprintf_internal_r+0xf20>
 4007980:	9cc03fcc 	andi	r19,r19,255
 4007984:	b811883a 	mov	r8,r23
 4007988:	9802c01e 	bne	r19,zero,400848c <___vfiprintf_internal_r+0x14e8>
 400798c:	01410074 	movhi	r5,1025
 4007990:	29488304 	addi	r5,r5,8716
 4007994:	d9402615 	stw	r5,152(sp)
 4007998:	8880080c 	andi	r2,r17,32
 400799c:	103f541e 	bne	r2,zero,40076f0 <__alt_data_end+0xfc0076f0>
 40079a0:	8880040c 	andi	r2,r17,16
 40079a4:	1001f226 	beq	r2,zero,4008170 <___vfiprintf_internal_r+0x11cc>
 40079a8:	d9402217 	ldw	r5,136(sp)
 40079ac:	0029883a 	mov	r20,zero
 40079b0:	2cc00017 	ldw	r19,0(r5)
 40079b4:	29400104 	addi	r5,r5,4
 40079b8:	d9402215 	stw	r5,136(sp)
 40079bc:	003f5106 	br	4007704 <__alt_data_end+0xfc007704>
 40079c0:	d8c02217 	ldw	r3,136(sp)
 40079c4:	b811883a 	mov	r8,r23
 40079c8:	d8001d85 	stb	zero,118(sp)
 40079cc:	1dc00017 	ldw	r23,0(r3)
 40079d0:	1f000104 	addi	fp,r3,4
 40079d4:	b8025926 	beq	r23,zero,400833c <___vfiprintf_internal_r+0x1398>
 40079d8:	80023316 	blt	r16,zero,40082a8 <___vfiprintf_internal_r+0x1304>
 40079dc:	800d883a 	mov	r6,r16
 40079e0:	000b883a 	mov	r5,zero
 40079e4:	b809883a 	mov	r4,r23
 40079e8:	da002a15 	stw	r8,168(sp)
 40079ec:	400570c0 	call	400570c <memchr>
 40079f0:	da002a17 	ldw	r8,168(sp)
 40079f4:	10026826 	beq	r2,zero,4008398 <___vfiprintf_internal_r+0x13f4>
 40079f8:	15e9c83a 	sub	r20,r2,r23
 40079fc:	dd401d83 	ldbu	r21,118(sp)
 4007a00:	df002215 	stw	fp,136(sp)
 4007a04:	0021883a 	mov	r16,zero
 4007a08:	003e6906 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4007a0c:	9cc03fcc 	andi	r19,r19,255
 4007a10:	b811883a 	mov	r8,r23
 4007a14:	983fc126 	beq	r19,zero,400791c <__alt_data_end+0xfc00791c>
 4007a18:	d8c02303 	ldbu	r3,140(sp)
 4007a1c:	d8c01d85 	stb	r3,118(sp)
 4007a20:	003fbe06 	br	400791c <__alt_data_end+0xfc00791c>
 4007a24:	d9002217 	ldw	r4,136(sp)
 4007a28:	d9402217 	ldw	r5,136(sp)
 4007a2c:	21000017 	ldw	r4,0(r4)
 4007a30:	28800104 	addi	r2,r5,4
 4007a34:	d9002515 	stw	r4,148(sp)
 4007a38:	203e3d16 	blt	r4,zero,4007330 <__alt_data_end+0xfc007330>
 4007a3c:	d8802215 	stw	r2,136(sp)
 4007a40:	b0c00007 	ldb	r3,0(r22)
 4007a44:	003db406 	br	4007118 <__alt_data_end+0xfc007118>
 4007a48:	00c00ac4 	movi	r3,43
 4007a4c:	d8c02305 	stb	r3,140(sp)
 4007a50:	04c00044 	movi	r19,1
 4007a54:	b0c00007 	ldb	r3,0(r22)
 4007a58:	003daf06 	br	4007118 <__alt_data_end+0xfc007118>
 4007a5c:	b0c00007 	ldb	r3,0(r22)
 4007a60:	01000a84 	movi	r4,42
 4007a64:	b4000044 	addi	r16,r22,1
 4007a68:	19025e26 	beq	r3,r4,40083e4 <___vfiprintf_internal_r+0x1440>
 4007a6c:	1f3ff404 	addi	fp,r3,-48
 4007a70:	0009883a 	mov	r4,zero
 4007a74:	af025236 	bltu	r21,fp,40083c0 <___vfiprintf_internal_r+0x141c>
 4007a78:	01400284 	movi	r5,10
 4007a7c:	400a7d00 	call	400a7d0 <__mulsi3>
 4007a80:	80c00007 	ldb	r3,0(r16)
 4007a84:	1709883a 	add	r4,r2,fp
 4007a88:	85800044 	addi	r22,r16,1
 4007a8c:	1f3ff404 	addi	fp,r3,-48
 4007a90:	b021883a 	mov	r16,r22
 4007a94:	af3ff82e 	bgeu	r21,fp,4007a78 <__alt_data_end+0xfc007a78>
 4007a98:	2021883a 	mov	r16,r4
 4007a9c:	203d9f0e 	bge	r4,zero,400711c <__alt_data_end+0xfc00711c>
 4007aa0:	043fffc4 	movi	r16,-1
 4007aa4:	003d9d06 	br	400711c <__alt_data_end+0xfc00711c>
 4007aa8:	8c401014 	ori	r17,r17,64
 4007aac:	b0c00007 	ldb	r3,0(r22)
 4007ab0:	003d9906 	br	4007118 <__alt_data_end+0xfc007118>
 4007ab4:	d9002217 	ldw	r4,136(sp)
 4007ab8:	d8001d85 	stb	zero,118(sp)
 4007abc:	20c00204 	addi	r3,r4,8
 4007ac0:	24c00017 	ldw	r19,0(r4)
 4007ac4:	25000117 	ldw	r20,4(r4)
 4007ac8:	8001e716 	blt	r16,zero,4008268 <___vfiprintf_internal_r+0x12c4>
 4007acc:	013fdfc4 	movi	r4,-129
 4007ad0:	9d04b03a 	or	r2,r19,r20
 4007ad4:	d8c02215 	stw	r3,136(sp)
 4007ad8:	8922703a 	and	r17,r17,r4
 4007adc:	002b883a 	mov	r21,zero
 4007ae0:	103f2f1e 	bne	r2,zero,40077a0 <__alt_data_end+0xfc0077a0>
 4007ae4:	803e2f26 	beq	r16,zero,40073a4 <__alt_data_end+0xfc0073a4>
 4007ae8:	0027883a 	mov	r19,zero
 4007aec:	9cc00c04 	addi	r19,r19,48
 4007af0:	dcc019c5 	stb	r19,103(sp)
 4007af4:	dd002817 	ldw	r20,160(sp)
 4007af8:	ddc019c4 	addi	r23,sp,103
 4007afc:	003e2c06 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4007b00:	9cc03fcc 	andi	r19,r19,255
 4007b04:	b811883a 	mov	r8,r23
 4007b08:	9802571e 	bne	r19,zero,4008468 <___vfiprintf_internal_r+0x14c4>
 4007b0c:	18005726 	beq	r3,zero,4007c6c <___vfiprintf_internal_r+0xcc8>
 4007b10:	04c00044 	movi	r19,1
 4007b14:	d8c01005 	stb	r3,64(sp)
 4007b18:	d8001d85 	stb	zero,118(sp)
 4007b1c:	9829883a 	mov	r20,r19
 4007b20:	ddc01004 	addi	r23,sp,64
 4007b24:	003f0a06 	br	4007750 <__alt_data_end+0xfc007750>
 4007b28:	d9402017 	ldw	r5,128(sp)
 4007b2c:	d9002117 	ldw	r4,132(sp)
 4007b30:	d9801a04 	addi	r6,sp,104
 4007b34:	da802a15 	stw	r10,168(sp)
 4007b38:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007b3c:	da802a17 	ldw	r10,168(sp)
 4007b40:	1000501e 	bne	r2,zero,4007c84 <___vfiprintf_internal_r+0xce0>
 4007b44:	d9801b17 	ldw	r6,108(sp)
 4007b48:	d8801c17 	ldw	r2,112(sp)
 4007b4c:	d811883a 	mov	r8,sp
 4007b50:	31000044 	addi	r4,r6,1
 4007b54:	003e3606 	br	4007430 <__alt_data_end+0xfc007430>
 4007b58:	d9001b17 	ldw	r4,108(sp)
 4007b5c:	d8801c17 	ldw	r2,112(sp)
 4007b60:	21400044 	addi	r5,r4,1
 4007b64:	d9801d87 	ldb	r6,118(sp)
 4007b68:	303e5226 	beq	r6,zero,40074b4 <__alt_data_end+0xfc0074b4>
 4007b6c:	01800044 	movi	r6,1
 4007b70:	d9001d84 	addi	r4,sp,118
 4007b74:	1185883a 	add	r2,r2,r6
 4007b78:	41000015 	stw	r4,0(r8)
 4007b7c:	41800115 	stw	r6,4(r8)
 4007b80:	d8801c15 	stw	r2,112(sp)
 4007b84:	d9401b15 	stw	r5,108(sp)
 4007b88:	010001c4 	movi	r4,7
 4007b8c:	2140b00e 	bge	r4,r5,4007e50 <___vfiprintf_internal_r+0xeac>
 4007b90:	1000f61e 	bne	r2,zero,4007f6c <___vfiprintf_internal_r+0xfc8>
 4007b94:	3800b31e 	bne	r7,zero,4007e64 <___vfiprintf_internal_r+0xec0>
 4007b98:	0009883a 	mov	r4,zero
 4007b9c:	300b883a 	mov	r5,r6
 4007ba0:	d811883a 	mov	r8,sp
 4007ba4:	01802004 	movi	r6,128
 4007ba8:	19be5226 	beq	r3,r6,40074f4 <__alt_data_end+0xfc0074f4>
 4007bac:	8521c83a 	sub	r16,r16,r20
 4007bb0:	043e790e 	bge	zero,r16,4007598 <__alt_data_end+0xfc007598>
 4007bb4:	05400404 	movi	r21,16
 4007bb8:	ac01b00e 	bge	r21,r16,400827c <___vfiprintf_internal_r+0x12d8>
 4007bbc:	01410074 	movhi	r5,1025
 4007bc0:	2948e904 	addi	r5,r5,9124
 4007bc4:	d9402315 	stw	r5,140(sp)
 4007bc8:	070001c4 	movi	fp,7
 4007bcc:	00000506 	br	4007be4 <___vfiprintf_internal_r+0xc40>
 4007bd0:	21400084 	addi	r5,r4,2
 4007bd4:	42000204 	addi	r8,r8,8
 4007bd8:	1809883a 	mov	r4,r3
 4007bdc:	843ffc04 	addi	r16,r16,-16
 4007be0:	ac000d0e 	bge	r21,r16,4007c18 <___vfiprintf_internal_r+0xc74>
 4007be4:	10800404 	addi	r2,r2,16
 4007be8:	20c00044 	addi	r3,r4,1
 4007bec:	44800015 	stw	r18,0(r8)
 4007bf0:	45400115 	stw	r21,4(r8)
 4007bf4:	d8801c15 	stw	r2,112(sp)
 4007bf8:	d8c01b15 	stw	r3,108(sp)
 4007bfc:	e0fff40e 	bge	fp,r3,4007bd0 <__alt_data_end+0xfc007bd0>
 4007c00:	1000101e 	bne	r2,zero,4007c44 <___vfiprintf_internal_r+0xca0>
 4007c04:	843ffc04 	addi	r16,r16,-16
 4007c08:	01400044 	movi	r5,1
 4007c0c:	0009883a 	mov	r4,zero
 4007c10:	d811883a 	mov	r8,sp
 4007c14:	ac3ff316 	blt	r21,r16,4007be4 <__alt_data_end+0xfc007be4>
 4007c18:	d8c02317 	ldw	r3,140(sp)
 4007c1c:	1405883a 	add	r2,r2,r16
 4007c20:	44000115 	stw	r16,4(r8)
 4007c24:	40c00015 	stw	r3,0(r8)
 4007c28:	d8801c15 	stw	r2,112(sp)
 4007c2c:	d9401b15 	stw	r5,108(sp)
 4007c30:	00c001c4 	movi	r3,7
 4007c34:	19401916 	blt	r3,r5,4007c9c <___vfiprintf_internal_r+0xcf8>
 4007c38:	42000204 	addi	r8,r8,8
 4007c3c:	29400044 	addi	r5,r5,1
 4007c40:	003e5506 	br	4007598 <__alt_data_end+0xfc007598>
 4007c44:	d9402017 	ldw	r5,128(sp)
 4007c48:	d9002117 	ldw	r4,132(sp)
 4007c4c:	d9801a04 	addi	r6,sp,104
 4007c50:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007c54:	10000b1e 	bne	r2,zero,4007c84 <___vfiprintf_internal_r+0xce0>
 4007c58:	d9001b17 	ldw	r4,108(sp)
 4007c5c:	d8801c17 	ldw	r2,112(sp)
 4007c60:	d811883a 	mov	r8,sp
 4007c64:	21400044 	addi	r5,r4,1
 4007c68:	003fdc06 	br	4007bdc <__alt_data_end+0xfc007bdc>
 4007c6c:	d8801c17 	ldw	r2,112(sp)
 4007c70:	10000426 	beq	r2,zero,4007c84 <___vfiprintf_internal_r+0xce0>
 4007c74:	d9402017 	ldw	r5,128(sp)
 4007c78:	d9002117 	ldw	r4,132(sp)
 4007c7c:	d9801a04 	addi	r6,sp,104
 4007c80:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007c84:	d9402017 	ldw	r5,128(sp)
 4007c88:	2880030b 	ldhu	r2,12(r5)
 4007c8c:	1080100c 	andi	r2,r2,64
 4007c90:	10014d1e 	bne	r2,zero,40081c8 <___vfiprintf_internal_r+0x1224>
 4007c94:	d8802417 	ldw	r2,144(sp)
 4007c98:	003d9706 	br	40072f8 <__alt_data_end+0xfc0072f8>
 4007c9c:	1000d21e 	bne	r2,zero,4007fe8 <___vfiprintf_internal_r+0x1044>
 4007ca0:	00c00044 	movi	r3,1
 4007ca4:	a005883a 	mov	r2,r20
 4007ca8:	ddc00015 	stw	r23,0(sp)
 4007cac:	dd000115 	stw	r20,4(sp)
 4007cb0:	dd001c15 	stw	r20,112(sp)
 4007cb4:	d8c01b15 	stw	r3,108(sp)
 4007cb8:	d811883a 	mov	r8,sp
 4007cbc:	42000204 	addi	r8,r8,8
 4007cc0:	8c40010c 	andi	r17,r17,4
 4007cc4:	88004026 	beq	r17,zero,4007dc8 <___vfiprintf_internal_r+0xe24>
 4007cc8:	d9002517 	ldw	r4,148(sp)
 4007ccc:	24e3c83a 	sub	r17,r4,r19
 4007cd0:	04403d0e 	bge	zero,r17,4007dc8 <___vfiprintf_internal_r+0xe24>
 4007cd4:	04000404 	movi	r16,16
 4007cd8:	8441a90e 	bge	r16,r17,4008380 <___vfiprintf_internal_r+0x13dc>
 4007cdc:	00c10074 	movhi	r3,1025
 4007ce0:	18c8ed04 	addi	r3,r3,9140
 4007ce4:	d9001b17 	ldw	r4,108(sp)
 4007ce8:	d8c02315 	stw	r3,140(sp)
 4007cec:	050001c4 	movi	r20,7
 4007cf0:	dd402117 	ldw	r21,132(sp)
 4007cf4:	ddc02017 	ldw	r23,128(sp)
 4007cf8:	00000506 	br	4007d10 <___vfiprintf_internal_r+0xd6c>
 4007cfc:	21400084 	addi	r5,r4,2
 4007d00:	42000204 	addi	r8,r8,8
 4007d04:	1809883a 	mov	r4,r3
 4007d08:	8c7ffc04 	addi	r17,r17,-16
 4007d0c:	84400f0e 	bge	r16,r17,4007d4c <___vfiprintf_internal_r+0xda8>
 4007d10:	01410074 	movhi	r5,1025
 4007d14:	10800404 	addi	r2,r2,16
 4007d18:	20c00044 	addi	r3,r4,1
 4007d1c:	2948ed04 	addi	r5,r5,9140
 4007d20:	41400015 	stw	r5,0(r8)
 4007d24:	44000115 	stw	r16,4(r8)
 4007d28:	d8801c15 	stw	r2,112(sp)
 4007d2c:	d8c01b15 	stw	r3,108(sp)
 4007d30:	a0fff20e 	bge	r20,r3,4007cfc <__alt_data_end+0xfc007cfc>
 4007d34:	1000141e 	bne	r2,zero,4007d88 <___vfiprintf_internal_r+0xde4>
 4007d38:	8c7ffc04 	addi	r17,r17,-16
 4007d3c:	01400044 	movi	r5,1
 4007d40:	0009883a 	mov	r4,zero
 4007d44:	d811883a 	mov	r8,sp
 4007d48:	847ff116 	blt	r16,r17,4007d10 <__alt_data_end+0xfc007d10>
 4007d4c:	d8c02317 	ldw	r3,140(sp)
 4007d50:	1445883a 	add	r2,r2,r17
 4007d54:	44400115 	stw	r17,4(r8)
 4007d58:	40c00015 	stw	r3,0(r8)
 4007d5c:	d8801c15 	stw	r2,112(sp)
 4007d60:	d9401b15 	stw	r5,108(sp)
 4007d64:	00c001c4 	movi	r3,7
 4007d68:	1940170e 	bge	r3,r5,4007dc8 <___vfiprintf_internal_r+0xe24>
 4007d6c:	1000101e 	bne	r2,zero,4007db0 <___vfiprintf_internal_r+0xe0c>
 4007d70:	d8802517 	ldw	r2,148(sp)
 4007d74:	14c11616 	blt	r2,r19,40081d0 <___vfiprintf_internal_r+0x122c>
 4007d78:	d9002417 	ldw	r4,144(sp)
 4007d7c:	2089883a 	add	r4,r4,r2
 4007d80:	d9002415 	stw	r4,144(sp)
 4007d84:	003e1806 	br	40075e8 <__alt_data_end+0xfc0075e8>
 4007d88:	d9801a04 	addi	r6,sp,104
 4007d8c:	b80b883a 	mov	r5,r23
 4007d90:	a809883a 	mov	r4,r21
 4007d94:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007d98:	103fba1e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007d9c:	d9001b17 	ldw	r4,108(sp)
 4007da0:	d8801c17 	ldw	r2,112(sp)
 4007da4:	d811883a 	mov	r8,sp
 4007da8:	21400044 	addi	r5,r4,1
 4007dac:	003fd606 	br	4007d08 <__alt_data_end+0xfc007d08>
 4007db0:	d9402017 	ldw	r5,128(sp)
 4007db4:	d9002117 	ldw	r4,132(sp)
 4007db8:	d9801a04 	addi	r6,sp,104
 4007dbc:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007dc0:	103fb01e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007dc4:	d8801c17 	ldw	r2,112(sp)
 4007dc8:	d8c02517 	ldw	r3,148(sp)
 4007dcc:	1cc0010e 	bge	r3,r19,4007dd4 <___vfiprintf_internal_r+0xe30>
 4007dd0:	9807883a 	mov	r3,r19
 4007dd4:	d9002417 	ldw	r4,144(sp)
 4007dd8:	20c9883a 	add	r4,r4,r3
 4007ddc:	d9002415 	stw	r4,144(sp)
 4007de0:	103e0126 	beq	r2,zero,40075e8 <__alt_data_end+0xfc0075e8>
 4007de4:	d9402017 	ldw	r5,128(sp)
 4007de8:	d9002117 	ldw	r4,132(sp)
 4007dec:	d9801a04 	addi	r6,sp,104
 4007df0:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007df4:	103dfc26 	beq	r2,zero,40075e8 <__alt_data_end+0xfc0075e8>
 4007df8:	003fa206 	br	4007c84 <__alt_data_end+0xfc007c84>
 4007dfc:	d9402017 	ldw	r5,128(sp)
 4007e00:	d9002117 	ldw	r4,132(sp)
 4007e04:	d9801a04 	addi	r6,sp,104
 4007e08:	d9c02b15 	stw	r7,172(sp)
 4007e0c:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007e10:	d9c02b17 	ldw	r7,172(sp)
 4007e14:	103f9b1e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007e18:	d9001b17 	ldw	r4,108(sp)
 4007e1c:	d8801c17 	ldw	r2,112(sp)
 4007e20:	d811883a 	mov	r8,sp
 4007e24:	21800044 	addi	r6,r4,1
 4007e28:	003dbf06 	br	4007528 <__alt_data_end+0xfc007528>
 4007e2c:	1000d81e 	bne	r2,zero,4008190 <___vfiprintf_internal_r+0x11ec>
 4007e30:	d9001d87 	ldb	r4,118(sp)
 4007e34:	20000a26 	beq	r4,zero,4007e60 <___vfiprintf_internal_r+0xebc>
 4007e38:	00800044 	movi	r2,1
 4007e3c:	d9001d84 	addi	r4,sp,118
 4007e40:	100b883a 	mov	r5,r2
 4007e44:	d9000015 	stw	r4,0(sp)
 4007e48:	d8800115 	stw	r2,4(sp)
 4007e4c:	d811883a 	mov	r8,sp
 4007e50:	2809883a 	mov	r4,r5
 4007e54:	42000204 	addi	r8,r8,8
 4007e58:	29400044 	addi	r5,r5,1
 4007e5c:	003d9506 	br	40074b4 <__alt_data_end+0xfc0074b4>
 4007e60:	3800fd26 	beq	r7,zero,4008258 <___vfiprintf_internal_r+0x12b4>
 4007e64:	00800084 	movi	r2,2
 4007e68:	d9001d04 	addi	r4,sp,116
 4007e6c:	d9000015 	stw	r4,0(sp)
 4007e70:	d8800115 	stw	r2,4(sp)
 4007e74:	01400044 	movi	r5,1
 4007e78:	d811883a 	mov	r8,sp
 4007e7c:	2809883a 	mov	r4,r5
 4007e80:	42000204 	addi	r8,r8,8
 4007e84:	29400044 	addi	r5,r5,1
 4007e88:	003f4606 	br	4007ba4 <__alt_data_end+0xfc007ba4>
 4007e8c:	d8802517 	ldw	r2,148(sp)
 4007e90:	14c0010e 	bge	r2,r19,4007e98 <___vfiprintf_internal_r+0xef4>
 4007e94:	9805883a 	mov	r2,r19
 4007e98:	d9402417 	ldw	r5,144(sp)
 4007e9c:	288b883a 	add	r5,r5,r2
 4007ea0:	d9402415 	stw	r5,144(sp)
 4007ea4:	003dd006 	br	40075e8 <__alt_data_end+0xfc0075e8>
 4007ea8:	d8001d85 	stb	zero,118(sp)
 4007eac:	80005d16 	blt	r16,zero,4008024 <___vfiprintf_internal_r+0x1080>
 4007eb0:	00ffdfc4 	movi	r3,-129
 4007eb4:	9d04b03a 	or	r2,r19,r20
 4007eb8:	88e2703a 	and	r17,r17,r3
 4007ebc:	103d3726 	beq	r2,zero,400739c <__alt_data_end+0xfc00739c>
 4007ec0:	002b883a 	mov	r21,zero
 4007ec4:	d9002617 	ldw	r4,152(sp)
 4007ec8:	ddc01a04 	addi	r23,sp,104
 4007ecc:	988003cc 	andi	r2,r19,15
 4007ed0:	a006973a 	slli	r3,r20,28
 4007ed4:	2085883a 	add	r2,r4,r2
 4007ed8:	9826d13a 	srli	r19,r19,4
 4007edc:	10800003 	ldbu	r2,0(r2)
 4007ee0:	a028d13a 	srli	r20,r20,4
 4007ee4:	bdffffc4 	addi	r23,r23,-1
 4007ee8:	1ce6b03a 	or	r19,r3,r19
 4007eec:	b8800005 	stb	r2,0(r23)
 4007ef0:	9d04b03a 	or	r2,r19,r20
 4007ef4:	103ff51e 	bne	r2,zero,4007ecc <__alt_data_end+0xfc007ecc>
 4007ef8:	d8801e17 	ldw	r2,120(sp)
 4007efc:	15e9c83a 	sub	r20,r2,r23
 4007f00:	003d2b06 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4007f04:	d9402017 	ldw	r5,128(sp)
 4007f08:	d9002117 	ldw	r4,132(sp)
 4007f0c:	d9801a04 	addi	r6,sp,104
 4007f10:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007f14:	103f5b1e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007f18:	d8801c17 	ldw	r2,112(sp)
 4007f1c:	d811883a 	mov	r8,sp
 4007f20:	003f6706 	br	4007cc0 <__alt_data_end+0xfc007cc0>
 4007f24:	d9402017 	ldw	r5,128(sp)
 4007f28:	d9002117 	ldw	r4,132(sp)
 4007f2c:	d9801a04 	addi	r6,sp,104
 4007f30:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007f34:	103f531e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007f38:	d811883a 	mov	r8,sp
 4007f3c:	003cd906 	br	40072a4 <__alt_data_end+0xfc0072a4>
 4007f40:	10803fcc 	andi	r2,r2,255
 4007f44:	1080201c 	xori	r2,r2,128
 4007f48:	10bfe004 	addi	r2,r2,-128
 4007f4c:	00c00c04 	movi	r3,48
 4007f50:	10ffe926 	beq	r2,r3,4007ef8 <__alt_data_end+0xfc007ef8>
 4007f54:	b8ffffc5 	stb	r3,-1(r23)
 4007f58:	d8c01e17 	ldw	r3,120(sp)
 4007f5c:	b8bfffc4 	addi	r2,r23,-1
 4007f60:	102f883a 	mov	r23,r2
 4007f64:	18a9c83a 	sub	r20,r3,r2
 4007f68:	003d1106 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4007f6c:	d9402017 	ldw	r5,128(sp)
 4007f70:	d9002117 	ldw	r4,132(sp)
 4007f74:	d9801a04 	addi	r6,sp,104
 4007f78:	d8c02a15 	stw	r3,168(sp)
 4007f7c:	d9c02b15 	stw	r7,172(sp)
 4007f80:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007f84:	d8c02a17 	ldw	r3,168(sp)
 4007f88:	d9c02b17 	ldw	r7,172(sp)
 4007f8c:	103f3d1e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007f90:	d9001b17 	ldw	r4,108(sp)
 4007f94:	d8801c17 	ldw	r2,112(sp)
 4007f98:	d811883a 	mov	r8,sp
 4007f9c:	21400044 	addi	r5,r4,1
 4007fa0:	003d4406 	br	40074b4 <__alt_data_end+0xfc0074b4>
 4007fa4:	d9402017 	ldw	r5,128(sp)
 4007fa8:	d9002117 	ldw	r4,132(sp)
 4007fac:	d9801a04 	addi	r6,sp,104
 4007fb0:	d8c02a15 	stw	r3,168(sp)
 4007fb4:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007fb8:	d8c02a17 	ldw	r3,168(sp)
 4007fbc:	103f311e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007fc0:	d9001b17 	ldw	r4,108(sp)
 4007fc4:	d8801c17 	ldw	r2,112(sp)
 4007fc8:	d811883a 	mov	r8,sp
 4007fcc:	21400044 	addi	r5,r4,1
 4007fd0:	003ef406 	br	4007ba4 <__alt_data_end+0xfc007ba4>
 4007fd4:	1000bd1e 	bne	r2,zero,40082cc <___vfiprintf_internal_r+0x1328>
 4007fd8:	01400044 	movi	r5,1
 4007fdc:	0009883a 	mov	r4,zero
 4007fe0:	d811883a 	mov	r8,sp
 4007fe4:	003ef106 	br	4007bac <__alt_data_end+0xfc007bac>
 4007fe8:	d9402017 	ldw	r5,128(sp)
 4007fec:	d9002117 	ldw	r4,132(sp)
 4007ff0:	d9801a04 	addi	r6,sp,104
 4007ff4:	4006e900 	call	4006e90 <__sprint_r.part.0>
 4007ff8:	103f221e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 4007ffc:	d9401b17 	ldw	r5,108(sp)
 4008000:	d8801c17 	ldw	r2,112(sp)
 4008004:	d811883a 	mov	r8,sp
 4008008:	29400044 	addi	r5,r5,1
 400800c:	003d6206 	br	4007598 <__alt_data_end+0xfc007598>
 4008010:	01410074 	movhi	r5,1025
 4008014:	29488804 	addi	r5,r5,8736
 4008018:	d9402615 	stw	r5,152(sp)
 400801c:	d8c02215 	stw	r3,136(sp)
 4008020:	1023883a 	mov	r17,r2
 4008024:	9d04b03a 	or	r2,r19,r20
 4008028:	103fa51e 	bne	r2,zero,4007ec0 <__alt_data_end+0xfc007ec0>
 400802c:	002b883a 	mov	r21,zero
 4008030:	00800084 	movi	r2,2
 4008034:	003e4a06 	br	4007960 <__alt_data_end+0xfc007960>
 4008038:	01410074 	movhi	r5,1025
 400803c:	29488804 	addi	r5,r5,8736
 4008040:	002b883a 	mov	r21,zero
 4008044:	d9402615 	stw	r5,152(sp)
 4008048:	003f9e06 	br	4007ec4 <__alt_data_end+0xfc007ec4>
 400804c:	d9402217 	ldw	r5,136(sp)
 4008050:	d8001d85 	stb	zero,118(sp)
 4008054:	0029883a 	mov	r20,zero
 4008058:	28800104 	addi	r2,r5,4
 400805c:	2cc00017 	ldw	r19,0(r5)
 4008060:	803e3a16 	blt	r16,zero,400794c <__alt_data_end+0xfc00794c>
 4008064:	00ffdfc4 	movi	r3,-129
 4008068:	d8802215 	stw	r2,136(sp)
 400806c:	88e2703a 	and	r17,r17,r3
 4008070:	002b883a 	mov	r21,zero
 4008074:	983e9b26 	beq	r19,zero,4007ae4 <__alt_data_end+0xfc007ae4>
 4008078:	00800244 	movi	r2,9
 400807c:	14fdc936 	bltu	r2,r19,40077a4 <__alt_data_end+0xfc0077a4>
 4008080:	003e9a06 	br	4007aec <__alt_data_end+0xfc007aec>
 4008084:	00800c04 	movi	r2,48
 4008088:	d8c01d45 	stb	r3,117(sp)
 400808c:	d8801d05 	stb	r2,116(sp)
 4008090:	d8001d85 	stb	zero,118(sp)
 4008094:	88c00094 	ori	r3,r17,2
 4008098:	80009c16 	blt	r16,zero,400830c <___vfiprintf_internal_r+0x1368>
 400809c:	00bfdfc4 	movi	r2,-129
 40080a0:	88a2703a 	and	r17,r17,r2
 40080a4:	8c400094 	ori	r17,r17,2
 40080a8:	002b883a 	mov	r21,zero
 40080ac:	003f8506 	br	4007ec4 <__alt_data_end+0xfc007ec4>
 40080b0:	b029883a 	mov	r20,r22
 40080b4:	003c0b06 	br	40070e4 <__alt_data_end+0xfc0070e4>
 40080b8:	04e7c83a 	sub	r19,zero,r19
 40080bc:	05400b44 	movi	r21,45
 40080c0:	9804c03a 	cmpne	r2,r19,zero
 40080c4:	0529c83a 	sub	r20,zero,r20
 40080c8:	dd401d85 	stb	r21,118(sp)
 40080cc:	a0a9c83a 	sub	r20,r20,r2
 40080d0:	80009716 	blt	r16,zero,4008330 <___vfiprintf_internal_r+0x138c>
 40080d4:	00bfdfc4 	movi	r2,-129
 40080d8:	88a2703a 	and	r17,r17,r2
 40080dc:	003db006 	br	40077a0 <__alt_data_end+0xfc0077a0>
 40080e0:	b0c00007 	ldb	r3,0(r22)
 40080e4:	003c0c06 	br	4007118 <__alt_data_end+0xfc007118>
 40080e8:	8880100c 	andi	r2,r17,64
 40080ec:	d8001d85 	stb	zero,118(sp)
 40080f0:	1000461e 	bne	r2,zero,400820c <___vfiprintf_internal_r+0x1268>
 40080f4:	d9002217 	ldw	r4,136(sp)
 40080f8:	0029883a 	mov	r20,zero
 40080fc:	20800104 	addi	r2,r4,4
 4008100:	24c00017 	ldw	r19,0(r4)
 4008104:	803df80e 	bge	r16,zero,40078e8 <__alt_data_end+0xfc0078e8>
 4008108:	9d06b03a 	or	r3,r19,r20
 400810c:	d8802215 	stw	r2,136(sp)
 4008110:	183d5e1e 	bne	r3,zero,400768c <__alt_data_end+0xfc00768c>
 4008114:	002b883a 	mov	r21,zero
 4008118:	0005883a 	mov	r2,zero
 400811c:	003e1006 	br	4007960 <__alt_data_end+0xfc007960>
 4008120:	8880040c 	andi	r2,r17,16
 4008124:	1000321e 	bne	r2,zero,40081f0 <___vfiprintf_internal_r+0x124c>
 4008128:	8c40100c 	andi	r17,r17,64
 400812c:	88008d26 	beq	r17,zero,4008364 <___vfiprintf_internal_r+0x13c0>
 4008130:	d9402217 	ldw	r5,136(sp)
 4008134:	d8c02417 	ldw	r3,144(sp)
 4008138:	28800017 	ldw	r2,0(r5)
 400813c:	29400104 	addi	r5,r5,4
 4008140:	d9402215 	stw	r5,136(sp)
 4008144:	10c0000d 	sth	r3,0(r2)
 4008148:	003bca06 	br	4007074 <__alt_data_end+0xfc007074>
 400814c:	8880100c 	andi	r2,r17,64
 4008150:	10003a26 	beq	r2,zero,400823c <___vfiprintf_internal_r+0x1298>
 4008154:	d8802217 	ldw	r2,136(sp)
 4008158:	14c0000f 	ldh	r19,0(r2)
 400815c:	10800104 	addi	r2,r2,4
 4008160:	d8802215 	stw	r2,136(sp)
 4008164:	9829d7fa 	srai	r20,r19,31
 4008168:	a005883a 	mov	r2,r20
 400816c:	003d8506 	br	4007784 <__alt_data_end+0xfc007784>
 4008170:	8880100c 	andi	r2,r17,64
 4008174:	10002b26 	beq	r2,zero,4008224 <___vfiprintf_internal_r+0x1280>
 4008178:	d8802217 	ldw	r2,136(sp)
 400817c:	0029883a 	mov	r20,zero
 4008180:	14c0000b 	ldhu	r19,0(r2)
 4008184:	10800104 	addi	r2,r2,4
 4008188:	d8802215 	stw	r2,136(sp)
 400818c:	003d5d06 	br	4007704 <__alt_data_end+0xfc007704>
 4008190:	d9402017 	ldw	r5,128(sp)
 4008194:	d9002117 	ldw	r4,132(sp)
 4008198:	d9801a04 	addi	r6,sp,104
 400819c:	d8c02a15 	stw	r3,168(sp)
 40081a0:	d9c02b15 	stw	r7,172(sp)
 40081a4:	4006e900 	call	4006e90 <__sprint_r.part.0>
 40081a8:	d8c02a17 	ldw	r3,168(sp)
 40081ac:	d9c02b17 	ldw	r7,172(sp)
 40081b0:	103eb41e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 40081b4:	d9001b17 	ldw	r4,108(sp)
 40081b8:	d8801c17 	ldw	r2,112(sp)
 40081bc:	d811883a 	mov	r8,sp
 40081c0:	21400044 	addi	r5,r4,1
 40081c4:	003e6706 	br	4007b64 <__alt_data_end+0xfc007b64>
 40081c8:	00bfffc4 	movi	r2,-1
 40081cc:	003c4a06 	br	40072f8 <__alt_data_end+0xfc0072f8>
 40081d0:	9805883a 	mov	r2,r19
 40081d4:	003ee806 	br	4007d78 <__alt_data_end+0xfc007d78>
 40081d8:	d8c02217 	ldw	r3,136(sp)
 40081dc:	0029883a 	mov	r20,zero
 40081e0:	18800104 	addi	r2,r3,4
 40081e4:	1cc0000b 	ldhu	r19,0(r3)
 40081e8:	803f9e0e 	bge	r16,zero,4008064 <__alt_data_end+0xfc008064>
 40081ec:	003dd706 	br	400794c <__alt_data_end+0xfc00794c>
 40081f0:	d8c02217 	ldw	r3,136(sp)
 40081f4:	d9002417 	ldw	r4,144(sp)
 40081f8:	18800017 	ldw	r2,0(r3)
 40081fc:	18c00104 	addi	r3,r3,4
 4008200:	d8c02215 	stw	r3,136(sp)
 4008204:	11000015 	stw	r4,0(r2)
 4008208:	003b9a06 	br	4007074 <__alt_data_end+0xfc007074>
 400820c:	d8c02217 	ldw	r3,136(sp)
 4008210:	0029883a 	mov	r20,zero
 4008214:	18800104 	addi	r2,r3,4
 4008218:	1cc0000b 	ldhu	r19,0(r3)
 400821c:	803db20e 	bge	r16,zero,40078e8 <__alt_data_end+0xfc0078e8>
 4008220:	003fb906 	br	4008108 <__alt_data_end+0xfc008108>
 4008224:	d9002217 	ldw	r4,136(sp)
 4008228:	0029883a 	mov	r20,zero
 400822c:	24c00017 	ldw	r19,0(r4)
 4008230:	21000104 	addi	r4,r4,4
 4008234:	d9002215 	stw	r4,136(sp)
 4008238:	003d3206 	br	4007704 <__alt_data_end+0xfc007704>
 400823c:	d8c02217 	ldw	r3,136(sp)
 4008240:	1cc00017 	ldw	r19,0(r3)
 4008244:	18c00104 	addi	r3,r3,4
 4008248:	d8c02215 	stw	r3,136(sp)
 400824c:	9829d7fa 	srai	r20,r19,31
 4008250:	a005883a 	mov	r2,r20
 4008254:	003d4b06 	br	4007784 <__alt_data_end+0xfc007784>
 4008258:	0009883a 	mov	r4,zero
 400825c:	01400044 	movi	r5,1
 4008260:	d811883a 	mov	r8,sp
 4008264:	003e4f06 	br	4007ba4 <__alt_data_end+0xfc007ba4>
 4008268:	d8c02215 	stw	r3,136(sp)
 400826c:	002b883a 	mov	r21,zero
 4008270:	003db806 	br	4007954 <__alt_data_end+0xfc007954>
 4008274:	d811883a 	mov	r8,sp
 4008278:	003e9606 	br	4007cd4 <__alt_data_end+0xfc007cd4>
 400827c:	01010074 	movhi	r4,1025
 4008280:	2108e904 	addi	r4,r4,9124
 4008284:	d9002315 	stw	r4,140(sp)
 4008288:	003e6306 	br	4007c18 <__alt_data_end+0xfc007c18>
 400828c:	b0c00043 	ldbu	r3,1(r22)
 4008290:	8c400814 	ori	r17,r17,32
 4008294:	b5800044 	addi	r22,r22,1
 4008298:	18c03fcc 	andi	r3,r3,255
 400829c:	18c0201c 	xori	r3,r3,128
 40082a0:	18ffe004 	addi	r3,r3,-128
 40082a4:	003b9c06 	br	4007118 <__alt_data_end+0xfc007118>
 40082a8:	b809883a 	mov	r4,r23
 40082ac:	da002a15 	stw	r8,168(sp)
 40082b0:	4006df80 	call	4006df8 <strlen>
 40082b4:	1029883a 	mov	r20,r2
 40082b8:	dd401d83 	ldbu	r21,118(sp)
 40082bc:	df002215 	stw	fp,136(sp)
 40082c0:	0021883a 	mov	r16,zero
 40082c4:	da002a17 	ldw	r8,168(sp)
 40082c8:	003c3906 	br	40073b0 <__alt_data_end+0xfc0073b0>
 40082cc:	d9402017 	ldw	r5,128(sp)
 40082d0:	d9002117 	ldw	r4,132(sp)
 40082d4:	d9801a04 	addi	r6,sp,104
 40082d8:	4006e900 	call	4006e90 <__sprint_r.part.0>
 40082dc:	103e691e 	bne	r2,zero,4007c84 <__alt_data_end+0xfc007c84>
 40082e0:	d9001b17 	ldw	r4,108(sp)
 40082e4:	d8801c17 	ldw	r2,112(sp)
 40082e8:	d811883a 	mov	r8,sp
 40082ec:	21400044 	addi	r5,r4,1
 40082f0:	003e2e06 	br	4007bac <__alt_data_end+0xfc007bac>
 40082f4:	01010074 	movhi	r4,1025
 40082f8:	2108ed04 	addi	r4,r4,9140
 40082fc:	d9002315 	stw	r4,140(sp)
 4008300:	d9001b17 	ldw	r4,108(sp)
 4008304:	21000044 	addi	r4,r4,1
 4008308:	003c5e06 	br	4007484 <__alt_data_end+0xfc007484>
 400830c:	002b883a 	mov	r21,zero
 4008310:	00800084 	movi	r2,2
 4008314:	10803fcc 	andi	r2,r2,255
 4008318:	01000044 	movi	r4,1
 400831c:	11002b26 	beq	r2,r4,40083cc <___vfiprintf_internal_r+0x1428>
 4008320:	01000084 	movi	r4,2
 4008324:	11002b1e 	bne	r2,r4,40083d4 <___vfiprintf_internal_r+0x1430>
 4008328:	1823883a 	mov	r17,r3
 400832c:	003ee506 	br	4007ec4 <__alt_data_end+0xfc007ec4>
 4008330:	8807883a 	mov	r3,r17
 4008334:	00800044 	movi	r2,1
 4008338:	003ff606 	br	4008314 <__alt_data_end+0xfc008314>
 400833c:	00800184 	movi	r2,6
 4008340:	1400012e 	bgeu	r2,r16,4008348 <___vfiprintf_internal_r+0x13a4>
 4008344:	1021883a 	mov	r16,r2
 4008348:	8029883a 	mov	r20,r16
 400834c:	8027883a 	mov	r19,r16
 4008350:	80002216 	blt	r16,zero,40083dc <___vfiprintf_internal_r+0x1438>
 4008354:	05c10074 	movhi	r23,1025
 4008358:	df002215 	stw	fp,136(sp)
 400835c:	bdc88d04 	addi	r23,r23,8756
 4008360:	003cfb06 	br	4007750 <__alt_data_end+0xfc007750>
 4008364:	d9002217 	ldw	r4,136(sp)
 4008368:	d9402417 	ldw	r5,144(sp)
 400836c:	20800017 	ldw	r2,0(r4)
 4008370:	21000104 	addi	r4,r4,4
 4008374:	d9002215 	stw	r4,136(sp)
 4008378:	11400015 	stw	r5,0(r2)
 400837c:	003b3d06 	br	4007074 <__alt_data_end+0xfc007074>
 4008380:	01410074 	movhi	r5,1025
 4008384:	2948ed04 	addi	r5,r5,9140
 4008388:	d9402315 	stw	r5,140(sp)
 400838c:	d9401b17 	ldw	r5,108(sp)
 4008390:	29400044 	addi	r5,r5,1
 4008394:	003e6d06 	br	4007d4c <__alt_data_end+0xfc007d4c>
 4008398:	8029883a 	mov	r20,r16
 400839c:	dd401d83 	ldbu	r21,118(sp)
 40083a0:	df002215 	stw	fp,136(sp)
 40083a4:	0021883a 	mov	r16,zero
 40083a8:	003c0106 	br	40073b0 <__alt_data_end+0xfc0073b0>
 40083ac:	00c10074 	movhi	r3,1025
 40083b0:	18c8e904 	addi	r3,r3,9124
 40083b4:	d8c02315 	stw	r3,140(sp)
 40083b8:	280d883a 	mov	r6,r5
 40083bc:	003c6906 	br	4007564 <__alt_data_end+0xfc007564>
 40083c0:	802d883a 	mov	r22,r16
 40083c4:	0021883a 	mov	r16,zero
 40083c8:	003b5406 	br	400711c <__alt_data_end+0xfc00711c>
 40083cc:	1823883a 	mov	r17,r3
 40083d0:	003cf306 	br	40077a0 <__alt_data_end+0xfc0077a0>
 40083d4:	1823883a 	mov	r17,r3
 40083d8:	003cad06 	br	4007690 <__alt_data_end+0xfc007690>
 40083dc:	0027883a 	mov	r19,zero
 40083e0:	003fdc06 	br	4008354 <__alt_data_end+0xfc008354>
 40083e4:	d9402217 	ldw	r5,136(sp)
 40083e8:	8005883a 	mov	r2,r16
 40083ec:	b0c00043 	ldbu	r3,1(r22)
 40083f0:	2c000017 	ldw	r16,0(r5)
 40083f4:	29000104 	addi	r4,r5,4
 40083f8:	d9002215 	stw	r4,136(sp)
 40083fc:	102d883a 	mov	r22,r2
 4008400:	803fa50e 	bge	r16,zero,4008298 <__alt_data_end+0xfc008298>
 4008404:	18c03fcc 	andi	r3,r3,255
 4008408:	18c0201c 	xori	r3,r3,128
 400840c:	043fffc4 	movi	r16,-1
 4008410:	18ffe004 	addi	r3,r3,-128
 4008414:	003b4006 	br	4007118 <__alt_data_end+0xfc007118>
 4008418:	d9402303 	ldbu	r5,140(sp)
 400841c:	d9401d85 	stb	r5,118(sp)
 4008420:	003cae06 	br	40076dc <__alt_data_end+0xfc0076dc>
 4008424:	d8c02303 	ldbu	r3,140(sp)
 4008428:	d8c01d85 	stb	r3,118(sp)
 400842c:	003d1406 	br	4007880 <__alt_data_end+0xfc007880>
 4008430:	d8c02303 	ldbu	r3,140(sp)
 4008434:	d8c01d85 	stb	r3,118(sp)
 4008438:	003cca06 	br	4007764 <__alt_data_end+0xfc007764>
 400843c:	8880004c 	andi	r2,r17,1
 4008440:	002b883a 	mov	r21,zero
 4008444:	10000526 	beq	r2,zero,400845c <___vfiprintf_internal_r+0x14b8>
 4008448:	00800c04 	movi	r2,48
 400844c:	d88019c5 	stb	r2,103(sp)
 4008450:	dd002817 	ldw	r20,160(sp)
 4008454:	ddc019c4 	addi	r23,sp,103
 4008458:	003bd506 	br	40073b0 <__alt_data_end+0xfc0073b0>
 400845c:	0029883a 	mov	r20,zero
 4008460:	ddc01a04 	addi	r23,sp,104
 4008464:	003bd206 	br	40073b0 <__alt_data_end+0xfc0073b0>
 4008468:	d9002303 	ldbu	r4,140(sp)
 400846c:	d9001d85 	stb	r4,118(sp)
 4008470:	003da606 	br	4007b0c <__alt_data_end+0xfc007b0c>
 4008474:	d8c02303 	ldbu	r3,140(sp)
 4008478:	d8c01d85 	stb	r3,118(sp)
 400847c:	003c7606 	br	4007658 <__alt_data_end+0xfc007658>
 4008480:	d8c02303 	ldbu	r3,140(sp)
 4008484:	d8c01d85 	stb	r3,118(sp)
 4008488:	003c6506 	br	4007620 <__alt_data_end+0xfc007620>
 400848c:	d9002303 	ldbu	r4,140(sp)
 4008490:	d9001d85 	stb	r4,118(sp)
 4008494:	003d3d06 	br	400798c <__alt_data_end+0xfc00798c>
 4008498:	d8c02303 	ldbu	r3,140(sp)
 400849c:	d8c01d85 	stb	r3,118(sp)
 40084a0:	003d1d06 	br	4007918 <__alt_data_end+0xfc007918>
 40084a4:	d8c02303 	ldbu	r3,140(sp)
 40084a8:	d8c01d85 	stb	r3,118(sp)
 40084ac:	003d0306 	br	40078bc <__alt_data_end+0xfc0078bc>

040084b0 <__vfiprintf_internal>:
 40084b0:	00810074 	movhi	r2,1025
 40084b4:	10903704 	addi	r2,r2,16604
 40084b8:	300f883a 	mov	r7,r6
 40084bc:	280d883a 	mov	r6,r5
 40084c0:	200b883a 	mov	r5,r4
 40084c4:	11000017 	ldw	r4,0(r2)
 40084c8:	4006fa41 	jmpi	4006fa4 <___vfiprintf_internal_r>

040084cc <__sbprintf>:
 40084cc:	2880030b 	ldhu	r2,12(r5)
 40084d0:	2ac01917 	ldw	r11,100(r5)
 40084d4:	2a80038b 	ldhu	r10,14(r5)
 40084d8:	2a400717 	ldw	r9,28(r5)
 40084dc:	2a000917 	ldw	r8,36(r5)
 40084e0:	defee204 	addi	sp,sp,-1144
 40084e4:	00c10004 	movi	r3,1024
 40084e8:	dc011a15 	stw	r16,1128(sp)
 40084ec:	10bfff4c 	andi	r2,r2,65533
 40084f0:	2821883a 	mov	r16,r5
 40084f4:	d8cb883a 	add	r5,sp,r3
 40084f8:	dc811c15 	stw	r18,1136(sp)
 40084fc:	dc411b15 	stw	r17,1132(sp)
 4008500:	dfc11d15 	stw	ra,1140(sp)
 4008504:	2025883a 	mov	r18,r4
 4008508:	d881030d 	sth	r2,1036(sp)
 400850c:	dac11915 	stw	r11,1124(sp)
 4008510:	da81038d 	sth	r10,1038(sp)
 4008514:	da410715 	stw	r9,1052(sp)
 4008518:	da010915 	stw	r8,1060(sp)
 400851c:	dec10015 	stw	sp,1024(sp)
 4008520:	dec10415 	stw	sp,1040(sp)
 4008524:	d8c10215 	stw	r3,1032(sp)
 4008528:	d8c10515 	stw	r3,1044(sp)
 400852c:	d8010615 	stw	zero,1048(sp)
 4008530:	4006fa40 	call	4006fa4 <___vfiprintf_internal_r>
 4008534:	1023883a 	mov	r17,r2
 4008538:	10000416 	blt	r2,zero,400854c <__sbprintf+0x80>
 400853c:	d9410004 	addi	r5,sp,1024
 4008540:	9009883a 	mov	r4,r18
 4008544:	40042700 	call	4004270 <_fflush_r>
 4008548:	10000d1e 	bne	r2,zero,4008580 <__sbprintf+0xb4>
 400854c:	d881030b 	ldhu	r2,1036(sp)
 4008550:	1080100c 	andi	r2,r2,64
 4008554:	10000326 	beq	r2,zero,4008564 <__sbprintf+0x98>
 4008558:	8080030b 	ldhu	r2,12(r16)
 400855c:	10801014 	ori	r2,r2,64
 4008560:	8080030d 	sth	r2,12(r16)
 4008564:	8805883a 	mov	r2,r17
 4008568:	dfc11d17 	ldw	ra,1140(sp)
 400856c:	dc811c17 	ldw	r18,1136(sp)
 4008570:	dc411b17 	ldw	r17,1132(sp)
 4008574:	dc011a17 	ldw	r16,1128(sp)
 4008578:	dec11e04 	addi	sp,sp,1144
 400857c:	f800283a 	ret
 4008580:	047fffc4 	movi	r17,-1
 4008584:	003ff106 	br	400854c <__alt_data_end+0xfc00854c>

04008588 <_write_r>:
 4008588:	defffd04 	addi	sp,sp,-12
 400858c:	2805883a 	mov	r2,r5
 4008590:	dc000015 	stw	r16,0(sp)
 4008594:	04010074 	movhi	r16,1025
 4008598:	dc400115 	stw	r17,4(sp)
 400859c:	300b883a 	mov	r5,r6
 40085a0:	84174a04 	addi	r16,r16,23848
 40085a4:	2023883a 	mov	r17,r4
 40085a8:	380d883a 	mov	r6,r7
 40085ac:	1009883a 	mov	r4,r2
 40085b0:	dfc00215 	stw	ra,8(sp)
 40085b4:	80000015 	stw	zero,0(r16)
 40085b8:	400d9300 	call	400d930 <write>
 40085bc:	00ffffc4 	movi	r3,-1
 40085c0:	10c00526 	beq	r2,r3,40085d8 <_write_r+0x50>
 40085c4:	dfc00217 	ldw	ra,8(sp)
 40085c8:	dc400117 	ldw	r17,4(sp)
 40085cc:	dc000017 	ldw	r16,0(sp)
 40085d0:	dec00304 	addi	sp,sp,12
 40085d4:	f800283a 	ret
 40085d8:	80c00017 	ldw	r3,0(r16)
 40085dc:	183ff926 	beq	r3,zero,40085c4 <__alt_data_end+0xfc0085c4>
 40085e0:	88c00015 	stw	r3,0(r17)
 40085e4:	003ff706 	br	40085c4 <__alt_data_end+0xfc0085c4>

040085e8 <_close_r>:
 40085e8:	defffd04 	addi	sp,sp,-12
 40085ec:	dc000015 	stw	r16,0(sp)
 40085f0:	04010074 	movhi	r16,1025
 40085f4:	dc400115 	stw	r17,4(sp)
 40085f8:	84174a04 	addi	r16,r16,23848
 40085fc:	2023883a 	mov	r17,r4
 4008600:	2809883a 	mov	r4,r5
 4008604:	dfc00215 	stw	ra,8(sp)
 4008608:	80000015 	stw	zero,0(r16)
 400860c:	400d0d80 	call	400d0d8 <close>
 4008610:	00ffffc4 	movi	r3,-1
 4008614:	10c00526 	beq	r2,r3,400862c <_close_r+0x44>
 4008618:	dfc00217 	ldw	ra,8(sp)
 400861c:	dc400117 	ldw	r17,4(sp)
 4008620:	dc000017 	ldw	r16,0(sp)
 4008624:	dec00304 	addi	sp,sp,12
 4008628:	f800283a 	ret
 400862c:	80c00017 	ldw	r3,0(r16)
 4008630:	183ff926 	beq	r3,zero,4008618 <__alt_data_end+0xfc008618>
 4008634:	88c00015 	stw	r3,0(r17)
 4008638:	003ff706 	br	4008618 <__alt_data_end+0xfc008618>

0400863c <_calloc_r>:
 400863c:	defffe04 	addi	sp,sp,-8
 4008640:	2805883a 	mov	r2,r5
 4008644:	dc000015 	stw	r16,0(sp)
 4008648:	300b883a 	mov	r5,r6
 400864c:	2021883a 	mov	r16,r4
 4008650:	1009883a 	mov	r4,r2
 4008654:	dfc00115 	stw	ra,4(sp)
 4008658:	400a7d00 	call	400a7d0 <__mulsi3>
 400865c:	100b883a 	mov	r5,r2
 4008660:	8009883a 	mov	r4,r16
 4008664:	4004f000 	call	4004f00 <_malloc_r>
 4008668:	10002926 	beq	r2,zero,4008710 <_calloc_r+0xd4>
 400866c:	11bfff17 	ldw	r6,-4(r2)
 4008670:	1021883a 	mov	r16,r2
 4008674:	00bfff04 	movi	r2,-4
 4008678:	308c703a 	and	r6,r6,r2
 400867c:	00c00904 	movi	r3,36
 4008680:	308d883a 	add	r6,r6,r2
 4008684:	19801636 	bltu	r3,r6,40086e0 <_calloc_r+0xa4>
 4008688:	008004c4 	movi	r2,19
 400868c:	11800b2e 	bgeu	r2,r6,40086bc <_calloc_r+0x80>
 4008690:	80000015 	stw	zero,0(r16)
 4008694:	80000115 	stw	zero,4(r16)
 4008698:	008006c4 	movi	r2,27
 400869c:	11801a2e 	bgeu	r2,r6,4008708 <_calloc_r+0xcc>
 40086a0:	80000215 	stw	zero,8(r16)
 40086a4:	80000315 	stw	zero,12(r16)
 40086a8:	30c0151e 	bne	r6,r3,4008700 <_calloc_r+0xc4>
 40086ac:	80000415 	stw	zero,16(r16)
 40086b0:	80800604 	addi	r2,r16,24
 40086b4:	80000515 	stw	zero,20(r16)
 40086b8:	00000106 	br	40086c0 <_calloc_r+0x84>
 40086bc:	8005883a 	mov	r2,r16
 40086c0:	10000015 	stw	zero,0(r2)
 40086c4:	10000115 	stw	zero,4(r2)
 40086c8:	10000215 	stw	zero,8(r2)
 40086cc:	8005883a 	mov	r2,r16
 40086d0:	dfc00117 	ldw	ra,4(sp)
 40086d4:	dc000017 	ldw	r16,0(sp)
 40086d8:	dec00204 	addi	sp,sp,8
 40086dc:	f800283a 	ret
 40086e0:	000b883a 	mov	r5,zero
 40086e4:	8009883a 	mov	r4,r16
 40086e8:	40059380 	call	4005938 <memset>
 40086ec:	8005883a 	mov	r2,r16
 40086f0:	dfc00117 	ldw	ra,4(sp)
 40086f4:	dc000017 	ldw	r16,0(sp)
 40086f8:	dec00204 	addi	sp,sp,8
 40086fc:	f800283a 	ret
 4008700:	80800404 	addi	r2,r16,16
 4008704:	003fee06 	br	40086c0 <__alt_data_end+0xfc0086c0>
 4008708:	80800204 	addi	r2,r16,8
 400870c:	003fec06 	br	40086c0 <__alt_data_end+0xfc0086c0>
 4008710:	0005883a 	mov	r2,zero
 4008714:	003fee06 	br	40086d0 <__alt_data_end+0xfc0086d0>

04008718 <_fclose_r>:
 4008718:	28003926 	beq	r5,zero,4008800 <_fclose_r+0xe8>
 400871c:	defffc04 	addi	sp,sp,-16
 4008720:	dc400115 	stw	r17,4(sp)
 4008724:	dc000015 	stw	r16,0(sp)
 4008728:	dfc00315 	stw	ra,12(sp)
 400872c:	dc800215 	stw	r18,8(sp)
 4008730:	2023883a 	mov	r17,r4
 4008734:	2821883a 	mov	r16,r5
 4008738:	20000226 	beq	r4,zero,4008744 <_fclose_r+0x2c>
 400873c:	20800e17 	ldw	r2,56(r4)
 4008740:	10002726 	beq	r2,zero,40087e0 <_fclose_r+0xc8>
 4008744:	8080030f 	ldh	r2,12(r16)
 4008748:	1000071e 	bne	r2,zero,4008768 <_fclose_r+0x50>
 400874c:	0005883a 	mov	r2,zero
 4008750:	dfc00317 	ldw	ra,12(sp)
 4008754:	dc800217 	ldw	r18,8(sp)
 4008758:	dc400117 	ldw	r17,4(sp)
 400875c:	dc000017 	ldw	r16,0(sp)
 4008760:	dec00404 	addi	sp,sp,16
 4008764:	f800283a 	ret
 4008768:	800b883a 	mov	r5,r16
 400876c:	8809883a 	mov	r4,r17
 4008770:	40040540 	call	4004054 <__sflush_r>
 4008774:	1025883a 	mov	r18,r2
 4008778:	80800b17 	ldw	r2,44(r16)
 400877c:	10000426 	beq	r2,zero,4008790 <_fclose_r+0x78>
 4008780:	81400717 	ldw	r5,28(r16)
 4008784:	8809883a 	mov	r4,r17
 4008788:	103ee83a 	callr	r2
 400878c:	10001616 	blt	r2,zero,40087e8 <_fclose_r+0xd0>
 4008790:	8080030b 	ldhu	r2,12(r16)
 4008794:	1080200c 	andi	r2,r2,128
 4008798:	1000151e 	bne	r2,zero,40087f0 <_fclose_r+0xd8>
 400879c:	81400c17 	ldw	r5,48(r16)
 40087a0:	28000526 	beq	r5,zero,40087b8 <_fclose_r+0xa0>
 40087a4:	80801004 	addi	r2,r16,64
 40087a8:	28800226 	beq	r5,r2,40087b4 <_fclose_r+0x9c>
 40087ac:	8809883a 	mov	r4,r17
 40087b0:	40047d00 	call	40047d0 <_free_r>
 40087b4:	80000c15 	stw	zero,48(r16)
 40087b8:	81401117 	ldw	r5,68(r16)
 40087bc:	28000326 	beq	r5,zero,40087cc <_fclose_r+0xb4>
 40087c0:	8809883a 	mov	r4,r17
 40087c4:	40047d00 	call	40047d0 <_free_r>
 40087c8:	80001115 	stw	zero,68(r16)
 40087cc:	400466c0 	call	400466c <__sfp_lock_acquire>
 40087d0:	8000030d 	sth	zero,12(r16)
 40087d4:	40046700 	call	4004670 <__sfp_lock_release>
 40087d8:	9005883a 	mov	r2,r18
 40087dc:	003fdc06 	br	4008750 <__alt_data_end+0xfc008750>
 40087e0:	400465c0 	call	400465c <__sinit>
 40087e4:	003fd706 	br	4008744 <__alt_data_end+0xfc008744>
 40087e8:	04bfffc4 	movi	r18,-1
 40087ec:	003fe806 	br	4008790 <__alt_data_end+0xfc008790>
 40087f0:	81400417 	ldw	r5,16(r16)
 40087f4:	8809883a 	mov	r4,r17
 40087f8:	40047d00 	call	40047d0 <_free_r>
 40087fc:	003fe706 	br	400879c <__alt_data_end+0xfc00879c>
 4008800:	0005883a 	mov	r2,zero
 4008804:	f800283a 	ret

04008808 <fclose>:
 4008808:	00810074 	movhi	r2,1025
 400880c:	10903704 	addi	r2,r2,16604
 4008810:	200b883a 	mov	r5,r4
 4008814:	11000017 	ldw	r4,0(r2)
 4008818:	40087181 	jmpi	4008718 <_fclose_r>

0400881c <__fputwc>:
 400881c:	defff804 	addi	sp,sp,-32
 4008820:	dcc00415 	stw	r19,16(sp)
 4008824:	dc800315 	stw	r18,12(sp)
 4008828:	dc000115 	stw	r16,4(sp)
 400882c:	dfc00715 	stw	ra,28(sp)
 4008830:	dd400615 	stw	r21,24(sp)
 4008834:	dd000515 	stw	r20,20(sp)
 4008838:	dc400215 	stw	r17,8(sp)
 400883c:	2027883a 	mov	r19,r4
 4008840:	2825883a 	mov	r18,r5
 4008844:	3021883a 	mov	r16,r6
 4008848:	4004cf00 	call	4004cf0 <__locale_mb_cur_max>
 400884c:	00c00044 	movi	r3,1
 4008850:	10c03e26 	beq	r2,r3,400894c <__fputwc+0x130>
 4008854:	81c01704 	addi	r7,r16,92
 4008858:	900d883a 	mov	r6,r18
 400885c:	d80b883a 	mov	r5,sp
 4008860:	9809883a 	mov	r4,r19
 4008864:	40098740 	call	4009874 <_wcrtomb_r>
 4008868:	1029883a 	mov	r20,r2
 400886c:	00bfffc4 	movi	r2,-1
 4008870:	a0802026 	beq	r20,r2,40088f4 <__fputwc+0xd8>
 4008874:	d9400003 	ldbu	r5,0(sp)
 4008878:	a0001c26 	beq	r20,zero,40088ec <__fputwc+0xd0>
 400887c:	0023883a 	mov	r17,zero
 4008880:	05400284 	movi	r21,10
 4008884:	00000906 	br	40088ac <__fputwc+0x90>
 4008888:	80800017 	ldw	r2,0(r16)
 400888c:	11400005 	stb	r5,0(r2)
 4008890:	80c00017 	ldw	r3,0(r16)
 4008894:	18c00044 	addi	r3,r3,1
 4008898:	80c00015 	stw	r3,0(r16)
 400889c:	8c400044 	addi	r17,r17,1
 40088a0:	dc45883a 	add	r2,sp,r17
 40088a4:	8d00112e 	bgeu	r17,r20,40088ec <__fputwc+0xd0>
 40088a8:	11400003 	ldbu	r5,0(r2)
 40088ac:	80c00217 	ldw	r3,8(r16)
 40088b0:	18ffffc4 	addi	r3,r3,-1
 40088b4:	80c00215 	stw	r3,8(r16)
 40088b8:	183ff30e 	bge	r3,zero,4008888 <__alt_data_end+0xfc008888>
 40088bc:	80800617 	ldw	r2,24(r16)
 40088c0:	18801916 	blt	r3,r2,4008928 <__fputwc+0x10c>
 40088c4:	80800017 	ldw	r2,0(r16)
 40088c8:	11400005 	stb	r5,0(r2)
 40088cc:	80800017 	ldw	r2,0(r16)
 40088d0:	10c00003 	ldbu	r3,0(r2)
 40088d4:	10800044 	addi	r2,r2,1
 40088d8:	1d402326 	beq	r3,r21,4008968 <__fputwc+0x14c>
 40088dc:	80800015 	stw	r2,0(r16)
 40088e0:	8c400044 	addi	r17,r17,1
 40088e4:	dc45883a 	add	r2,sp,r17
 40088e8:	8d3fef36 	bltu	r17,r20,40088a8 <__alt_data_end+0xfc0088a8>
 40088ec:	9005883a 	mov	r2,r18
 40088f0:	00000406 	br	4008904 <__fputwc+0xe8>
 40088f4:	80c0030b 	ldhu	r3,12(r16)
 40088f8:	a005883a 	mov	r2,r20
 40088fc:	18c01014 	ori	r3,r3,64
 4008900:	80c0030d 	sth	r3,12(r16)
 4008904:	dfc00717 	ldw	ra,28(sp)
 4008908:	dd400617 	ldw	r21,24(sp)
 400890c:	dd000517 	ldw	r20,20(sp)
 4008910:	dcc00417 	ldw	r19,16(sp)
 4008914:	dc800317 	ldw	r18,12(sp)
 4008918:	dc400217 	ldw	r17,8(sp)
 400891c:	dc000117 	ldw	r16,4(sp)
 4008920:	dec00804 	addi	sp,sp,32
 4008924:	f800283a 	ret
 4008928:	800d883a 	mov	r6,r16
 400892c:	29403fcc 	andi	r5,r5,255
 4008930:	9809883a 	mov	r4,r19
 4008934:	400971c0 	call	400971c <__swbuf_r>
 4008938:	10bfffe0 	cmpeqi	r2,r2,-1
 400893c:	10803fcc 	andi	r2,r2,255
 4008940:	103fd626 	beq	r2,zero,400889c <__alt_data_end+0xfc00889c>
 4008944:	00bfffc4 	movi	r2,-1
 4008948:	003fee06 	br	4008904 <__alt_data_end+0xfc008904>
 400894c:	90ffffc4 	addi	r3,r18,-1
 4008950:	01003f84 	movi	r4,254
 4008954:	20ffbf36 	bltu	r4,r3,4008854 <__alt_data_end+0xfc008854>
 4008958:	900b883a 	mov	r5,r18
 400895c:	dc800005 	stb	r18,0(sp)
 4008960:	1029883a 	mov	r20,r2
 4008964:	003fc506 	br	400887c <__alt_data_end+0xfc00887c>
 4008968:	800d883a 	mov	r6,r16
 400896c:	a80b883a 	mov	r5,r21
 4008970:	9809883a 	mov	r4,r19
 4008974:	400971c0 	call	400971c <__swbuf_r>
 4008978:	10bfffe0 	cmpeqi	r2,r2,-1
 400897c:	003fef06 	br	400893c <__alt_data_end+0xfc00893c>

04008980 <_fputwc_r>:
 4008980:	3080030b 	ldhu	r2,12(r6)
 4008984:	10c8000c 	andi	r3,r2,8192
 4008988:	1800051e 	bne	r3,zero,40089a0 <_fputwc_r+0x20>
 400898c:	30c01917 	ldw	r3,100(r6)
 4008990:	10880014 	ori	r2,r2,8192
 4008994:	3080030d 	sth	r2,12(r6)
 4008998:	18880014 	ori	r2,r3,8192
 400899c:	30801915 	stw	r2,100(r6)
 40089a0:	400881c1 	jmpi	400881c <__fputwc>

040089a4 <fputwc>:
 40089a4:	00810074 	movhi	r2,1025
 40089a8:	defffc04 	addi	sp,sp,-16
 40089ac:	10903704 	addi	r2,r2,16604
 40089b0:	dc000115 	stw	r16,4(sp)
 40089b4:	14000017 	ldw	r16,0(r2)
 40089b8:	dc400215 	stw	r17,8(sp)
 40089bc:	dfc00315 	stw	ra,12(sp)
 40089c0:	2023883a 	mov	r17,r4
 40089c4:	80000226 	beq	r16,zero,40089d0 <fputwc+0x2c>
 40089c8:	80800e17 	ldw	r2,56(r16)
 40089cc:	10001026 	beq	r2,zero,4008a10 <fputwc+0x6c>
 40089d0:	2880030b 	ldhu	r2,12(r5)
 40089d4:	10c8000c 	andi	r3,r2,8192
 40089d8:	1800051e 	bne	r3,zero,40089f0 <fputwc+0x4c>
 40089dc:	28c01917 	ldw	r3,100(r5)
 40089e0:	10880014 	ori	r2,r2,8192
 40089e4:	2880030d 	sth	r2,12(r5)
 40089e8:	18880014 	ori	r2,r3,8192
 40089ec:	28801915 	stw	r2,100(r5)
 40089f0:	280d883a 	mov	r6,r5
 40089f4:	8009883a 	mov	r4,r16
 40089f8:	880b883a 	mov	r5,r17
 40089fc:	dfc00317 	ldw	ra,12(sp)
 4008a00:	dc400217 	ldw	r17,8(sp)
 4008a04:	dc000117 	ldw	r16,4(sp)
 4008a08:	dec00404 	addi	sp,sp,16
 4008a0c:	400881c1 	jmpi	400881c <__fputwc>
 4008a10:	8009883a 	mov	r4,r16
 4008a14:	d9400015 	stw	r5,0(sp)
 4008a18:	400465c0 	call	400465c <__sinit>
 4008a1c:	d9400017 	ldw	r5,0(sp)
 4008a20:	003feb06 	br	40089d0 <__alt_data_end+0xfc0089d0>

04008a24 <_fstat_r>:
 4008a24:	defffd04 	addi	sp,sp,-12
 4008a28:	2805883a 	mov	r2,r5
 4008a2c:	dc000015 	stw	r16,0(sp)
 4008a30:	04010074 	movhi	r16,1025
 4008a34:	dc400115 	stw	r17,4(sp)
 4008a38:	84174a04 	addi	r16,r16,23848
 4008a3c:	2023883a 	mov	r17,r4
 4008a40:	300b883a 	mov	r5,r6
 4008a44:	1009883a 	mov	r4,r2
 4008a48:	dfc00215 	stw	ra,8(sp)
 4008a4c:	80000015 	stw	zero,0(r16)
 4008a50:	400d2180 	call	400d218 <fstat>
 4008a54:	00ffffc4 	movi	r3,-1
 4008a58:	10c00526 	beq	r2,r3,4008a70 <_fstat_r+0x4c>
 4008a5c:	dfc00217 	ldw	ra,8(sp)
 4008a60:	dc400117 	ldw	r17,4(sp)
 4008a64:	dc000017 	ldw	r16,0(sp)
 4008a68:	dec00304 	addi	sp,sp,12
 4008a6c:	f800283a 	ret
 4008a70:	80c00017 	ldw	r3,0(r16)
 4008a74:	183ff926 	beq	r3,zero,4008a5c <__alt_data_end+0xfc008a5c>
 4008a78:	88c00015 	stw	r3,0(r17)
 4008a7c:	003ff706 	br	4008a5c <__alt_data_end+0xfc008a5c>

04008a80 <__sfvwrite_r>:
 4008a80:	30800217 	ldw	r2,8(r6)
 4008a84:	10006726 	beq	r2,zero,4008c24 <__sfvwrite_r+0x1a4>
 4008a88:	28c0030b 	ldhu	r3,12(r5)
 4008a8c:	defff404 	addi	sp,sp,-48
 4008a90:	dd400715 	stw	r21,28(sp)
 4008a94:	dd000615 	stw	r20,24(sp)
 4008a98:	dc000215 	stw	r16,8(sp)
 4008a9c:	dfc00b15 	stw	ra,44(sp)
 4008aa0:	df000a15 	stw	fp,40(sp)
 4008aa4:	ddc00915 	stw	r23,36(sp)
 4008aa8:	dd800815 	stw	r22,32(sp)
 4008aac:	dcc00515 	stw	r19,20(sp)
 4008ab0:	dc800415 	stw	r18,16(sp)
 4008ab4:	dc400315 	stw	r17,12(sp)
 4008ab8:	1880020c 	andi	r2,r3,8
 4008abc:	2821883a 	mov	r16,r5
 4008ac0:	202b883a 	mov	r21,r4
 4008ac4:	3029883a 	mov	r20,r6
 4008ac8:	10002726 	beq	r2,zero,4008b68 <__sfvwrite_r+0xe8>
 4008acc:	28800417 	ldw	r2,16(r5)
 4008ad0:	10002526 	beq	r2,zero,4008b68 <__sfvwrite_r+0xe8>
 4008ad4:	1880008c 	andi	r2,r3,2
 4008ad8:	a4400017 	ldw	r17,0(r20)
 4008adc:	10002a26 	beq	r2,zero,4008b88 <__sfvwrite_r+0x108>
 4008ae0:	05a00034 	movhi	r22,32768
 4008ae4:	0027883a 	mov	r19,zero
 4008ae8:	0025883a 	mov	r18,zero
 4008aec:	b5bf0004 	addi	r22,r22,-1024
 4008af0:	980d883a 	mov	r6,r19
 4008af4:	a809883a 	mov	r4,r21
 4008af8:	90004626 	beq	r18,zero,4008c14 <__sfvwrite_r+0x194>
 4008afc:	900f883a 	mov	r7,r18
 4008b00:	b480022e 	bgeu	r22,r18,4008b0c <__sfvwrite_r+0x8c>
 4008b04:	01e00034 	movhi	r7,32768
 4008b08:	39ff0004 	addi	r7,r7,-1024
 4008b0c:	80800917 	ldw	r2,36(r16)
 4008b10:	81400717 	ldw	r5,28(r16)
 4008b14:	103ee83a 	callr	r2
 4008b18:	00805a0e 	bge	zero,r2,4008c84 <__sfvwrite_r+0x204>
 4008b1c:	a0c00217 	ldw	r3,8(r20)
 4008b20:	98a7883a 	add	r19,r19,r2
 4008b24:	90a5c83a 	sub	r18,r18,r2
 4008b28:	1885c83a 	sub	r2,r3,r2
 4008b2c:	a0800215 	stw	r2,8(r20)
 4008b30:	103fef1e 	bne	r2,zero,4008af0 <__alt_data_end+0xfc008af0>
 4008b34:	0005883a 	mov	r2,zero
 4008b38:	dfc00b17 	ldw	ra,44(sp)
 4008b3c:	df000a17 	ldw	fp,40(sp)
 4008b40:	ddc00917 	ldw	r23,36(sp)
 4008b44:	dd800817 	ldw	r22,32(sp)
 4008b48:	dd400717 	ldw	r21,28(sp)
 4008b4c:	dd000617 	ldw	r20,24(sp)
 4008b50:	dcc00517 	ldw	r19,20(sp)
 4008b54:	dc800417 	ldw	r18,16(sp)
 4008b58:	dc400317 	ldw	r17,12(sp)
 4008b5c:	dc000217 	ldw	r16,8(sp)
 4008b60:	dec00c04 	addi	sp,sp,48
 4008b64:	f800283a 	ret
 4008b68:	800b883a 	mov	r5,r16
 4008b6c:	a809883a 	mov	r4,r21
 4008b70:	40026500 	call	4002650 <__swsetup_r>
 4008b74:	1000ee1e 	bne	r2,zero,4008f30 <__sfvwrite_r+0x4b0>
 4008b78:	80c0030b 	ldhu	r3,12(r16)
 4008b7c:	a4400017 	ldw	r17,0(r20)
 4008b80:	1880008c 	andi	r2,r3,2
 4008b84:	103fd61e 	bne	r2,zero,4008ae0 <__alt_data_end+0xfc008ae0>
 4008b88:	1880004c 	andi	r2,r3,1
 4008b8c:	1000421e 	bne	r2,zero,4008c98 <__sfvwrite_r+0x218>
 4008b90:	0039883a 	mov	fp,zero
 4008b94:	0025883a 	mov	r18,zero
 4008b98:	90001a26 	beq	r18,zero,4008c04 <__sfvwrite_r+0x184>
 4008b9c:	1880800c 	andi	r2,r3,512
 4008ba0:	84c00217 	ldw	r19,8(r16)
 4008ba4:	10002126 	beq	r2,zero,4008c2c <__sfvwrite_r+0x1ac>
 4008ba8:	982f883a 	mov	r23,r19
 4008bac:	94c09636 	bltu	r18,r19,4008e08 <__sfvwrite_r+0x388>
 4008bb0:	1881200c 	andi	r2,r3,1152
 4008bb4:	1000a11e 	bne	r2,zero,4008e3c <__sfvwrite_r+0x3bc>
 4008bb8:	81000017 	ldw	r4,0(r16)
 4008bbc:	b80d883a 	mov	r6,r23
 4008bc0:	e00b883a 	mov	r5,fp
 4008bc4:	4008ffc0 	call	4008ffc <memmove>
 4008bc8:	80c00217 	ldw	r3,8(r16)
 4008bcc:	81000017 	ldw	r4,0(r16)
 4008bd0:	9005883a 	mov	r2,r18
 4008bd4:	1ce7c83a 	sub	r19,r3,r19
 4008bd8:	25cf883a 	add	r7,r4,r23
 4008bdc:	84c00215 	stw	r19,8(r16)
 4008be0:	81c00015 	stw	r7,0(r16)
 4008be4:	a0c00217 	ldw	r3,8(r20)
 4008be8:	e0b9883a 	add	fp,fp,r2
 4008bec:	90a5c83a 	sub	r18,r18,r2
 4008bf0:	18a7c83a 	sub	r19,r3,r2
 4008bf4:	a4c00215 	stw	r19,8(r20)
 4008bf8:	983fce26 	beq	r19,zero,4008b34 <__alt_data_end+0xfc008b34>
 4008bfc:	80c0030b 	ldhu	r3,12(r16)
 4008c00:	903fe61e 	bne	r18,zero,4008b9c <__alt_data_end+0xfc008b9c>
 4008c04:	8f000017 	ldw	fp,0(r17)
 4008c08:	8c800117 	ldw	r18,4(r17)
 4008c0c:	8c400204 	addi	r17,r17,8
 4008c10:	003fe106 	br	4008b98 <__alt_data_end+0xfc008b98>
 4008c14:	8cc00017 	ldw	r19,0(r17)
 4008c18:	8c800117 	ldw	r18,4(r17)
 4008c1c:	8c400204 	addi	r17,r17,8
 4008c20:	003fb306 	br	4008af0 <__alt_data_end+0xfc008af0>
 4008c24:	0005883a 	mov	r2,zero
 4008c28:	f800283a 	ret
 4008c2c:	81000017 	ldw	r4,0(r16)
 4008c30:	80800417 	ldw	r2,16(r16)
 4008c34:	11005a36 	bltu	r2,r4,4008da0 <__sfvwrite_r+0x320>
 4008c38:	85c00517 	ldw	r23,20(r16)
 4008c3c:	95c05836 	bltu	r18,r23,4008da0 <__sfvwrite_r+0x320>
 4008c40:	00a00034 	movhi	r2,32768
 4008c44:	10bfffc4 	addi	r2,r2,-1
 4008c48:	9009883a 	mov	r4,r18
 4008c4c:	1480012e 	bgeu	r2,r18,4008c54 <__sfvwrite_r+0x1d4>
 4008c50:	1009883a 	mov	r4,r2
 4008c54:	b80b883a 	mov	r5,r23
 4008c58:	400a61c0 	call	400a61c <__divsi3>
 4008c5c:	b80b883a 	mov	r5,r23
 4008c60:	1009883a 	mov	r4,r2
 4008c64:	400a7d00 	call	400a7d0 <__mulsi3>
 4008c68:	81400717 	ldw	r5,28(r16)
 4008c6c:	80c00917 	ldw	r3,36(r16)
 4008c70:	100f883a 	mov	r7,r2
 4008c74:	e00d883a 	mov	r6,fp
 4008c78:	a809883a 	mov	r4,r21
 4008c7c:	183ee83a 	callr	r3
 4008c80:	00bfd816 	blt	zero,r2,4008be4 <__alt_data_end+0xfc008be4>
 4008c84:	8080030b 	ldhu	r2,12(r16)
 4008c88:	10801014 	ori	r2,r2,64
 4008c8c:	8080030d 	sth	r2,12(r16)
 4008c90:	00bfffc4 	movi	r2,-1
 4008c94:	003fa806 	br	4008b38 <__alt_data_end+0xfc008b38>
 4008c98:	0027883a 	mov	r19,zero
 4008c9c:	0011883a 	mov	r8,zero
 4008ca0:	0039883a 	mov	fp,zero
 4008ca4:	0025883a 	mov	r18,zero
 4008ca8:	90001f26 	beq	r18,zero,4008d28 <__sfvwrite_r+0x2a8>
 4008cac:	40005a26 	beq	r8,zero,4008e18 <__sfvwrite_r+0x398>
 4008cb0:	982d883a 	mov	r22,r19
 4008cb4:	94c0012e 	bgeu	r18,r19,4008cbc <__sfvwrite_r+0x23c>
 4008cb8:	902d883a 	mov	r22,r18
 4008cbc:	81000017 	ldw	r4,0(r16)
 4008cc0:	80800417 	ldw	r2,16(r16)
 4008cc4:	b02f883a 	mov	r23,r22
 4008cc8:	81c00517 	ldw	r7,20(r16)
 4008ccc:	1100032e 	bgeu	r2,r4,4008cdc <__sfvwrite_r+0x25c>
 4008cd0:	80c00217 	ldw	r3,8(r16)
 4008cd4:	38c7883a 	add	r3,r7,r3
 4008cd8:	1d801816 	blt	r3,r22,4008d3c <__sfvwrite_r+0x2bc>
 4008cdc:	b1c03e16 	blt	r22,r7,4008dd8 <__sfvwrite_r+0x358>
 4008ce0:	80800917 	ldw	r2,36(r16)
 4008ce4:	81400717 	ldw	r5,28(r16)
 4008ce8:	e00d883a 	mov	r6,fp
 4008cec:	da000115 	stw	r8,4(sp)
 4008cf0:	a809883a 	mov	r4,r21
 4008cf4:	103ee83a 	callr	r2
 4008cf8:	102f883a 	mov	r23,r2
 4008cfc:	da000117 	ldw	r8,4(sp)
 4008d00:	00bfe00e 	bge	zero,r2,4008c84 <__alt_data_end+0xfc008c84>
 4008d04:	9de7c83a 	sub	r19,r19,r23
 4008d08:	98001f26 	beq	r19,zero,4008d88 <__sfvwrite_r+0x308>
 4008d0c:	a0800217 	ldw	r2,8(r20)
 4008d10:	e5f9883a 	add	fp,fp,r23
 4008d14:	95e5c83a 	sub	r18,r18,r23
 4008d18:	15efc83a 	sub	r23,r2,r23
 4008d1c:	a5c00215 	stw	r23,8(r20)
 4008d20:	b83f8426 	beq	r23,zero,4008b34 <__alt_data_end+0xfc008b34>
 4008d24:	903fe11e 	bne	r18,zero,4008cac <__alt_data_end+0xfc008cac>
 4008d28:	8f000017 	ldw	fp,0(r17)
 4008d2c:	8c800117 	ldw	r18,4(r17)
 4008d30:	0011883a 	mov	r8,zero
 4008d34:	8c400204 	addi	r17,r17,8
 4008d38:	003fdb06 	br	4008ca8 <__alt_data_end+0xfc008ca8>
 4008d3c:	180d883a 	mov	r6,r3
 4008d40:	e00b883a 	mov	r5,fp
 4008d44:	da000115 	stw	r8,4(sp)
 4008d48:	d8c00015 	stw	r3,0(sp)
 4008d4c:	4008ffc0 	call	4008ffc <memmove>
 4008d50:	d8c00017 	ldw	r3,0(sp)
 4008d54:	80800017 	ldw	r2,0(r16)
 4008d58:	800b883a 	mov	r5,r16
 4008d5c:	a809883a 	mov	r4,r21
 4008d60:	10c5883a 	add	r2,r2,r3
 4008d64:	80800015 	stw	r2,0(r16)
 4008d68:	d8c00015 	stw	r3,0(sp)
 4008d6c:	40042700 	call	4004270 <_fflush_r>
 4008d70:	d8c00017 	ldw	r3,0(sp)
 4008d74:	da000117 	ldw	r8,4(sp)
 4008d78:	103fc21e 	bne	r2,zero,4008c84 <__alt_data_end+0xfc008c84>
 4008d7c:	182f883a 	mov	r23,r3
 4008d80:	9de7c83a 	sub	r19,r19,r23
 4008d84:	983fe11e 	bne	r19,zero,4008d0c <__alt_data_end+0xfc008d0c>
 4008d88:	800b883a 	mov	r5,r16
 4008d8c:	a809883a 	mov	r4,r21
 4008d90:	40042700 	call	4004270 <_fflush_r>
 4008d94:	103fbb1e 	bne	r2,zero,4008c84 <__alt_data_end+0xfc008c84>
 4008d98:	0011883a 	mov	r8,zero
 4008d9c:	003fdb06 	br	4008d0c <__alt_data_end+0xfc008d0c>
 4008da0:	94c0012e 	bgeu	r18,r19,4008da8 <__sfvwrite_r+0x328>
 4008da4:	9027883a 	mov	r19,r18
 4008da8:	980d883a 	mov	r6,r19
 4008dac:	e00b883a 	mov	r5,fp
 4008db0:	4008ffc0 	call	4008ffc <memmove>
 4008db4:	80800217 	ldw	r2,8(r16)
 4008db8:	80c00017 	ldw	r3,0(r16)
 4008dbc:	14c5c83a 	sub	r2,r2,r19
 4008dc0:	1cc7883a 	add	r3,r3,r19
 4008dc4:	80800215 	stw	r2,8(r16)
 4008dc8:	80c00015 	stw	r3,0(r16)
 4008dcc:	10004326 	beq	r2,zero,4008edc <__sfvwrite_r+0x45c>
 4008dd0:	9805883a 	mov	r2,r19
 4008dd4:	003f8306 	br	4008be4 <__alt_data_end+0xfc008be4>
 4008dd8:	b00d883a 	mov	r6,r22
 4008ddc:	e00b883a 	mov	r5,fp
 4008de0:	da000115 	stw	r8,4(sp)
 4008de4:	4008ffc0 	call	4008ffc <memmove>
 4008de8:	80800217 	ldw	r2,8(r16)
 4008dec:	80c00017 	ldw	r3,0(r16)
 4008df0:	da000117 	ldw	r8,4(sp)
 4008df4:	1585c83a 	sub	r2,r2,r22
 4008df8:	1dad883a 	add	r22,r3,r22
 4008dfc:	80800215 	stw	r2,8(r16)
 4008e00:	85800015 	stw	r22,0(r16)
 4008e04:	003fbf06 	br	4008d04 <__alt_data_end+0xfc008d04>
 4008e08:	81000017 	ldw	r4,0(r16)
 4008e0c:	9027883a 	mov	r19,r18
 4008e10:	902f883a 	mov	r23,r18
 4008e14:	003f6906 	br	4008bbc <__alt_data_end+0xfc008bbc>
 4008e18:	900d883a 	mov	r6,r18
 4008e1c:	01400284 	movi	r5,10
 4008e20:	e009883a 	mov	r4,fp
 4008e24:	400570c0 	call	400570c <memchr>
 4008e28:	10003e26 	beq	r2,zero,4008f24 <__sfvwrite_r+0x4a4>
 4008e2c:	10800044 	addi	r2,r2,1
 4008e30:	1727c83a 	sub	r19,r2,fp
 4008e34:	02000044 	movi	r8,1
 4008e38:	003f9d06 	br	4008cb0 <__alt_data_end+0xfc008cb0>
 4008e3c:	80800517 	ldw	r2,20(r16)
 4008e40:	81400417 	ldw	r5,16(r16)
 4008e44:	81c00017 	ldw	r7,0(r16)
 4008e48:	10a7883a 	add	r19,r2,r2
 4008e4c:	9885883a 	add	r2,r19,r2
 4008e50:	1026d7fa 	srli	r19,r2,31
 4008e54:	396dc83a 	sub	r22,r7,r5
 4008e58:	b1000044 	addi	r4,r22,1
 4008e5c:	9885883a 	add	r2,r19,r2
 4008e60:	1027d07a 	srai	r19,r2,1
 4008e64:	2485883a 	add	r2,r4,r18
 4008e68:	980d883a 	mov	r6,r19
 4008e6c:	9880022e 	bgeu	r19,r2,4008e78 <__sfvwrite_r+0x3f8>
 4008e70:	1027883a 	mov	r19,r2
 4008e74:	100d883a 	mov	r6,r2
 4008e78:	18c1000c 	andi	r3,r3,1024
 4008e7c:	18001c26 	beq	r3,zero,4008ef0 <__sfvwrite_r+0x470>
 4008e80:	300b883a 	mov	r5,r6
 4008e84:	a809883a 	mov	r4,r21
 4008e88:	4004f000 	call	4004f00 <_malloc_r>
 4008e8c:	102f883a 	mov	r23,r2
 4008e90:	10002926 	beq	r2,zero,4008f38 <__sfvwrite_r+0x4b8>
 4008e94:	81400417 	ldw	r5,16(r16)
 4008e98:	b00d883a 	mov	r6,r22
 4008e9c:	1009883a 	mov	r4,r2
 4008ea0:	40057f00 	call	40057f0 <memcpy>
 4008ea4:	8080030b 	ldhu	r2,12(r16)
 4008ea8:	00fedfc4 	movi	r3,-1153
 4008eac:	10c4703a 	and	r2,r2,r3
 4008eb0:	10802014 	ori	r2,r2,128
 4008eb4:	8080030d 	sth	r2,12(r16)
 4008eb8:	bd89883a 	add	r4,r23,r22
 4008ebc:	9d8fc83a 	sub	r7,r19,r22
 4008ec0:	85c00415 	stw	r23,16(r16)
 4008ec4:	84c00515 	stw	r19,20(r16)
 4008ec8:	81000015 	stw	r4,0(r16)
 4008ecc:	9027883a 	mov	r19,r18
 4008ed0:	81c00215 	stw	r7,8(r16)
 4008ed4:	902f883a 	mov	r23,r18
 4008ed8:	003f3806 	br	4008bbc <__alt_data_end+0xfc008bbc>
 4008edc:	800b883a 	mov	r5,r16
 4008ee0:	a809883a 	mov	r4,r21
 4008ee4:	40042700 	call	4004270 <_fflush_r>
 4008ee8:	103fb926 	beq	r2,zero,4008dd0 <__alt_data_end+0xfc008dd0>
 4008eec:	003f6506 	br	4008c84 <__alt_data_end+0xfc008c84>
 4008ef0:	a809883a 	mov	r4,r21
 4008ef4:	40091b80 	call	40091b8 <_realloc_r>
 4008ef8:	102f883a 	mov	r23,r2
 4008efc:	103fee1e 	bne	r2,zero,4008eb8 <__alt_data_end+0xfc008eb8>
 4008f00:	81400417 	ldw	r5,16(r16)
 4008f04:	a809883a 	mov	r4,r21
 4008f08:	40047d00 	call	40047d0 <_free_r>
 4008f0c:	8080030b 	ldhu	r2,12(r16)
 4008f10:	00ffdfc4 	movi	r3,-129
 4008f14:	1884703a 	and	r2,r3,r2
 4008f18:	00c00304 	movi	r3,12
 4008f1c:	a8c00015 	stw	r3,0(r21)
 4008f20:	003f5906 	br	4008c88 <__alt_data_end+0xfc008c88>
 4008f24:	94c00044 	addi	r19,r18,1
 4008f28:	02000044 	movi	r8,1
 4008f2c:	003f6006 	br	4008cb0 <__alt_data_end+0xfc008cb0>
 4008f30:	00bfffc4 	movi	r2,-1
 4008f34:	003f0006 	br	4008b38 <__alt_data_end+0xfc008b38>
 4008f38:	00800304 	movi	r2,12
 4008f3c:	a8800015 	stw	r2,0(r21)
 4008f40:	8080030b 	ldhu	r2,12(r16)
 4008f44:	003f5006 	br	4008c88 <__alt_data_end+0xfc008c88>

04008f48 <_isatty_r>:
 4008f48:	defffd04 	addi	sp,sp,-12
 4008f4c:	dc000015 	stw	r16,0(sp)
 4008f50:	04010074 	movhi	r16,1025
 4008f54:	dc400115 	stw	r17,4(sp)
 4008f58:	84174a04 	addi	r16,r16,23848
 4008f5c:	2023883a 	mov	r17,r4
 4008f60:	2809883a 	mov	r4,r5
 4008f64:	dfc00215 	stw	ra,8(sp)
 4008f68:	80000015 	stw	zero,0(r16)
 4008f6c:	400d30c0 	call	400d30c <isatty>
 4008f70:	00ffffc4 	movi	r3,-1
 4008f74:	10c00526 	beq	r2,r3,4008f8c <_isatty_r+0x44>
 4008f78:	dfc00217 	ldw	ra,8(sp)
 4008f7c:	dc400117 	ldw	r17,4(sp)
 4008f80:	dc000017 	ldw	r16,0(sp)
 4008f84:	dec00304 	addi	sp,sp,12
 4008f88:	f800283a 	ret
 4008f8c:	80c00017 	ldw	r3,0(r16)
 4008f90:	183ff926 	beq	r3,zero,4008f78 <__alt_data_end+0xfc008f78>
 4008f94:	88c00015 	stw	r3,0(r17)
 4008f98:	003ff706 	br	4008f78 <__alt_data_end+0xfc008f78>

04008f9c <_lseek_r>:
 4008f9c:	defffd04 	addi	sp,sp,-12
 4008fa0:	2805883a 	mov	r2,r5
 4008fa4:	dc000015 	stw	r16,0(sp)
 4008fa8:	04010074 	movhi	r16,1025
 4008fac:	dc400115 	stw	r17,4(sp)
 4008fb0:	300b883a 	mov	r5,r6
 4008fb4:	84174a04 	addi	r16,r16,23848
 4008fb8:	2023883a 	mov	r17,r4
 4008fbc:	380d883a 	mov	r6,r7
 4008fc0:	1009883a 	mov	r4,r2
 4008fc4:	dfc00215 	stw	ra,8(sp)
 4008fc8:	80000015 	stw	zero,0(r16)
 4008fcc:	400d4e00 	call	400d4e0 <lseek>
 4008fd0:	00ffffc4 	movi	r3,-1
 4008fd4:	10c00526 	beq	r2,r3,4008fec <_lseek_r+0x50>
 4008fd8:	dfc00217 	ldw	ra,8(sp)
 4008fdc:	dc400117 	ldw	r17,4(sp)
 4008fe0:	dc000017 	ldw	r16,0(sp)
 4008fe4:	dec00304 	addi	sp,sp,12
 4008fe8:	f800283a 	ret
 4008fec:	80c00017 	ldw	r3,0(r16)
 4008ff0:	183ff926 	beq	r3,zero,4008fd8 <__alt_data_end+0xfc008fd8>
 4008ff4:	88c00015 	stw	r3,0(r17)
 4008ff8:	003ff706 	br	4008fd8 <__alt_data_end+0xfc008fd8>

04008ffc <memmove>:
 4008ffc:	2005883a 	mov	r2,r4
 4009000:	29000b2e 	bgeu	r5,r4,4009030 <memmove+0x34>
 4009004:	298f883a 	add	r7,r5,r6
 4009008:	21c0092e 	bgeu	r4,r7,4009030 <memmove+0x34>
 400900c:	2187883a 	add	r3,r4,r6
 4009010:	198bc83a 	sub	r5,r3,r6
 4009014:	30004826 	beq	r6,zero,4009138 <memmove+0x13c>
 4009018:	39ffffc4 	addi	r7,r7,-1
 400901c:	39000003 	ldbu	r4,0(r7)
 4009020:	18ffffc4 	addi	r3,r3,-1
 4009024:	19000005 	stb	r4,0(r3)
 4009028:	28fffb1e 	bne	r5,r3,4009018 <__alt_data_end+0xfc009018>
 400902c:	f800283a 	ret
 4009030:	00c003c4 	movi	r3,15
 4009034:	1980412e 	bgeu	r3,r6,400913c <memmove+0x140>
 4009038:	2886b03a 	or	r3,r5,r2
 400903c:	18c000cc 	andi	r3,r3,3
 4009040:	1800401e 	bne	r3,zero,4009144 <memmove+0x148>
 4009044:	33fffc04 	addi	r15,r6,-16
 4009048:	781ed13a 	srli	r15,r15,4
 400904c:	28c00104 	addi	r3,r5,4
 4009050:	13400104 	addi	r13,r2,4
 4009054:	781c913a 	slli	r14,r15,4
 4009058:	2b000204 	addi	r12,r5,8
 400905c:	12c00204 	addi	r11,r2,8
 4009060:	73800504 	addi	r14,r14,20
 4009064:	2a800304 	addi	r10,r5,12
 4009068:	12400304 	addi	r9,r2,12
 400906c:	2b9d883a 	add	r14,r5,r14
 4009070:	2811883a 	mov	r8,r5
 4009074:	100f883a 	mov	r7,r2
 4009078:	41000017 	ldw	r4,0(r8)
 400907c:	39c00404 	addi	r7,r7,16
 4009080:	18c00404 	addi	r3,r3,16
 4009084:	393ffc15 	stw	r4,-16(r7)
 4009088:	193ffc17 	ldw	r4,-16(r3)
 400908c:	6b400404 	addi	r13,r13,16
 4009090:	5ac00404 	addi	r11,r11,16
 4009094:	693ffc15 	stw	r4,-16(r13)
 4009098:	61000017 	ldw	r4,0(r12)
 400909c:	4a400404 	addi	r9,r9,16
 40090a0:	42000404 	addi	r8,r8,16
 40090a4:	593ffc15 	stw	r4,-16(r11)
 40090a8:	51000017 	ldw	r4,0(r10)
 40090ac:	63000404 	addi	r12,r12,16
 40090b0:	52800404 	addi	r10,r10,16
 40090b4:	493ffc15 	stw	r4,-16(r9)
 40090b8:	1bbfef1e 	bne	r3,r14,4009078 <__alt_data_end+0xfc009078>
 40090bc:	79000044 	addi	r4,r15,1
 40090c0:	2008913a 	slli	r4,r4,4
 40090c4:	328003cc 	andi	r10,r6,15
 40090c8:	02c000c4 	movi	r11,3
 40090cc:	1107883a 	add	r3,r2,r4
 40090d0:	290b883a 	add	r5,r5,r4
 40090d4:	5a801e2e 	bgeu	r11,r10,4009150 <memmove+0x154>
 40090d8:	1813883a 	mov	r9,r3
 40090dc:	2811883a 	mov	r8,r5
 40090e0:	500f883a 	mov	r7,r10
 40090e4:	41000017 	ldw	r4,0(r8)
 40090e8:	4a400104 	addi	r9,r9,4
 40090ec:	39ffff04 	addi	r7,r7,-4
 40090f0:	493fff15 	stw	r4,-4(r9)
 40090f4:	42000104 	addi	r8,r8,4
 40090f8:	59fffa36 	bltu	r11,r7,40090e4 <__alt_data_end+0xfc0090e4>
 40090fc:	513fff04 	addi	r4,r10,-4
 4009100:	2008d0ba 	srli	r4,r4,2
 4009104:	318000cc 	andi	r6,r6,3
 4009108:	21000044 	addi	r4,r4,1
 400910c:	2109883a 	add	r4,r4,r4
 4009110:	2109883a 	add	r4,r4,r4
 4009114:	1907883a 	add	r3,r3,r4
 4009118:	290b883a 	add	r5,r5,r4
 400911c:	30000b26 	beq	r6,zero,400914c <memmove+0x150>
 4009120:	198d883a 	add	r6,r3,r6
 4009124:	29c00003 	ldbu	r7,0(r5)
 4009128:	18c00044 	addi	r3,r3,1
 400912c:	29400044 	addi	r5,r5,1
 4009130:	19ffffc5 	stb	r7,-1(r3)
 4009134:	19bffb1e 	bne	r3,r6,4009124 <__alt_data_end+0xfc009124>
 4009138:	f800283a 	ret
 400913c:	1007883a 	mov	r3,r2
 4009140:	003ff606 	br	400911c <__alt_data_end+0xfc00911c>
 4009144:	1007883a 	mov	r3,r2
 4009148:	003ff506 	br	4009120 <__alt_data_end+0xfc009120>
 400914c:	f800283a 	ret
 4009150:	500d883a 	mov	r6,r10
 4009154:	003ff106 	br	400911c <__alt_data_end+0xfc00911c>

04009158 <_read_r>:
 4009158:	defffd04 	addi	sp,sp,-12
 400915c:	2805883a 	mov	r2,r5
 4009160:	dc000015 	stw	r16,0(sp)
 4009164:	04010074 	movhi	r16,1025
 4009168:	dc400115 	stw	r17,4(sp)
 400916c:	300b883a 	mov	r5,r6
 4009170:	84174a04 	addi	r16,r16,23848
 4009174:	2023883a 	mov	r17,r4
 4009178:	380d883a 	mov	r6,r7
 400917c:	1009883a 	mov	r4,r2
 4009180:	dfc00215 	stw	ra,8(sp)
 4009184:	80000015 	stw	zero,0(r16)
 4009188:	400d6bc0 	call	400d6bc <read>
 400918c:	00ffffc4 	movi	r3,-1
 4009190:	10c00526 	beq	r2,r3,40091a8 <_read_r+0x50>
 4009194:	dfc00217 	ldw	ra,8(sp)
 4009198:	dc400117 	ldw	r17,4(sp)
 400919c:	dc000017 	ldw	r16,0(sp)
 40091a0:	dec00304 	addi	sp,sp,12
 40091a4:	f800283a 	ret
 40091a8:	80c00017 	ldw	r3,0(r16)
 40091ac:	183ff926 	beq	r3,zero,4009194 <__alt_data_end+0xfc009194>
 40091b0:	88c00015 	stw	r3,0(r17)
 40091b4:	003ff706 	br	4009194 <__alt_data_end+0xfc009194>

040091b8 <_realloc_r>:
 40091b8:	defff604 	addi	sp,sp,-40
 40091bc:	dc800215 	stw	r18,8(sp)
 40091c0:	dfc00915 	stw	ra,36(sp)
 40091c4:	df000815 	stw	fp,32(sp)
 40091c8:	ddc00715 	stw	r23,28(sp)
 40091cc:	dd800615 	stw	r22,24(sp)
 40091d0:	dd400515 	stw	r21,20(sp)
 40091d4:	dd000415 	stw	r20,16(sp)
 40091d8:	dcc00315 	stw	r19,12(sp)
 40091dc:	dc400115 	stw	r17,4(sp)
 40091e0:	dc000015 	stw	r16,0(sp)
 40091e4:	3025883a 	mov	r18,r6
 40091e8:	2800b726 	beq	r5,zero,40094c8 <_realloc_r+0x310>
 40091ec:	282b883a 	mov	r21,r5
 40091f0:	2029883a 	mov	r20,r4
 40091f4:	400d6380 	call	400d638 <__malloc_lock>
 40091f8:	a8bfff17 	ldw	r2,-4(r21)
 40091fc:	043fff04 	movi	r16,-4
 4009200:	90c002c4 	addi	r3,r18,11
 4009204:	01000584 	movi	r4,22
 4009208:	acfffe04 	addi	r19,r21,-8
 400920c:	1420703a 	and	r16,r2,r16
 4009210:	20c0332e 	bgeu	r4,r3,40092e0 <_realloc_r+0x128>
 4009214:	047ffe04 	movi	r17,-8
 4009218:	1c62703a 	and	r17,r3,r17
 400921c:	8807883a 	mov	r3,r17
 4009220:	88005816 	blt	r17,zero,4009384 <_realloc_r+0x1cc>
 4009224:	8c805736 	bltu	r17,r18,4009384 <_realloc_r+0x1cc>
 4009228:	80c0300e 	bge	r16,r3,40092ec <_realloc_r+0x134>
 400922c:	07010074 	movhi	fp,1025
 4009230:	e70a7304 	addi	fp,fp,10700
 4009234:	e1c00217 	ldw	r7,8(fp)
 4009238:	9c09883a 	add	r4,r19,r16
 400923c:	22000117 	ldw	r8,4(r4)
 4009240:	21c06326 	beq	r4,r7,40093d0 <_realloc_r+0x218>
 4009244:	017fff84 	movi	r5,-2
 4009248:	414a703a 	and	r5,r8,r5
 400924c:	214b883a 	add	r5,r4,r5
 4009250:	29800117 	ldw	r6,4(r5)
 4009254:	3180004c 	andi	r6,r6,1
 4009258:	30003f26 	beq	r6,zero,4009358 <_realloc_r+0x1a0>
 400925c:	1080004c 	andi	r2,r2,1
 4009260:	10008326 	beq	r2,zero,4009470 <_realloc_r+0x2b8>
 4009264:	900b883a 	mov	r5,r18
 4009268:	a009883a 	mov	r4,r20
 400926c:	4004f000 	call	4004f00 <_malloc_r>
 4009270:	1025883a 	mov	r18,r2
 4009274:	10011e26 	beq	r2,zero,40096f0 <_realloc_r+0x538>
 4009278:	a93fff17 	ldw	r4,-4(r21)
 400927c:	10fffe04 	addi	r3,r2,-8
 4009280:	00bfff84 	movi	r2,-2
 4009284:	2084703a 	and	r2,r4,r2
 4009288:	9885883a 	add	r2,r19,r2
 400928c:	1880ee26 	beq	r3,r2,4009648 <_realloc_r+0x490>
 4009290:	81bfff04 	addi	r6,r16,-4
 4009294:	00800904 	movi	r2,36
 4009298:	1180b836 	bltu	r2,r6,400957c <_realloc_r+0x3c4>
 400929c:	00c004c4 	movi	r3,19
 40092a0:	19809636 	bltu	r3,r6,40094fc <_realloc_r+0x344>
 40092a4:	9005883a 	mov	r2,r18
 40092a8:	a807883a 	mov	r3,r21
 40092ac:	19000017 	ldw	r4,0(r3)
 40092b0:	11000015 	stw	r4,0(r2)
 40092b4:	19000117 	ldw	r4,4(r3)
 40092b8:	11000115 	stw	r4,4(r2)
 40092bc:	18c00217 	ldw	r3,8(r3)
 40092c0:	10c00215 	stw	r3,8(r2)
 40092c4:	a80b883a 	mov	r5,r21
 40092c8:	a009883a 	mov	r4,r20
 40092cc:	40047d00 	call	40047d0 <_free_r>
 40092d0:	a009883a 	mov	r4,r20
 40092d4:	400d65c0 	call	400d65c <__malloc_unlock>
 40092d8:	9005883a 	mov	r2,r18
 40092dc:	00001206 	br	4009328 <_realloc_r+0x170>
 40092e0:	00c00404 	movi	r3,16
 40092e4:	1823883a 	mov	r17,r3
 40092e8:	003fce06 	br	4009224 <__alt_data_end+0xfc009224>
 40092ec:	a825883a 	mov	r18,r21
 40092f0:	8445c83a 	sub	r2,r16,r17
 40092f4:	00c003c4 	movi	r3,15
 40092f8:	18802636 	bltu	r3,r2,4009394 <_realloc_r+0x1dc>
 40092fc:	99800117 	ldw	r6,4(r19)
 4009300:	9c07883a 	add	r3,r19,r16
 4009304:	3180004c 	andi	r6,r6,1
 4009308:	3420b03a 	or	r16,r6,r16
 400930c:	9c000115 	stw	r16,4(r19)
 4009310:	18800117 	ldw	r2,4(r3)
 4009314:	10800054 	ori	r2,r2,1
 4009318:	18800115 	stw	r2,4(r3)
 400931c:	a009883a 	mov	r4,r20
 4009320:	400d65c0 	call	400d65c <__malloc_unlock>
 4009324:	9005883a 	mov	r2,r18
 4009328:	dfc00917 	ldw	ra,36(sp)
 400932c:	df000817 	ldw	fp,32(sp)
 4009330:	ddc00717 	ldw	r23,28(sp)
 4009334:	dd800617 	ldw	r22,24(sp)
 4009338:	dd400517 	ldw	r21,20(sp)
 400933c:	dd000417 	ldw	r20,16(sp)
 4009340:	dcc00317 	ldw	r19,12(sp)
 4009344:	dc800217 	ldw	r18,8(sp)
 4009348:	dc400117 	ldw	r17,4(sp)
 400934c:	dc000017 	ldw	r16,0(sp)
 4009350:	dec00a04 	addi	sp,sp,40
 4009354:	f800283a 	ret
 4009358:	017fff04 	movi	r5,-4
 400935c:	414a703a 	and	r5,r8,r5
 4009360:	814d883a 	add	r6,r16,r5
 4009364:	30c01f16 	blt	r6,r3,40093e4 <_realloc_r+0x22c>
 4009368:	20800317 	ldw	r2,12(r4)
 400936c:	20c00217 	ldw	r3,8(r4)
 4009370:	a825883a 	mov	r18,r21
 4009374:	3021883a 	mov	r16,r6
 4009378:	18800315 	stw	r2,12(r3)
 400937c:	10c00215 	stw	r3,8(r2)
 4009380:	003fdb06 	br	40092f0 <__alt_data_end+0xfc0092f0>
 4009384:	00800304 	movi	r2,12
 4009388:	a0800015 	stw	r2,0(r20)
 400938c:	0005883a 	mov	r2,zero
 4009390:	003fe506 	br	4009328 <__alt_data_end+0xfc009328>
 4009394:	98c00117 	ldw	r3,4(r19)
 4009398:	9c4b883a 	add	r5,r19,r17
 400939c:	11000054 	ori	r4,r2,1
 40093a0:	18c0004c 	andi	r3,r3,1
 40093a4:	1c62b03a 	or	r17,r3,r17
 40093a8:	9c400115 	stw	r17,4(r19)
 40093ac:	29000115 	stw	r4,4(r5)
 40093b0:	2885883a 	add	r2,r5,r2
 40093b4:	10c00117 	ldw	r3,4(r2)
 40093b8:	29400204 	addi	r5,r5,8
 40093bc:	a009883a 	mov	r4,r20
 40093c0:	18c00054 	ori	r3,r3,1
 40093c4:	10c00115 	stw	r3,4(r2)
 40093c8:	40047d00 	call	40047d0 <_free_r>
 40093cc:	003fd306 	br	400931c <__alt_data_end+0xfc00931c>
 40093d0:	017fff04 	movi	r5,-4
 40093d4:	414a703a 	and	r5,r8,r5
 40093d8:	89800404 	addi	r6,r17,16
 40093dc:	8151883a 	add	r8,r16,r5
 40093e0:	4180590e 	bge	r8,r6,4009548 <_realloc_r+0x390>
 40093e4:	1080004c 	andi	r2,r2,1
 40093e8:	103f9e1e 	bne	r2,zero,4009264 <__alt_data_end+0xfc009264>
 40093ec:	adbffe17 	ldw	r22,-8(r21)
 40093f0:	00bfff04 	movi	r2,-4
 40093f4:	9dadc83a 	sub	r22,r19,r22
 40093f8:	b1800117 	ldw	r6,4(r22)
 40093fc:	3084703a 	and	r2,r6,r2
 4009400:	20002026 	beq	r4,zero,4009484 <_realloc_r+0x2cc>
 4009404:	80af883a 	add	r23,r16,r2
 4009408:	b96f883a 	add	r23,r23,r5
 400940c:	21c05f26 	beq	r4,r7,400958c <_realloc_r+0x3d4>
 4009410:	b8c01c16 	blt	r23,r3,4009484 <_realloc_r+0x2cc>
 4009414:	20800317 	ldw	r2,12(r4)
 4009418:	20c00217 	ldw	r3,8(r4)
 400941c:	81bfff04 	addi	r6,r16,-4
 4009420:	01000904 	movi	r4,36
 4009424:	18800315 	stw	r2,12(r3)
 4009428:	10c00215 	stw	r3,8(r2)
 400942c:	b0c00217 	ldw	r3,8(r22)
 4009430:	b0800317 	ldw	r2,12(r22)
 4009434:	b4800204 	addi	r18,r22,8
 4009438:	18800315 	stw	r2,12(r3)
 400943c:	10c00215 	stw	r3,8(r2)
 4009440:	21801b36 	bltu	r4,r6,40094b0 <_realloc_r+0x2f8>
 4009444:	008004c4 	movi	r2,19
 4009448:	1180352e 	bgeu	r2,r6,4009520 <_realloc_r+0x368>
 400944c:	a8800017 	ldw	r2,0(r21)
 4009450:	b0800215 	stw	r2,8(r22)
 4009454:	a8800117 	ldw	r2,4(r21)
 4009458:	b0800315 	stw	r2,12(r22)
 400945c:	008006c4 	movi	r2,27
 4009460:	11807f36 	bltu	r2,r6,4009660 <_realloc_r+0x4a8>
 4009464:	b0800404 	addi	r2,r22,16
 4009468:	ad400204 	addi	r21,r21,8
 400946c:	00002d06 	br	4009524 <_realloc_r+0x36c>
 4009470:	adbffe17 	ldw	r22,-8(r21)
 4009474:	00bfff04 	movi	r2,-4
 4009478:	9dadc83a 	sub	r22,r19,r22
 400947c:	b1000117 	ldw	r4,4(r22)
 4009480:	2084703a 	and	r2,r4,r2
 4009484:	b03f7726 	beq	r22,zero,4009264 <__alt_data_end+0xfc009264>
 4009488:	80af883a 	add	r23,r16,r2
 400948c:	b8ff7516 	blt	r23,r3,4009264 <__alt_data_end+0xfc009264>
 4009490:	b0800317 	ldw	r2,12(r22)
 4009494:	b0c00217 	ldw	r3,8(r22)
 4009498:	81bfff04 	addi	r6,r16,-4
 400949c:	01000904 	movi	r4,36
 40094a0:	18800315 	stw	r2,12(r3)
 40094a4:	10c00215 	stw	r3,8(r2)
 40094a8:	b4800204 	addi	r18,r22,8
 40094ac:	21bfe52e 	bgeu	r4,r6,4009444 <__alt_data_end+0xfc009444>
 40094b0:	a80b883a 	mov	r5,r21
 40094b4:	9009883a 	mov	r4,r18
 40094b8:	4008ffc0 	call	4008ffc <memmove>
 40094bc:	b821883a 	mov	r16,r23
 40094c0:	b027883a 	mov	r19,r22
 40094c4:	003f8a06 	br	40092f0 <__alt_data_end+0xfc0092f0>
 40094c8:	300b883a 	mov	r5,r6
 40094cc:	dfc00917 	ldw	ra,36(sp)
 40094d0:	df000817 	ldw	fp,32(sp)
 40094d4:	ddc00717 	ldw	r23,28(sp)
 40094d8:	dd800617 	ldw	r22,24(sp)
 40094dc:	dd400517 	ldw	r21,20(sp)
 40094e0:	dd000417 	ldw	r20,16(sp)
 40094e4:	dcc00317 	ldw	r19,12(sp)
 40094e8:	dc800217 	ldw	r18,8(sp)
 40094ec:	dc400117 	ldw	r17,4(sp)
 40094f0:	dc000017 	ldw	r16,0(sp)
 40094f4:	dec00a04 	addi	sp,sp,40
 40094f8:	4004f001 	jmpi	4004f00 <_malloc_r>
 40094fc:	a8c00017 	ldw	r3,0(r21)
 4009500:	90c00015 	stw	r3,0(r18)
 4009504:	a8c00117 	ldw	r3,4(r21)
 4009508:	90c00115 	stw	r3,4(r18)
 400950c:	00c006c4 	movi	r3,27
 4009510:	19804536 	bltu	r3,r6,4009628 <_realloc_r+0x470>
 4009514:	90800204 	addi	r2,r18,8
 4009518:	a8c00204 	addi	r3,r21,8
 400951c:	003f6306 	br	40092ac <__alt_data_end+0xfc0092ac>
 4009520:	9005883a 	mov	r2,r18
 4009524:	a8c00017 	ldw	r3,0(r21)
 4009528:	b821883a 	mov	r16,r23
 400952c:	b027883a 	mov	r19,r22
 4009530:	10c00015 	stw	r3,0(r2)
 4009534:	a8c00117 	ldw	r3,4(r21)
 4009538:	10c00115 	stw	r3,4(r2)
 400953c:	a8c00217 	ldw	r3,8(r21)
 4009540:	10c00215 	stw	r3,8(r2)
 4009544:	003f6a06 	br	40092f0 <__alt_data_end+0xfc0092f0>
 4009548:	9c67883a 	add	r19,r19,r17
 400954c:	4445c83a 	sub	r2,r8,r17
 4009550:	e4c00215 	stw	r19,8(fp)
 4009554:	10800054 	ori	r2,r2,1
 4009558:	98800115 	stw	r2,4(r19)
 400955c:	a8bfff17 	ldw	r2,-4(r21)
 4009560:	a009883a 	mov	r4,r20
 4009564:	1080004c 	andi	r2,r2,1
 4009568:	1462b03a 	or	r17,r2,r17
 400956c:	ac7fff15 	stw	r17,-4(r21)
 4009570:	400d65c0 	call	400d65c <__malloc_unlock>
 4009574:	a805883a 	mov	r2,r21
 4009578:	003f6b06 	br	4009328 <__alt_data_end+0xfc009328>
 400957c:	a80b883a 	mov	r5,r21
 4009580:	9009883a 	mov	r4,r18
 4009584:	4008ffc0 	call	4008ffc <memmove>
 4009588:	003f4e06 	br	40092c4 <__alt_data_end+0xfc0092c4>
 400958c:	89000404 	addi	r4,r17,16
 4009590:	b93fbc16 	blt	r23,r4,4009484 <__alt_data_end+0xfc009484>
 4009594:	b0800317 	ldw	r2,12(r22)
 4009598:	b0c00217 	ldw	r3,8(r22)
 400959c:	81bfff04 	addi	r6,r16,-4
 40095a0:	01000904 	movi	r4,36
 40095a4:	18800315 	stw	r2,12(r3)
 40095a8:	10c00215 	stw	r3,8(r2)
 40095ac:	b4800204 	addi	r18,r22,8
 40095b0:	21804336 	bltu	r4,r6,40096c0 <_realloc_r+0x508>
 40095b4:	008004c4 	movi	r2,19
 40095b8:	11803f2e 	bgeu	r2,r6,40096b8 <_realloc_r+0x500>
 40095bc:	a8800017 	ldw	r2,0(r21)
 40095c0:	b0800215 	stw	r2,8(r22)
 40095c4:	a8800117 	ldw	r2,4(r21)
 40095c8:	b0800315 	stw	r2,12(r22)
 40095cc:	008006c4 	movi	r2,27
 40095d0:	11803f36 	bltu	r2,r6,40096d0 <_realloc_r+0x518>
 40095d4:	b0800404 	addi	r2,r22,16
 40095d8:	ad400204 	addi	r21,r21,8
 40095dc:	a8c00017 	ldw	r3,0(r21)
 40095e0:	10c00015 	stw	r3,0(r2)
 40095e4:	a8c00117 	ldw	r3,4(r21)
 40095e8:	10c00115 	stw	r3,4(r2)
 40095ec:	a8c00217 	ldw	r3,8(r21)
 40095f0:	10c00215 	stw	r3,8(r2)
 40095f4:	b447883a 	add	r3,r22,r17
 40095f8:	bc45c83a 	sub	r2,r23,r17
 40095fc:	e0c00215 	stw	r3,8(fp)
 4009600:	10800054 	ori	r2,r2,1
 4009604:	18800115 	stw	r2,4(r3)
 4009608:	b0800117 	ldw	r2,4(r22)
 400960c:	a009883a 	mov	r4,r20
 4009610:	1080004c 	andi	r2,r2,1
 4009614:	1462b03a 	or	r17,r2,r17
 4009618:	b4400115 	stw	r17,4(r22)
 400961c:	400d65c0 	call	400d65c <__malloc_unlock>
 4009620:	9005883a 	mov	r2,r18
 4009624:	003f4006 	br	4009328 <__alt_data_end+0xfc009328>
 4009628:	a8c00217 	ldw	r3,8(r21)
 400962c:	90c00215 	stw	r3,8(r18)
 4009630:	a8c00317 	ldw	r3,12(r21)
 4009634:	90c00315 	stw	r3,12(r18)
 4009638:	30801126 	beq	r6,r2,4009680 <_realloc_r+0x4c8>
 400963c:	90800404 	addi	r2,r18,16
 4009640:	a8c00404 	addi	r3,r21,16
 4009644:	003f1906 	br	40092ac <__alt_data_end+0xfc0092ac>
 4009648:	90ffff17 	ldw	r3,-4(r18)
 400964c:	00bfff04 	movi	r2,-4
 4009650:	a825883a 	mov	r18,r21
 4009654:	1884703a 	and	r2,r3,r2
 4009658:	80a1883a 	add	r16,r16,r2
 400965c:	003f2406 	br	40092f0 <__alt_data_end+0xfc0092f0>
 4009660:	a8800217 	ldw	r2,8(r21)
 4009664:	b0800415 	stw	r2,16(r22)
 4009668:	a8800317 	ldw	r2,12(r21)
 400966c:	b0800515 	stw	r2,20(r22)
 4009670:	31000a26 	beq	r6,r4,400969c <_realloc_r+0x4e4>
 4009674:	b0800604 	addi	r2,r22,24
 4009678:	ad400404 	addi	r21,r21,16
 400967c:	003fa906 	br	4009524 <__alt_data_end+0xfc009524>
 4009680:	a9000417 	ldw	r4,16(r21)
 4009684:	90800604 	addi	r2,r18,24
 4009688:	a8c00604 	addi	r3,r21,24
 400968c:	91000415 	stw	r4,16(r18)
 4009690:	a9000517 	ldw	r4,20(r21)
 4009694:	91000515 	stw	r4,20(r18)
 4009698:	003f0406 	br	40092ac <__alt_data_end+0xfc0092ac>
 400969c:	a8c00417 	ldw	r3,16(r21)
 40096a0:	ad400604 	addi	r21,r21,24
 40096a4:	b0800804 	addi	r2,r22,32
 40096a8:	b0c00615 	stw	r3,24(r22)
 40096ac:	a8ffff17 	ldw	r3,-4(r21)
 40096b0:	b0c00715 	stw	r3,28(r22)
 40096b4:	003f9b06 	br	4009524 <__alt_data_end+0xfc009524>
 40096b8:	9005883a 	mov	r2,r18
 40096bc:	003fc706 	br	40095dc <__alt_data_end+0xfc0095dc>
 40096c0:	a80b883a 	mov	r5,r21
 40096c4:	9009883a 	mov	r4,r18
 40096c8:	4008ffc0 	call	4008ffc <memmove>
 40096cc:	003fc906 	br	40095f4 <__alt_data_end+0xfc0095f4>
 40096d0:	a8800217 	ldw	r2,8(r21)
 40096d4:	b0800415 	stw	r2,16(r22)
 40096d8:	a8800317 	ldw	r2,12(r21)
 40096dc:	b0800515 	stw	r2,20(r22)
 40096e0:	31000726 	beq	r6,r4,4009700 <_realloc_r+0x548>
 40096e4:	b0800604 	addi	r2,r22,24
 40096e8:	ad400404 	addi	r21,r21,16
 40096ec:	003fbb06 	br	40095dc <__alt_data_end+0xfc0095dc>
 40096f0:	a009883a 	mov	r4,r20
 40096f4:	400d65c0 	call	400d65c <__malloc_unlock>
 40096f8:	0005883a 	mov	r2,zero
 40096fc:	003f0a06 	br	4009328 <__alt_data_end+0xfc009328>
 4009700:	a8c00417 	ldw	r3,16(r21)
 4009704:	ad400604 	addi	r21,r21,24
 4009708:	b0800804 	addi	r2,r22,32
 400970c:	b0c00615 	stw	r3,24(r22)
 4009710:	a8ffff17 	ldw	r3,-4(r21)
 4009714:	b0c00715 	stw	r3,28(r22)
 4009718:	003fb006 	br	40095dc <__alt_data_end+0xfc0095dc>

0400971c <__swbuf_r>:
 400971c:	defffb04 	addi	sp,sp,-20
 4009720:	dcc00315 	stw	r19,12(sp)
 4009724:	dc800215 	stw	r18,8(sp)
 4009728:	dc000015 	stw	r16,0(sp)
 400972c:	dfc00415 	stw	ra,16(sp)
 4009730:	dc400115 	stw	r17,4(sp)
 4009734:	2025883a 	mov	r18,r4
 4009738:	2827883a 	mov	r19,r5
 400973c:	3021883a 	mov	r16,r6
 4009740:	20000226 	beq	r4,zero,400974c <__swbuf_r+0x30>
 4009744:	20800e17 	ldw	r2,56(r4)
 4009748:	10004226 	beq	r2,zero,4009854 <__swbuf_r+0x138>
 400974c:	80800617 	ldw	r2,24(r16)
 4009750:	8100030b 	ldhu	r4,12(r16)
 4009754:	80800215 	stw	r2,8(r16)
 4009758:	2080020c 	andi	r2,r4,8
 400975c:	10003626 	beq	r2,zero,4009838 <__swbuf_r+0x11c>
 4009760:	80c00417 	ldw	r3,16(r16)
 4009764:	18003426 	beq	r3,zero,4009838 <__swbuf_r+0x11c>
 4009768:	2088000c 	andi	r2,r4,8192
 400976c:	9c403fcc 	andi	r17,r19,255
 4009770:	10001a26 	beq	r2,zero,40097dc <__swbuf_r+0xc0>
 4009774:	80800017 	ldw	r2,0(r16)
 4009778:	81000517 	ldw	r4,20(r16)
 400977c:	10c7c83a 	sub	r3,r2,r3
 4009780:	1900200e 	bge	r3,r4,4009804 <__swbuf_r+0xe8>
 4009784:	18c00044 	addi	r3,r3,1
 4009788:	81000217 	ldw	r4,8(r16)
 400978c:	11400044 	addi	r5,r2,1
 4009790:	81400015 	stw	r5,0(r16)
 4009794:	213fffc4 	addi	r4,r4,-1
 4009798:	81000215 	stw	r4,8(r16)
 400979c:	14c00005 	stb	r19,0(r2)
 40097a0:	80800517 	ldw	r2,20(r16)
 40097a4:	10c01e26 	beq	r2,r3,4009820 <__swbuf_r+0x104>
 40097a8:	8080030b 	ldhu	r2,12(r16)
 40097ac:	1080004c 	andi	r2,r2,1
 40097b0:	10000226 	beq	r2,zero,40097bc <__swbuf_r+0xa0>
 40097b4:	00800284 	movi	r2,10
 40097b8:	88801926 	beq	r17,r2,4009820 <__swbuf_r+0x104>
 40097bc:	8805883a 	mov	r2,r17
 40097c0:	dfc00417 	ldw	ra,16(sp)
 40097c4:	dcc00317 	ldw	r19,12(sp)
 40097c8:	dc800217 	ldw	r18,8(sp)
 40097cc:	dc400117 	ldw	r17,4(sp)
 40097d0:	dc000017 	ldw	r16,0(sp)
 40097d4:	dec00504 	addi	sp,sp,20
 40097d8:	f800283a 	ret
 40097dc:	81401917 	ldw	r5,100(r16)
 40097e0:	00b7ffc4 	movi	r2,-8193
 40097e4:	21080014 	ori	r4,r4,8192
 40097e8:	2884703a 	and	r2,r5,r2
 40097ec:	80801915 	stw	r2,100(r16)
 40097f0:	80800017 	ldw	r2,0(r16)
 40097f4:	8100030d 	sth	r4,12(r16)
 40097f8:	81000517 	ldw	r4,20(r16)
 40097fc:	10c7c83a 	sub	r3,r2,r3
 4009800:	193fe016 	blt	r3,r4,4009784 <__alt_data_end+0xfc009784>
 4009804:	800b883a 	mov	r5,r16
 4009808:	9009883a 	mov	r4,r18
 400980c:	40042700 	call	4004270 <_fflush_r>
 4009810:	1000071e 	bne	r2,zero,4009830 <__swbuf_r+0x114>
 4009814:	80800017 	ldw	r2,0(r16)
 4009818:	00c00044 	movi	r3,1
 400981c:	003fda06 	br	4009788 <__alt_data_end+0xfc009788>
 4009820:	800b883a 	mov	r5,r16
 4009824:	9009883a 	mov	r4,r18
 4009828:	40042700 	call	4004270 <_fflush_r>
 400982c:	103fe326 	beq	r2,zero,40097bc <__alt_data_end+0xfc0097bc>
 4009830:	00bfffc4 	movi	r2,-1
 4009834:	003fe206 	br	40097c0 <__alt_data_end+0xfc0097c0>
 4009838:	800b883a 	mov	r5,r16
 400983c:	9009883a 	mov	r4,r18
 4009840:	40026500 	call	4002650 <__swsetup_r>
 4009844:	103ffa1e 	bne	r2,zero,4009830 <__alt_data_end+0xfc009830>
 4009848:	8100030b 	ldhu	r4,12(r16)
 400984c:	80c00417 	ldw	r3,16(r16)
 4009850:	003fc506 	br	4009768 <__alt_data_end+0xfc009768>
 4009854:	400465c0 	call	400465c <__sinit>
 4009858:	003fbc06 	br	400974c <__alt_data_end+0xfc00974c>

0400985c <__swbuf>:
 400985c:	00810074 	movhi	r2,1025
 4009860:	10903704 	addi	r2,r2,16604
 4009864:	280d883a 	mov	r6,r5
 4009868:	200b883a 	mov	r5,r4
 400986c:	11000017 	ldw	r4,0(r2)
 4009870:	400971c1 	jmpi	400971c <__swbuf_r>

04009874 <_wcrtomb_r>:
 4009874:	defff604 	addi	sp,sp,-40
 4009878:	00810074 	movhi	r2,1025
 400987c:	dc800815 	stw	r18,32(sp)
 4009880:	dc400715 	stw	r17,28(sp)
 4009884:	dc000615 	stw	r16,24(sp)
 4009888:	10903b04 	addi	r2,r2,16620
 400988c:	dfc00915 	stw	ra,36(sp)
 4009890:	2021883a 	mov	r16,r4
 4009894:	3823883a 	mov	r17,r7
 4009898:	14800017 	ldw	r18,0(r2)
 400989c:	28001426 	beq	r5,zero,40098f0 <_wcrtomb_r+0x7c>
 40098a0:	d9400415 	stw	r5,16(sp)
 40098a4:	d9800515 	stw	r6,20(sp)
 40098a8:	4004ce40 	call	4004ce4 <__locale_charset>
 40098ac:	d9800517 	ldw	r6,20(sp)
 40098b0:	d9400417 	ldw	r5,16(sp)
 40098b4:	100f883a 	mov	r7,r2
 40098b8:	dc400015 	stw	r17,0(sp)
 40098bc:	8009883a 	mov	r4,r16
 40098c0:	903ee83a 	callr	r18
 40098c4:	00ffffc4 	movi	r3,-1
 40098c8:	10c0031e 	bne	r2,r3,40098d8 <_wcrtomb_r+0x64>
 40098cc:	88000015 	stw	zero,0(r17)
 40098d0:	00c02284 	movi	r3,138
 40098d4:	80c00015 	stw	r3,0(r16)
 40098d8:	dfc00917 	ldw	ra,36(sp)
 40098dc:	dc800817 	ldw	r18,32(sp)
 40098e0:	dc400717 	ldw	r17,28(sp)
 40098e4:	dc000617 	ldw	r16,24(sp)
 40098e8:	dec00a04 	addi	sp,sp,40
 40098ec:	f800283a 	ret
 40098f0:	4004ce40 	call	4004ce4 <__locale_charset>
 40098f4:	100f883a 	mov	r7,r2
 40098f8:	dc400015 	stw	r17,0(sp)
 40098fc:	000d883a 	mov	r6,zero
 4009900:	d9400104 	addi	r5,sp,4
 4009904:	8009883a 	mov	r4,r16
 4009908:	903ee83a 	callr	r18
 400990c:	003fed06 	br	40098c4 <__alt_data_end+0xfc0098c4>

04009910 <wcrtomb>:
 4009910:	defff604 	addi	sp,sp,-40
 4009914:	00810074 	movhi	r2,1025
 4009918:	dc800615 	stw	r18,24(sp)
 400991c:	dc400515 	stw	r17,20(sp)
 4009920:	10903704 	addi	r2,r2,16604
 4009924:	dfc00915 	stw	ra,36(sp)
 4009928:	dd000815 	stw	r20,32(sp)
 400992c:	dcc00715 	stw	r19,28(sp)
 4009930:	dc000415 	stw	r16,16(sp)
 4009934:	3025883a 	mov	r18,r6
 4009938:	14400017 	ldw	r17,0(r2)
 400993c:	20001926 	beq	r4,zero,40099a4 <wcrtomb+0x94>
 4009940:	00810074 	movhi	r2,1025
 4009944:	10903b04 	addi	r2,r2,16620
 4009948:	15000017 	ldw	r20,0(r2)
 400994c:	2021883a 	mov	r16,r4
 4009950:	2827883a 	mov	r19,r5
 4009954:	4004ce40 	call	4004ce4 <__locale_charset>
 4009958:	100f883a 	mov	r7,r2
 400995c:	dc800015 	stw	r18,0(sp)
 4009960:	980d883a 	mov	r6,r19
 4009964:	800b883a 	mov	r5,r16
 4009968:	8809883a 	mov	r4,r17
 400996c:	a03ee83a 	callr	r20
 4009970:	00ffffc4 	movi	r3,-1
 4009974:	10c0031e 	bne	r2,r3,4009984 <wcrtomb+0x74>
 4009978:	90000015 	stw	zero,0(r18)
 400997c:	00c02284 	movi	r3,138
 4009980:	88c00015 	stw	r3,0(r17)
 4009984:	dfc00917 	ldw	ra,36(sp)
 4009988:	dd000817 	ldw	r20,32(sp)
 400998c:	dcc00717 	ldw	r19,28(sp)
 4009990:	dc800617 	ldw	r18,24(sp)
 4009994:	dc400517 	ldw	r17,20(sp)
 4009998:	dc000417 	ldw	r16,16(sp)
 400999c:	dec00a04 	addi	sp,sp,40
 40099a0:	f800283a 	ret
 40099a4:	00810074 	movhi	r2,1025
 40099a8:	10903b04 	addi	r2,r2,16620
 40099ac:	14000017 	ldw	r16,0(r2)
 40099b0:	4004ce40 	call	4004ce4 <__locale_charset>
 40099b4:	100f883a 	mov	r7,r2
 40099b8:	dc800015 	stw	r18,0(sp)
 40099bc:	000d883a 	mov	r6,zero
 40099c0:	d9400104 	addi	r5,sp,4
 40099c4:	8809883a 	mov	r4,r17
 40099c8:	803ee83a 	callr	r16
 40099cc:	003fe806 	br	4009970 <__alt_data_end+0xfc009970>

040099d0 <__ascii_wctomb>:
 40099d0:	28000526 	beq	r5,zero,40099e8 <__ascii_wctomb+0x18>
 40099d4:	00803fc4 	movi	r2,255
 40099d8:	11800536 	bltu	r2,r6,40099f0 <__ascii_wctomb+0x20>
 40099dc:	29800005 	stb	r6,0(r5)
 40099e0:	00800044 	movi	r2,1
 40099e4:	f800283a 	ret
 40099e8:	0005883a 	mov	r2,zero
 40099ec:	f800283a 	ret
 40099f0:	00802284 	movi	r2,138
 40099f4:	20800015 	stw	r2,0(r4)
 40099f8:	00bfffc4 	movi	r2,-1
 40099fc:	f800283a 	ret

04009a00 <_wctomb_r>:
 4009a00:	00810074 	movhi	r2,1025
 4009a04:	defff904 	addi	sp,sp,-28
 4009a08:	10903b04 	addi	r2,r2,16620
 4009a0c:	dfc00615 	stw	ra,24(sp)
 4009a10:	dc400515 	stw	r17,20(sp)
 4009a14:	dc000415 	stw	r16,16(sp)
 4009a18:	3823883a 	mov	r17,r7
 4009a1c:	14000017 	ldw	r16,0(r2)
 4009a20:	d9000115 	stw	r4,4(sp)
 4009a24:	d9400215 	stw	r5,8(sp)
 4009a28:	d9800315 	stw	r6,12(sp)
 4009a2c:	4004ce40 	call	4004ce4 <__locale_charset>
 4009a30:	d9800317 	ldw	r6,12(sp)
 4009a34:	d9400217 	ldw	r5,8(sp)
 4009a38:	d9000117 	ldw	r4,4(sp)
 4009a3c:	100f883a 	mov	r7,r2
 4009a40:	dc400015 	stw	r17,0(sp)
 4009a44:	803ee83a 	callr	r16
 4009a48:	dfc00617 	ldw	ra,24(sp)
 4009a4c:	dc400517 	ldw	r17,20(sp)
 4009a50:	dc000417 	ldw	r16,16(sp)
 4009a54:	dec00704 	addi	sp,sp,28
 4009a58:	f800283a 	ret

04009a5c <__udivdi3>:
 4009a5c:	defff404 	addi	sp,sp,-48
 4009a60:	dcc00515 	stw	r19,20(sp)
 4009a64:	dc000215 	stw	r16,8(sp)
 4009a68:	dfc00b15 	stw	ra,44(sp)
 4009a6c:	df000a15 	stw	fp,40(sp)
 4009a70:	ddc00915 	stw	r23,36(sp)
 4009a74:	dd800815 	stw	r22,32(sp)
 4009a78:	dd400715 	stw	r21,28(sp)
 4009a7c:	dd000615 	stw	r20,24(sp)
 4009a80:	dc800415 	stw	r18,16(sp)
 4009a84:	dc400315 	stw	r17,12(sp)
 4009a88:	2027883a 	mov	r19,r4
 4009a8c:	2821883a 	mov	r16,r5
 4009a90:	3800461e 	bne	r7,zero,4009bac <__udivdi3+0x150>
 4009a94:	3023883a 	mov	r17,r6
 4009a98:	2025883a 	mov	r18,r4
 4009a9c:	2980572e 	bgeu	r5,r6,4009bfc <__udivdi3+0x1a0>
 4009aa0:	00bfffd4 	movui	r2,65535
 4009aa4:	282d883a 	mov	r22,r5
 4009aa8:	1180b236 	bltu	r2,r6,4009d74 <__udivdi3+0x318>
 4009aac:	00803fc4 	movi	r2,255
 4009ab0:	1185803a 	cmpltu	r2,r2,r6
 4009ab4:	100490fa 	slli	r2,r2,3
 4009ab8:	3086d83a 	srl	r3,r6,r2
 4009abc:	01010074 	movhi	r4,1025
 4009ac0:	2108f104 	addi	r4,r4,9156
 4009ac4:	20c7883a 	add	r3,r4,r3
 4009ac8:	18c00003 	ldbu	r3,0(r3)
 4009acc:	1885883a 	add	r2,r3,r2
 4009ad0:	00c00804 	movi	r3,32
 4009ad4:	1887c83a 	sub	r3,r3,r2
 4009ad8:	18000526 	beq	r3,zero,4009af0 <__udivdi3+0x94>
 4009adc:	80e0983a 	sll	r16,r16,r3
 4009ae0:	9884d83a 	srl	r2,r19,r2
 4009ae4:	30e2983a 	sll	r17,r6,r3
 4009ae8:	98e4983a 	sll	r18,r19,r3
 4009aec:	142cb03a 	or	r22,r2,r16
 4009af0:	882ad43a 	srli	r21,r17,16
 4009af4:	b009883a 	mov	r4,r22
 4009af8:	8d3fffcc 	andi	r20,r17,65535
 4009afc:	a80b883a 	mov	r5,r21
 4009b00:	400a7780 	call	400a778 <__umodsi3>
 4009b04:	b009883a 	mov	r4,r22
 4009b08:	a80b883a 	mov	r5,r21
 4009b0c:	1027883a 	mov	r19,r2
 4009b10:	400a7140 	call	400a714 <__udivsi3>
 4009b14:	100b883a 	mov	r5,r2
 4009b18:	a009883a 	mov	r4,r20
 4009b1c:	102d883a 	mov	r22,r2
 4009b20:	400a7d00 	call	400a7d0 <__mulsi3>
 4009b24:	9826943a 	slli	r19,r19,16
 4009b28:	9006d43a 	srli	r3,r18,16
 4009b2c:	1cc6b03a 	or	r3,r3,r19
 4009b30:	1880052e 	bgeu	r3,r2,4009b48 <__udivdi3+0xec>
 4009b34:	1c47883a 	add	r3,r3,r17
 4009b38:	b13fffc4 	addi	r4,r22,-1
 4009b3c:	1c400136 	bltu	r3,r17,4009b44 <__udivdi3+0xe8>
 4009b40:	18814236 	bltu	r3,r2,400a04c <__udivdi3+0x5f0>
 4009b44:	202d883a 	mov	r22,r4
 4009b48:	18a1c83a 	sub	r16,r3,r2
 4009b4c:	8009883a 	mov	r4,r16
 4009b50:	a80b883a 	mov	r5,r21
 4009b54:	400a7780 	call	400a778 <__umodsi3>
 4009b58:	1027883a 	mov	r19,r2
 4009b5c:	8009883a 	mov	r4,r16
 4009b60:	a80b883a 	mov	r5,r21
 4009b64:	9826943a 	slli	r19,r19,16
 4009b68:	400a7140 	call	400a714 <__udivsi3>
 4009b6c:	100b883a 	mov	r5,r2
 4009b70:	a009883a 	mov	r4,r20
 4009b74:	94bfffcc 	andi	r18,r18,65535
 4009b78:	1021883a 	mov	r16,r2
 4009b7c:	94e4b03a 	or	r18,r18,r19
 4009b80:	400a7d00 	call	400a7d0 <__mulsi3>
 4009b84:	9080052e 	bgeu	r18,r2,4009b9c <__udivdi3+0x140>
 4009b88:	8ca5883a 	add	r18,r17,r18
 4009b8c:	80ffffc4 	addi	r3,r16,-1
 4009b90:	94410c36 	bltu	r18,r17,4009fc4 <__udivdi3+0x568>
 4009b94:	90810b2e 	bgeu	r18,r2,4009fc4 <__udivdi3+0x568>
 4009b98:	843fff84 	addi	r16,r16,-2
 4009b9c:	b004943a 	slli	r2,r22,16
 4009ba0:	0007883a 	mov	r3,zero
 4009ba4:	1404b03a 	or	r2,r2,r16
 4009ba8:	00005e06 	br	4009d24 <__udivdi3+0x2c8>
 4009bac:	29c05b36 	bltu	r5,r7,4009d1c <__udivdi3+0x2c0>
 4009bb0:	00bfffd4 	movui	r2,65535
 4009bb4:	11c0672e 	bgeu	r2,r7,4009d54 <__udivdi3+0x2f8>
 4009bb8:	00804034 	movhi	r2,256
 4009bbc:	10bfffc4 	addi	r2,r2,-1
 4009bc0:	11c10a36 	bltu	r2,r7,4009fec <__udivdi3+0x590>
 4009bc4:	00800404 	movi	r2,16
 4009bc8:	3886d83a 	srl	r3,r7,r2
 4009bcc:	01010074 	movhi	r4,1025
 4009bd0:	2108f104 	addi	r4,r4,9156
 4009bd4:	20c7883a 	add	r3,r4,r3
 4009bd8:	18c00003 	ldbu	r3,0(r3)
 4009bdc:	05c00804 	movi	r23,32
 4009be0:	1885883a 	add	r2,r3,r2
 4009be4:	b8afc83a 	sub	r23,r23,r2
 4009be8:	b800671e 	bne	r23,zero,4009d88 <__udivdi3+0x32c>
 4009bec:	3c010536 	bltu	r7,r16,400a004 <__udivdi3+0x5a8>
 4009bf0:	9985403a 	cmpgeu	r2,r19,r6
 4009bf4:	0007883a 	mov	r3,zero
 4009bf8:	00004a06 	br	4009d24 <__udivdi3+0x2c8>
 4009bfc:	3000041e 	bne	r6,zero,4009c10 <__udivdi3+0x1b4>
 4009c00:	000b883a 	mov	r5,zero
 4009c04:	01000044 	movi	r4,1
 4009c08:	400a7140 	call	400a714 <__udivsi3>
 4009c0c:	1023883a 	mov	r17,r2
 4009c10:	00bfffd4 	movui	r2,65535
 4009c14:	1440532e 	bgeu	r2,r17,4009d64 <__udivdi3+0x308>
 4009c18:	00804034 	movhi	r2,256
 4009c1c:	10bfffc4 	addi	r2,r2,-1
 4009c20:	1440f436 	bltu	r2,r17,4009ff4 <__udivdi3+0x598>
 4009c24:	00800404 	movi	r2,16
 4009c28:	8886d83a 	srl	r3,r17,r2
 4009c2c:	01010074 	movhi	r4,1025
 4009c30:	2108f104 	addi	r4,r4,9156
 4009c34:	20c7883a 	add	r3,r4,r3
 4009c38:	18c00003 	ldbu	r3,0(r3)
 4009c3c:	1885883a 	add	r2,r3,r2
 4009c40:	00c00804 	movi	r3,32
 4009c44:	1887c83a 	sub	r3,r3,r2
 4009c48:	1800a51e 	bne	r3,zero,4009ee0 <__udivdi3+0x484>
 4009c4c:	882ad43a 	srli	r21,r17,16
 4009c50:	8461c83a 	sub	r16,r16,r17
 4009c54:	8d3fffcc 	andi	r20,r17,65535
 4009c58:	00c00044 	movi	r3,1
 4009c5c:	a80b883a 	mov	r5,r21
 4009c60:	8009883a 	mov	r4,r16
 4009c64:	d8c00115 	stw	r3,4(sp)
 4009c68:	400a7780 	call	400a778 <__umodsi3>
 4009c6c:	a80b883a 	mov	r5,r21
 4009c70:	8009883a 	mov	r4,r16
 4009c74:	1027883a 	mov	r19,r2
 4009c78:	400a7140 	call	400a714 <__udivsi3>
 4009c7c:	a00b883a 	mov	r5,r20
 4009c80:	1009883a 	mov	r4,r2
 4009c84:	102d883a 	mov	r22,r2
 4009c88:	400a7d00 	call	400a7d0 <__mulsi3>
 4009c8c:	9826943a 	slli	r19,r19,16
 4009c90:	900ed43a 	srli	r7,r18,16
 4009c94:	d8c00117 	ldw	r3,4(sp)
 4009c98:	3cceb03a 	or	r7,r7,r19
 4009c9c:	3880052e 	bgeu	r7,r2,4009cb4 <__udivdi3+0x258>
 4009ca0:	3c4f883a 	add	r7,r7,r17
 4009ca4:	b13fffc4 	addi	r4,r22,-1
 4009ca8:	3c400136 	bltu	r7,r17,4009cb0 <__udivdi3+0x254>
 4009cac:	3880e436 	bltu	r7,r2,400a040 <__udivdi3+0x5e4>
 4009cb0:	202d883a 	mov	r22,r4
 4009cb4:	38a1c83a 	sub	r16,r7,r2
 4009cb8:	8009883a 	mov	r4,r16
 4009cbc:	a80b883a 	mov	r5,r21
 4009cc0:	d8c00115 	stw	r3,4(sp)
 4009cc4:	400a7780 	call	400a778 <__umodsi3>
 4009cc8:	1027883a 	mov	r19,r2
 4009ccc:	8009883a 	mov	r4,r16
 4009cd0:	a80b883a 	mov	r5,r21
 4009cd4:	9826943a 	slli	r19,r19,16
 4009cd8:	400a7140 	call	400a714 <__udivsi3>
 4009cdc:	a00b883a 	mov	r5,r20
 4009ce0:	1009883a 	mov	r4,r2
 4009ce4:	94bfffcc 	andi	r18,r18,65535
 4009ce8:	1021883a 	mov	r16,r2
 4009cec:	94e4b03a 	or	r18,r18,r19
 4009cf0:	400a7d00 	call	400a7d0 <__mulsi3>
 4009cf4:	d8c00117 	ldw	r3,4(sp)
 4009cf8:	9080052e 	bgeu	r18,r2,4009d10 <__udivdi3+0x2b4>
 4009cfc:	8ca5883a 	add	r18,r17,r18
 4009d00:	813fffc4 	addi	r4,r16,-1
 4009d04:	9440ad36 	bltu	r18,r17,4009fbc <__udivdi3+0x560>
 4009d08:	9080ac2e 	bgeu	r18,r2,4009fbc <__udivdi3+0x560>
 4009d0c:	843fff84 	addi	r16,r16,-2
 4009d10:	b004943a 	slli	r2,r22,16
 4009d14:	1404b03a 	or	r2,r2,r16
 4009d18:	00000206 	br	4009d24 <__udivdi3+0x2c8>
 4009d1c:	0007883a 	mov	r3,zero
 4009d20:	0005883a 	mov	r2,zero
 4009d24:	dfc00b17 	ldw	ra,44(sp)
 4009d28:	df000a17 	ldw	fp,40(sp)
 4009d2c:	ddc00917 	ldw	r23,36(sp)
 4009d30:	dd800817 	ldw	r22,32(sp)
 4009d34:	dd400717 	ldw	r21,28(sp)
 4009d38:	dd000617 	ldw	r20,24(sp)
 4009d3c:	dcc00517 	ldw	r19,20(sp)
 4009d40:	dc800417 	ldw	r18,16(sp)
 4009d44:	dc400317 	ldw	r17,12(sp)
 4009d48:	dc000217 	ldw	r16,8(sp)
 4009d4c:	dec00c04 	addi	sp,sp,48
 4009d50:	f800283a 	ret
 4009d54:	00803fc4 	movi	r2,255
 4009d58:	11c5803a 	cmpltu	r2,r2,r7
 4009d5c:	100490fa 	slli	r2,r2,3
 4009d60:	003f9906 	br	4009bc8 <__alt_data_end+0xfc009bc8>
 4009d64:	00803fc4 	movi	r2,255
 4009d68:	1445803a 	cmpltu	r2,r2,r17
 4009d6c:	100490fa 	slli	r2,r2,3
 4009d70:	003fad06 	br	4009c28 <__alt_data_end+0xfc009c28>
 4009d74:	00804034 	movhi	r2,256
 4009d78:	10bfffc4 	addi	r2,r2,-1
 4009d7c:	11809f36 	bltu	r2,r6,4009ffc <__udivdi3+0x5a0>
 4009d80:	00800404 	movi	r2,16
 4009d84:	003f4c06 	br	4009ab8 <__alt_data_end+0xfc009ab8>
 4009d88:	3dce983a 	sll	r7,r7,r23
 4009d8c:	30b8d83a 	srl	fp,r6,r2
 4009d90:	80a2d83a 	srl	r17,r16,r2
 4009d94:	35cc983a 	sll	r6,r6,r23
 4009d98:	3f38b03a 	or	fp,r7,fp
 4009d9c:	e024d43a 	srli	r18,fp,16
 4009da0:	9884d83a 	srl	r2,r19,r2
 4009da4:	85e0983a 	sll	r16,r16,r23
 4009da8:	8809883a 	mov	r4,r17
 4009dac:	900b883a 	mov	r5,r18
 4009db0:	d9800015 	stw	r6,0(sp)
 4009db4:	1420b03a 	or	r16,r2,r16
 4009db8:	400a7780 	call	400a778 <__umodsi3>
 4009dbc:	900b883a 	mov	r5,r18
 4009dc0:	8809883a 	mov	r4,r17
 4009dc4:	1029883a 	mov	r20,r2
 4009dc8:	e5bfffcc 	andi	r22,fp,65535
 4009dcc:	400a7140 	call	400a714 <__udivsi3>
 4009dd0:	100b883a 	mov	r5,r2
 4009dd4:	b009883a 	mov	r4,r22
 4009dd8:	102b883a 	mov	r21,r2
 4009ddc:	400a7d00 	call	400a7d0 <__mulsi3>
 4009de0:	a028943a 	slli	r20,r20,16
 4009de4:	8006d43a 	srli	r3,r16,16
 4009de8:	1d06b03a 	or	r3,r3,r20
 4009dec:	1880042e 	bgeu	r3,r2,4009e00 <__udivdi3+0x3a4>
 4009df0:	1f07883a 	add	r3,r3,fp
 4009df4:	a93fffc4 	addi	r4,r21,-1
 4009df8:	1f00892e 	bgeu	r3,fp,400a020 <__udivdi3+0x5c4>
 4009dfc:	202b883a 	mov	r21,r4
 4009e00:	18a3c83a 	sub	r17,r3,r2
 4009e04:	8809883a 	mov	r4,r17
 4009e08:	900b883a 	mov	r5,r18
 4009e0c:	400a7780 	call	400a778 <__umodsi3>
 4009e10:	1029883a 	mov	r20,r2
 4009e14:	8809883a 	mov	r4,r17
 4009e18:	900b883a 	mov	r5,r18
 4009e1c:	a028943a 	slli	r20,r20,16
 4009e20:	400a7140 	call	400a714 <__udivsi3>
 4009e24:	100b883a 	mov	r5,r2
 4009e28:	b009883a 	mov	r4,r22
 4009e2c:	843fffcc 	andi	r16,r16,65535
 4009e30:	1023883a 	mov	r17,r2
 4009e34:	8520b03a 	or	r16,r16,r20
 4009e38:	400a7d00 	call	400a7d0 <__mulsi3>
 4009e3c:	8080042e 	bgeu	r16,r2,4009e50 <__udivdi3+0x3f4>
 4009e40:	8721883a 	add	r16,r16,fp
 4009e44:	88ffffc4 	addi	r3,r17,-1
 4009e48:	8700712e 	bgeu	r16,fp,400a010 <__udivdi3+0x5b4>
 4009e4c:	1823883a 	mov	r17,r3
 4009e50:	a80e943a 	slli	r7,r21,16
 4009e54:	d8c00017 	ldw	r3,0(sp)
 4009e58:	80a1c83a 	sub	r16,r16,r2
 4009e5c:	3c64b03a 	or	r18,r7,r17
 4009e60:	1d3fffcc 	andi	r20,r3,65535
 4009e64:	9022d43a 	srli	r17,r18,16
 4009e68:	95bfffcc 	andi	r22,r18,65535
 4009e6c:	a00b883a 	mov	r5,r20
 4009e70:	b009883a 	mov	r4,r22
 4009e74:	182ad43a 	srli	r21,r3,16
 4009e78:	400a7d00 	call	400a7d0 <__mulsi3>
 4009e7c:	a00b883a 	mov	r5,r20
 4009e80:	8809883a 	mov	r4,r17
 4009e84:	1039883a 	mov	fp,r2
 4009e88:	400a7d00 	call	400a7d0 <__mulsi3>
 4009e8c:	8809883a 	mov	r4,r17
 4009e90:	a80b883a 	mov	r5,r21
 4009e94:	1029883a 	mov	r20,r2
 4009e98:	400a7d00 	call	400a7d0 <__mulsi3>
 4009e9c:	a80b883a 	mov	r5,r21
 4009ea0:	b009883a 	mov	r4,r22
 4009ea4:	1023883a 	mov	r17,r2
 4009ea8:	400a7d00 	call	400a7d0 <__mulsi3>
 4009eac:	e006d43a 	srli	r3,fp,16
 4009eb0:	1505883a 	add	r2,r2,r20
 4009eb4:	1887883a 	add	r3,r3,r2
 4009eb8:	1d00022e 	bgeu	r3,r20,4009ec4 <__udivdi3+0x468>
 4009ebc:	00800074 	movhi	r2,1
 4009ec0:	88a3883a 	add	r17,r17,r2
 4009ec4:	1804d43a 	srli	r2,r3,16
 4009ec8:	1463883a 	add	r17,r2,r17
 4009ecc:	84404436 	bltu	r16,r17,4009fe0 <__udivdi3+0x584>
 4009ed0:	84403e26 	beq	r16,r17,4009fcc <__udivdi3+0x570>
 4009ed4:	9005883a 	mov	r2,r18
 4009ed8:	0007883a 	mov	r3,zero
 4009edc:	003f9106 	br	4009d24 <__alt_data_end+0xfc009d24>
 4009ee0:	88e2983a 	sll	r17,r17,r3
 4009ee4:	80aed83a 	srl	r23,r16,r2
 4009ee8:	80e0983a 	sll	r16,r16,r3
 4009eec:	882ad43a 	srli	r21,r17,16
 4009ef0:	9884d83a 	srl	r2,r19,r2
 4009ef4:	b809883a 	mov	r4,r23
 4009ef8:	a80b883a 	mov	r5,r21
 4009efc:	98e4983a 	sll	r18,r19,r3
 4009f00:	142cb03a 	or	r22,r2,r16
 4009f04:	400a7780 	call	400a778 <__umodsi3>
 4009f08:	b809883a 	mov	r4,r23
 4009f0c:	a80b883a 	mov	r5,r21
 4009f10:	1027883a 	mov	r19,r2
 4009f14:	8d3fffcc 	andi	r20,r17,65535
 4009f18:	400a7140 	call	400a714 <__udivsi3>
 4009f1c:	a009883a 	mov	r4,r20
 4009f20:	100b883a 	mov	r5,r2
 4009f24:	102f883a 	mov	r23,r2
 4009f28:	400a7d00 	call	400a7d0 <__mulsi3>
 4009f2c:	9826943a 	slli	r19,r19,16
 4009f30:	b008d43a 	srli	r4,r22,16
 4009f34:	24c8b03a 	or	r4,r4,r19
 4009f38:	2080062e 	bgeu	r4,r2,4009f54 <__udivdi3+0x4f8>
 4009f3c:	2449883a 	add	r4,r4,r17
 4009f40:	b8ffffc4 	addi	r3,r23,-1
 4009f44:	24403c36 	bltu	r4,r17,400a038 <__udivdi3+0x5dc>
 4009f48:	20803b2e 	bgeu	r4,r2,400a038 <__udivdi3+0x5dc>
 4009f4c:	bdffff84 	addi	r23,r23,-2
 4009f50:	2449883a 	add	r4,r4,r17
 4009f54:	20a1c83a 	sub	r16,r4,r2
 4009f58:	a80b883a 	mov	r5,r21
 4009f5c:	8009883a 	mov	r4,r16
 4009f60:	400a7780 	call	400a778 <__umodsi3>
 4009f64:	a80b883a 	mov	r5,r21
 4009f68:	8009883a 	mov	r4,r16
 4009f6c:	1027883a 	mov	r19,r2
 4009f70:	400a7140 	call	400a714 <__udivsi3>
 4009f74:	a009883a 	mov	r4,r20
 4009f78:	100b883a 	mov	r5,r2
 4009f7c:	9826943a 	slli	r19,r19,16
 4009f80:	1039883a 	mov	fp,r2
 4009f84:	400a7d00 	call	400a7d0 <__mulsi3>
 4009f88:	b13fffcc 	andi	r4,r22,65535
 4009f8c:	24c8b03a 	or	r4,r4,r19
 4009f90:	2080062e 	bgeu	r4,r2,4009fac <__udivdi3+0x550>
 4009f94:	2449883a 	add	r4,r4,r17
 4009f98:	e0ffffc4 	addi	r3,fp,-1
 4009f9c:	24402436 	bltu	r4,r17,400a030 <__udivdi3+0x5d4>
 4009fa0:	2080232e 	bgeu	r4,r2,400a030 <__udivdi3+0x5d4>
 4009fa4:	e73fff84 	addi	fp,fp,-2
 4009fa8:	2449883a 	add	r4,r4,r17
 4009fac:	b82e943a 	slli	r23,r23,16
 4009fb0:	20a1c83a 	sub	r16,r4,r2
 4009fb4:	bf06b03a 	or	r3,r23,fp
 4009fb8:	003f2806 	br	4009c5c <__alt_data_end+0xfc009c5c>
 4009fbc:	2021883a 	mov	r16,r4
 4009fc0:	003f5306 	br	4009d10 <__alt_data_end+0xfc009d10>
 4009fc4:	1821883a 	mov	r16,r3
 4009fc8:	003ef406 	br	4009b9c <__alt_data_end+0xfc009b9c>
 4009fcc:	1806943a 	slli	r3,r3,16
 4009fd0:	9de6983a 	sll	r19,r19,r23
 4009fd4:	e73fffcc 	andi	fp,fp,65535
 4009fd8:	1f07883a 	add	r3,r3,fp
 4009fdc:	98ffbd2e 	bgeu	r19,r3,4009ed4 <__alt_data_end+0xfc009ed4>
 4009fe0:	90bfffc4 	addi	r2,r18,-1
 4009fe4:	0007883a 	mov	r3,zero
 4009fe8:	003f4e06 	br	4009d24 <__alt_data_end+0xfc009d24>
 4009fec:	00800604 	movi	r2,24
 4009ff0:	003ef506 	br	4009bc8 <__alt_data_end+0xfc009bc8>
 4009ff4:	00800604 	movi	r2,24
 4009ff8:	003f0b06 	br	4009c28 <__alt_data_end+0xfc009c28>
 4009ffc:	00800604 	movi	r2,24
 400a000:	003ead06 	br	4009ab8 <__alt_data_end+0xfc009ab8>
 400a004:	0007883a 	mov	r3,zero
 400a008:	00800044 	movi	r2,1
 400a00c:	003f4506 	br	4009d24 <__alt_data_end+0xfc009d24>
 400a010:	80bf8e2e 	bgeu	r16,r2,4009e4c <__alt_data_end+0xfc009e4c>
 400a014:	8c7fff84 	addi	r17,r17,-2
 400a018:	8721883a 	add	r16,r16,fp
 400a01c:	003f8c06 	br	4009e50 <__alt_data_end+0xfc009e50>
 400a020:	18bf762e 	bgeu	r3,r2,4009dfc <__alt_data_end+0xfc009dfc>
 400a024:	ad7fff84 	addi	r21,r21,-2
 400a028:	1f07883a 	add	r3,r3,fp
 400a02c:	003f7406 	br	4009e00 <__alt_data_end+0xfc009e00>
 400a030:	1839883a 	mov	fp,r3
 400a034:	003fdd06 	br	4009fac <__alt_data_end+0xfc009fac>
 400a038:	182f883a 	mov	r23,r3
 400a03c:	003fc506 	br	4009f54 <__alt_data_end+0xfc009f54>
 400a040:	b5bfff84 	addi	r22,r22,-2
 400a044:	3c4f883a 	add	r7,r7,r17
 400a048:	003f1a06 	br	4009cb4 <__alt_data_end+0xfc009cb4>
 400a04c:	b5bfff84 	addi	r22,r22,-2
 400a050:	1c47883a 	add	r3,r3,r17
 400a054:	003ebc06 	br	4009b48 <__alt_data_end+0xfc009b48>

0400a058 <__umoddi3>:
 400a058:	defff304 	addi	sp,sp,-52
 400a05c:	df000b15 	stw	fp,44(sp)
 400a060:	dc400415 	stw	r17,16(sp)
 400a064:	dc000315 	stw	r16,12(sp)
 400a068:	dfc00c15 	stw	ra,48(sp)
 400a06c:	ddc00a15 	stw	r23,40(sp)
 400a070:	dd800915 	stw	r22,36(sp)
 400a074:	dd400815 	stw	r21,32(sp)
 400a078:	dd000715 	stw	r20,28(sp)
 400a07c:	dcc00615 	stw	r19,24(sp)
 400a080:	dc800515 	stw	r18,20(sp)
 400a084:	2021883a 	mov	r16,r4
 400a088:	2823883a 	mov	r17,r5
 400a08c:	2839883a 	mov	fp,r5
 400a090:	3800401e 	bne	r7,zero,400a194 <__umoddi3+0x13c>
 400a094:	3027883a 	mov	r19,r6
 400a098:	2029883a 	mov	r20,r4
 400a09c:	2980552e 	bgeu	r5,r6,400a1f4 <__umoddi3+0x19c>
 400a0a0:	00bfffd4 	movui	r2,65535
 400a0a4:	1180a236 	bltu	r2,r6,400a330 <__umoddi3+0x2d8>
 400a0a8:	01003fc4 	movi	r4,255
 400a0ac:	2189803a 	cmpltu	r4,r4,r6
 400a0b0:	200890fa 	slli	r4,r4,3
 400a0b4:	3104d83a 	srl	r2,r6,r4
 400a0b8:	00c10074 	movhi	r3,1025
 400a0bc:	18c8f104 	addi	r3,r3,9156
 400a0c0:	1885883a 	add	r2,r3,r2
 400a0c4:	10c00003 	ldbu	r3,0(r2)
 400a0c8:	00800804 	movi	r2,32
 400a0cc:	1909883a 	add	r4,r3,r4
 400a0d0:	1125c83a 	sub	r18,r2,r4
 400a0d4:	90000526 	beq	r18,zero,400a0ec <__umoddi3+0x94>
 400a0d8:	8ca2983a 	sll	r17,r17,r18
 400a0dc:	8108d83a 	srl	r4,r16,r4
 400a0e0:	34a6983a 	sll	r19,r6,r18
 400a0e4:	84a8983a 	sll	r20,r16,r18
 400a0e8:	2478b03a 	or	fp,r4,r17
 400a0ec:	982cd43a 	srli	r22,r19,16
 400a0f0:	e009883a 	mov	r4,fp
 400a0f4:	9dffffcc 	andi	r23,r19,65535
 400a0f8:	b00b883a 	mov	r5,r22
 400a0fc:	400a7780 	call	400a778 <__umodsi3>
 400a100:	b00b883a 	mov	r5,r22
 400a104:	e009883a 	mov	r4,fp
 400a108:	102b883a 	mov	r21,r2
 400a10c:	400a7140 	call	400a714 <__udivsi3>
 400a110:	100b883a 	mov	r5,r2
 400a114:	b809883a 	mov	r4,r23
 400a118:	400a7d00 	call	400a7d0 <__mulsi3>
 400a11c:	a82a943a 	slli	r21,r21,16
 400a120:	a006d43a 	srli	r3,r20,16
 400a124:	1d46b03a 	or	r3,r3,r21
 400a128:	1880032e 	bgeu	r3,r2,400a138 <__umoddi3+0xe0>
 400a12c:	1cc7883a 	add	r3,r3,r19
 400a130:	1cc00136 	bltu	r3,r19,400a138 <__umoddi3+0xe0>
 400a134:	18813136 	bltu	r3,r2,400a5fc <__umoddi3+0x5a4>
 400a138:	18a1c83a 	sub	r16,r3,r2
 400a13c:	b00b883a 	mov	r5,r22
 400a140:	8009883a 	mov	r4,r16
 400a144:	400a7780 	call	400a778 <__umodsi3>
 400a148:	b00b883a 	mov	r5,r22
 400a14c:	8009883a 	mov	r4,r16
 400a150:	1023883a 	mov	r17,r2
 400a154:	400a7140 	call	400a714 <__udivsi3>
 400a158:	100b883a 	mov	r5,r2
 400a15c:	b809883a 	mov	r4,r23
 400a160:	8822943a 	slli	r17,r17,16
 400a164:	400a7d00 	call	400a7d0 <__mulsi3>
 400a168:	a0ffffcc 	andi	r3,r20,65535
 400a16c:	1c46b03a 	or	r3,r3,r17
 400a170:	1880042e 	bgeu	r3,r2,400a184 <__umoddi3+0x12c>
 400a174:	1cc7883a 	add	r3,r3,r19
 400a178:	1cc00236 	bltu	r3,r19,400a184 <__umoddi3+0x12c>
 400a17c:	1880012e 	bgeu	r3,r2,400a184 <__umoddi3+0x12c>
 400a180:	1cc7883a 	add	r3,r3,r19
 400a184:	1885c83a 	sub	r2,r3,r2
 400a188:	1484d83a 	srl	r2,r2,r18
 400a18c:	0007883a 	mov	r3,zero
 400a190:	00005306 	br	400a2e0 <__umoddi3+0x288>
 400a194:	29c05036 	bltu	r5,r7,400a2d8 <__umoddi3+0x280>
 400a198:	00bfffd4 	movui	r2,65535
 400a19c:	11c05c2e 	bgeu	r2,r7,400a310 <__umoddi3+0x2b8>
 400a1a0:	00804034 	movhi	r2,256
 400a1a4:	10bfffc4 	addi	r2,r2,-1
 400a1a8:	11c10636 	bltu	r2,r7,400a5c4 <__umoddi3+0x56c>
 400a1ac:	01000404 	movi	r4,16
 400a1b0:	3904d83a 	srl	r2,r7,r4
 400a1b4:	00c10074 	movhi	r3,1025
 400a1b8:	18c8f104 	addi	r3,r3,9156
 400a1bc:	1885883a 	add	r2,r3,r2
 400a1c0:	14c00003 	ldbu	r19,0(r2)
 400a1c4:	00c00804 	movi	r3,32
 400a1c8:	9927883a 	add	r19,r19,r4
 400a1cc:	1ce9c83a 	sub	r20,r3,r19
 400a1d0:	a0005c1e 	bne	r20,zero,400a344 <__umoddi3+0x2ec>
 400a1d4:	3c400136 	bltu	r7,r17,400a1dc <__umoddi3+0x184>
 400a1d8:	81810a36 	bltu	r16,r6,400a604 <__umoddi3+0x5ac>
 400a1dc:	8185c83a 	sub	r2,r16,r6
 400a1e0:	89e3c83a 	sub	r17,r17,r7
 400a1e4:	8089803a 	cmpltu	r4,r16,r2
 400a1e8:	8939c83a 	sub	fp,r17,r4
 400a1ec:	e007883a 	mov	r3,fp
 400a1f0:	00003b06 	br	400a2e0 <__umoddi3+0x288>
 400a1f4:	3000041e 	bne	r6,zero,400a208 <__umoddi3+0x1b0>
 400a1f8:	000b883a 	mov	r5,zero
 400a1fc:	01000044 	movi	r4,1
 400a200:	400a7140 	call	400a714 <__udivsi3>
 400a204:	1027883a 	mov	r19,r2
 400a208:	00bfffd4 	movui	r2,65535
 400a20c:	14c0442e 	bgeu	r2,r19,400a320 <__umoddi3+0x2c8>
 400a210:	00804034 	movhi	r2,256
 400a214:	10bfffc4 	addi	r2,r2,-1
 400a218:	14c0ec36 	bltu	r2,r19,400a5cc <__umoddi3+0x574>
 400a21c:	00800404 	movi	r2,16
 400a220:	9886d83a 	srl	r3,r19,r2
 400a224:	01010074 	movhi	r4,1025
 400a228:	2108f104 	addi	r4,r4,9156
 400a22c:	20c7883a 	add	r3,r4,r3
 400a230:	18c00003 	ldbu	r3,0(r3)
 400a234:	1887883a 	add	r3,r3,r2
 400a238:	00800804 	movi	r2,32
 400a23c:	10e5c83a 	sub	r18,r2,r3
 400a240:	9000ab1e 	bne	r18,zero,400a4f0 <__umoddi3+0x498>
 400a244:	982cd43a 	srli	r22,r19,16
 400a248:	8ce3c83a 	sub	r17,r17,r19
 400a24c:	9dffffcc 	andi	r23,r19,65535
 400a250:	b00b883a 	mov	r5,r22
 400a254:	8809883a 	mov	r4,r17
 400a258:	400a7780 	call	400a778 <__umodsi3>
 400a25c:	b00b883a 	mov	r5,r22
 400a260:	8809883a 	mov	r4,r17
 400a264:	102b883a 	mov	r21,r2
 400a268:	400a7140 	call	400a714 <__udivsi3>
 400a26c:	b80b883a 	mov	r5,r23
 400a270:	1009883a 	mov	r4,r2
 400a274:	400a7d00 	call	400a7d0 <__mulsi3>
 400a278:	a82a943a 	slli	r21,r21,16
 400a27c:	a006d43a 	srli	r3,r20,16
 400a280:	1d46b03a 	or	r3,r3,r21
 400a284:	1880042e 	bgeu	r3,r2,400a298 <__umoddi3+0x240>
 400a288:	1cc7883a 	add	r3,r3,r19
 400a28c:	1cc00236 	bltu	r3,r19,400a298 <__umoddi3+0x240>
 400a290:	1880012e 	bgeu	r3,r2,400a298 <__umoddi3+0x240>
 400a294:	1cc7883a 	add	r3,r3,r19
 400a298:	18a1c83a 	sub	r16,r3,r2
 400a29c:	b00b883a 	mov	r5,r22
 400a2a0:	8009883a 	mov	r4,r16
 400a2a4:	400a7780 	call	400a778 <__umodsi3>
 400a2a8:	1023883a 	mov	r17,r2
 400a2ac:	b00b883a 	mov	r5,r22
 400a2b0:	8009883a 	mov	r4,r16
 400a2b4:	400a7140 	call	400a714 <__udivsi3>
 400a2b8:	8822943a 	slli	r17,r17,16
 400a2bc:	b80b883a 	mov	r5,r23
 400a2c0:	1009883a 	mov	r4,r2
 400a2c4:	400a7d00 	call	400a7d0 <__mulsi3>
 400a2c8:	a53fffcc 	andi	r20,r20,65535
 400a2cc:	a446b03a 	or	r3,r20,r17
 400a2d0:	18bfac2e 	bgeu	r3,r2,400a184 <__alt_data_end+0xfc00a184>
 400a2d4:	003fa706 	br	400a174 <__alt_data_end+0xfc00a174>
 400a2d8:	2005883a 	mov	r2,r4
 400a2dc:	2807883a 	mov	r3,r5
 400a2e0:	dfc00c17 	ldw	ra,48(sp)
 400a2e4:	df000b17 	ldw	fp,44(sp)
 400a2e8:	ddc00a17 	ldw	r23,40(sp)
 400a2ec:	dd800917 	ldw	r22,36(sp)
 400a2f0:	dd400817 	ldw	r21,32(sp)
 400a2f4:	dd000717 	ldw	r20,28(sp)
 400a2f8:	dcc00617 	ldw	r19,24(sp)
 400a2fc:	dc800517 	ldw	r18,20(sp)
 400a300:	dc400417 	ldw	r17,16(sp)
 400a304:	dc000317 	ldw	r16,12(sp)
 400a308:	dec00d04 	addi	sp,sp,52
 400a30c:	f800283a 	ret
 400a310:	04c03fc4 	movi	r19,255
 400a314:	99c9803a 	cmpltu	r4,r19,r7
 400a318:	200890fa 	slli	r4,r4,3
 400a31c:	003fa406 	br	400a1b0 <__alt_data_end+0xfc00a1b0>
 400a320:	00803fc4 	movi	r2,255
 400a324:	14c5803a 	cmpltu	r2,r2,r19
 400a328:	100490fa 	slli	r2,r2,3
 400a32c:	003fbc06 	br	400a220 <__alt_data_end+0xfc00a220>
 400a330:	00804034 	movhi	r2,256
 400a334:	10bfffc4 	addi	r2,r2,-1
 400a338:	1180a636 	bltu	r2,r6,400a5d4 <__umoddi3+0x57c>
 400a33c:	01000404 	movi	r4,16
 400a340:	003f5c06 	br	400a0b4 <__alt_data_end+0xfc00a0b4>
 400a344:	3d0e983a 	sll	r7,r7,r20
 400a348:	34ead83a 	srl	r21,r6,r19
 400a34c:	8cc6d83a 	srl	r3,r17,r19
 400a350:	8d10983a 	sll	r8,r17,r20
 400a354:	3d6ab03a 	or	r21,r7,r21
 400a358:	a82cd43a 	srli	r22,r21,16
 400a35c:	84e2d83a 	srl	r17,r16,r19
 400a360:	1809883a 	mov	r4,r3
 400a364:	b00b883a 	mov	r5,r22
 400a368:	8a22b03a 	or	r17,r17,r8
 400a36c:	3524983a 	sll	r18,r6,r20
 400a370:	dc400015 	stw	r17,0(sp)
 400a374:	d8c00115 	stw	r3,4(sp)
 400a378:	400a7780 	call	400a778 <__umodsi3>
 400a37c:	d8c00117 	ldw	r3,4(sp)
 400a380:	b00b883a 	mov	r5,r22
 400a384:	1039883a 	mov	fp,r2
 400a388:	1809883a 	mov	r4,r3
 400a38c:	400a7140 	call	400a714 <__udivsi3>
 400a390:	adffffcc 	andi	r23,r21,65535
 400a394:	100b883a 	mov	r5,r2
 400a398:	b809883a 	mov	r4,r23
 400a39c:	1023883a 	mov	r17,r2
 400a3a0:	400a7d00 	call	400a7d0 <__mulsi3>
 400a3a4:	d9400017 	ldw	r5,0(sp)
 400a3a8:	e008943a 	slli	r4,fp,16
 400a3ac:	8520983a 	sll	r16,r16,r20
 400a3b0:	2806d43a 	srli	r3,r5,16
 400a3b4:	1906b03a 	or	r3,r3,r4
 400a3b8:	1880042e 	bgeu	r3,r2,400a3cc <__umoddi3+0x374>
 400a3bc:	1d47883a 	add	r3,r3,r21
 400a3c0:	893fffc4 	addi	r4,r17,-1
 400a3c4:	1d40892e 	bgeu	r3,r21,400a5ec <__umoddi3+0x594>
 400a3c8:	2023883a 	mov	r17,r4
 400a3cc:	18b9c83a 	sub	fp,r3,r2
 400a3d0:	b00b883a 	mov	r5,r22
 400a3d4:	e009883a 	mov	r4,fp
 400a3d8:	400a7780 	call	400a778 <__umodsi3>
 400a3dc:	b00b883a 	mov	r5,r22
 400a3e0:	e009883a 	mov	r4,fp
 400a3e4:	d8800215 	stw	r2,8(sp)
 400a3e8:	400a7140 	call	400a714 <__udivsi3>
 400a3ec:	100b883a 	mov	r5,r2
 400a3f0:	b809883a 	mov	r4,r23
 400a3f4:	102d883a 	mov	r22,r2
 400a3f8:	400a7d00 	call	400a7d0 <__mulsi3>
 400a3fc:	d9800217 	ldw	r6,8(sp)
 400a400:	d8c00017 	ldw	r3,0(sp)
 400a404:	300c943a 	slli	r6,r6,16
 400a408:	1a3fffcc 	andi	r8,r3,65535
 400a40c:	4190b03a 	or	r8,r8,r6
 400a410:	4080042e 	bgeu	r8,r2,400a424 <__umoddi3+0x3cc>
 400a414:	4551883a 	add	r8,r8,r21
 400a418:	b0ffffc4 	addi	r3,r22,-1
 400a41c:	45406f2e 	bgeu	r8,r21,400a5dc <__umoddi3+0x584>
 400a420:	182d883a 	mov	r22,r3
 400a424:	880e943a 	slli	r7,r17,16
 400a428:	9006d43a 	srli	r3,r18,16
 400a42c:	91bfffcc 	andi	r6,r18,65535
 400a430:	3dacb03a 	or	r22,r7,r22
 400a434:	b02ed43a 	srli	r23,r22,16
 400a438:	b5bfffcc 	andi	r22,r22,65535
 400a43c:	300b883a 	mov	r5,r6
 400a440:	b009883a 	mov	r4,r22
 400a444:	40a3c83a 	sub	r17,r8,r2
 400a448:	d8c00115 	stw	r3,4(sp)
 400a44c:	d9800215 	stw	r6,8(sp)
 400a450:	400a7d00 	call	400a7d0 <__mulsi3>
 400a454:	d9800217 	ldw	r6,8(sp)
 400a458:	b809883a 	mov	r4,r23
 400a45c:	1039883a 	mov	fp,r2
 400a460:	300b883a 	mov	r5,r6
 400a464:	400a7d00 	call	400a7d0 <__mulsi3>
 400a468:	d8c00117 	ldw	r3,4(sp)
 400a46c:	b809883a 	mov	r4,r23
 400a470:	d8800215 	stw	r2,8(sp)
 400a474:	180b883a 	mov	r5,r3
 400a478:	400a7d00 	call	400a7d0 <__mulsi3>
 400a47c:	d8c00117 	ldw	r3,4(sp)
 400a480:	b009883a 	mov	r4,r22
 400a484:	102f883a 	mov	r23,r2
 400a488:	180b883a 	mov	r5,r3
 400a48c:	400a7d00 	call	400a7d0 <__mulsi3>
 400a490:	d9800217 	ldw	r6,8(sp)
 400a494:	e006d43a 	srli	r3,fp,16
 400a498:	1185883a 	add	r2,r2,r6
 400a49c:	1885883a 	add	r2,r3,r2
 400a4a0:	1180022e 	bgeu	r2,r6,400a4ac <__umoddi3+0x454>
 400a4a4:	00c00074 	movhi	r3,1
 400a4a8:	b8ef883a 	add	r23,r23,r3
 400a4ac:	1006d43a 	srli	r3,r2,16
 400a4b0:	1004943a 	slli	r2,r2,16
 400a4b4:	e73fffcc 	andi	fp,fp,65535
 400a4b8:	1dc7883a 	add	r3,r3,r23
 400a4bc:	1739883a 	add	fp,r2,fp
 400a4c0:	88c03a36 	bltu	r17,r3,400a5ac <__umoddi3+0x554>
 400a4c4:	88c05126 	beq	r17,r3,400a60c <__umoddi3+0x5b4>
 400a4c8:	88c9c83a 	sub	r4,r17,r3
 400a4cc:	e00f883a 	mov	r7,fp
 400a4d0:	81cfc83a 	sub	r7,r16,r7
 400a4d4:	81c7803a 	cmpltu	r3,r16,r7
 400a4d8:	20c7c83a 	sub	r3,r4,r3
 400a4dc:	1cc4983a 	sll	r2,r3,r19
 400a4e0:	3d0ed83a 	srl	r7,r7,r20
 400a4e4:	1d06d83a 	srl	r3,r3,r20
 400a4e8:	11c4b03a 	or	r2,r2,r7
 400a4ec:	003f7c06 	br	400a2e0 <__alt_data_end+0xfc00a2e0>
 400a4f0:	9ca6983a 	sll	r19,r19,r18
 400a4f4:	88f8d83a 	srl	fp,r17,r3
 400a4f8:	80c4d83a 	srl	r2,r16,r3
 400a4fc:	982cd43a 	srli	r22,r19,16
 400a500:	8ca2983a 	sll	r17,r17,r18
 400a504:	e009883a 	mov	r4,fp
 400a508:	b00b883a 	mov	r5,r22
 400a50c:	146ab03a 	or	r21,r2,r17
 400a510:	400a7780 	call	400a778 <__umodsi3>
 400a514:	b00b883a 	mov	r5,r22
 400a518:	e009883a 	mov	r4,fp
 400a51c:	1029883a 	mov	r20,r2
 400a520:	9dffffcc 	andi	r23,r19,65535
 400a524:	400a7140 	call	400a714 <__udivsi3>
 400a528:	b809883a 	mov	r4,r23
 400a52c:	100b883a 	mov	r5,r2
 400a530:	400a7d00 	call	400a7d0 <__mulsi3>
 400a534:	a008943a 	slli	r4,r20,16
 400a538:	a806d43a 	srli	r3,r21,16
 400a53c:	84a8983a 	sll	r20,r16,r18
 400a540:	1906b03a 	or	r3,r3,r4
 400a544:	1880042e 	bgeu	r3,r2,400a558 <__umoddi3+0x500>
 400a548:	1cc7883a 	add	r3,r3,r19
 400a54c:	1cc00236 	bltu	r3,r19,400a558 <__umoddi3+0x500>
 400a550:	1880012e 	bgeu	r3,r2,400a558 <__umoddi3+0x500>
 400a554:	1cc7883a 	add	r3,r3,r19
 400a558:	18a3c83a 	sub	r17,r3,r2
 400a55c:	b00b883a 	mov	r5,r22
 400a560:	8809883a 	mov	r4,r17
 400a564:	400a7780 	call	400a778 <__umodsi3>
 400a568:	b00b883a 	mov	r5,r22
 400a56c:	8809883a 	mov	r4,r17
 400a570:	1021883a 	mov	r16,r2
 400a574:	400a7140 	call	400a714 <__udivsi3>
 400a578:	100b883a 	mov	r5,r2
 400a57c:	b809883a 	mov	r4,r23
 400a580:	8020943a 	slli	r16,r16,16
 400a584:	400a7d00 	call	400a7d0 <__mulsi3>
 400a588:	a8ffffcc 	andi	r3,r21,65535
 400a58c:	1c06b03a 	or	r3,r3,r16
 400a590:	1880042e 	bgeu	r3,r2,400a5a4 <__umoddi3+0x54c>
 400a594:	1cc7883a 	add	r3,r3,r19
 400a598:	1cc00236 	bltu	r3,r19,400a5a4 <__umoddi3+0x54c>
 400a59c:	1880012e 	bgeu	r3,r2,400a5a4 <__umoddi3+0x54c>
 400a5a0:	1cc7883a 	add	r3,r3,r19
 400a5a4:	18a3c83a 	sub	r17,r3,r2
 400a5a8:	003f2906 	br	400a250 <__alt_data_end+0xfc00a250>
 400a5ac:	e48fc83a 	sub	r7,fp,r18
 400a5b0:	1d49c83a 	sub	r4,r3,r21
 400a5b4:	e1f9803a 	cmpltu	fp,fp,r7
 400a5b8:	2739c83a 	sub	fp,r4,fp
 400a5bc:	8f09c83a 	sub	r4,r17,fp
 400a5c0:	003fc306 	br	400a4d0 <__alt_data_end+0xfc00a4d0>
 400a5c4:	01000604 	movi	r4,24
 400a5c8:	003ef906 	br	400a1b0 <__alt_data_end+0xfc00a1b0>
 400a5cc:	00800604 	movi	r2,24
 400a5d0:	003f1306 	br	400a220 <__alt_data_end+0xfc00a220>
 400a5d4:	01000604 	movi	r4,24
 400a5d8:	003eb606 	br	400a0b4 <__alt_data_end+0xfc00a0b4>
 400a5dc:	40bf902e 	bgeu	r8,r2,400a420 <__alt_data_end+0xfc00a420>
 400a5e0:	b5bfff84 	addi	r22,r22,-2
 400a5e4:	4551883a 	add	r8,r8,r21
 400a5e8:	003f8e06 	br	400a424 <__alt_data_end+0xfc00a424>
 400a5ec:	18bf762e 	bgeu	r3,r2,400a3c8 <__alt_data_end+0xfc00a3c8>
 400a5f0:	8c7fff84 	addi	r17,r17,-2
 400a5f4:	1d47883a 	add	r3,r3,r21
 400a5f8:	003f7406 	br	400a3cc <__alt_data_end+0xfc00a3cc>
 400a5fc:	1cc7883a 	add	r3,r3,r19
 400a600:	003ecd06 	br	400a138 <__alt_data_end+0xfc00a138>
 400a604:	8005883a 	mov	r2,r16
 400a608:	003ef806 	br	400a1ec <__alt_data_end+0xfc00a1ec>
 400a60c:	873fe736 	bltu	r16,fp,400a5ac <__alt_data_end+0xfc00a5ac>
 400a610:	e00f883a 	mov	r7,fp
 400a614:	0009883a 	mov	r4,zero
 400a618:	003fad06 	br	400a4d0 <__alt_data_end+0xfc00a4d0>

0400a61c <__divsi3>:
 400a61c:	20001b16 	blt	r4,zero,400a68c <__divsi3+0x70>
 400a620:	000f883a 	mov	r7,zero
 400a624:	28001616 	blt	r5,zero,400a680 <__divsi3+0x64>
 400a628:	200d883a 	mov	r6,r4
 400a62c:	29001a2e 	bgeu	r5,r4,400a698 <__divsi3+0x7c>
 400a630:	00800804 	movi	r2,32
 400a634:	00c00044 	movi	r3,1
 400a638:	00000106 	br	400a640 <__divsi3+0x24>
 400a63c:	10000d26 	beq	r2,zero,400a674 <__divsi3+0x58>
 400a640:	294b883a 	add	r5,r5,r5
 400a644:	10bfffc4 	addi	r2,r2,-1
 400a648:	18c7883a 	add	r3,r3,r3
 400a64c:	293ffb36 	bltu	r5,r4,400a63c <__alt_data_end+0xfc00a63c>
 400a650:	0005883a 	mov	r2,zero
 400a654:	18000726 	beq	r3,zero,400a674 <__divsi3+0x58>
 400a658:	0005883a 	mov	r2,zero
 400a65c:	31400236 	bltu	r6,r5,400a668 <__divsi3+0x4c>
 400a660:	314dc83a 	sub	r6,r6,r5
 400a664:	10c4b03a 	or	r2,r2,r3
 400a668:	1806d07a 	srli	r3,r3,1
 400a66c:	280ad07a 	srli	r5,r5,1
 400a670:	183ffa1e 	bne	r3,zero,400a65c <__alt_data_end+0xfc00a65c>
 400a674:	38000126 	beq	r7,zero,400a67c <__divsi3+0x60>
 400a678:	0085c83a 	sub	r2,zero,r2
 400a67c:	f800283a 	ret
 400a680:	014bc83a 	sub	r5,zero,r5
 400a684:	39c0005c 	xori	r7,r7,1
 400a688:	003fe706 	br	400a628 <__alt_data_end+0xfc00a628>
 400a68c:	0109c83a 	sub	r4,zero,r4
 400a690:	01c00044 	movi	r7,1
 400a694:	003fe306 	br	400a624 <__alt_data_end+0xfc00a624>
 400a698:	00c00044 	movi	r3,1
 400a69c:	003fee06 	br	400a658 <__alt_data_end+0xfc00a658>

0400a6a0 <__modsi3>:
 400a6a0:	20001716 	blt	r4,zero,400a700 <__modsi3+0x60>
 400a6a4:	000f883a 	mov	r7,zero
 400a6a8:	2005883a 	mov	r2,r4
 400a6ac:	28001216 	blt	r5,zero,400a6f8 <__modsi3+0x58>
 400a6b0:	2900162e 	bgeu	r5,r4,400a70c <__modsi3+0x6c>
 400a6b4:	01800804 	movi	r6,32
 400a6b8:	00c00044 	movi	r3,1
 400a6bc:	00000106 	br	400a6c4 <__modsi3+0x24>
 400a6c0:	30000a26 	beq	r6,zero,400a6ec <__modsi3+0x4c>
 400a6c4:	294b883a 	add	r5,r5,r5
 400a6c8:	31bfffc4 	addi	r6,r6,-1
 400a6cc:	18c7883a 	add	r3,r3,r3
 400a6d0:	293ffb36 	bltu	r5,r4,400a6c0 <__alt_data_end+0xfc00a6c0>
 400a6d4:	18000526 	beq	r3,zero,400a6ec <__modsi3+0x4c>
 400a6d8:	1806d07a 	srli	r3,r3,1
 400a6dc:	11400136 	bltu	r2,r5,400a6e4 <__modsi3+0x44>
 400a6e0:	1145c83a 	sub	r2,r2,r5
 400a6e4:	280ad07a 	srli	r5,r5,1
 400a6e8:	183ffb1e 	bne	r3,zero,400a6d8 <__alt_data_end+0xfc00a6d8>
 400a6ec:	38000126 	beq	r7,zero,400a6f4 <__modsi3+0x54>
 400a6f0:	0085c83a 	sub	r2,zero,r2
 400a6f4:	f800283a 	ret
 400a6f8:	014bc83a 	sub	r5,zero,r5
 400a6fc:	003fec06 	br	400a6b0 <__alt_data_end+0xfc00a6b0>
 400a700:	0109c83a 	sub	r4,zero,r4
 400a704:	01c00044 	movi	r7,1
 400a708:	003fe706 	br	400a6a8 <__alt_data_end+0xfc00a6a8>
 400a70c:	00c00044 	movi	r3,1
 400a710:	003ff106 	br	400a6d8 <__alt_data_end+0xfc00a6d8>

0400a714 <__udivsi3>:
 400a714:	200d883a 	mov	r6,r4
 400a718:	2900152e 	bgeu	r5,r4,400a770 <__udivsi3+0x5c>
 400a71c:	28001416 	blt	r5,zero,400a770 <__udivsi3+0x5c>
 400a720:	00800804 	movi	r2,32
 400a724:	00c00044 	movi	r3,1
 400a728:	00000206 	br	400a734 <__udivsi3+0x20>
 400a72c:	10000e26 	beq	r2,zero,400a768 <__udivsi3+0x54>
 400a730:	28000516 	blt	r5,zero,400a748 <__udivsi3+0x34>
 400a734:	294b883a 	add	r5,r5,r5
 400a738:	10bfffc4 	addi	r2,r2,-1
 400a73c:	18c7883a 	add	r3,r3,r3
 400a740:	293ffa36 	bltu	r5,r4,400a72c <__alt_data_end+0xfc00a72c>
 400a744:	18000826 	beq	r3,zero,400a768 <__udivsi3+0x54>
 400a748:	0005883a 	mov	r2,zero
 400a74c:	31400236 	bltu	r6,r5,400a758 <__udivsi3+0x44>
 400a750:	314dc83a 	sub	r6,r6,r5
 400a754:	10c4b03a 	or	r2,r2,r3
 400a758:	1806d07a 	srli	r3,r3,1
 400a75c:	280ad07a 	srli	r5,r5,1
 400a760:	183ffa1e 	bne	r3,zero,400a74c <__alt_data_end+0xfc00a74c>
 400a764:	f800283a 	ret
 400a768:	0005883a 	mov	r2,zero
 400a76c:	f800283a 	ret
 400a770:	00c00044 	movi	r3,1
 400a774:	003ff406 	br	400a748 <__alt_data_end+0xfc00a748>

0400a778 <__umodsi3>:
 400a778:	2005883a 	mov	r2,r4
 400a77c:	2900122e 	bgeu	r5,r4,400a7c8 <__umodsi3+0x50>
 400a780:	28001116 	blt	r5,zero,400a7c8 <__umodsi3+0x50>
 400a784:	01800804 	movi	r6,32
 400a788:	00c00044 	movi	r3,1
 400a78c:	00000206 	br	400a798 <__umodsi3+0x20>
 400a790:	30000c26 	beq	r6,zero,400a7c4 <__umodsi3+0x4c>
 400a794:	28000516 	blt	r5,zero,400a7ac <__umodsi3+0x34>
 400a798:	294b883a 	add	r5,r5,r5
 400a79c:	31bfffc4 	addi	r6,r6,-1
 400a7a0:	18c7883a 	add	r3,r3,r3
 400a7a4:	293ffa36 	bltu	r5,r4,400a790 <__alt_data_end+0xfc00a790>
 400a7a8:	18000626 	beq	r3,zero,400a7c4 <__umodsi3+0x4c>
 400a7ac:	1806d07a 	srli	r3,r3,1
 400a7b0:	11400136 	bltu	r2,r5,400a7b8 <__umodsi3+0x40>
 400a7b4:	1145c83a 	sub	r2,r2,r5
 400a7b8:	280ad07a 	srli	r5,r5,1
 400a7bc:	183ffb1e 	bne	r3,zero,400a7ac <__alt_data_end+0xfc00a7ac>
 400a7c0:	f800283a 	ret
 400a7c4:	f800283a 	ret
 400a7c8:	00c00044 	movi	r3,1
 400a7cc:	003ff706 	br	400a7ac <__alt_data_end+0xfc00a7ac>

0400a7d0 <__mulsi3>:
 400a7d0:	0005883a 	mov	r2,zero
 400a7d4:	20000726 	beq	r4,zero,400a7f4 <__mulsi3+0x24>
 400a7d8:	20c0004c 	andi	r3,r4,1
 400a7dc:	2008d07a 	srli	r4,r4,1
 400a7e0:	18000126 	beq	r3,zero,400a7e8 <__mulsi3+0x18>
 400a7e4:	1145883a 	add	r2,r2,r5
 400a7e8:	294b883a 	add	r5,r5,r5
 400a7ec:	203ffa1e 	bne	r4,zero,400a7d8 <__alt_data_end+0xfc00a7d8>
 400a7f0:	f800283a 	ret
 400a7f4:	f800283a 	ret

0400a7f8 <__adddf3>:
 400a7f8:	02c00434 	movhi	r11,16
 400a7fc:	5affffc4 	addi	r11,r11,-1
 400a800:	2806d7fa 	srli	r3,r5,31
 400a804:	2ad4703a 	and	r10,r5,r11
 400a808:	3ad2703a 	and	r9,r7,r11
 400a80c:	3804d53a 	srli	r2,r7,20
 400a810:	3018d77a 	srli	r12,r6,29
 400a814:	280ad53a 	srli	r5,r5,20
 400a818:	501490fa 	slli	r10,r10,3
 400a81c:	2010d77a 	srli	r8,r4,29
 400a820:	481290fa 	slli	r9,r9,3
 400a824:	380ed7fa 	srli	r7,r7,31
 400a828:	defffb04 	addi	sp,sp,-20
 400a82c:	dc800215 	stw	r18,8(sp)
 400a830:	dc400115 	stw	r17,4(sp)
 400a834:	dc000015 	stw	r16,0(sp)
 400a838:	dfc00415 	stw	ra,16(sp)
 400a83c:	dcc00315 	stw	r19,12(sp)
 400a840:	1c803fcc 	andi	r18,r3,255
 400a844:	2c01ffcc 	andi	r16,r5,2047
 400a848:	5210b03a 	or	r8,r10,r8
 400a84c:	202290fa 	slli	r17,r4,3
 400a850:	1081ffcc 	andi	r2,r2,2047
 400a854:	4b12b03a 	or	r9,r9,r12
 400a858:	300c90fa 	slli	r6,r6,3
 400a85c:	91c07526 	beq	r18,r7,400aa34 <__adddf3+0x23c>
 400a860:	8087c83a 	sub	r3,r16,r2
 400a864:	00c0ab0e 	bge	zero,r3,400ab14 <__adddf3+0x31c>
 400a868:	10002a1e 	bne	r2,zero,400a914 <__adddf3+0x11c>
 400a86c:	4984b03a 	or	r2,r9,r6
 400a870:	1000961e 	bne	r2,zero,400aacc <__adddf3+0x2d4>
 400a874:	888001cc 	andi	r2,r17,7
 400a878:	10000726 	beq	r2,zero,400a898 <__adddf3+0xa0>
 400a87c:	888003cc 	andi	r2,r17,15
 400a880:	00c00104 	movi	r3,4
 400a884:	10c00426 	beq	r2,r3,400a898 <__adddf3+0xa0>
 400a888:	88c7883a 	add	r3,r17,r3
 400a88c:	1c63803a 	cmpltu	r17,r3,r17
 400a890:	4451883a 	add	r8,r8,r17
 400a894:	1823883a 	mov	r17,r3
 400a898:	4080202c 	andhi	r2,r8,128
 400a89c:	10005926 	beq	r2,zero,400aa04 <__adddf3+0x20c>
 400a8a0:	84000044 	addi	r16,r16,1
 400a8a4:	0081ffc4 	movi	r2,2047
 400a8a8:	8080ba26 	beq	r16,r2,400ab94 <__adddf3+0x39c>
 400a8ac:	00bfe034 	movhi	r2,65408
 400a8b0:	10bfffc4 	addi	r2,r2,-1
 400a8b4:	4090703a 	and	r8,r8,r2
 400a8b8:	4004977a 	slli	r2,r8,29
 400a8bc:	4010927a 	slli	r8,r8,9
 400a8c0:	8822d0fa 	srli	r17,r17,3
 400a8c4:	8401ffcc 	andi	r16,r16,2047
 400a8c8:	4010d33a 	srli	r8,r8,12
 400a8cc:	9007883a 	mov	r3,r18
 400a8d0:	1444b03a 	or	r2,r2,r17
 400a8d4:	8401ffcc 	andi	r16,r16,2047
 400a8d8:	8020953a 	slli	r16,r16,20
 400a8dc:	18c03fcc 	andi	r3,r3,255
 400a8e0:	01000434 	movhi	r4,16
 400a8e4:	213fffc4 	addi	r4,r4,-1
 400a8e8:	180697fa 	slli	r3,r3,31
 400a8ec:	4110703a 	and	r8,r8,r4
 400a8f0:	4410b03a 	or	r8,r8,r16
 400a8f4:	40c6b03a 	or	r3,r8,r3
 400a8f8:	dfc00417 	ldw	ra,16(sp)
 400a8fc:	dcc00317 	ldw	r19,12(sp)
 400a900:	dc800217 	ldw	r18,8(sp)
 400a904:	dc400117 	ldw	r17,4(sp)
 400a908:	dc000017 	ldw	r16,0(sp)
 400a90c:	dec00504 	addi	sp,sp,20
 400a910:	f800283a 	ret
 400a914:	0081ffc4 	movi	r2,2047
 400a918:	80bfd626 	beq	r16,r2,400a874 <__alt_data_end+0xfc00a874>
 400a91c:	4a402034 	orhi	r9,r9,128
 400a920:	00800e04 	movi	r2,56
 400a924:	10c09f16 	blt	r2,r3,400aba4 <__adddf3+0x3ac>
 400a928:	008007c4 	movi	r2,31
 400a92c:	10c0c216 	blt	r2,r3,400ac38 <__adddf3+0x440>
 400a930:	00800804 	movi	r2,32
 400a934:	10c5c83a 	sub	r2,r2,r3
 400a938:	488a983a 	sll	r5,r9,r2
 400a93c:	30c8d83a 	srl	r4,r6,r3
 400a940:	3084983a 	sll	r2,r6,r2
 400a944:	48c6d83a 	srl	r3,r9,r3
 400a948:	290cb03a 	or	r6,r5,r4
 400a94c:	1004c03a 	cmpne	r2,r2,zero
 400a950:	308cb03a 	or	r6,r6,r2
 400a954:	898dc83a 	sub	r6,r17,r6
 400a958:	89a3803a 	cmpltu	r17,r17,r6
 400a95c:	40d1c83a 	sub	r8,r8,r3
 400a960:	4451c83a 	sub	r8,r8,r17
 400a964:	3023883a 	mov	r17,r6
 400a968:	4080202c 	andhi	r2,r8,128
 400a96c:	10002326 	beq	r2,zero,400a9fc <__adddf3+0x204>
 400a970:	04c02034 	movhi	r19,128
 400a974:	9cffffc4 	addi	r19,r19,-1
 400a978:	44e6703a 	and	r19,r8,r19
 400a97c:	98007626 	beq	r19,zero,400ab58 <__adddf3+0x360>
 400a980:	9809883a 	mov	r4,r19
 400a984:	400d0380 	call	400d038 <__clzsi2>
 400a988:	10fffe04 	addi	r3,r2,-8
 400a98c:	010007c4 	movi	r4,31
 400a990:	20c07716 	blt	r4,r3,400ab70 <__adddf3+0x378>
 400a994:	00800804 	movi	r2,32
 400a998:	10c5c83a 	sub	r2,r2,r3
 400a99c:	8884d83a 	srl	r2,r17,r2
 400a9a0:	98d0983a 	sll	r8,r19,r3
 400a9a4:	88e2983a 	sll	r17,r17,r3
 400a9a8:	1204b03a 	or	r2,r2,r8
 400a9ac:	1c007416 	blt	r3,r16,400ab80 <__adddf3+0x388>
 400a9b0:	1c21c83a 	sub	r16,r3,r16
 400a9b4:	82000044 	addi	r8,r16,1
 400a9b8:	00c007c4 	movi	r3,31
 400a9bc:	1a009116 	blt	r3,r8,400ac04 <__adddf3+0x40c>
 400a9c0:	00c00804 	movi	r3,32
 400a9c4:	1a07c83a 	sub	r3,r3,r8
 400a9c8:	8a08d83a 	srl	r4,r17,r8
 400a9cc:	88e2983a 	sll	r17,r17,r3
 400a9d0:	10c6983a 	sll	r3,r2,r3
 400a9d4:	1210d83a 	srl	r8,r2,r8
 400a9d8:	8804c03a 	cmpne	r2,r17,zero
 400a9dc:	1906b03a 	or	r3,r3,r4
 400a9e0:	18a2b03a 	or	r17,r3,r2
 400a9e4:	0021883a 	mov	r16,zero
 400a9e8:	003fa206 	br	400a874 <__alt_data_end+0xfc00a874>
 400a9ec:	1890b03a 	or	r8,r3,r2
 400a9f0:	40017d26 	beq	r8,zero,400afe8 <__adddf3+0x7f0>
 400a9f4:	1011883a 	mov	r8,r2
 400a9f8:	1823883a 	mov	r17,r3
 400a9fc:	888001cc 	andi	r2,r17,7
 400aa00:	103f9e1e 	bne	r2,zero,400a87c <__alt_data_end+0xfc00a87c>
 400aa04:	4004977a 	slli	r2,r8,29
 400aa08:	8822d0fa 	srli	r17,r17,3
 400aa0c:	4010d0fa 	srli	r8,r8,3
 400aa10:	9007883a 	mov	r3,r18
 400aa14:	1444b03a 	or	r2,r2,r17
 400aa18:	0101ffc4 	movi	r4,2047
 400aa1c:	81002426 	beq	r16,r4,400aab0 <__adddf3+0x2b8>
 400aa20:	8120703a 	and	r16,r16,r4
 400aa24:	01000434 	movhi	r4,16
 400aa28:	213fffc4 	addi	r4,r4,-1
 400aa2c:	4110703a 	and	r8,r8,r4
 400aa30:	003fa806 	br	400a8d4 <__alt_data_end+0xfc00a8d4>
 400aa34:	8089c83a 	sub	r4,r16,r2
 400aa38:	01005e0e 	bge	zero,r4,400abb4 <__adddf3+0x3bc>
 400aa3c:	10002b26 	beq	r2,zero,400aaec <__adddf3+0x2f4>
 400aa40:	0081ffc4 	movi	r2,2047
 400aa44:	80bf8b26 	beq	r16,r2,400a874 <__alt_data_end+0xfc00a874>
 400aa48:	4a402034 	orhi	r9,r9,128
 400aa4c:	00800e04 	movi	r2,56
 400aa50:	1100a40e 	bge	r2,r4,400ace4 <__adddf3+0x4ec>
 400aa54:	498cb03a 	or	r6,r9,r6
 400aa58:	300ac03a 	cmpne	r5,r6,zero
 400aa5c:	0013883a 	mov	r9,zero
 400aa60:	2c4b883a 	add	r5,r5,r17
 400aa64:	2c63803a 	cmpltu	r17,r5,r17
 400aa68:	4a11883a 	add	r8,r9,r8
 400aa6c:	8a11883a 	add	r8,r17,r8
 400aa70:	2823883a 	mov	r17,r5
 400aa74:	4080202c 	andhi	r2,r8,128
 400aa78:	103fe026 	beq	r2,zero,400a9fc <__alt_data_end+0xfc00a9fc>
 400aa7c:	84000044 	addi	r16,r16,1
 400aa80:	0081ffc4 	movi	r2,2047
 400aa84:	8080d226 	beq	r16,r2,400add0 <__adddf3+0x5d8>
 400aa88:	00bfe034 	movhi	r2,65408
 400aa8c:	10bfffc4 	addi	r2,r2,-1
 400aa90:	4090703a 	and	r8,r8,r2
 400aa94:	880ad07a 	srli	r5,r17,1
 400aa98:	400897fa 	slli	r4,r8,31
 400aa9c:	88c0004c 	andi	r3,r17,1
 400aaa0:	28e2b03a 	or	r17,r5,r3
 400aaa4:	4010d07a 	srli	r8,r8,1
 400aaa8:	2462b03a 	or	r17,r4,r17
 400aaac:	003f7106 	br	400a874 <__alt_data_end+0xfc00a874>
 400aab0:	4088b03a 	or	r4,r8,r2
 400aab4:	20014526 	beq	r4,zero,400afcc <__adddf3+0x7d4>
 400aab8:	01000434 	movhi	r4,16
 400aabc:	42000234 	orhi	r8,r8,8
 400aac0:	213fffc4 	addi	r4,r4,-1
 400aac4:	4110703a 	and	r8,r8,r4
 400aac8:	003f8206 	br	400a8d4 <__alt_data_end+0xfc00a8d4>
 400aacc:	18ffffc4 	addi	r3,r3,-1
 400aad0:	1800491e 	bne	r3,zero,400abf8 <__adddf3+0x400>
 400aad4:	898bc83a 	sub	r5,r17,r6
 400aad8:	8963803a 	cmpltu	r17,r17,r5
 400aadc:	4251c83a 	sub	r8,r8,r9
 400aae0:	4451c83a 	sub	r8,r8,r17
 400aae4:	2823883a 	mov	r17,r5
 400aae8:	003f9f06 	br	400a968 <__alt_data_end+0xfc00a968>
 400aaec:	4984b03a 	or	r2,r9,r6
 400aaf0:	103f6026 	beq	r2,zero,400a874 <__alt_data_end+0xfc00a874>
 400aaf4:	213fffc4 	addi	r4,r4,-1
 400aaf8:	2000931e 	bne	r4,zero,400ad48 <__adddf3+0x550>
 400aafc:	898d883a 	add	r6,r17,r6
 400ab00:	3463803a 	cmpltu	r17,r6,r17
 400ab04:	4251883a 	add	r8,r8,r9
 400ab08:	8a11883a 	add	r8,r17,r8
 400ab0c:	3023883a 	mov	r17,r6
 400ab10:	003fd806 	br	400aa74 <__alt_data_end+0xfc00aa74>
 400ab14:	1800541e 	bne	r3,zero,400ac68 <__adddf3+0x470>
 400ab18:	80800044 	addi	r2,r16,1
 400ab1c:	1081ffcc 	andi	r2,r2,2047
 400ab20:	00c00044 	movi	r3,1
 400ab24:	1880a00e 	bge	r3,r2,400ada8 <__adddf3+0x5b0>
 400ab28:	8989c83a 	sub	r4,r17,r6
 400ab2c:	8905803a 	cmpltu	r2,r17,r4
 400ab30:	4267c83a 	sub	r19,r8,r9
 400ab34:	98a7c83a 	sub	r19,r19,r2
 400ab38:	9880202c 	andhi	r2,r19,128
 400ab3c:	10006326 	beq	r2,zero,400accc <__adddf3+0x4d4>
 400ab40:	3463c83a 	sub	r17,r6,r17
 400ab44:	4a07c83a 	sub	r3,r9,r8
 400ab48:	344d803a 	cmpltu	r6,r6,r17
 400ab4c:	19a7c83a 	sub	r19,r3,r6
 400ab50:	3825883a 	mov	r18,r7
 400ab54:	983f8a1e 	bne	r19,zero,400a980 <__alt_data_end+0xfc00a980>
 400ab58:	8809883a 	mov	r4,r17
 400ab5c:	400d0380 	call	400d038 <__clzsi2>
 400ab60:	10800804 	addi	r2,r2,32
 400ab64:	10fffe04 	addi	r3,r2,-8
 400ab68:	010007c4 	movi	r4,31
 400ab6c:	20ff890e 	bge	r4,r3,400a994 <__alt_data_end+0xfc00a994>
 400ab70:	10bff604 	addi	r2,r2,-40
 400ab74:	8884983a 	sll	r2,r17,r2
 400ab78:	0023883a 	mov	r17,zero
 400ab7c:	1c3f8c0e 	bge	r3,r16,400a9b0 <__alt_data_end+0xfc00a9b0>
 400ab80:	023fe034 	movhi	r8,65408
 400ab84:	423fffc4 	addi	r8,r8,-1
 400ab88:	80e1c83a 	sub	r16,r16,r3
 400ab8c:	1210703a 	and	r8,r2,r8
 400ab90:	003f3806 	br	400a874 <__alt_data_end+0xfc00a874>
 400ab94:	9007883a 	mov	r3,r18
 400ab98:	0011883a 	mov	r8,zero
 400ab9c:	0005883a 	mov	r2,zero
 400aba0:	003f4c06 	br	400a8d4 <__alt_data_end+0xfc00a8d4>
 400aba4:	498cb03a 	or	r6,r9,r6
 400aba8:	300cc03a 	cmpne	r6,r6,zero
 400abac:	0007883a 	mov	r3,zero
 400abb0:	003f6806 	br	400a954 <__alt_data_end+0xfc00a954>
 400abb4:	20009c1e 	bne	r4,zero,400ae28 <__adddf3+0x630>
 400abb8:	80800044 	addi	r2,r16,1
 400abbc:	1141ffcc 	andi	r5,r2,2047
 400abc0:	01000044 	movi	r4,1
 400abc4:	2140670e 	bge	r4,r5,400ad64 <__adddf3+0x56c>
 400abc8:	0101ffc4 	movi	r4,2047
 400abcc:	11007f26 	beq	r2,r4,400adcc <__adddf3+0x5d4>
 400abd0:	898d883a 	add	r6,r17,r6
 400abd4:	4247883a 	add	r3,r8,r9
 400abd8:	3451803a 	cmpltu	r8,r6,r17
 400abdc:	40d1883a 	add	r8,r8,r3
 400abe0:	402297fa 	slli	r17,r8,31
 400abe4:	300cd07a 	srli	r6,r6,1
 400abe8:	4010d07a 	srli	r8,r8,1
 400abec:	1021883a 	mov	r16,r2
 400abf0:	89a2b03a 	or	r17,r17,r6
 400abf4:	003f1f06 	br	400a874 <__alt_data_end+0xfc00a874>
 400abf8:	0081ffc4 	movi	r2,2047
 400abfc:	80bf481e 	bne	r16,r2,400a920 <__alt_data_end+0xfc00a920>
 400ac00:	003f1c06 	br	400a874 <__alt_data_end+0xfc00a874>
 400ac04:	843ff844 	addi	r16,r16,-31
 400ac08:	01000804 	movi	r4,32
 400ac0c:	1406d83a 	srl	r3,r2,r16
 400ac10:	41005026 	beq	r8,r4,400ad54 <__adddf3+0x55c>
 400ac14:	01001004 	movi	r4,64
 400ac18:	2211c83a 	sub	r8,r4,r8
 400ac1c:	1204983a 	sll	r2,r2,r8
 400ac20:	88a2b03a 	or	r17,r17,r2
 400ac24:	8822c03a 	cmpne	r17,r17,zero
 400ac28:	1c62b03a 	or	r17,r3,r17
 400ac2c:	0011883a 	mov	r8,zero
 400ac30:	0021883a 	mov	r16,zero
 400ac34:	003f7106 	br	400a9fc <__alt_data_end+0xfc00a9fc>
 400ac38:	193ff804 	addi	r4,r3,-32
 400ac3c:	00800804 	movi	r2,32
 400ac40:	4908d83a 	srl	r4,r9,r4
 400ac44:	18804526 	beq	r3,r2,400ad5c <__adddf3+0x564>
 400ac48:	00801004 	movi	r2,64
 400ac4c:	10c5c83a 	sub	r2,r2,r3
 400ac50:	4886983a 	sll	r3,r9,r2
 400ac54:	198cb03a 	or	r6,r3,r6
 400ac58:	300cc03a 	cmpne	r6,r6,zero
 400ac5c:	218cb03a 	or	r6,r4,r6
 400ac60:	0007883a 	mov	r3,zero
 400ac64:	003f3b06 	br	400a954 <__alt_data_end+0xfc00a954>
 400ac68:	80002a26 	beq	r16,zero,400ad14 <__adddf3+0x51c>
 400ac6c:	0101ffc4 	movi	r4,2047
 400ac70:	11006826 	beq	r2,r4,400ae14 <__adddf3+0x61c>
 400ac74:	00c7c83a 	sub	r3,zero,r3
 400ac78:	42002034 	orhi	r8,r8,128
 400ac7c:	01000e04 	movi	r4,56
 400ac80:	20c07c16 	blt	r4,r3,400ae74 <__adddf3+0x67c>
 400ac84:	010007c4 	movi	r4,31
 400ac88:	20c0da16 	blt	r4,r3,400aff4 <__adddf3+0x7fc>
 400ac8c:	01000804 	movi	r4,32
 400ac90:	20c9c83a 	sub	r4,r4,r3
 400ac94:	4114983a 	sll	r10,r8,r4
 400ac98:	88cad83a 	srl	r5,r17,r3
 400ac9c:	8908983a 	sll	r4,r17,r4
 400aca0:	40c6d83a 	srl	r3,r8,r3
 400aca4:	5162b03a 	or	r17,r10,r5
 400aca8:	2008c03a 	cmpne	r4,r4,zero
 400acac:	8922b03a 	or	r17,r17,r4
 400acb0:	3463c83a 	sub	r17,r6,r17
 400acb4:	48c7c83a 	sub	r3,r9,r3
 400acb8:	344d803a 	cmpltu	r6,r6,r17
 400acbc:	1991c83a 	sub	r8,r3,r6
 400acc0:	1021883a 	mov	r16,r2
 400acc4:	3825883a 	mov	r18,r7
 400acc8:	003f2706 	br	400a968 <__alt_data_end+0xfc00a968>
 400accc:	24d0b03a 	or	r8,r4,r19
 400acd0:	40001b1e 	bne	r8,zero,400ad40 <__adddf3+0x548>
 400acd4:	0005883a 	mov	r2,zero
 400acd8:	0007883a 	mov	r3,zero
 400acdc:	0021883a 	mov	r16,zero
 400ace0:	003f4d06 	br	400aa18 <__alt_data_end+0xfc00aa18>
 400ace4:	008007c4 	movi	r2,31
 400ace8:	11003c16 	blt	r2,r4,400addc <__adddf3+0x5e4>
 400acec:	00800804 	movi	r2,32
 400acf0:	1105c83a 	sub	r2,r2,r4
 400acf4:	488e983a 	sll	r7,r9,r2
 400acf8:	310ad83a 	srl	r5,r6,r4
 400acfc:	3084983a 	sll	r2,r6,r2
 400ad00:	4912d83a 	srl	r9,r9,r4
 400ad04:	394ab03a 	or	r5,r7,r5
 400ad08:	1004c03a 	cmpne	r2,r2,zero
 400ad0c:	288ab03a 	or	r5,r5,r2
 400ad10:	003f5306 	br	400aa60 <__alt_data_end+0xfc00aa60>
 400ad14:	4448b03a 	or	r4,r8,r17
 400ad18:	20003e26 	beq	r4,zero,400ae14 <__adddf3+0x61c>
 400ad1c:	00c6303a 	nor	r3,zero,r3
 400ad20:	18003a1e 	bne	r3,zero,400ae0c <__adddf3+0x614>
 400ad24:	3463c83a 	sub	r17,r6,r17
 400ad28:	4a07c83a 	sub	r3,r9,r8
 400ad2c:	344d803a 	cmpltu	r6,r6,r17
 400ad30:	1991c83a 	sub	r8,r3,r6
 400ad34:	1021883a 	mov	r16,r2
 400ad38:	3825883a 	mov	r18,r7
 400ad3c:	003f0a06 	br	400a968 <__alt_data_end+0xfc00a968>
 400ad40:	2023883a 	mov	r17,r4
 400ad44:	003f0d06 	br	400a97c <__alt_data_end+0xfc00a97c>
 400ad48:	0081ffc4 	movi	r2,2047
 400ad4c:	80bf3f1e 	bne	r16,r2,400aa4c <__alt_data_end+0xfc00aa4c>
 400ad50:	003ec806 	br	400a874 <__alt_data_end+0xfc00a874>
 400ad54:	0005883a 	mov	r2,zero
 400ad58:	003fb106 	br	400ac20 <__alt_data_end+0xfc00ac20>
 400ad5c:	0007883a 	mov	r3,zero
 400ad60:	003fbc06 	br	400ac54 <__alt_data_end+0xfc00ac54>
 400ad64:	4444b03a 	or	r2,r8,r17
 400ad68:	8000871e 	bne	r16,zero,400af88 <__adddf3+0x790>
 400ad6c:	1000ba26 	beq	r2,zero,400b058 <__adddf3+0x860>
 400ad70:	4984b03a 	or	r2,r9,r6
 400ad74:	103ebf26 	beq	r2,zero,400a874 <__alt_data_end+0xfc00a874>
 400ad78:	8985883a 	add	r2,r17,r6
 400ad7c:	4247883a 	add	r3,r8,r9
 400ad80:	1451803a 	cmpltu	r8,r2,r17
 400ad84:	40d1883a 	add	r8,r8,r3
 400ad88:	40c0202c 	andhi	r3,r8,128
 400ad8c:	1023883a 	mov	r17,r2
 400ad90:	183f1a26 	beq	r3,zero,400a9fc <__alt_data_end+0xfc00a9fc>
 400ad94:	00bfe034 	movhi	r2,65408
 400ad98:	10bfffc4 	addi	r2,r2,-1
 400ad9c:	2021883a 	mov	r16,r4
 400ada0:	4090703a 	and	r8,r8,r2
 400ada4:	003eb306 	br	400a874 <__alt_data_end+0xfc00a874>
 400ada8:	4444b03a 	or	r2,r8,r17
 400adac:	8000291e 	bne	r16,zero,400ae54 <__adddf3+0x65c>
 400adb0:	10004b1e 	bne	r2,zero,400aee0 <__adddf3+0x6e8>
 400adb4:	4990b03a 	or	r8,r9,r6
 400adb8:	40008b26 	beq	r8,zero,400afe8 <__adddf3+0x7f0>
 400adbc:	4811883a 	mov	r8,r9
 400adc0:	3023883a 	mov	r17,r6
 400adc4:	3825883a 	mov	r18,r7
 400adc8:	003eaa06 	br	400a874 <__alt_data_end+0xfc00a874>
 400adcc:	1021883a 	mov	r16,r2
 400add0:	0011883a 	mov	r8,zero
 400add4:	0005883a 	mov	r2,zero
 400add8:	003f0f06 	br	400aa18 <__alt_data_end+0xfc00aa18>
 400addc:	217ff804 	addi	r5,r4,-32
 400ade0:	00800804 	movi	r2,32
 400ade4:	494ad83a 	srl	r5,r9,r5
 400ade8:	20807d26 	beq	r4,r2,400afe0 <__adddf3+0x7e8>
 400adec:	00801004 	movi	r2,64
 400adf0:	1109c83a 	sub	r4,r2,r4
 400adf4:	4912983a 	sll	r9,r9,r4
 400adf8:	498cb03a 	or	r6,r9,r6
 400adfc:	300cc03a 	cmpne	r6,r6,zero
 400ae00:	298ab03a 	or	r5,r5,r6
 400ae04:	0013883a 	mov	r9,zero
 400ae08:	003f1506 	br	400aa60 <__alt_data_end+0xfc00aa60>
 400ae0c:	0101ffc4 	movi	r4,2047
 400ae10:	113f9a1e 	bne	r2,r4,400ac7c <__alt_data_end+0xfc00ac7c>
 400ae14:	4811883a 	mov	r8,r9
 400ae18:	3023883a 	mov	r17,r6
 400ae1c:	1021883a 	mov	r16,r2
 400ae20:	3825883a 	mov	r18,r7
 400ae24:	003e9306 	br	400a874 <__alt_data_end+0xfc00a874>
 400ae28:	8000161e 	bne	r16,zero,400ae84 <__adddf3+0x68c>
 400ae2c:	444ab03a 	or	r5,r8,r17
 400ae30:	28005126 	beq	r5,zero,400af78 <__adddf3+0x780>
 400ae34:	0108303a 	nor	r4,zero,r4
 400ae38:	20004d1e 	bne	r4,zero,400af70 <__adddf3+0x778>
 400ae3c:	89a3883a 	add	r17,r17,r6
 400ae40:	4253883a 	add	r9,r8,r9
 400ae44:	898d803a 	cmpltu	r6,r17,r6
 400ae48:	3251883a 	add	r8,r6,r9
 400ae4c:	1021883a 	mov	r16,r2
 400ae50:	003f0806 	br	400aa74 <__alt_data_end+0xfc00aa74>
 400ae54:	1000301e 	bne	r2,zero,400af18 <__adddf3+0x720>
 400ae58:	4984b03a 	or	r2,r9,r6
 400ae5c:	10007126 	beq	r2,zero,400b024 <__adddf3+0x82c>
 400ae60:	4811883a 	mov	r8,r9
 400ae64:	3023883a 	mov	r17,r6
 400ae68:	3825883a 	mov	r18,r7
 400ae6c:	0401ffc4 	movi	r16,2047
 400ae70:	003e8006 	br	400a874 <__alt_data_end+0xfc00a874>
 400ae74:	4462b03a 	or	r17,r8,r17
 400ae78:	8822c03a 	cmpne	r17,r17,zero
 400ae7c:	0007883a 	mov	r3,zero
 400ae80:	003f8b06 	br	400acb0 <__alt_data_end+0xfc00acb0>
 400ae84:	0141ffc4 	movi	r5,2047
 400ae88:	11403b26 	beq	r2,r5,400af78 <__adddf3+0x780>
 400ae8c:	0109c83a 	sub	r4,zero,r4
 400ae90:	42002034 	orhi	r8,r8,128
 400ae94:	01400e04 	movi	r5,56
 400ae98:	29006716 	blt	r5,r4,400b038 <__adddf3+0x840>
 400ae9c:	014007c4 	movi	r5,31
 400aea0:	29007016 	blt	r5,r4,400b064 <__adddf3+0x86c>
 400aea4:	01400804 	movi	r5,32
 400aea8:	290bc83a 	sub	r5,r5,r4
 400aeac:	4154983a 	sll	r10,r8,r5
 400aeb0:	890ed83a 	srl	r7,r17,r4
 400aeb4:	894a983a 	sll	r5,r17,r5
 400aeb8:	4108d83a 	srl	r4,r8,r4
 400aebc:	51e2b03a 	or	r17,r10,r7
 400aec0:	280ac03a 	cmpne	r5,r5,zero
 400aec4:	8962b03a 	or	r17,r17,r5
 400aec8:	89a3883a 	add	r17,r17,r6
 400aecc:	2253883a 	add	r9,r4,r9
 400aed0:	898d803a 	cmpltu	r6,r17,r6
 400aed4:	3251883a 	add	r8,r6,r9
 400aed8:	1021883a 	mov	r16,r2
 400aedc:	003ee506 	br	400aa74 <__alt_data_end+0xfc00aa74>
 400aee0:	4984b03a 	or	r2,r9,r6
 400aee4:	103e6326 	beq	r2,zero,400a874 <__alt_data_end+0xfc00a874>
 400aee8:	8987c83a 	sub	r3,r17,r6
 400aeec:	88c9803a 	cmpltu	r4,r17,r3
 400aef0:	4245c83a 	sub	r2,r8,r9
 400aef4:	1105c83a 	sub	r2,r2,r4
 400aef8:	1100202c 	andhi	r4,r2,128
 400aefc:	203ebb26 	beq	r4,zero,400a9ec <__alt_data_end+0xfc00a9ec>
 400af00:	3463c83a 	sub	r17,r6,r17
 400af04:	4a07c83a 	sub	r3,r9,r8
 400af08:	344d803a 	cmpltu	r6,r6,r17
 400af0c:	1991c83a 	sub	r8,r3,r6
 400af10:	3825883a 	mov	r18,r7
 400af14:	003e5706 	br	400a874 <__alt_data_end+0xfc00a874>
 400af18:	4984b03a 	or	r2,r9,r6
 400af1c:	10002e26 	beq	r2,zero,400afd8 <__adddf3+0x7e0>
 400af20:	4004d0fa 	srli	r2,r8,3
 400af24:	8822d0fa 	srli	r17,r17,3
 400af28:	4010977a 	slli	r8,r8,29
 400af2c:	10c0022c 	andhi	r3,r2,8
 400af30:	4462b03a 	or	r17,r8,r17
 400af34:	18000826 	beq	r3,zero,400af58 <__adddf3+0x760>
 400af38:	4808d0fa 	srli	r4,r9,3
 400af3c:	20c0022c 	andhi	r3,r4,8
 400af40:	1800051e 	bne	r3,zero,400af58 <__adddf3+0x760>
 400af44:	300cd0fa 	srli	r6,r6,3
 400af48:	4806977a 	slli	r3,r9,29
 400af4c:	2005883a 	mov	r2,r4
 400af50:	3825883a 	mov	r18,r7
 400af54:	19a2b03a 	or	r17,r3,r6
 400af58:	8810d77a 	srli	r8,r17,29
 400af5c:	100490fa 	slli	r2,r2,3
 400af60:	882290fa 	slli	r17,r17,3
 400af64:	0401ffc4 	movi	r16,2047
 400af68:	4090b03a 	or	r8,r8,r2
 400af6c:	003e4106 	br	400a874 <__alt_data_end+0xfc00a874>
 400af70:	0141ffc4 	movi	r5,2047
 400af74:	117fc71e 	bne	r2,r5,400ae94 <__alt_data_end+0xfc00ae94>
 400af78:	4811883a 	mov	r8,r9
 400af7c:	3023883a 	mov	r17,r6
 400af80:	1021883a 	mov	r16,r2
 400af84:	003e3b06 	br	400a874 <__alt_data_end+0xfc00a874>
 400af88:	10002f26 	beq	r2,zero,400b048 <__adddf3+0x850>
 400af8c:	4984b03a 	or	r2,r9,r6
 400af90:	10001126 	beq	r2,zero,400afd8 <__adddf3+0x7e0>
 400af94:	4004d0fa 	srli	r2,r8,3
 400af98:	8822d0fa 	srli	r17,r17,3
 400af9c:	4010977a 	slli	r8,r8,29
 400afa0:	10c0022c 	andhi	r3,r2,8
 400afa4:	4462b03a 	or	r17,r8,r17
 400afa8:	183feb26 	beq	r3,zero,400af58 <__alt_data_end+0xfc00af58>
 400afac:	4808d0fa 	srli	r4,r9,3
 400afb0:	20c0022c 	andhi	r3,r4,8
 400afb4:	183fe81e 	bne	r3,zero,400af58 <__alt_data_end+0xfc00af58>
 400afb8:	300cd0fa 	srli	r6,r6,3
 400afbc:	4806977a 	slli	r3,r9,29
 400afc0:	2005883a 	mov	r2,r4
 400afc4:	19a2b03a 	or	r17,r3,r6
 400afc8:	003fe306 	br	400af58 <__alt_data_end+0xfc00af58>
 400afcc:	0011883a 	mov	r8,zero
 400afd0:	0005883a 	mov	r2,zero
 400afd4:	003e3f06 	br	400a8d4 <__alt_data_end+0xfc00a8d4>
 400afd8:	0401ffc4 	movi	r16,2047
 400afdc:	003e2506 	br	400a874 <__alt_data_end+0xfc00a874>
 400afe0:	0013883a 	mov	r9,zero
 400afe4:	003f8406 	br	400adf8 <__alt_data_end+0xfc00adf8>
 400afe8:	0005883a 	mov	r2,zero
 400afec:	0007883a 	mov	r3,zero
 400aff0:	003e8906 	br	400aa18 <__alt_data_end+0xfc00aa18>
 400aff4:	197ff804 	addi	r5,r3,-32
 400aff8:	01000804 	movi	r4,32
 400affc:	414ad83a 	srl	r5,r8,r5
 400b000:	19002426 	beq	r3,r4,400b094 <__adddf3+0x89c>
 400b004:	01001004 	movi	r4,64
 400b008:	20c7c83a 	sub	r3,r4,r3
 400b00c:	40c6983a 	sll	r3,r8,r3
 400b010:	1c46b03a 	or	r3,r3,r17
 400b014:	1806c03a 	cmpne	r3,r3,zero
 400b018:	28e2b03a 	or	r17,r5,r3
 400b01c:	0007883a 	mov	r3,zero
 400b020:	003f2306 	br	400acb0 <__alt_data_end+0xfc00acb0>
 400b024:	0007883a 	mov	r3,zero
 400b028:	5811883a 	mov	r8,r11
 400b02c:	00bfffc4 	movi	r2,-1
 400b030:	0401ffc4 	movi	r16,2047
 400b034:	003e7806 	br	400aa18 <__alt_data_end+0xfc00aa18>
 400b038:	4462b03a 	or	r17,r8,r17
 400b03c:	8822c03a 	cmpne	r17,r17,zero
 400b040:	0009883a 	mov	r4,zero
 400b044:	003fa006 	br	400aec8 <__alt_data_end+0xfc00aec8>
 400b048:	4811883a 	mov	r8,r9
 400b04c:	3023883a 	mov	r17,r6
 400b050:	0401ffc4 	movi	r16,2047
 400b054:	003e0706 	br	400a874 <__alt_data_end+0xfc00a874>
 400b058:	4811883a 	mov	r8,r9
 400b05c:	3023883a 	mov	r17,r6
 400b060:	003e0406 	br	400a874 <__alt_data_end+0xfc00a874>
 400b064:	21fff804 	addi	r7,r4,-32
 400b068:	01400804 	movi	r5,32
 400b06c:	41ced83a 	srl	r7,r8,r7
 400b070:	21400a26 	beq	r4,r5,400b09c <__adddf3+0x8a4>
 400b074:	01401004 	movi	r5,64
 400b078:	2909c83a 	sub	r4,r5,r4
 400b07c:	4108983a 	sll	r4,r8,r4
 400b080:	2448b03a 	or	r4,r4,r17
 400b084:	2008c03a 	cmpne	r4,r4,zero
 400b088:	3922b03a 	or	r17,r7,r4
 400b08c:	0009883a 	mov	r4,zero
 400b090:	003f8d06 	br	400aec8 <__alt_data_end+0xfc00aec8>
 400b094:	0007883a 	mov	r3,zero
 400b098:	003fdd06 	br	400b010 <__alt_data_end+0xfc00b010>
 400b09c:	0009883a 	mov	r4,zero
 400b0a0:	003ff706 	br	400b080 <__alt_data_end+0xfc00b080>

0400b0a4 <__divdf3>:
 400b0a4:	defff004 	addi	sp,sp,-64
 400b0a8:	dc800815 	stw	r18,32(sp)
 400b0ac:	2824d53a 	srli	r18,r5,20
 400b0b0:	dd800c15 	stw	r22,48(sp)
 400b0b4:	282cd7fa 	srli	r22,r5,31
 400b0b8:	dc000615 	stw	r16,24(sp)
 400b0bc:	04000434 	movhi	r16,16
 400b0c0:	843fffc4 	addi	r16,r16,-1
 400b0c4:	dfc00f15 	stw	ra,60(sp)
 400b0c8:	df000e15 	stw	fp,56(sp)
 400b0cc:	ddc00d15 	stw	r23,52(sp)
 400b0d0:	dd400b15 	stw	r21,44(sp)
 400b0d4:	dd000a15 	stw	r20,40(sp)
 400b0d8:	dcc00915 	stw	r19,36(sp)
 400b0dc:	dc400715 	stw	r17,28(sp)
 400b0e0:	9481ffcc 	andi	r18,r18,2047
 400b0e4:	2c20703a 	and	r16,r5,r16
 400b0e8:	b2003fcc 	andi	r8,r22,255
 400b0ec:	90006126 	beq	r18,zero,400b274 <__divdf3+0x1d0>
 400b0f0:	0081ffc4 	movi	r2,2047
 400b0f4:	202b883a 	mov	r21,r4
 400b0f8:	90803726 	beq	r18,r2,400b1d8 <__divdf3+0x134>
 400b0fc:	80800434 	orhi	r2,r16,16
 400b100:	100490fa 	slli	r2,r2,3
 400b104:	2020d77a 	srli	r16,r4,29
 400b108:	202a90fa 	slli	r21,r4,3
 400b10c:	94bf0044 	addi	r18,r18,-1023
 400b110:	80a0b03a 	or	r16,r16,r2
 400b114:	0013883a 	mov	r9,zero
 400b118:	000b883a 	mov	r5,zero
 400b11c:	3806d53a 	srli	r3,r7,20
 400b120:	382ed7fa 	srli	r23,r7,31
 400b124:	04400434 	movhi	r17,16
 400b128:	8c7fffc4 	addi	r17,r17,-1
 400b12c:	18c1ffcc 	andi	r3,r3,2047
 400b130:	3029883a 	mov	r20,r6
 400b134:	3c62703a 	and	r17,r7,r17
 400b138:	bf003fcc 	andi	fp,r23,255
 400b13c:	18006e26 	beq	r3,zero,400b2f8 <__divdf3+0x254>
 400b140:	0081ffc4 	movi	r2,2047
 400b144:	18806626 	beq	r3,r2,400b2e0 <__divdf3+0x23c>
 400b148:	88800434 	orhi	r2,r17,16
 400b14c:	100490fa 	slli	r2,r2,3
 400b150:	3022d77a 	srli	r17,r6,29
 400b154:	302890fa 	slli	r20,r6,3
 400b158:	18ff0044 	addi	r3,r3,-1023
 400b15c:	88a2b03a 	or	r17,r17,r2
 400b160:	000f883a 	mov	r7,zero
 400b164:	b5e6f03a 	xor	r19,r22,r23
 400b168:	3a4cb03a 	or	r6,r7,r9
 400b16c:	008003c4 	movi	r2,15
 400b170:	9809883a 	mov	r4,r19
 400b174:	90c7c83a 	sub	r3,r18,r3
 400b178:	9cc03fcc 	andi	r19,r19,255
 400b17c:	11809636 	bltu	r2,r6,400b3d8 <__divdf3+0x334>
 400b180:	300c90ba 	slli	r6,r6,2
 400b184:	00810074 	movhi	r2,1025
 400b188:	10ac6604 	addi	r2,r2,-20072
 400b18c:	308d883a 	add	r6,r6,r2
 400b190:	30800017 	ldw	r2,0(r6)
 400b194:	1000683a 	jmp	r2
 400b198:	0400b3d8 	cmpnei	r16,zero,719
 400b19c:	0400b210 	cmplti	r16,zero,712
 400b1a0:	0400b3c8 	cmpgei	r16,zero,719
 400b1a4:	0400b204 	movi	r16,712
 400b1a8:	0400b3c8 	cmpgei	r16,zero,719
 400b1ac:	0400b39c 	xori	r16,zero,718
 400b1b0:	0400b3c8 	cmpgei	r16,zero,719
 400b1b4:	0400b204 	movi	r16,712
 400b1b8:	0400b210 	cmplti	r16,zero,712
 400b1bc:	0400b210 	cmplti	r16,zero,712
 400b1c0:	0400b39c 	xori	r16,zero,718
 400b1c4:	0400b204 	movi	r16,712
 400b1c8:	0400b1f4 	movhi	r16,711
 400b1cc:	0400b1f4 	movhi	r16,711
 400b1d0:	0400b1f4 	movhi	r16,711
 400b1d4:	0400b760 	cmpeqi	r16,zero,733
 400b1d8:	2404b03a 	or	r2,r4,r16
 400b1dc:	10006c1e 	bne	r2,zero,400b390 <__divdf3+0x2ec>
 400b1e0:	02400204 	movi	r9,8
 400b1e4:	0021883a 	mov	r16,zero
 400b1e8:	002b883a 	mov	r21,zero
 400b1ec:	01400084 	movi	r5,2
 400b1f0:	003fca06 	br	400b11c <__alt_data_end+0xfc00b11c>
 400b1f4:	8023883a 	mov	r17,r16
 400b1f8:	a829883a 	mov	r20,r21
 400b1fc:	4039883a 	mov	fp,r8
 400b200:	280f883a 	mov	r7,r5
 400b204:	00800084 	movi	r2,2
 400b208:	3881601e 	bne	r7,r2,400b78c <__divdf3+0x6e8>
 400b20c:	e027883a 	mov	r19,fp
 400b210:	9900004c 	andi	r4,r19,1
 400b214:	0081ffc4 	movi	r2,2047
 400b218:	0021883a 	mov	r16,zero
 400b21c:	002b883a 	mov	r21,zero
 400b220:	1004953a 	slli	r2,r2,20
 400b224:	20c03fcc 	andi	r3,r4,255
 400b228:	01400434 	movhi	r5,16
 400b22c:	297fffc4 	addi	r5,r5,-1
 400b230:	180697fa 	slli	r3,r3,31
 400b234:	8160703a 	and	r16,r16,r5
 400b238:	80a0b03a 	or	r16,r16,r2
 400b23c:	80c6b03a 	or	r3,r16,r3
 400b240:	a805883a 	mov	r2,r21
 400b244:	dfc00f17 	ldw	ra,60(sp)
 400b248:	df000e17 	ldw	fp,56(sp)
 400b24c:	ddc00d17 	ldw	r23,52(sp)
 400b250:	dd800c17 	ldw	r22,48(sp)
 400b254:	dd400b17 	ldw	r21,44(sp)
 400b258:	dd000a17 	ldw	r20,40(sp)
 400b25c:	dcc00917 	ldw	r19,36(sp)
 400b260:	dc800817 	ldw	r18,32(sp)
 400b264:	dc400717 	ldw	r17,28(sp)
 400b268:	dc000617 	ldw	r16,24(sp)
 400b26c:	dec01004 	addi	sp,sp,64
 400b270:	f800283a 	ret
 400b274:	2404b03a 	or	r2,r4,r16
 400b278:	2023883a 	mov	r17,r4
 400b27c:	10003f26 	beq	r2,zero,400b37c <__divdf3+0x2d8>
 400b280:	80015e26 	beq	r16,zero,400b7fc <__divdf3+0x758>
 400b284:	8009883a 	mov	r4,r16
 400b288:	d9800215 	stw	r6,8(sp)
 400b28c:	d9c00515 	stw	r7,20(sp)
 400b290:	da000415 	stw	r8,16(sp)
 400b294:	400d0380 	call	400d038 <__clzsi2>
 400b298:	d9800217 	ldw	r6,8(sp)
 400b29c:	d9c00517 	ldw	r7,20(sp)
 400b2a0:	da000417 	ldw	r8,16(sp)
 400b2a4:	113ffd44 	addi	r4,r2,-11
 400b2a8:	00c00704 	movi	r3,28
 400b2ac:	19014f16 	blt	r3,r4,400b7ec <__divdf3+0x748>
 400b2b0:	00c00744 	movi	r3,29
 400b2b4:	157ffe04 	addi	r21,r2,-8
 400b2b8:	1907c83a 	sub	r3,r3,r4
 400b2bc:	8560983a 	sll	r16,r16,r21
 400b2c0:	88c6d83a 	srl	r3,r17,r3
 400b2c4:	8d6a983a 	sll	r21,r17,r21
 400b2c8:	1c20b03a 	or	r16,r3,r16
 400b2cc:	1080fcc4 	addi	r2,r2,1011
 400b2d0:	00a5c83a 	sub	r18,zero,r2
 400b2d4:	0013883a 	mov	r9,zero
 400b2d8:	000b883a 	mov	r5,zero
 400b2dc:	003f8f06 	br	400b11c <__alt_data_end+0xfc00b11c>
 400b2e0:	3444b03a 	or	r2,r6,r17
 400b2e4:	1000231e 	bne	r2,zero,400b374 <__divdf3+0x2d0>
 400b2e8:	0023883a 	mov	r17,zero
 400b2ec:	0029883a 	mov	r20,zero
 400b2f0:	01c00084 	movi	r7,2
 400b2f4:	003f9b06 	br	400b164 <__alt_data_end+0xfc00b164>
 400b2f8:	3444b03a 	or	r2,r6,r17
 400b2fc:	10001926 	beq	r2,zero,400b364 <__divdf3+0x2c0>
 400b300:	88014b26 	beq	r17,zero,400b830 <__divdf3+0x78c>
 400b304:	8809883a 	mov	r4,r17
 400b308:	d9400115 	stw	r5,4(sp)
 400b30c:	d9800215 	stw	r6,8(sp)
 400b310:	da000415 	stw	r8,16(sp)
 400b314:	da400315 	stw	r9,12(sp)
 400b318:	400d0380 	call	400d038 <__clzsi2>
 400b31c:	d9400117 	ldw	r5,4(sp)
 400b320:	d9800217 	ldw	r6,8(sp)
 400b324:	da000417 	ldw	r8,16(sp)
 400b328:	da400317 	ldw	r9,12(sp)
 400b32c:	113ffd44 	addi	r4,r2,-11
 400b330:	00c00704 	movi	r3,28
 400b334:	19013a16 	blt	r3,r4,400b820 <__divdf3+0x77c>
 400b338:	00c00744 	movi	r3,29
 400b33c:	153ffe04 	addi	r20,r2,-8
 400b340:	1907c83a 	sub	r3,r3,r4
 400b344:	8d22983a 	sll	r17,r17,r20
 400b348:	30c6d83a 	srl	r3,r6,r3
 400b34c:	3528983a 	sll	r20,r6,r20
 400b350:	1c62b03a 	or	r17,r3,r17
 400b354:	1080fcc4 	addi	r2,r2,1011
 400b358:	0087c83a 	sub	r3,zero,r2
 400b35c:	000f883a 	mov	r7,zero
 400b360:	003f8006 	br	400b164 <__alt_data_end+0xfc00b164>
 400b364:	0023883a 	mov	r17,zero
 400b368:	0029883a 	mov	r20,zero
 400b36c:	01c00044 	movi	r7,1
 400b370:	003f7c06 	br	400b164 <__alt_data_end+0xfc00b164>
 400b374:	01c000c4 	movi	r7,3
 400b378:	003f7a06 	br	400b164 <__alt_data_end+0xfc00b164>
 400b37c:	02400104 	movi	r9,4
 400b380:	0021883a 	mov	r16,zero
 400b384:	002b883a 	mov	r21,zero
 400b388:	01400044 	movi	r5,1
 400b38c:	003f6306 	br	400b11c <__alt_data_end+0xfc00b11c>
 400b390:	02400304 	movi	r9,12
 400b394:	014000c4 	movi	r5,3
 400b398:	003f6006 	br	400b11c <__alt_data_end+0xfc00b11c>
 400b39c:	04000434 	movhi	r16,16
 400b3a0:	0009883a 	mov	r4,zero
 400b3a4:	843fffc4 	addi	r16,r16,-1
 400b3a8:	057fffc4 	movi	r21,-1
 400b3ac:	0081ffc4 	movi	r2,2047
 400b3b0:	003f9b06 	br	400b220 <__alt_data_end+0xfc00b220>
 400b3b4:	00c00044 	movi	r3,1
 400b3b8:	1887c83a 	sub	r3,r3,r2
 400b3bc:	01000e04 	movi	r4,56
 400b3c0:	20c1530e 	bge	r4,r3,400b910 <__divdf3+0x86c>
 400b3c4:	9900004c 	andi	r4,r19,1
 400b3c8:	0005883a 	mov	r2,zero
 400b3cc:	0021883a 	mov	r16,zero
 400b3d0:	002b883a 	mov	r21,zero
 400b3d4:	003f9206 	br	400b220 <__alt_data_end+0xfc00b220>
 400b3d8:	8c012e36 	bltu	r17,r16,400b894 <__divdf3+0x7f0>
 400b3dc:	84412c26 	beq	r16,r17,400b890 <__divdf3+0x7ec>
 400b3e0:	a82f883a 	mov	r23,r21
 400b3e4:	18ffffc4 	addi	r3,r3,-1
 400b3e8:	002b883a 	mov	r21,zero
 400b3ec:	a004d63a 	srli	r2,r20,24
 400b3f0:	8822923a 	slli	r17,r17,8
 400b3f4:	a028923a 	slli	r20,r20,8
 400b3f8:	8009883a 	mov	r4,r16
 400b3fc:	88acb03a 	or	r22,r17,r2
 400b400:	dd000015 	stw	r20,0(sp)
 400b404:	b028d43a 	srli	r20,r22,16
 400b408:	d8c00215 	stw	r3,8(sp)
 400b40c:	b4bfffcc 	andi	r18,r22,65535
 400b410:	a00b883a 	mov	r5,r20
 400b414:	400a7140 	call	400a714 <__udivsi3>
 400b418:	100b883a 	mov	r5,r2
 400b41c:	9009883a 	mov	r4,r18
 400b420:	1023883a 	mov	r17,r2
 400b424:	400a7d00 	call	400a7d0 <__mulsi3>
 400b428:	8009883a 	mov	r4,r16
 400b42c:	a00b883a 	mov	r5,r20
 400b430:	1039883a 	mov	fp,r2
 400b434:	400a7780 	call	400a778 <__umodsi3>
 400b438:	1004943a 	slli	r2,r2,16
 400b43c:	b808d43a 	srli	r4,r23,16
 400b440:	d8c00217 	ldw	r3,8(sp)
 400b444:	2084b03a 	or	r2,r4,r2
 400b448:	1700062e 	bgeu	r2,fp,400b464 <__divdf3+0x3c0>
 400b44c:	1585883a 	add	r2,r2,r22
 400b450:	893fffc4 	addi	r4,r17,-1
 400b454:	15811d36 	bltu	r2,r22,400b8cc <__divdf3+0x828>
 400b458:	17011c2e 	bgeu	r2,fp,400b8cc <__divdf3+0x828>
 400b45c:	8c7fff84 	addi	r17,r17,-2
 400b460:	1585883a 	add	r2,r2,r22
 400b464:	1739c83a 	sub	fp,r2,fp
 400b468:	a00b883a 	mov	r5,r20
 400b46c:	e009883a 	mov	r4,fp
 400b470:	d8c00215 	stw	r3,8(sp)
 400b474:	400a7140 	call	400a714 <__udivsi3>
 400b478:	100b883a 	mov	r5,r2
 400b47c:	9009883a 	mov	r4,r18
 400b480:	1021883a 	mov	r16,r2
 400b484:	400a7d00 	call	400a7d0 <__mulsi3>
 400b488:	a00b883a 	mov	r5,r20
 400b48c:	e009883a 	mov	r4,fp
 400b490:	d8800415 	stw	r2,16(sp)
 400b494:	400a7780 	call	400a778 <__umodsi3>
 400b498:	1004943a 	slli	r2,r2,16
 400b49c:	da000417 	ldw	r8,16(sp)
 400b4a0:	bdffffcc 	andi	r23,r23,65535
 400b4a4:	b884b03a 	or	r2,r23,r2
 400b4a8:	d8c00217 	ldw	r3,8(sp)
 400b4ac:	1200062e 	bgeu	r2,r8,400b4c8 <__divdf3+0x424>
 400b4b0:	1585883a 	add	r2,r2,r22
 400b4b4:	813fffc4 	addi	r4,r16,-1
 400b4b8:	15810236 	bltu	r2,r22,400b8c4 <__divdf3+0x820>
 400b4bc:	1201012e 	bgeu	r2,r8,400b8c4 <__divdf3+0x820>
 400b4c0:	843fff84 	addi	r16,r16,-2
 400b4c4:	1585883a 	add	r2,r2,r22
 400b4c8:	8822943a 	slli	r17,r17,16
 400b4cc:	d9800017 	ldw	r6,0(sp)
 400b4d0:	1211c83a 	sub	r8,r2,r8
 400b4d4:	8c22b03a 	or	r17,r17,r16
 400b4d8:	373fffcc 	andi	fp,r6,65535
 400b4dc:	8abfffcc 	andi	r10,r17,65535
 400b4e0:	8820d43a 	srli	r16,r17,16
 400b4e4:	5009883a 	mov	r4,r10
 400b4e8:	e00b883a 	mov	r5,fp
 400b4ec:	302ed43a 	srli	r23,r6,16
 400b4f0:	d8c00215 	stw	r3,8(sp)
 400b4f4:	da000415 	stw	r8,16(sp)
 400b4f8:	da800115 	stw	r10,4(sp)
 400b4fc:	400a7d00 	call	400a7d0 <__mulsi3>
 400b500:	800b883a 	mov	r5,r16
 400b504:	e009883a 	mov	r4,fp
 400b508:	d8800515 	stw	r2,20(sp)
 400b50c:	400a7d00 	call	400a7d0 <__mulsi3>
 400b510:	8009883a 	mov	r4,r16
 400b514:	b80b883a 	mov	r5,r23
 400b518:	d8800315 	stw	r2,12(sp)
 400b51c:	400a7d00 	call	400a7d0 <__mulsi3>
 400b520:	da800117 	ldw	r10,4(sp)
 400b524:	b80b883a 	mov	r5,r23
 400b528:	1021883a 	mov	r16,r2
 400b52c:	5009883a 	mov	r4,r10
 400b530:	400a7d00 	call	400a7d0 <__mulsi3>
 400b534:	d9c00517 	ldw	r7,20(sp)
 400b538:	da400317 	ldw	r9,12(sp)
 400b53c:	d8c00217 	ldw	r3,8(sp)
 400b540:	3808d43a 	srli	r4,r7,16
 400b544:	1245883a 	add	r2,r2,r9
 400b548:	da000417 	ldw	r8,16(sp)
 400b54c:	2085883a 	add	r2,r4,r2
 400b550:	1240022e 	bgeu	r2,r9,400b55c <__divdf3+0x4b8>
 400b554:	01000074 	movhi	r4,1
 400b558:	8121883a 	add	r16,r16,r4
 400b55c:	1008d43a 	srli	r4,r2,16
 400b560:	1004943a 	slli	r2,r2,16
 400b564:	39ffffcc 	andi	r7,r7,65535
 400b568:	2409883a 	add	r4,r4,r16
 400b56c:	11c5883a 	add	r2,r2,r7
 400b570:	4100bb36 	bltu	r8,r4,400b860 <__divdf3+0x7bc>
 400b574:	4100d726 	beq	r8,r4,400b8d4 <__divdf3+0x830>
 400b578:	4109c83a 	sub	r4,r8,r4
 400b57c:	a8a1c83a 	sub	r16,r21,r2
 400b580:	ac2b803a 	cmpltu	r21,r21,r16
 400b584:	256bc83a 	sub	r21,r4,r21
 400b588:	b540d926 	beq	r22,r21,400b8f0 <__divdf3+0x84c>
 400b58c:	a00b883a 	mov	r5,r20
 400b590:	a809883a 	mov	r4,r21
 400b594:	d8c00215 	stw	r3,8(sp)
 400b598:	400a7140 	call	400a714 <__udivsi3>
 400b59c:	100b883a 	mov	r5,r2
 400b5a0:	9009883a 	mov	r4,r18
 400b5a4:	d8800515 	stw	r2,20(sp)
 400b5a8:	400a7d00 	call	400a7d0 <__mulsi3>
 400b5ac:	a809883a 	mov	r4,r21
 400b5b0:	a00b883a 	mov	r5,r20
 400b5b4:	d8800415 	stw	r2,16(sp)
 400b5b8:	400a7780 	call	400a778 <__umodsi3>
 400b5bc:	1004943a 	slli	r2,r2,16
 400b5c0:	8008d43a 	srli	r4,r16,16
 400b5c4:	da000417 	ldw	r8,16(sp)
 400b5c8:	d8c00217 	ldw	r3,8(sp)
 400b5cc:	2084b03a 	or	r2,r4,r2
 400b5d0:	d9c00517 	ldw	r7,20(sp)
 400b5d4:	1200062e 	bgeu	r2,r8,400b5f0 <__divdf3+0x54c>
 400b5d8:	1585883a 	add	r2,r2,r22
 400b5dc:	393fffc4 	addi	r4,r7,-1
 400b5e0:	1580c536 	bltu	r2,r22,400b8f8 <__divdf3+0x854>
 400b5e4:	1200c42e 	bgeu	r2,r8,400b8f8 <__divdf3+0x854>
 400b5e8:	39ffff84 	addi	r7,r7,-2
 400b5ec:	1585883a 	add	r2,r2,r22
 400b5f0:	122bc83a 	sub	r21,r2,r8
 400b5f4:	a00b883a 	mov	r5,r20
 400b5f8:	a809883a 	mov	r4,r21
 400b5fc:	d8c00215 	stw	r3,8(sp)
 400b600:	d9c00515 	stw	r7,20(sp)
 400b604:	400a7140 	call	400a714 <__udivsi3>
 400b608:	9009883a 	mov	r4,r18
 400b60c:	100b883a 	mov	r5,r2
 400b610:	d8800415 	stw	r2,16(sp)
 400b614:	400a7d00 	call	400a7d0 <__mulsi3>
 400b618:	a809883a 	mov	r4,r21
 400b61c:	a00b883a 	mov	r5,r20
 400b620:	1025883a 	mov	r18,r2
 400b624:	400a7780 	call	400a778 <__umodsi3>
 400b628:	1004943a 	slli	r2,r2,16
 400b62c:	813fffcc 	andi	r4,r16,65535
 400b630:	d8c00217 	ldw	r3,8(sp)
 400b634:	20a0b03a 	or	r16,r4,r2
 400b638:	d9c00517 	ldw	r7,20(sp)
 400b63c:	da000417 	ldw	r8,16(sp)
 400b640:	8480062e 	bgeu	r16,r18,400b65c <__divdf3+0x5b8>
 400b644:	85a1883a 	add	r16,r16,r22
 400b648:	40bfffc4 	addi	r2,r8,-1
 400b64c:	8580ac36 	bltu	r16,r22,400b900 <__divdf3+0x85c>
 400b650:	8480ab2e 	bgeu	r16,r18,400b900 <__divdf3+0x85c>
 400b654:	423fff84 	addi	r8,r8,-2
 400b658:	85a1883a 	add	r16,r16,r22
 400b65c:	3804943a 	slli	r2,r7,16
 400b660:	84a1c83a 	sub	r16,r16,r18
 400b664:	e009883a 	mov	r4,fp
 400b668:	1228b03a 	or	r20,r2,r8
 400b66c:	a1ffffcc 	andi	r7,r20,65535
 400b670:	a024d43a 	srli	r18,r20,16
 400b674:	380b883a 	mov	r5,r7
 400b678:	d8c00215 	stw	r3,8(sp)
 400b67c:	d9c00515 	stw	r7,20(sp)
 400b680:	400a7d00 	call	400a7d0 <__mulsi3>
 400b684:	900b883a 	mov	r5,r18
 400b688:	e009883a 	mov	r4,fp
 400b68c:	102b883a 	mov	r21,r2
 400b690:	400a7d00 	call	400a7d0 <__mulsi3>
 400b694:	900b883a 	mov	r5,r18
 400b698:	b809883a 	mov	r4,r23
 400b69c:	1039883a 	mov	fp,r2
 400b6a0:	400a7d00 	call	400a7d0 <__mulsi3>
 400b6a4:	d9c00517 	ldw	r7,20(sp)
 400b6a8:	b80b883a 	mov	r5,r23
 400b6ac:	1025883a 	mov	r18,r2
 400b6b0:	3809883a 	mov	r4,r7
 400b6b4:	400a7d00 	call	400a7d0 <__mulsi3>
 400b6b8:	a808d43a 	srli	r4,r21,16
 400b6bc:	1705883a 	add	r2,r2,fp
 400b6c0:	d8c00217 	ldw	r3,8(sp)
 400b6c4:	2085883a 	add	r2,r4,r2
 400b6c8:	1700022e 	bgeu	r2,fp,400b6d4 <__divdf3+0x630>
 400b6cc:	01000074 	movhi	r4,1
 400b6d0:	9125883a 	add	r18,r18,r4
 400b6d4:	1008d43a 	srli	r4,r2,16
 400b6d8:	1004943a 	slli	r2,r2,16
 400b6dc:	ad7fffcc 	andi	r21,r21,65535
 400b6e0:	2489883a 	add	r4,r4,r18
 400b6e4:	1545883a 	add	r2,r2,r21
 400b6e8:	81003836 	bltu	r16,r4,400b7cc <__divdf3+0x728>
 400b6ec:	81003626 	beq	r16,r4,400b7c8 <__divdf3+0x724>
 400b6f0:	a5000054 	ori	r20,r20,1
 400b6f4:	1880ffc4 	addi	r2,r3,1023
 400b6f8:	00bf2e0e 	bge	zero,r2,400b3b4 <__alt_data_end+0xfc00b3b4>
 400b6fc:	a10001cc 	andi	r4,r20,7
 400b700:	20000726 	beq	r4,zero,400b720 <__divdf3+0x67c>
 400b704:	a10003cc 	andi	r4,r20,15
 400b708:	01400104 	movi	r5,4
 400b70c:	21400426 	beq	r4,r5,400b720 <__divdf3+0x67c>
 400b710:	a149883a 	add	r4,r20,r5
 400b714:	2529803a 	cmpltu	r20,r4,r20
 400b718:	8d23883a 	add	r17,r17,r20
 400b71c:	2029883a 	mov	r20,r4
 400b720:	8900402c 	andhi	r4,r17,256
 400b724:	20000426 	beq	r4,zero,400b738 <__divdf3+0x694>
 400b728:	18810004 	addi	r2,r3,1024
 400b72c:	00ffc034 	movhi	r3,65280
 400b730:	18ffffc4 	addi	r3,r3,-1
 400b734:	88e2703a 	and	r17,r17,r3
 400b738:	00c1ff84 	movi	r3,2046
 400b73c:	18beb416 	blt	r3,r2,400b210 <__alt_data_end+0xfc00b210>
 400b740:	a028d0fa 	srli	r20,r20,3
 400b744:	882a977a 	slli	r21,r17,29
 400b748:	8820927a 	slli	r16,r17,9
 400b74c:	1081ffcc 	andi	r2,r2,2047
 400b750:	ad2ab03a 	or	r21,r21,r20
 400b754:	8020d33a 	srli	r16,r16,12
 400b758:	9900004c 	andi	r4,r19,1
 400b75c:	003eb006 	br	400b220 <__alt_data_end+0xfc00b220>
 400b760:	8080022c 	andhi	r2,r16,8
 400b764:	10001226 	beq	r2,zero,400b7b0 <__divdf3+0x70c>
 400b768:	8880022c 	andhi	r2,r17,8
 400b76c:	1000101e 	bne	r2,zero,400b7b0 <__divdf3+0x70c>
 400b770:	00800434 	movhi	r2,16
 400b774:	8c000234 	orhi	r16,r17,8
 400b778:	10bfffc4 	addi	r2,r2,-1
 400b77c:	b809883a 	mov	r4,r23
 400b780:	80a0703a 	and	r16,r16,r2
 400b784:	a02b883a 	mov	r21,r20
 400b788:	003f0806 	br	400b3ac <__alt_data_end+0xfc00b3ac>
 400b78c:	008000c4 	movi	r2,3
 400b790:	3880b126 	beq	r7,r2,400ba58 <__divdf3+0x9b4>
 400b794:	00800044 	movi	r2,1
 400b798:	38805b1e 	bne	r7,r2,400b908 <__divdf3+0x864>
 400b79c:	e009883a 	mov	r4,fp
 400b7a0:	0005883a 	mov	r2,zero
 400b7a4:	0021883a 	mov	r16,zero
 400b7a8:	002b883a 	mov	r21,zero
 400b7ac:	003e9c06 	br	400b220 <__alt_data_end+0xfc00b220>
 400b7b0:	00800434 	movhi	r2,16
 400b7b4:	84000234 	orhi	r16,r16,8
 400b7b8:	10bfffc4 	addi	r2,r2,-1
 400b7bc:	b009883a 	mov	r4,r22
 400b7c0:	80a0703a 	and	r16,r16,r2
 400b7c4:	003ef906 	br	400b3ac <__alt_data_end+0xfc00b3ac>
 400b7c8:	103fca26 	beq	r2,zero,400b6f4 <__alt_data_end+0xfc00b6f4>
 400b7cc:	b421883a 	add	r16,r22,r16
 400b7d0:	a17fffc4 	addi	r5,r20,-1
 400b7d4:	8580422e 	bgeu	r16,r22,400b8e0 <__divdf3+0x83c>
 400b7d8:	2829883a 	mov	r20,r5
 400b7dc:	813fc41e 	bne	r16,r4,400b6f0 <__alt_data_end+0xfc00b6f0>
 400b7e0:	d9800017 	ldw	r6,0(sp)
 400b7e4:	30bfc21e 	bne	r6,r2,400b6f0 <__alt_data_end+0xfc00b6f0>
 400b7e8:	003fc206 	br	400b6f4 <__alt_data_end+0xfc00b6f4>
 400b7ec:	143ff604 	addi	r16,r2,-40
 400b7f0:	8c20983a 	sll	r16,r17,r16
 400b7f4:	002b883a 	mov	r21,zero
 400b7f8:	003eb406 	br	400b2cc <__alt_data_end+0xfc00b2cc>
 400b7fc:	d9800215 	stw	r6,8(sp)
 400b800:	d9c00515 	stw	r7,20(sp)
 400b804:	da000415 	stw	r8,16(sp)
 400b808:	400d0380 	call	400d038 <__clzsi2>
 400b80c:	10800804 	addi	r2,r2,32
 400b810:	da000417 	ldw	r8,16(sp)
 400b814:	d9c00517 	ldw	r7,20(sp)
 400b818:	d9800217 	ldw	r6,8(sp)
 400b81c:	003ea106 	br	400b2a4 <__alt_data_end+0xfc00b2a4>
 400b820:	147ff604 	addi	r17,r2,-40
 400b824:	3462983a 	sll	r17,r6,r17
 400b828:	0029883a 	mov	r20,zero
 400b82c:	003ec906 	br	400b354 <__alt_data_end+0xfc00b354>
 400b830:	3009883a 	mov	r4,r6
 400b834:	d9400115 	stw	r5,4(sp)
 400b838:	d9800215 	stw	r6,8(sp)
 400b83c:	da000415 	stw	r8,16(sp)
 400b840:	da400315 	stw	r9,12(sp)
 400b844:	400d0380 	call	400d038 <__clzsi2>
 400b848:	10800804 	addi	r2,r2,32
 400b84c:	da400317 	ldw	r9,12(sp)
 400b850:	da000417 	ldw	r8,16(sp)
 400b854:	d9800217 	ldw	r6,8(sp)
 400b858:	d9400117 	ldw	r5,4(sp)
 400b85c:	003eb306 	br	400b32c <__alt_data_end+0xfc00b32c>
 400b860:	d9800017 	ldw	r6,0(sp)
 400b864:	a9ab883a 	add	r21,r21,r6
 400b868:	a98b803a 	cmpltu	r5,r21,r6
 400b86c:	2d8b883a 	add	r5,r5,r22
 400b870:	2a11883a 	add	r8,r5,r8
 400b874:	897fffc4 	addi	r5,r17,-1
 400b878:	b2000c2e 	bgeu	r22,r8,400b8ac <__divdf3+0x808>
 400b87c:	41003f36 	bltu	r8,r4,400b97c <__divdf3+0x8d8>
 400b880:	22006c26 	beq	r4,r8,400ba34 <__divdf3+0x990>
 400b884:	4109c83a 	sub	r4,r8,r4
 400b888:	2823883a 	mov	r17,r5
 400b88c:	003f3b06 	br	400b57c <__alt_data_end+0xfc00b57c>
 400b890:	ad3ed336 	bltu	r21,r20,400b3e0 <__alt_data_end+0xfc00b3e0>
 400b894:	a804d07a 	srli	r2,r21,1
 400b898:	802e97fa 	slli	r23,r16,31
 400b89c:	a82a97fa 	slli	r21,r21,31
 400b8a0:	8020d07a 	srli	r16,r16,1
 400b8a4:	b8aeb03a 	or	r23,r23,r2
 400b8a8:	003ed006 	br	400b3ec <__alt_data_end+0xfc00b3ec>
 400b8ac:	b23ff51e 	bne	r22,r8,400b884 <__alt_data_end+0xfc00b884>
 400b8b0:	d9800017 	ldw	r6,0(sp)
 400b8b4:	a9bff12e 	bgeu	r21,r6,400b87c <__alt_data_end+0xfc00b87c>
 400b8b8:	b109c83a 	sub	r4,r22,r4
 400b8bc:	2823883a 	mov	r17,r5
 400b8c0:	003f2e06 	br	400b57c <__alt_data_end+0xfc00b57c>
 400b8c4:	2021883a 	mov	r16,r4
 400b8c8:	003eff06 	br	400b4c8 <__alt_data_end+0xfc00b4c8>
 400b8cc:	2023883a 	mov	r17,r4
 400b8d0:	003ee406 	br	400b464 <__alt_data_end+0xfc00b464>
 400b8d4:	a8bfe236 	bltu	r21,r2,400b860 <__alt_data_end+0xfc00b860>
 400b8d8:	0009883a 	mov	r4,zero
 400b8dc:	003f2706 	br	400b57c <__alt_data_end+0xfc00b57c>
 400b8e0:	81002d36 	bltu	r16,r4,400b998 <__divdf3+0x8f4>
 400b8e4:	24005626 	beq	r4,r16,400ba40 <__divdf3+0x99c>
 400b8e8:	2829883a 	mov	r20,r5
 400b8ec:	003f8006 	br	400b6f0 <__alt_data_end+0xfc00b6f0>
 400b8f0:	053fffc4 	movi	r20,-1
 400b8f4:	003f7f06 	br	400b6f4 <__alt_data_end+0xfc00b6f4>
 400b8f8:	200f883a 	mov	r7,r4
 400b8fc:	003f3c06 	br	400b5f0 <__alt_data_end+0xfc00b5f0>
 400b900:	1011883a 	mov	r8,r2
 400b904:	003f5506 	br	400b65c <__alt_data_end+0xfc00b65c>
 400b908:	e027883a 	mov	r19,fp
 400b90c:	003f7906 	br	400b6f4 <__alt_data_end+0xfc00b6f4>
 400b910:	010007c4 	movi	r4,31
 400b914:	20c02816 	blt	r4,r3,400b9b8 <__divdf3+0x914>
 400b918:	00800804 	movi	r2,32
 400b91c:	10c5c83a 	sub	r2,r2,r3
 400b920:	888a983a 	sll	r5,r17,r2
 400b924:	a0c8d83a 	srl	r4,r20,r3
 400b928:	a084983a 	sll	r2,r20,r2
 400b92c:	88e2d83a 	srl	r17,r17,r3
 400b930:	2906b03a 	or	r3,r5,r4
 400b934:	1004c03a 	cmpne	r2,r2,zero
 400b938:	1886b03a 	or	r3,r3,r2
 400b93c:	188001cc 	andi	r2,r3,7
 400b940:	10000726 	beq	r2,zero,400b960 <__divdf3+0x8bc>
 400b944:	188003cc 	andi	r2,r3,15
 400b948:	01000104 	movi	r4,4
 400b94c:	11000426 	beq	r2,r4,400b960 <__divdf3+0x8bc>
 400b950:	1805883a 	mov	r2,r3
 400b954:	10c00104 	addi	r3,r2,4
 400b958:	1885803a 	cmpltu	r2,r3,r2
 400b95c:	88a3883a 	add	r17,r17,r2
 400b960:	8880202c 	andhi	r2,r17,128
 400b964:	10002926 	beq	r2,zero,400ba0c <__divdf3+0x968>
 400b968:	9900004c 	andi	r4,r19,1
 400b96c:	00800044 	movi	r2,1
 400b970:	0021883a 	mov	r16,zero
 400b974:	002b883a 	mov	r21,zero
 400b978:	003e2906 	br	400b220 <__alt_data_end+0xfc00b220>
 400b97c:	d9800017 	ldw	r6,0(sp)
 400b980:	8c7fff84 	addi	r17,r17,-2
 400b984:	a9ab883a 	add	r21,r21,r6
 400b988:	a98b803a 	cmpltu	r5,r21,r6
 400b98c:	2d8b883a 	add	r5,r5,r22
 400b990:	2a11883a 	add	r8,r5,r8
 400b994:	003ef806 	br	400b578 <__alt_data_end+0xfc00b578>
 400b998:	d9800017 	ldw	r6,0(sp)
 400b99c:	318f883a 	add	r7,r6,r6
 400b9a0:	398b803a 	cmpltu	r5,r7,r6
 400b9a4:	2d8d883a 	add	r6,r5,r22
 400b9a8:	81a1883a 	add	r16,r16,r6
 400b9ac:	a17fff84 	addi	r5,r20,-2
 400b9b0:	d9c00015 	stw	r7,0(sp)
 400b9b4:	003f8806 	br	400b7d8 <__alt_data_end+0xfc00b7d8>
 400b9b8:	013ff844 	movi	r4,-31
 400b9bc:	2085c83a 	sub	r2,r4,r2
 400b9c0:	8888d83a 	srl	r4,r17,r2
 400b9c4:	00800804 	movi	r2,32
 400b9c8:	18802126 	beq	r3,r2,400ba50 <__divdf3+0x9ac>
 400b9cc:	04001004 	movi	r16,64
 400b9d0:	80c7c83a 	sub	r3,r16,r3
 400b9d4:	88e0983a 	sll	r16,r17,r3
 400b9d8:	8504b03a 	or	r2,r16,r20
 400b9dc:	1004c03a 	cmpne	r2,r2,zero
 400b9e0:	2084b03a 	or	r2,r4,r2
 400b9e4:	144001cc 	andi	r17,r2,7
 400b9e8:	88000d1e 	bne	r17,zero,400ba20 <__divdf3+0x97c>
 400b9ec:	0021883a 	mov	r16,zero
 400b9f0:	102ad0fa 	srli	r21,r2,3
 400b9f4:	9900004c 	andi	r4,r19,1
 400b9f8:	0005883a 	mov	r2,zero
 400b9fc:	ac6ab03a 	or	r21,r21,r17
 400ba00:	003e0706 	br	400b220 <__alt_data_end+0xfc00b220>
 400ba04:	1007883a 	mov	r3,r2
 400ba08:	0023883a 	mov	r17,zero
 400ba0c:	8820927a 	slli	r16,r17,9
 400ba10:	1805883a 	mov	r2,r3
 400ba14:	8822977a 	slli	r17,r17,29
 400ba18:	8020d33a 	srli	r16,r16,12
 400ba1c:	003ff406 	br	400b9f0 <__alt_data_end+0xfc00b9f0>
 400ba20:	10c003cc 	andi	r3,r2,15
 400ba24:	01000104 	movi	r4,4
 400ba28:	193ff626 	beq	r3,r4,400ba04 <__alt_data_end+0xfc00ba04>
 400ba2c:	0023883a 	mov	r17,zero
 400ba30:	003fc806 	br	400b954 <__alt_data_end+0xfc00b954>
 400ba34:	a8bfd136 	bltu	r21,r2,400b97c <__alt_data_end+0xfc00b97c>
 400ba38:	2823883a 	mov	r17,r5
 400ba3c:	003fa606 	br	400b8d8 <__alt_data_end+0xfc00b8d8>
 400ba40:	d9800017 	ldw	r6,0(sp)
 400ba44:	30bfd436 	bltu	r6,r2,400b998 <__alt_data_end+0xfc00b998>
 400ba48:	2829883a 	mov	r20,r5
 400ba4c:	003f6406 	br	400b7e0 <__alt_data_end+0xfc00b7e0>
 400ba50:	0021883a 	mov	r16,zero
 400ba54:	003fe006 	br	400b9d8 <__alt_data_end+0xfc00b9d8>
 400ba58:	00800434 	movhi	r2,16
 400ba5c:	8c000234 	orhi	r16,r17,8
 400ba60:	10bfffc4 	addi	r2,r2,-1
 400ba64:	e009883a 	mov	r4,fp
 400ba68:	80a0703a 	and	r16,r16,r2
 400ba6c:	a02b883a 	mov	r21,r20
 400ba70:	003e4e06 	br	400b3ac <__alt_data_end+0xfc00b3ac>

0400ba74 <__eqdf2>:
 400ba74:	2804d53a 	srli	r2,r5,20
 400ba78:	3806d53a 	srli	r3,r7,20
 400ba7c:	02000434 	movhi	r8,16
 400ba80:	423fffc4 	addi	r8,r8,-1
 400ba84:	1081ffcc 	andi	r2,r2,2047
 400ba88:	0281ffc4 	movi	r10,2047
 400ba8c:	2a12703a 	and	r9,r5,r8
 400ba90:	18c1ffcc 	andi	r3,r3,2047
 400ba94:	3a10703a 	and	r8,r7,r8
 400ba98:	280ad7fa 	srli	r5,r5,31
 400ba9c:	380ed7fa 	srli	r7,r7,31
 400baa0:	12801026 	beq	r2,r10,400bae4 <__eqdf2+0x70>
 400baa4:	0281ffc4 	movi	r10,2047
 400baa8:	1a800a26 	beq	r3,r10,400bad4 <__eqdf2+0x60>
 400baac:	10c00226 	beq	r2,r3,400bab8 <__eqdf2+0x44>
 400bab0:	00800044 	movi	r2,1
 400bab4:	f800283a 	ret
 400bab8:	4a3ffd1e 	bne	r9,r8,400bab0 <__alt_data_end+0xfc00bab0>
 400babc:	21bffc1e 	bne	r4,r6,400bab0 <__alt_data_end+0xfc00bab0>
 400bac0:	29c00c26 	beq	r5,r7,400baf4 <__eqdf2+0x80>
 400bac4:	103ffa1e 	bne	r2,zero,400bab0 <__alt_data_end+0xfc00bab0>
 400bac8:	2244b03a 	or	r2,r4,r9
 400bacc:	1004c03a 	cmpne	r2,r2,zero
 400bad0:	f800283a 	ret
 400bad4:	3214b03a 	or	r10,r6,r8
 400bad8:	503ff426 	beq	r10,zero,400baac <__alt_data_end+0xfc00baac>
 400badc:	00800044 	movi	r2,1
 400bae0:	f800283a 	ret
 400bae4:	2254b03a 	or	r10,r4,r9
 400bae8:	503fee26 	beq	r10,zero,400baa4 <__alt_data_end+0xfc00baa4>
 400baec:	00800044 	movi	r2,1
 400baf0:	f800283a 	ret
 400baf4:	0005883a 	mov	r2,zero
 400baf8:	f800283a 	ret

0400bafc <__gedf2>:
 400bafc:	2804d53a 	srli	r2,r5,20
 400bb00:	3806d53a 	srli	r3,r7,20
 400bb04:	02000434 	movhi	r8,16
 400bb08:	423fffc4 	addi	r8,r8,-1
 400bb0c:	1081ffcc 	andi	r2,r2,2047
 400bb10:	0241ffc4 	movi	r9,2047
 400bb14:	2a14703a 	and	r10,r5,r8
 400bb18:	18c1ffcc 	andi	r3,r3,2047
 400bb1c:	3a10703a 	and	r8,r7,r8
 400bb20:	280ad7fa 	srli	r5,r5,31
 400bb24:	380ed7fa 	srli	r7,r7,31
 400bb28:	12401d26 	beq	r2,r9,400bba0 <__gedf2+0xa4>
 400bb2c:	0241ffc4 	movi	r9,2047
 400bb30:	1a401226 	beq	r3,r9,400bb7c <__gedf2+0x80>
 400bb34:	1000081e 	bne	r2,zero,400bb58 <__gedf2+0x5c>
 400bb38:	2296b03a 	or	r11,r4,r10
 400bb3c:	5813003a 	cmpeq	r9,r11,zero
 400bb40:	1800091e 	bne	r3,zero,400bb68 <__gedf2+0x6c>
 400bb44:	3218b03a 	or	r12,r6,r8
 400bb48:	6000071e 	bne	r12,zero,400bb68 <__gedf2+0x6c>
 400bb4c:	0005883a 	mov	r2,zero
 400bb50:	5800101e 	bne	r11,zero,400bb94 <__gedf2+0x98>
 400bb54:	f800283a 	ret
 400bb58:	18000c1e 	bne	r3,zero,400bb8c <__gedf2+0x90>
 400bb5c:	3212b03a 	or	r9,r6,r8
 400bb60:	48000c26 	beq	r9,zero,400bb94 <__gedf2+0x98>
 400bb64:	0013883a 	mov	r9,zero
 400bb68:	39c03fcc 	andi	r7,r7,255
 400bb6c:	48000826 	beq	r9,zero,400bb90 <__gedf2+0x94>
 400bb70:	38000926 	beq	r7,zero,400bb98 <__gedf2+0x9c>
 400bb74:	00800044 	movi	r2,1
 400bb78:	f800283a 	ret
 400bb7c:	3212b03a 	or	r9,r6,r8
 400bb80:	483fec26 	beq	r9,zero,400bb34 <__alt_data_end+0xfc00bb34>
 400bb84:	00bfff84 	movi	r2,-2
 400bb88:	f800283a 	ret
 400bb8c:	39c03fcc 	andi	r7,r7,255
 400bb90:	29c00626 	beq	r5,r7,400bbac <__gedf2+0xb0>
 400bb94:	283ff726 	beq	r5,zero,400bb74 <__alt_data_end+0xfc00bb74>
 400bb98:	00bfffc4 	movi	r2,-1
 400bb9c:	f800283a 	ret
 400bba0:	2292b03a 	or	r9,r4,r10
 400bba4:	483fe126 	beq	r9,zero,400bb2c <__alt_data_end+0xfc00bb2c>
 400bba8:	003ff606 	br	400bb84 <__alt_data_end+0xfc00bb84>
 400bbac:	18bff916 	blt	r3,r2,400bb94 <__alt_data_end+0xfc00bb94>
 400bbb0:	10c00316 	blt	r2,r3,400bbc0 <__gedf2+0xc4>
 400bbb4:	42bff736 	bltu	r8,r10,400bb94 <__alt_data_end+0xfc00bb94>
 400bbb8:	52000326 	beq	r10,r8,400bbc8 <__gedf2+0xcc>
 400bbbc:	5200042e 	bgeu	r10,r8,400bbd0 <__gedf2+0xd4>
 400bbc0:	283fec1e 	bne	r5,zero,400bb74 <__alt_data_end+0xfc00bb74>
 400bbc4:	003ff406 	br	400bb98 <__alt_data_end+0xfc00bb98>
 400bbc8:	313ff236 	bltu	r6,r4,400bb94 <__alt_data_end+0xfc00bb94>
 400bbcc:	21bffc36 	bltu	r4,r6,400bbc0 <__alt_data_end+0xfc00bbc0>
 400bbd0:	0005883a 	mov	r2,zero
 400bbd4:	f800283a 	ret

0400bbd8 <__ledf2>:
 400bbd8:	2804d53a 	srli	r2,r5,20
 400bbdc:	3810d53a 	srli	r8,r7,20
 400bbe0:	00c00434 	movhi	r3,16
 400bbe4:	18ffffc4 	addi	r3,r3,-1
 400bbe8:	1081ffcc 	andi	r2,r2,2047
 400bbec:	0241ffc4 	movi	r9,2047
 400bbf0:	28d4703a 	and	r10,r5,r3
 400bbf4:	4201ffcc 	andi	r8,r8,2047
 400bbf8:	38c6703a 	and	r3,r7,r3
 400bbfc:	280ad7fa 	srli	r5,r5,31
 400bc00:	380ed7fa 	srli	r7,r7,31
 400bc04:	12401f26 	beq	r2,r9,400bc84 <__ledf2+0xac>
 400bc08:	0241ffc4 	movi	r9,2047
 400bc0c:	42401426 	beq	r8,r9,400bc60 <__ledf2+0x88>
 400bc10:	1000091e 	bne	r2,zero,400bc38 <__ledf2+0x60>
 400bc14:	2296b03a 	or	r11,r4,r10
 400bc18:	5813003a 	cmpeq	r9,r11,zero
 400bc1c:	29403fcc 	andi	r5,r5,255
 400bc20:	40000a1e 	bne	r8,zero,400bc4c <__ledf2+0x74>
 400bc24:	30d8b03a 	or	r12,r6,r3
 400bc28:	6000081e 	bne	r12,zero,400bc4c <__ledf2+0x74>
 400bc2c:	0005883a 	mov	r2,zero
 400bc30:	5800111e 	bne	r11,zero,400bc78 <__ledf2+0xa0>
 400bc34:	f800283a 	ret
 400bc38:	29403fcc 	andi	r5,r5,255
 400bc3c:	40000c1e 	bne	r8,zero,400bc70 <__ledf2+0x98>
 400bc40:	30d2b03a 	or	r9,r6,r3
 400bc44:	48000c26 	beq	r9,zero,400bc78 <__ledf2+0xa0>
 400bc48:	0013883a 	mov	r9,zero
 400bc4c:	39c03fcc 	andi	r7,r7,255
 400bc50:	48000826 	beq	r9,zero,400bc74 <__ledf2+0x9c>
 400bc54:	38001126 	beq	r7,zero,400bc9c <__ledf2+0xc4>
 400bc58:	00800044 	movi	r2,1
 400bc5c:	f800283a 	ret
 400bc60:	30d2b03a 	or	r9,r6,r3
 400bc64:	483fea26 	beq	r9,zero,400bc10 <__alt_data_end+0xfc00bc10>
 400bc68:	00800084 	movi	r2,2
 400bc6c:	f800283a 	ret
 400bc70:	39c03fcc 	andi	r7,r7,255
 400bc74:	39400726 	beq	r7,r5,400bc94 <__ledf2+0xbc>
 400bc78:	2800081e 	bne	r5,zero,400bc9c <__ledf2+0xc4>
 400bc7c:	00800044 	movi	r2,1
 400bc80:	f800283a 	ret
 400bc84:	2292b03a 	or	r9,r4,r10
 400bc88:	483fdf26 	beq	r9,zero,400bc08 <__alt_data_end+0xfc00bc08>
 400bc8c:	00800084 	movi	r2,2
 400bc90:	f800283a 	ret
 400bc94:	4080030e 	bge	r8,r2,400bca4 <__ledf2+0xcc>
 400bc98:	383fef26 	beq	r7,zero,400bc58 <__alt_data_end+0xfc00bc58>
 400bc9c:	00bfffc4 	movi	r2,-1
 400bca0:	f800283a 	ret
 400bca4:	123feb16 	blt	r2,r8,400bc54 <__alt_data_end+0xfc00bc54>
 400bca8:	1abff336 	bltu	r3,r10,400bc78 <__alt_data_end+0xfc00bc78>
 400bcac:	50c00326 	beq	r10,r3,400bcbc <__ledf2+0xe4>
 400bcb0:	50c0042e 	bgeu	r10,r3,400bcc4 <__ledf2+0xec>
 400bcb4:	283fe81e 	bne	r5,zero,400bc58 <__alt_data_end+0xfc00bc58>
 400bcb8:	003ff806 	br	400bc9c <__alt_data_end+0xfc00bc9c>
 400bcbc:	313fee36 	bltu	r6,r4,400bc78 <__alt_data_end+0xfc00bc78>
 400bcc0:	21bffc36 	bltu	r4,r6,400bcb4 <__alt_data_end+0xfc00bcb4>
 400bcc4:	0005883a 	mov	r2,zero
 400bcc8:	f800283a 	ret

0400bccc <__muldf3>:
 400bccc:	deffee04 	addi	sp,sp,-72
 400bcd0:	dd000c15 	stw	r20,48(sp)
 400bcd4:	2828d53a 	srli	r20,r5,20
 400bcd8:	ddc00f15 	stw	r23,60(sp)
 400bcdc:	282ed7fa 	srli	r23,r5,31
 400bce0:	dc000815 	stw	r16,32(sp)
 400bce4:	04000434 	movhi	r16,16
 400bce8:	dcc00b15 	stw	r19,44(sp)
 400bcec:	843fffc4 	addi	r16,r16,-1
 400bcf0:	dfc01115 	stw	ra,68(sp)
 400bcf4:	df001015 	stw	fp,64(sp)
 400bcf8:	dd800e15 	stw	r22,56(sp)
 400bcfc:	dd400d15 	stw	r21,52(sp)
 400bd00:	dc800a15 	stw	r18,40(sp)
 400bd04:	dc400915 	stw	r17,36(sp)
 400bd08:	a501ffcc 	andi	r20,r20,2047
 400bd0c:	2c20703a 	and	r16,r5,r16
 400bd10:	b827883a 	mov	r19,r23
 400bd14:	ba403fcc 	andi	r9,r23,255
 400bd18:	a0006026 	beq	r20,zero,400be9c <__muldf3+0x1d0>
 400bd1c:	0081ffc4 	movi	r2,2047
 400bd20:	202d883a 	mov	r22,r4
 400bd24:	a0803626 	beq	r20,r2,400be00 <__muldf3+0x134>
 400bd28:	84000434 	orhi	r16,r16,16
 400bd2c:	200ad77a 	srli	r5,r4,29
 400bd30:	800490fa 	slli	r2,r16,3
 400bd34:	202c90fa 	slli	r22,r4,3
 400bd38:	a53f0044 	addi	r20,r20,-1023
 400bd3c:	28a0b03a 	or	r16,r5,r2
 400bd40:	002b883a 	mov	r21,zero
 400bd44:	000b883a 	mov	r5,zero
 400bd48:	3804d53a 	srli	r2,r7,20
 400bd4c:	3838d7fa 	srli	fp,r7,31
 400bd50:	04400434 	movhi	r17,16
 400bd54:	8c7fffc4 	addi	r17,r17,-1
 400bd58:	1081ffcc 	andi	r2,r2,2047
 400bd5c:	3025883a 	mov	r18,r6
 400bd60:	3c62703a 	and	r17,r7,r17
 400bd64:	e2803fcc 	andi	r10,fp,255
 400bd68:	10006d26 	beq	r2,zero,400bf20 <__muldf3+0x254>
 400bd6c:	00c1ffc4 	movi	r3,2047
 400bd70:	10c06526 	beq	r2,r3,400bf08 <__muldf3+0x23c>
 400bd74:	8c400434 	orhi	r17,r17,16
 400bd78:	300ed77a 	srli	r7,r6,29
 400bd7c:	880690fa 	slli	r3,r17,3
 400bd80:	302490fa 	slli	r18,r6,3
 400bd84:	10bf0044 	addi	r2,r2,-1023
 400bd88:	38e2b03a 	or	r17,r7,r3
 400bd8c:	000f883a 	mov	r7,zero
 400bd90:	a087883a 	add	r3,r20,r2
 400bd94:	010003c4 	movi	r4,15
 400bd98:	3d44b03a 	or	r2,r7,r21
 400bd9c:	e5ccf03a 	xor	r6,fp,r23
 400bda0:	1a000044 	addi	r8,r3,1
 400bda4:	20809b36 	bltu	r4,r2,400c014 <__muldf3+0x348>
 400bda8:	100490ba 	slli	r2,r2,2
 400bdac:	01010074 	movhi	r4,1025
 400bdb0:	212f7004 	addi	r4,r4,-16960
 400bdb4:	1105883a 	add	r2,r2,r4
 400bdb8:	10800017 	ldw	r2,0(r2)
 400bdbc:	1000683a 	jmp	r2
 400bdc0:	0400c014 	movui	r16,768
 400bdc4:	0400be20 	cmpeqi	r16,zero,760
 400bdc8:	0400be20 	cmpeqi	r16,zero,760
 400bdcc:	0400be1c 	xori	r16,zero,760
 400bdd0:	0400bff0 	cmpltui	r16,zero,767
 400bdd4:	0400bff0 	cmpltui	r16,zero,767
 400bdd8:	0400bfd8 	cmpnei	r16,zero,767
 400bddc:	0400be1c 	xori	r16,zero,760
 400bde0:	0400bff0 	cmpltui	r16,zero,767
 400bde4:	0400bfd8 	cmpnei	r16,zero,767
 400bde8:	0400bff0 	cmpltui	r16,zero,767
 400bdec:	0400be1c 	xori	r16,zero,760
 400bdf0:	0400c000 	call	400c00 <__alt_mem_sdram_controller_0-0x3bff400>
 400bdf4:	0400c000 	call	400c00 <__alt_mem_sdram_controller_0-0x3bff400>
 400bdf8:	0400c000 	call	400c00 <__alt_mem_sdram_controller_0-0x3bff400>
 400bdfc:	0400c360 	cmpeqi	r16,zero,781
 400be00:	2404b03a 	or	r2,r4,r16
 400be04:	1000711e 	bne	r2,zero,400bfcc <__muldf3+0x300>
 400be08:	05400204 	movi	r21,8
 400be0c:	0021883a 	mov	r16,zero
 400be10:	002d883a 	mov	r22,zero
 400be14:	01400084 	movi	r5,2
 400be18:	003fcb06 	br	400bd48 <__alt_data_end+0xfc00bd48>
 400be1c:	500d883a 	mov	r6,r10
 400be20:	00800084 	movi	r2,2
 400be24:	38805926 	beq	r7,r2,400bf8c <__muldf3+0x2c0>
 400be28:	008000c4 	movi	r2,3
 400be2c:	3881bb26 	beq	r7,r2,400c51c <__muldf3+0x850>
 400be30:	00800044 	movi	r2,1
 400be34:	3881961e 	bne	r7,r2,400c490 <__muldf3+0x7c4>
 400be38:	3027883a 	mov	r19,r6
 400be3c:	0005883a 	mov	r2,zero
 400be40:	0021883a 	mov	r16,zero
 400be44:	002d883a 	mov	r22,zero
 400be48:	1004953a 	slli	r2,r2,20
 400be4c:	98c03fcc 	andi	r3,r19,255
 400be50:	04400434 	movhi	r17,16
 400be54:	8c7fffc4 	addi	r17,r17,-1
 400be58:	180697fa 	slli	r3,r3,31
 400be5c:	8460703a 	and	r16,r16,r17
 400be60:	80a0b03a 	or	r16,r16,r2
 400be64:	80c6b03a 	or	r3,r16,r3
 400be68:	b005883a 	mov	r2,r22
 400be6c:	dfc01117 	ldw	ra,68(sp)
 400be70:	df001017 	ldw	fp,64(sp)
 400be74:	ddc00f17 	ldw	r23,60(sp)
 400be78:	dd800e17 	ldw	r22,56(sp)
 400be7c:	dd400d17 	ldw	r21,52(sp)
 400be80:	dd000c17 	ldw	r20,48(sp)
 400be84:	dcc00b17 	ldw	r19,44(sp)
 400be88:	dc800a17 	ldw	r18,40(sp)
 400be8c:	dc400917 	ldw	r17,36(sp)
 400be90:	dc000817 	ldw	r16,32(sp)
 400be94:	dec01204 	addi	sp,sp,72
 400be98:	f800283a 	ret
 400be9c:	2404b03a 	or	r2,r4,r16
 400bea0:	202b883a 	mov	r21,r4
 400bea4:	10004426 	beq	r2,zero,400bfb8 <__muldf3+0x2ec>
 400bea8:	80015126 	beq	r16,zero,400c3f0 <__muldf3+0x724>
 400beac:	8009883a 	mov	r4,r16
 400beb0:	d9800715 	stw	r6,28(sp)
 400beb4:	d9c00215 	stw	r7,8(sp)
 400beb8:	da400415 	stw	r9,16(sp)
 400bebc:	400d0380 	call	400d038 <__clzsi2>
 400bec0:	d9800717 	ldw	r6,28(sp)
 400bec4:	d9c00217 	ldw	r7,8(sp)
 400bec8:	da400417 	ldw	r9,16(sp)
 400becc:	113ffd44 	addi	r4,r2,-11
 400bed0:	00c00704 	movi	r3,28
 400bed4:	19014216 	blt	r3,r4,400c3e0 <__muldf3+0x714>
 400bed8:	00c00744 	movi	r3,29
 400bedc:	15bffe04 	addi	r22,r2,-8
 400bee0:	1907c83a 	sub	r3,r3,r4
 400bee4:	85a0983a 	sll	r16,r16,r22
 400bee8:	a8c6d83a 	srl	r3,r21,r3
 400beec:	adac983a 	sll	r22,r21,r22
 400bef0:	1c20b03a 	or	r16,r3,r16
 400bef4:	1080fcc4 	addi	r2,r2,1011
 400bef8:	00a9c83a 	sub	r20,zero,r2
 400befc:	002b883a 	mov	r21,zero
 400bf00:	000b883a 	mov	r5,zero
 400bf04:	003f9006 	br	400bd48 <__alt_data_end+0xfc00bd48>
 400bf08:	3446b03a 	or	r3,r6,r17
 400bf0c:	1800281e 	bne	r3,zero,400bfb0 <__muldf3+0x2e4>
 400bf10:	0023883a 	mov	r17,zero
 400bf14:	0025883a 	mov	r18,zero
 400bf18:	01c00084 	movi	r7,2
 400bf1c:	003f9c06 	br	400bd90 <__alt_data_end+0xfc00bd90>
 400bf20:	3446b03a 	or	r3,r6,r17
 400bf24:	18001e26 	beq	r3,zero,400bfa0 <__muldf3+0x2d4>
 400bf28:	88012126 	beq	r17,zero,400c3b0 <__muldf3+0x6e4>
 400bf2c:	8809883a 	mov	r4,r17
 400bf30:	d9400215 	stw	r5,8(sp)
 400bf34:	d9800715 	stw	r6,28(sp)
 400bf38:	da400415 	stw	r9,16(sp)
 400bf3c:	da800315 	stw	r10,12(sp)
 400bf40:	400d0380 	call	400d038 <__clzsi2>
 400bf44:	d9400217 	ldw	r5,8(sp)
 400bf48:	d9800717 	ldw	r6,28(sp)
 400bf4c:	da400417 	ldw	r9,16(sp)
 400bf50:	da800317 	ldw	r10,12(sp)
 400bf54:	113ffd44 	addi	r4,r2,-11
 400bf58:	00c00704 	movi	r3,28
 400bf5c:	19011016 	blt	r3,r4,400c3a0 <__muldf3+0x6d4>
 400bf60:	00c00744 	movi	r3,29
 400bf64:	14bffe04 	addi	r18,r2,-8
 400bf68:	1907c83a 	sub	r3,r3,r4
 400bf6c:	8ca2983a 	sll	r17,r17,r18
 400bf70:	30c6d83a 	srl	r3,r6,r3
 400bf74:	34a4983a 	sll	r18,r6,r18
 400bf78:	1c62b03a 	or	r17,r3,r17
 400bf7c:	1080fcc4 	addi	r2,r2,1011
 400bf80:	0085c83a 	sub	r2,zero,r2
 400bf84:	000f883a 	mov	r7,zero
 400bf88:	003f8106 	br	400bd90 <__alt_data_end+0xfc00bd90>
 400bf8c:	3027883a 	mov	r19,r6
 400bf90:	0081ffc4 	movi	r2,2047
 400bf94:	0021883a 	mov	r16,zero
 400bf98:	002d883a 	mov	r22,zero
 400bf9c:	003faa06 	br	400be48 <__alt_data_end+0xfc00be48>
 400bfa0:	0023883a 	mov	r17,zero
 400bfa4:	0025883a 	mov	r18,zero
 400bfa8:	01c00044 	movi	r7,1
 400bfac:	003f7806 	br	400bd90 <__alt_data_end+0xfc00bd90>
 400bfb0:	01c000c4 	movi	r7,3
 400bfb4:	003f7606 	br	400bd90 <__alt_data_end+0xfc00bd90>
 400bfb8:	05400104 	movi	r21,4
 400bfbc:	0021883a 	mov	r16,zero
 400bfc0:	002d883a 	mov	r22,zero
 400bfc4:	01400044 	movi	r5,1
 400bfc8:	003f5f06 	br	400bd48 <__alt_data_end+0xfc00bd48>
 400bfcc:	05400304 	movi	r21,12
 400bfd0:	014000c4 	movi	r5,3
 400bfd4:	003f5c06 	br	400bd48 <__alt_data_end+0xfc00bd48>
 400bfd8:	04000434 	movhi	r16,16
 400bfdc:	0027883a 	mov	r19,zero
 400bfe0:	843fffc4 	addi	r16,r16,-1
 400bfe4:	05bfffc4 	movi	r22,-1
 400bfe8:	0081ffc4 	movi	r2,2047
 400bfec:	003f9606 	br	400be48 <__alt_data_end+0xfc00be48>
 400bff0:	8023883a 	mov	r17,r16
 400bff4:	b025883a 	mov	r18,r22
 400bff8:	280f883a 	mov	r7,r5
 400bffc:	003f8806 	br	400be20 <__alt_data_end+0xfc00be20>
 400c000:	8023883a 	mov	r17,r16
 400c004:	b025883a 	mov	r18,r22
 400c008:	480d883a 	mov	r6,r9
 400c00c:	280f883a 	mov	r7,r5
 400c010:	003f8306 	br	400be20 <__alt_data_end+0xfc00be20>
 400c014:	b026d43a 	srli	r19,r22,16
 400c018:	902ed43a 	srli	r23,r18,16
 400c01c:	b5bfffcc 	andi	r22,r22,65535
 400c020:	94bfffcc 	andi	r18,r18,65535
 400c024:	b00b883a 	mov	r5,r22
 400c028:	9009883a 	mov	r4,r18
 400c02c:	d8c00515 	stw	r3,20(sp)
 400c030:	d9800715 	stw	r6,28(sp)
 400c034:	da000615 	stw	r8,24(sp)
 400c038:	400a7d00 	call	400a7d0 <__mulsi3>
 400c03c:	980b883a 	mov	r5,r19
 400c040:	9009883a 	mov	r4,r18
 400c044:	1029883a 	mov	r20,r2
 400c048:	400a7d00 	call	400a7d0 <__mulsi3>
 400c04c:	b80b883a 	mov	r5,r23
 400c050:	9809883a 	mov	r4,r19
 400c054:	102b883a 	mov	r21,r2
 400c058:	400a7d00 	call	400a7d0 <__mulsi3>
 400c05c:	b809883a 	mov	r4,r23
 400c060:	b00b883a 	mov	r5,r22
 400c064:	1039883a 	mov	fp,r2
 400c068:	400a7d00 	call	400a7d0 <__mulsi3>
 400c06c:	a008d43a 	srli	r4,r20,16
 400c070:	1545883a 	add	r2,r2,r21
 400c074:	d8c00517 	ldw	r3,20(sp)
 400c078:	2085883a 	add	r2,r4,r2
 400c07c:	d9800717 	ldw	r6,28(sp)
 400c080:	da000617 	ldw	r8,24(sp)
 400c084:	1540022e 	bgeu	r2,r21,400c090 <__muldf3+0x3c4>
 400c088:	01000074 	movhi	r4,1
 400c08c:	e139883a 	add	fp,fp,r4
 400c090:	100e943a 	slli	r7,r2,16
 400c094:	1004d43a 	srli	r2,r2,16
 400c098:	882ad43a 	srli	r21,r17,16
 400c09c:	a53fffcc 	andi	r20,r20,65535
 400c0a0:	8c7fffcc 	andi	r17,r17,65535
 400c0a4:	3d29883a 	add	r20,r7,r20
 400c0a8:	b00b883a 	mov	r5,r22
 400c0ac:	8809883a 	mov	r4,r17
 400c0b0:	d8c00515 	stw	r3,20(sp)
 400c0b4:	d9800715 	stw	r6,28(sp)
 400c0b8:	da000615 	stw	r8,24(sp)
 400c0bc:	dd000115 	stw	r20,4(sp)
 400c0c0:	d8800015 	stw	r2,0(sp)
 400c0c4:	400a7d00 	call	400a7d0 <__mulsi3>
 400c0c8:	980b883a 	mov	r5,r19
 400c0cc:	8809883a 	mov	r4,r17
 400c0d0:	d8800215 	stw	r2,8(sp)
 400c0d4:	400a7d00 	call	400a7d0 <__mulsi3>
 400c0d8:	9809883a 	mov	r4,r19
 400c0dc:	a80b883a 	mov	r5,r21
 400c0e0:	1029883a 	mov	r20,r2
 400c0e4:	400a7d00 	call	400a7d0 <__mulsi3>
 400c0e8:	b00b883a 	mov	r5,r22
 400c0ec:	a809883a 	mov	r4,r21
 400c0f0:	d8800415 	stw	r2,16(sp)
 400c0f4:	400a7d00 	call	400a7d0 <__mulsi3>
 400c0f8:	d9c00217 	ldw	r7,8(sp)
 400c0fc:	1505883a 	add	r2,r2,r20
 400c100:	d8c00517 	ldw	r3,20(sp)
 400c104:	3826d43a 	srli	r19,r7,16
 400c108:	d9800717 	ldw	r6,28(sp)
 400c10c:	da000617 	ldw	r8,24(sp)
 400c110:	9885883a 	add	r2,r19,r2
 400c114:	da400417 	ldw	r9,16(sp)
 400c118:	1500022e 	bgeu	r2,r20,400c124 <__muldf3+0x458>
 400c11c:	01000074 	movhi	r4,1
 400c120:	4913883a 	add	r9,r9,r4
 400c124:	1028d43a 	srli	r20,r2,16
 400c128:	1004943a 	slli	r2,r2,16
 400c12c:	802cd43a 	srli	r22,r16,16
 400c130:	843fffcc 	andi	r16,r16,65535
 400c134:	3cffffcc 	andi	r19,r7,65535
 400c138:	9009883a 	mov	r4,r18
 400c13c:	800b883a 	mov	r5,r16
 400c140:	a269883a 	add	r20,r20,r9
 400c144:	d8c00515 	stw	r3,20(sp)
 400c148:	d9800715 	stw	r6,28(sp)
 400c14c:	da000615 	stw	r8,24(sp)
 400c150:	14e7883a 	add	r19,r2,r19
 400c154:	400a7d00 	call	400a7d0 <__mulsi3>
 400c158:	9009883a 	mov	r4,r18
 400c15c:	b00b883a 	mov	r5,r22
 400c160:	d8800315 	stw	r2,12(sp)
 400c164:	400a7d00 	call	400a7d0 <__mulsi3>
 400c168:	b809883a 	mov	r4,r23
 400c16c:	b00b883a 	mov	r5,r22
 400c170:	d8800215 	stw	r2,8(sp)
 400c174:	400a7d00 	call	400a7d0 <__mulsi3>
 400c178:	b80b883a 	mov	r5,r23
 400c17c:	8009883a 	mov	r4,r16
 400c180:	d8800415 	stw	r2,16(sp)
 400c184:	400a7d00 	call	400a7d0 <__mulsi3>
 400c188:	da800317 	ldw	r10,12(sp)
 400c18c:	d9c00217 	ldw	r7,8(sp)
 400c190:	d9000017 	ldw	r4,0(sp)
 400c194:	502ed43a 	srli	r23,r10,16
 400c198:	11c5883a 	add	r2,r2,r7
 400c19c:	24e5883a 	add	r18,r4,r19
 400c1a0:	b885883a 	add	r2,r23,r2
 400c1a4:	d8c00517 	ldw	r3,20(sp)
 400c1a8:	d9800717 	ldw	r6,28(sp)
 400c1ac:	da000617 	ldw	r8,24(sp)
 400c1b0:	da400417 	ldw	r9,16(sp)
 400c1b4:	11c0022e 	bgeu	r2,r7,400c1c0 <__muldf3+0x4f4>
 400c1b8:	01000074 	movhi	r4,1
 400c1bc:	4913883a 	add	r9,r9,r4
 400c1c0:	100ed43a 	srli	r7,r2,16
 400c1c4:	1004943a 	slli	r2,r2,16
 400c1c8:	55ffffcc 	andi	r23,r10,65535
 400c1cc:	3a53883a 	add	r9,r7,r9
 400c1d0:	8809883a 	mov	r4,r17
 400c1d4:	800b883a 	mov	r5,r16
 400c1d8:	d8c00515 	stw	r3,20(sp)
 400c1dc:	d9800715 	stw	r6,28(sp)
 400c1e0:	da000615 	stw	r8,24(sp)
 400c1e4:	da400415 	stw	r9,16(sp)
 400c1e8:	15ef883a 	add	r23,r2,r23
 400c1ec:	400a7d00 	call	400a7d0 <__mulsi3>
 400c1f0:	8809883a 	mov	r4,r17
 400c1f4:	b00b883a 	mov	r5,r22
 400c1f8:	d8800215 	stw	r2,8(sp)
 400c1fc:	400a7d00 	call	400a7d0 <__mulsi3>
 400c200:	b00b883a 	mov	r5,r22
 400c204:	a809883a 	mov	r4,r21
 400c208:	d8800315 	stw	r2,12(sp)
 400c20c:	400a7d00 	call	400a7d0 <__mulsi3>
 400c210:	8009883a 	mov	r4,r16
 400c214:	a80b883a 	mov	r5,r21
 400c218:	1023883a 	mov	r17,r2
 400c21c:	400a7d00 	call	400a7d0 <__mulsi3>
 400c220:	d9c00217 	ldw	r7,8(sp)
 400c224:	da800317 	ldw	r10,12(sp)
 400c228:	d8c00517 	ldw	r3,20(sp)
 400c22c:	3808d43a 	srli	r4,r7,16
 400c230:	1285883a 	add	r2,r2,r10
 400c234:	d9800717 	ldw	r6,28(sp)
 400c238:	2085883a 	add	r2,r4,r2
 400c23c:	da000617 	ldw	r8,24(sp)
 400c240:	da400417 	ldw	r9,16(sp)
 400c244:	1280022e 	bgeu	r2,r10,400c250 <__muldf3+0x584>
 400c248:	01000074 	movhi	r4,1
 400c24c:	8923883a 	add	r17,r17,r4
 400c250:	1008943a 	slli	r4,r2,16
 400c254:	39ffffcc 	andi	r7,r7,65535
 400c258:	e4b9883a 	add	fp,fp,r18
 400c25c:	21cf883a 	add	r7,r4,r7
 400c260:	e4e7803a 	cmpltu	r19,fp,r19
 400c264:	3d0f883a 	add	r7,r7,r20
 400c268:	bf39883a 	add	fp,r23,fp
 400c26c:	99c9883a 	add	r4,r19,r7
 400c270:	e5ef803a 	cmpltu	r23,fp,r23
 400c274:	490b883a 	add	r5,r9,r4
 400c278:	1004d43a 	srli	r2,r2,16
 400c27c:	b965883a 	add	r18,r23,r5
 400c280:	24c9803a 	cmpltu	r4,r4,r19
 400c284:	3d29803a 	cmpltu	r20,r7,r20
 400c288:	a128b03a 	or	r20,r20,r4
 400c28c:	95ef803a 	cmpltu	r23,r18,r23
 400c290:	2a53803a 	cmpltu	r9,r5,r9
 400c294:	a0a9883a 	add	r20,r20,r2
 400c298:	4deeb03a 	or	r23,r9,r23
 400c29c:	a5ef883a 	add	r23,r20,r23
 400c2a0:	bc63883a 	add	r17,r23,r17
 400c2a4:	e004927a 	slli	r2,fp,9
 400c2a8:	d9000117 	ldw	r4,4(sp)
 400c2ac:	882e927a 	slli	r23,r17,9
 400c2b0:	9022d5fa 	srli	r17,r18,23
 400c2b4:	e038d5fa 	srli	fp,fp,23
 400c2b8:	1104b03a 	or	r2,r2,r4
 400c2bc:	9024927a 	slli	r18,r18,9
 400c2c0:	1004c03a 	cmpne	r2,r2,zero
 400c2c4:	bc62b03a 	or	r17,r23,r17
 400c2c8:	1738b03a 	or	fp,r2,fp
 400c2cc:	8880402c 	andhi	r2,r17,256
 400c2d0:	e4a4b03a 	or	r18,fp,r18
 400c2d4:	10000726 	beq	r2,zero,400c2f4 <__muldf3+0x628>
 400c2d8:	9006d07a 	srli	r3,r18,1
 400c2dc:	880497fa 	slli	r2,r17,31
 400c2e0:	9480004c 	andi	r18,r18,1
 400c2e4:	8822d07a 	srli	r17,r17,1
 400c2e8:	1ca4b03a 	or	r18,r3,r18
 400c2ec:	14a4b03a 	or	r18,r2,r18
 400c2f0:	4007883a 	mov	r3,r8
 400c2f4:	1880ffc4 	addi	r2,r3,1023
 400c2f8:	0080460e 	bge	zero,r2,400c414 <__muldf3+0x748>
 400c2fc:	910001cc 	andi	r4,r18,7
 400c300:	20000726 	beq	r4,zero,400c320 <__muldf3+0x654>
 400c304:	910003cc 	andi	r4,r18,15
 400c308:	01400104 	movi	r5,4
 400c30c:	21400426 	beq	r4,r5,400c320 <__muldf3+0x654>
 400c310:	9149883a 	add	r4,r18,r5
 400c314:	24a5803a 	cmpltu	r18,r4,r18
 400c318:	8ca3883a 	add	r17,r17,r18
 400c31c:	2025883a 	mov	r18,r4
 400c320:	8900402c 	andhi	r4,r17,256
 400c324:	20000426 	beq	r4,zero,400c338 <__muldf3+0x66c>
 400c328:	18810004 	addi	r2,r3,1024
 400c32c:	00ffc034 	movhi	r3,65280
 400c330:	18ffffc4 	addi	r3,r3,-1
 400c334:	88e2703a 	and	r17,r17,r3
 400c338:	00c1ff84 	movi	r3,2046
 400c33c:	18bf1316 	blt	r3,r2,400bf8c <__alt_data_end+0xfc00bf8c>
 400c340:	882c977a 	slli	r22,r17,29
 400c344:	9024d0fa 	srli	r18,r18,3
 400c348:	8822927a 	slli	r17,r17,9
 400c34c:	1081ffcc 	andi	r2,r2,2047
 400c350:	b4acb03a 	or	r22,r22,r18
 400c354:	8820d33a 	srli	r16,r17,12
 400c358:	3027883a 	mov	r19,r6
 400c35c:	003eba06 	br	400be48 <__alt_data_end+0xfc00be48>
 400c360:	8080022c 	andhi	r2,r16,8
 400c364:	10000926 	beq	r2,zero,400c38c <__muldf3+0x6c0>
 400c368:	8880022c 	andhi	r2,r17,8
 400c36c:	1000071e 	bne	r2,zero,400c38c <__muldf3+0x6c0>
 400c370:	00800434 	movhi	r2,16
 400c374:	8c000234 	orhi	r16,r17,8
 400c378:	10bfffc4 	addi	r2,r2,-1
 400c37c:	e027883a 	mov	r19,fp
 400c380:	80a0703a 	and	r16,r16,r2
 400c384:	902d883a 	mov	r22,r18
 400c388:	003f1706 	br	400bfe8 <__alt_data_end+0xfc00bfe8>
 400c38c:	00800434 	movhi	r2,16
 400c390:	84000234 	orhi	r16,r16,8
 400c394:	10bfffc4 	addi	r2,r2,-1
 400c398:	80a0703a 	and	r16,r16,r2
 400c39c:	003f1206 	br	400bfe8 <__alt_data_end+0xfc00bfe8>
 400c3a0:	147ff604 	addi	r17,r2,-40
 400c3a4:	3462983a 	sll	r17,r6,r17
 400c3a8:	0025883a 	mov	r18,zero
 400c3ac:	003ef306 	br	400bf7c <__alt_data_end+0xfc00bf7c>
 400c3b0:	3009883a 	mov	r4,r6
 400c3b4:	d9400215 	stw	r5,8(sp)
 400c3b8:	d9800715 	stw	r6,28(sp)
 400c3bc:	da400415 	stw	r9,16(sp)
 400c3c0:	da800315 	stw	r10,12(sp)
 400c3c4:	400d0380 	call	400d038 <__clzsi2>
 400c3c8:	10800804 	addi	r2,r2,32
 400c3cc:	da800317 	ldw	r10,12(sp)
 400c3d0:	da400417 	ldw	r9,16(sp)
 400c3d4:	d9800717 	ldw	r6,28(sp)
 400c3d8:	d9400217 	ldw	r5,8(sp)
 400c3dc:	003edd06 	br	400bf54 <__alt_data_end+0xfc00bf54>
 400c3e0:	143ff604 	addi	r16,r2,-40
 400c3e4:	ac20983a 	sll	r16,r21,r16
 400c3e8:	002d883a 	mov	r22,zero
 400c3ec:	003ec106 	br	400bef4 <__alt_data_end+0xfc00bef4>
 400c3f0:	d9800715 	stw	r6,28(sp)
 400c3f4:	d9c00215 	stw	r7,8(sp)
 400c3f8:	da400415 	stw	r9,16(sp)
 400c3fc:	400d0380 	call	400d038 <__clzsi2>
 400c400:	10800804 	addi	r2,r2,32
 400c404:	da400417 	ldw	r9,16(sp)
 400c408:	d9c00217 	ldw	r7,8(sp)
 400c40c:	d9800717 	ldw	r6,28(sp)
 400c410:	003eae06 	br	400becc <__alt_data_end+0xfc00becc>
 400c414:	00c00044 	movi	r3,1
 400c418:	1887c83a 	sub	r3,r3,r2
 400c41c:	01000e04 	movi	r4,56
 400c420:	20fe8516 	blt	r4,r3,400be38 <__alt_data_end+0xfc00be38>
 400c424:	010007c4 	movi	r4,31
 400c428:	20c01b16 	blt	r4,r3,400c498 <__muldf3+0x7cc>
 400c42c:	00800804 	movi	r2,32
 400c430:	10c5c83a 	sub	r2,r2,r3
 400c434:	888a983a 	sll	r5,r17,r2
 400c438:	90c8d83a 	srl	r4,r18,r3
 400c43c:	9084983a 	sll	r2,r18,r2
 400c440:	88e2d83a 	srl	r17,r17,r3
 400c444:	2906b03a 	or	r3,r5,r4
 400c448:	1004c03a 	cmpne	r2,r2,zero
 400c44c:	1886b03a 	or	r3,r3,r2
 400c450:	188001cc 	andi	r2,r3,7
 400c454:	10000726 	beq	r2,zero,400c474 <__muldf3+0x7a8>
 400c458:	188003cc 	andi	r2,r3,15
 400c45c:	01000104 	movi	r4,4
 400c460:	11000426 	beq	r2,r4,400c474 <__muldf3+0x7a8>
 400c464:	1805883a 	mov	r2,r3
 400c468:	10c00104 	addi	r3,r2,4
 400c46c:	1885803a 	cmpltu	r2,r3,r2
 400c470:	88a3883a 	add	r17,r17,r2
 400c474:	8880202c 	andhi	r2,r17,128
 400c478:	10001c26 	beq	r2,zero,400c4ec <__muldf3+0x820>
 400c47c:	3027883a 	mov	r19,r6
 400c480:	00800044 	movi	r2,1
 400c484:	0021883a 	mov	r16,zero
 400c488:	002d883a 	mov	r22,zero
 400c48c:	003e6e06 	br	400be48 <__alt_data_end+0xfc00be48>
 400c490:	4007883a 	mov	r3,r8
 400c494:	003f9706 	br	400c2f4 <__alt_data_end+0xfc00c2f4>
 400c498:	017ff844 	movi	r5,-31
 400c49c:	2885c83a 	sub	r2,r5,r2
 400c4a0:	888ad83a 	srl	r5,r17,r2
 400c4a4:	00800804 	movi	r2,32
 400c4a8:	18801a26 	beq	r3,r2,400c514 <__muldf3+0x848>
 400c4ac:	01001004 	movi	r4,64
 400c4b0:	20c7c83a 	sub	r3,r4,r3
 400c4b4:	88e2983a 	sll	r17,r17,r3
 400c4b8:	8ca4b03a 	or	r18,r17,r18
 400c4bc:	9004c03a 	cmpne	r2,r18,zero
 400c4c0:	2884b03a 	or	r2,r5,r2
 400c4c4:	144001cc 	andi	r17,r2,7
 400c4c8:	88000d1e 	bne	r17,zero,400c500 <__muldf3+0x834>
 400c4cc:	0021883a 	mov	r16,zero
 400c4d0:	102cd0fa 	srli	r22,r2,3
 400c4d4:	3027883a 	mov	r19,r6
 400c4d8:	0005883a 	mov	r2,zero
 400c4dc:	b46cb03a 	or	r22,r22,r17
 400c4e0:	003e5906 	br	400be48 <__alt_data_end+0xfc00be48>
 400c4e4:	1007883a 	mov	r3,r2
 400c4e8:	0023883a 	mov	r17,zero
 400c4ec:	8820927a 	slli	r16,r17,9
 400c4f0:	1805883a 	mov	r2,r3
 400c4f4:	8822977a 	slli	r17,r17,29
 400c4f8:	8020d33a 	srli	r16,r16,12
 400c4fc:	003ff406 	br	400c4d0 <__alt_data_end+0xfc00c4d0>
 400c500:	10c003cc 	andi	r3,r2,15
 400c504:	01000104 	movi	r4,4
 400c508:	193ff626 	beq	r3,r4,400c4e4 <__alt_data_end+0xfc00c4e4>
 400c50c:	0023883a 	mov	r17,zero
 400c510:	003fd506 	br	400c468 <__alt_data_end+0xfc00c468>
 400c514:	0023883a 	mov	r17,zero
 400c518:	003fe706 	br	400c4b8 <__alt_data_end+0xfc00c4b8>
 400c51c:	00800434 	movhi	r2,16
 400c520:	8c000234 	orhi	r16,r17,8
 400c524:	10bfffc4 	addi	r2,r2,-1
 400c528:	3027883a 	mov	r19,r6
 400c52c:	80a0703a 	and	r16,r16,r2
 400c530:	902d883a 	mov	r22,r18
 400c534:	003eac06 	br	400bfe8 <__alt_data_end+0xfc00bfe8>

0400c538 <__subdf3>:
 400c538:	02000434 	movhi	r8,16
 400c53c:	423fffc4 	addi	r8,r8,-1
 400c540:	defffb04 	addi	sp,sp,-20
 400c544:	2a14703a 	and	r10,r5,r8
 400c548:	3812d53a 	srli	r9,r7,20
 400c54c:	3a10703a 	and	r8,r7,r8
 400c550:	2006d77a 	srli	r3,r4,29
 400c554:	3004d77a 	srli	r2,r6,29
 400c558:	dc000015 	stw	r16,0(sp)
 400c55c:	501490fa 	slli	r10,r10,3
 400c560:	2820d53a 	srli	r16,r5,20
 400c564:	401090fa 	slli	r8,r8,3
 400c568:	dc800215 	stw	r18,8(sp)
 400c56c:	dc400115 	stw	r17,4(sp)
 400c570:	dfc00415 	stw	ra,16(sp)
 400c574:	202290fa 	slli	r17,r4,3
 400c578:	dcc00315 	stw	r19,12(sp)
 400c57c:	4a41ffcc 	andi	r9,r9,2047
 400c580:	0101ffc4 	movi	r4,2047
 400c584:	2824d7fa 	srli	r18,r5,31
 400c588:	8401ffcc 	andi	r16,r16,2047
 400c58c:	50c6b03a 	or	r3,r10,r3
 400c590:	380ed7fa 	srli	r7,r7,31
 400c594:	408ab03a 	or	r5,r8,r2
 400c598:	300c90fa 	slli	r6,r6,3
 400c59c:	49009626 	beq	r9,r4,400c7f8 <__subdf3+0x2c0>
 400c5a0:	39c0005c 	xori	r7,r7,1
 400c5a4:	8245c83a 	sub	r2,r16,r9
 400c5a8:	3c807426 	beq	r7,r18,400c77c <__subdf3+0x244>
 400c5ac:	0080af0e 	bge	zero,r2,400c86c <__subdf3+0x334>
 400c5b0:	48002a1e 	bne	r9,zero,400c65c <__subdf3+0x124>
 400c5b4:	2988b03a 	or	r4,r5,r6
 400c5b8:	20009a1e 	bne	r4,zero,400c824 <__subdf3+0x2ec>
 400c5bc:	888001cc 	andi	r2,r17,7
 400c5c0:	10000726 	beq	r2,zero,400c5e0 <__subdf3+0xa8>
 400c5c4:	888003cc 	andi	r2,r17,15
 400c5c8:	01000104 	movi	r4,4
 400c5cc:	11000426 	beq	r2,r4,400c5e0 <__subdf3+0xa8>
 400c5d0:	890b883a 	add	r5,r17,r4
 400c5d4:	2c63803a 	cmpltu	r17,r5,r17
 400c5d8:	1c47883a 	add	r3,r3,r17
 400c5dc:	2823883a 	mov	r17,r5
 400c5e0:	1880202c 	andhi	r2,r3,128
 400c5e4:	10005926 	beq	r2,zero,400c74c <__subdf3+0x214>
 400c5e8:	84000044 	addi	r16,r16,1
 400c5ec:	0081ffc4 	movi	r2,2047
 400c5f0:	8080be26 	beq	r16,r2,400c8ec <__subdf3+0x3b4>
 400c5f4:	017fe034 	movhi	r5,65408
 400c5f8:	297fffc4 	addi	r5,r5,-1
 400c5fc:	1946703a 	and	r3,r3,r5
 400c600:	1804977a 	slli	r2,r3,29
 400c604:	1806927a 	slli	r3,r3,9
 400c608:	8822d0fa 	srli	r17,r17,3
 400c60c:	8401ffcc 	andi	r16,r16,2047
 400c610:	180ad33a 	srli	r5,r3,12
 400c614:	9100004c 	andi	r4,r18,1
 400c618:	1444b03a 	or	r2,r2,r17
 400c61c:	80c1ffcc 	andi	r3,r16,2047
 400c620:	1820953a 	slli	r16,r3,20
 400c624:	20c03fcc 	andi	r3,r4,255
 400c628:	180897fa 	slli	r4,r3,31
 400c62c:	00c00434 	movhi	r3,16
 400c630:	18ffffc4 	addi	r3,r3,-1
 400c634:	28c6703a 	and	r3,r5,r3
 400c638:	1c06b03a 	or	r3,r3,r16
 400c63c:	1906b03a 	or	r3,r3,r4
 400c640:	dfc00417 	ldw	ra,16(sp)
 400c644:	dcc00317 	ldw	r19,12(sp)
 400c648:	dc800217 	ldw	r18,8(sp)
 400c64c:	dc400117 	ldw	r17,4(sp)
 400c650:	dc000017 	ldw	r16,0(sp)
 400c654:	dec00504 	addi	sp,sp,20
 400c658:	f800283a 	ret
 400c65c:	0101ffc4 	movi	r4,2047
 400c660:	813fd626 	beq	r16,r4,400c5bc <__alt_data_end+0xfc00c5bc>
 400c664:	29402034 	orhi	r5,r5,128
 400c668:	01000e04 	movi	r4,56
 400c66c:	2080a316 	blt	r4,r2,400c8fc <__subdf3+0x3c4>
 400c670:	010007c4 	movi	r4,31
 400c674:	2080c616 	blt	r4,r2,400c990 <__subdf3+0x458>
 400c678:	01000804 	movi	r4,32
 400c67c:	2089c83a 	sub	r4,r4,r2
 400c680:	2910983a 	sll	r8,r5,r4
 400c684:	308ed83a 	srl	r7,r6,r2
 400c688:	3108983a 	sll	r4,r6,r4
 400c68c:	2884d83a 	srl	r2,r5,r2
 400c690:	41ccb03a 	or	r6,r8,r7
 400c694:	2008c03a 	cmpne	r4,r4,zero
 400c698:	310cb03a 	or	r6,r6,r4
 400c69c:	898dc83a 	sub	r6,r17,r6
 400c6a0:	89a3803a 	cmpltu	r17,r17,r6
 400c6a4:	1887c83a 	sub	r3,r3,r2
 400c6a8:	1c47c83a 	sub	r3,r3,r17
 400c6ac:	3023883a 	mov	r17,r6
 400c6b0:	1880202c 	andhi	r2,r3,128
 400c6b4:	10002326 	beq	r2,zero,400c744 <__subdf3+0x20c>
 400c6b8:	04c02034 	movhi	r19,128
 400c6bc:	9cffffc4 	addi	r19,r19,-1
 400c6c0:	1ce6703a 	and	r19,r3,r19
 400c6c4:	98007a26 	beq	r19,zero,400c8b0 <__subdf3+0x378>
 400c6c8:	9809883a 	mov	r4,r19
 400c6cc:	400d0380 	call	400d038 <__clzsi2>
 400c6d0:	113ffe04 	addi	r4,r2,-8
 400c6d4:	00c007c4 	movi	r3,31
 400c6d8:	19007b16 	blt	r3,r4,400c8c8 <__subdf3+0x390>
 400c6dc:	00800804 	movi	r2,32
 400c6e0:	1105c83a 	sub	r2,r2,r4
 400c6e4:	8884d83a 	srl	r2,r17,r2
 400c6e8:	9906983a 	sll	r3,r19,r4
 400c6ec:	8922983a 	sll	r17,r17,r4
 400c6f0:	10c4b03a 	or	r2,r2,r3
 400c6f4:	24007816 	blt	r4,r16,400c8d8 <__subdf3+0x3a0>
 400c6f8:	2421c83a 	sub	r16,r4,r16
 400c6fc:	80c00044 	addi	r3,r16,1
 400c700:	010007c4 	movi	r4,31
 400c704:	20c09516 	blt	r4,r3,400c95c <__subdf3+0x424>
 400c708:	01400804 	movi	r5,32
 400c70c:	28cbc83a 	sub	r5,r5,r3
 400c710:	88c8d83a 	srl	r4,r17,r3
 400c714:	8962983a 	sll	r17,r17,r5
 400c718:	114a983a 	sll	r5,r2,r5
 400c71c:	10c6d83a 	srl	r3,r2,r3
 400c720:	8804c03a 	cmpne	r2,r17,zero
 400c724:	290ab03a 	or	r5,r5,r4
 400c728:	28a2b03a 	or	r17,r5,r2
 400c72c:	0021883a 	mov	r16,zero
 400c730:	003fa206 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400c734:	2090b03a 	or	r8,r4,r2
 400c738:	40018e26 	beq	r8,zero,400cd74 <__subdf3+0x83c>
 400c73c:	1007883a 	mov	r3,r2
 400c740:	2023883a 	mov	r17,r4
 400c744:	888001cc 	andi	r2,r17,7
 400c748:	103f9e1e 	bne	r2,zero,400c5c4 <__alt_data_end+0xfc00c5c4>
 400c74c:	1804977a 	slli	r2,r3,29
 400c750:	8822d0fa 	srli	r17,r17,3
 400c754:	1810d0fa 	srli	r8,r3,3
 400c758:	9100004c 	andi	r4,r18,1
 400c75c:	1444b03a 	or	r2,r2,r17
 400c760:	00c1ffc4 	movi	r3,2047
 400c764:	80c02826 	beq	r16,r3,400c808 <__subdf3+0x2d0>
 400c768:	01400434 	movhi	r5,16
 400c76c:	297fffc4 	addi	r5,r5,-1
 400c770:	80e0703a 	and	r16,r16,r3
 400c774:	414a703a 	and	r5,r8,r5
 400c778:	003fa806 	br	400c61c <__alt_data_end+0xfc00c61c>
 400c77c:	0080630e 	bge	zero,r2,400c90c <__subdf3+0x3d4>
 400c780:	48003026 	beq	r9,zero,400c844 <__subdf3+0x30c>
 400c784:	0101ffc4 	movi	r4,2047
 400c788:	813f8c26 	beq	r16,r4,400c5bc <__alt_data_end+0xfc00c5bc>
 400c78c:	29402034 	orhi	r5,r5,128
 400c790:	01000e04 	movi	r4,56
 400c794:	2080a90e 	bge	r4,r2,400ca3c <__subdf3+0x504>
 400c798:	298cb03a 	or	r6,r5,r6
 400c79c:	3012c03a 	cmpne	r9,r6,zero
 400c7a0:	0005883a 	mov	r2,zero
 400c7a4:	4c53883a 	add	r9,r9,r17
 400c7a8:	4c63803a 	cmpltu	r17,r9,r17
 400c7ac:	10c7883a 	add	r3,r2,r3
 400c7b0:	88c7883a 	add	r3,r17,r3
 400c7b4:	4823883a 	mov	r17,r9
 400c7b8:	1880202c 	andhi	r2,r3,128
 400c7bc:	1000d026 	beq	r2,zero,400cb00 <__subdf3+0x5c8>
 400c7c0:	84000044 	addi	r16,r16,1
 400c7c4:	0081ffc4 	movi	r2,2047
 400c7c8:	8080fe26 	beq	r16,r2,400cbc4 <__subdf3+0x68c>
 400c7cc:	00bfe034 	movhi	r2,65408
 400c7d0:	10bfffc4 	addi	r2,r2,-1
 400c7d4:	1886703a 	and	r3,r3,r2
 400c7d8:	880ad07a 	srli	r5,r17,1
 400c7dc:	180497fa 	slli	r2,r3,31
 400c7e0:	8900004c 	andi	r4,r17,1
 400c7e4:	2922b03a 	or	r17,r5,r4
 400c7e8:	1806d07a 	srli	r3,r3,1
 400c7ec:	1462b03a 	or	r17,r2,r17
 400c7f0:	3825883a 	mov	r18,r7
 400c7f4:	003f7106 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400c7f8:	2984b03a 	or	r2,r5,r6
 400c7fc:	103f6826 	beq	r2,zero,400c5a0 <__alt_data_end+0xfc00c5a0>
 400c800:	39c03fcc 	andi	r7,r7,255
 400c804:	003f6706 	br	400c5a4 <__alt_data_end+0xfc00c5a4>
 400c808:	4086b03a 	or	r3,r8,r2
 400c80c:	18015226 	beq	r3,zero,400cd58 <__subdf3+0x820>
 400c810:	00c00434 	movhi	r3,16
 400c814:	41400234 	orhi	r5,r8,8
 400c818:	18ffffc4 	addi	r3,r3,-1
 400c81c:	28ca703a 	and	r5,r5,r3
 400c820:	003f7e06 	br	400c61c <__alt_data_end+0xfc00c61c>
 400c824:	10bfffc4 	addi	r2,r2,-1
 400c828:	1000491e 	bne	r2,zero,400c950 <__subdf3+0x418>
 400c82c:	898fc83a 	sub	r7,r17,r6
 400c830:	89e3803a 	cmpltu	r17,r17,r7
 400c834:	1947c83a 	sub	r3,r3,r5
 400c838:	1c47c83a 	sub	r3,r3,r17
 400c83c:	3823883a 	mov	r17,r7
 400c840:	003f9b06 	br	400c6b0 <__alt_data_end+0xfc00c6b0>
 400c844:	2988b03a 	or	r4,r5,r6
 400c848:	203f5c26 	beq	r4,zero,400c5bc <__alt_data_end+0xfc00c5bc>
 400c84c:	10bfffc4 	addi	r2,r2,-1
 400c850:	1000931e 	bne	r2,zero,400caa0 <__subdf3+0x568>
 400c854:	898d883a 	add	r6,r17,r6
 400c858:	3463803a 	cmpltu	r17,r6,r17
 400c85c:	1947883a 	add	r3,r3,r5
 400c860:	88c7883a 	add	r3,r17,r3
 400c864:	3023883a 	mov	r17,r6
 400c868:	003fd306 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400c86c:	1000541e 	bne	r2,zero,400c9c0 <__subdf3+0x488>
 400c870:	80800044 	addi	r2,r16,1
 400c874:	1081ffcc 	andi	r2,r2,2047
 400c878:	01000044 	movi	r4,1
 400c87c:	2080a20e 	bge	r4,r2,400cb08 <__subdf3+0x5d0>
 400c880:	8989c83a 	sub	r4,r17,r6
 400c884:	8905803a 	cmpltu	r2,r17,r4
 400c888:	1967c83a 	sub	r19,r3,r5
 400c88c:	98a7c83a 	sub	r19,r19,r2
 400c890:	9880202c 	andhi	r2,r19,128
 400c894:	10006326 	beq	r2,zero,400ca24 <__subdf3+0x4ec>
 400c898:	3463c83a 	sub	r17,r6,r17
 400c89c:	28c7c83a 	sub	r3,r5,r3
 400c8a0:	344d803a 	cmpltu	r6,r6,r17
 400c8a4:	19a7c83a 	sub	r19,r3,r6
 400c8a8:	3825883a 	mov	r18,r7
 400c8ac:	983f861e 	bne	r19,zero,400c6c8 <__alt_data_end+0xfc00c6c8>
 400c8b0:	8809883a 	mov	r4,r17
 400c8b4:	400d0380 	call	400d038 <__clzsi2>
 400c8b8:	10800804 	addi	r2,r2,32
 400c8bc:	113ffe04 	addi	r4,r2,-8
 400c8c0:	00c007c4 	movi	r3,31
 400c8c4:	193f850e 	bge	r3,r4,400c6dc <__alt_data_end+0xfc00c6dc>
 400c8c8:	10bff604 	addi	r2,r2,-40
 400c8cc:	8884983a 	sll	r2,r17,r2
 400c8d0:	0023883a 	mov	r17,zero
 400c8d4:	243f880e 	bge	r4,r16,400c6f8 <__alt_data_end+0xfc00c6f8>
 400c8d8:	00ffe034 	movhi	r3,65408
 400c8dc:	18ffffc4 	addi	r3,r3,-1
 400c8e0:	8121c83a 	sub	r16,r16,r4
 400c8e4:	10c6703a 	and	r3,r2,r3
 400c8e8:	003f3406 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400c8ec:	9100004c 	andi	r4,r18,1
 400c8f0:	000b883a 	mov	r5,zero
 400c8f4:	0005883a 	mov	r2,zero
 400c8f8:	003f4806 	br	400c61c <__alt_data_end+0xfc00c61c>
 400c8fc:	298cb03a 	or	r6,r5,r6
 400c900:	300cc03a 	cmpne	r6,r6,zero
 400c904:	0005883a 	mov	r2,zero
 400c908:	003f6406 	br	400c69c <__alt_data_end+0xfc00c69c>
 400c90c:	10009a1e 	bne	r2,zero,400cb78 <__subdf3+0x640>
 400c910:	82400044 	addi	r9,r16,1
 400c914:	4881ffcc 	andi	r2,r9,2047
 400c918:	02800044 	movi	r10,1
 400c91c:	5080670e 	bge	r10,r2,400cabc <__subdf3+0x584>
 400c920:	0081ffc4 	movi	r2,2047
 400c924:	4880af26 	beq	r9,r2,400cbe4 <__subdf3+0x6ac>
 400c928:	898d883a 	add	r6,r17,r6
 400c92c:	1945883a 	add	r2,r3,r5
 400c930:	3447803a 	cmpltu	r3,r6,r17
 400c934:	1887883a 	add	r3,r3,r2
 400c938:	182297fa 	slli	r17,r3,31
 400c93c:	300cd07a 	srli	r6,r6,1
 400c940:	1806d07a 	srli	r3,r3,1
 400c944:	4821883a 	mov	r16,r9
 400c948:	89a2b03a 	or	r17,r17,r6
 400c94c:	003f1b06 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400c950:	0101ffc4 	movi	r4,2047
 400c954:	813f441e 	bne	r16,r4,400c668 <__alt_data_end+0xfc00c668>
 400c958:	003f1806 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400c95c:	843ff844 	addi	r16,r16,-31
 400c960:	01400804 	movi	r5,32
 400c964:	1408d83a 	srl	r4,r2,r16
 400c968:	19405026 	beq	r3,r5,400caac <__subdf3+0x574>
 400c96c:	01401004 	movi	r5,64
 400c970:	28c7c83a 	sub	r3,r5,r3
 400c974:	10c4983a 	sll	r2,r2,r3
 400c978:	88a2b03a 	or	r17,r17,r2
 400c97c:	8822c03a 	cmpne	r17,r17,zero
 400c980:	2462b03a 	or	r17,r4,r17
 400c984:	0007883a 	mov	r3,zero
 400c988:	0021883a 	mov	r16,zero
 400c98c:	003f6d06 	br	400c744 <__alt_data_end+0xfc00c744>
 400c990:	11fff804 	addi	r7,r2,-32
 400c994:	01000804 	movi	r4,32
 400c998:	29ced83a 	srl	r7,r5,r7
 400c99c:	11004526 	beq	r2,r4,400cab4 <__subdf3+0x57c>
 400c9a0:	01001004 	movi	r4,64
 400c9a4:	2089c83a 	sub	r4,r4,r2
 400c9a8:	2904983a 	sll	r2,r5,r4
 400c9ac:	118cb03a 	or	r6,r2,r6
 400c9b0:	300cc03a 	cmpne	r6,r6,zero
 400c9b4:	398cb03a 	or	r6,r7,r6
 400c9b8:	0005883a 	mov	r2,zero
 400c9bc:	003f3706 	br	400c69c <__alt_data_end+0xfc00c69c>
 400c9c0:	80002a26 	beq	r16,zero,400ca6c <__subdf3+0x534>
 400c9c4:	0101ffc4 	movi	r4,2047
 400c9c8:	49006626 	beq	r9,r4,400cb64 <__subdf3+0x62c>
 400c9cc:	0085c83a 	sub	r2,zero,r2
 400c9d0:	18c02034 	orhi	r3,r3,128
 400c9d4:	01000e04 	movi	r4,56
 400c9d8:	20807e16 	blt	r4,r2,400cbd4 <__subdf3+0x69c>
 400c9dc:	010007c4 	movi	r4,31
 400c9e0:	2080e716 	blt	r4,r2,400cd80 <__subdf3+0x848>
 400c9e4:	01000804 	movi	r4,32
 400c9e8:	2089c83a 	sub	r4,r4,r2
 400c9ec:	1914983a 	sll	r10,r3,r4
 400c9f0:	8890d83a 	srl	r8,r17,r2
 400c9f4:	8908983a 	sll	r4,r17,r4
 400c9f8:	1884d83a 	srl	r2,r3,r2
 400c9fc:	5222b03a 	or	r17,r10,r8
 400ca00:	2006c03a 	cmpne	r3,r4,zero
 400ca04:	88e2b03a 	or	r17,r17,r3
 400ca08:	3463c83a 	sub	r17,r6,r17
 400ca0c:	2885c83a 	sub	r2,r5,r2
 400ca10:	344d803a 	cmpltu	r6,r6,r17
 400ca14:	1187c83a 	sub	r3,r2,r6
 400ca18:	4821883a 	mov	r16,r9
 400ca1c:	3825883a 	mov	r18,r7
 400ca20:	003f2306 	br	400c6b0 <__alt_data_end+0xfc00c6b0>
 400ca24:	24d0b03a 	or	r8,r4,r19
 400ca28:	40001b1e 	bne	r8,zero,400ca98 <__subdf3+0x560>
 400ca2c:	0005883a 	mov	r2,zero
 400ca30:	0009883a 	mov	r4,zero
 400ca34:	0021883a 	mov	r16,zero
 400ca38:	003f4906 	br	400c760 <__alt_data_end+0xfc00c760>
 400ca3c:	010007c4 	movi	r4,31
 400ca40:	20803a16 	blt	r4,r2,400cb2c <__subdf3+0x5f4>
 400ca44:	01000804 	movi	r4,32
 400ca48:	2089c83a 	sub	r4,r4,r2
 400ca4c:	2912983a 	sll	r9,r5,r4
 400ca50:	3090d83a 	srl	r8,r6,r2
 400ca54:	3108983a 	sll	r4,r6,r4
 400ca58:	2884d83a 	srl	r2,r5,r2
 400ca5c:	4a12b03a 	or	r9,r9,r8
 400ca60:	2008c03a 	cmpne	r4,r4,zero
 400ca64:	4912b03a 	or	r9,r9,r4
 400ca68:	003f4e06 	br	400c7a4 <__alt_data_end+0xfc00c7a4>
 400ca6c:	1c48b03a 	or	r4,r3,r17
 400ca70:	20003c26 	beq	r4,zero,400cb64 <__subdf3+0x62c>
 400ca74:	0084303a 	nor	r2,zero,r2
 400ca78:	1000381e 	bne	r2,zero,400cb5c <__subdf3+0x624>
 400ca7c:	3463c83a 	sub	r17,r6,r17
 400ca80:	28c5c83a 	sub	r2,r5,r3
 400ca84:	344d803a 	cmpltu	r6,r6,r17
 400ca88:	1187c83a 	sub	r3,r2,r6
 400ca8c:	4821883a 	mov	r16,r9
 400ca90:	3825883a 	mov	r18,r7
 400ca94:	003f0606 	br	400c6b0 <__alt_data_end+0xfc00c6b0>
 400ca98:	2023883a 	mov	r17,r4
 400ca9c:	003f0906 	br	400c6c4 <__alt_data_end+0xfc00c6c4>
 400caa0:	0101ffc4 	movi	r4,2047
 400caa4:	813f3a1e 	bne	r16,r4,400c790 <__alt_data_end+0xfc00c790>
 400caa8:	003ec406 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400caac:	0005883a 	mov	r2,zero
 400cab0:	003fb106 	br	400c978 <__alt_data_end+0xfc00c978>
 400cab4:	0005883a 	mov	r2,zero
 400cab8:	003fbc06 	br	400c9ac <__alt_data_end+0xfc00c9ac>
 400cabc:	1c44b03a 	or	r2,r3,r17
 400cac0:	80008e1e 	bne	r16,zero,400ccfc <__subdf3+0x7c4>
 400cac4:	1000c826 	beq	r2,zero,400cde8 <__subdf3+0x8b0>
 400cac8:	2984b03a 	or	r2,r5,r6
 400cacc:	103ebb26 	beq	r2,zero,400c5bc <__alt_data_end+0xfc00c5bc>
 400cad0:	8989883a 	add	r4,r17,r6
 400cad4:	1945883a 	add	r2,r3,r5
 400cad8:	2447803a 	cmpltu	r3,r4,r17
 400cadc:	1887883a 	add	r3,r3,r2
 400cae0:	1880202c 	andhi	r2,r3,128
 400cae4:	2023883a 	mov	r17,r4
 400cae8:	103f1626 	beq	r2,zero,400c744 <__alt_data_end+0xfc00c744>
 400caec:	00bfe034 	movhi	r2,65408
 400caf0:	10bfffc4 	addi	r2,r2,-1
 400caf4:	5021883a 	mov	r16,r10
 400caf8:	1886703a 	and	r3,r3,r2
 400cafc:	003eaf06 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cb00:	3825883a 	mov	r18,r7
 400cb04:	003f0f06 	br	400c744 <__alt_data_end+0xfc00c744>
 400cb08:	1c44b03a 	or	r2,r3,r17
 400cb0c:	8000251e 	bne	r16,zero,400cba4 <__subdf3+0x66c>
 400cb10:	1000661e 	bne	r2,zero,400ccac <__subdf3+0x774>
 400cb14:	2990b03a 	or	r8,r5,r6
 400cb18:	40009626 	beq	r8,zero,400cd74 <__subdf3+0x83c>
 400cb1c:	2807883a 	mov	r3,r5
 400cb20:	3023883a 	mov	r17,r6
 400cb24:	3825883a 	mov	r18,r7
 400cb28:	003ea406 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cb2c:	127ff804 	addi	r9,r2,-32
 400cb30:	01000804 	movi	r4,32
 400cb34:	2a52d83a 	srl	r9,r5,r9
 400cb38:	11008c26 	beq	r2,r4,400cd6c <__subdf3+0x834>
 400cb3c:	01001004 	movi	r4,64
 400cb40:	2085c83a 	sub	r2,r4,r2
 400cb44:	2884983a 	sll	r2,r5,r2
 400cb48:	118cb03a 	or	r6,r2,r6
 400cb4c:	300cc03a 	cmpne	r6,r6,zero
 400cb50:	4992b03a 	or	r9,r9,r6
 400cb54:	0005883a 	mov	r2,zero
 400cb58:	003f1206 	br	400c7a4 <__alt_data_end+0xfc00c7a4>
 400cb5c:	0101ffc4 	movi	r4,2047
 400cb60:	493f9c1e 	bne	r9,r4,400c9d4 <__alt_data_end+0xfc00c9d4>
 400cb64:	2807883a 	mov	r3,r5
 400cb68:	3023883a 	mov	r17,r6
 400cb6c:	4821883a 	mov	r16,r9
 400cb70:	3825883a 	mov	r18,r7
 400cb74:	003e9106 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cb78:	80001f1e 	bne	r16,zero,400cbf8 <__subdf3+0x6c0>
 400cb7c:	1c48b03a 	or	r4,r3,r17
 400cb80:	20005a26 	beq	r4,zero,400ccec <__subdf3+0x7b4>
 400cb84:	0084303a 	nor	r2,zero,r2
 400cb88:	1000561e 	bne	r2,zero,400cce4 <__subdf3+0x7ac>
 400cb8c:	89a3883a 	add	r17,r17,r6
 400cb90:	1945883a 	add	r2,r3,r5
 400cb94:	898d803a 	cmpltu	r6,r17,r6
 400cb98:	3087883a 	add	r3,r6,r2
 400cb9c:	4821883a 	mov	r16,r9
 400cba0:	003f0506 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400cba4:	10002b1e 	bne	r2,zero,400cc54 <__subdf3+0x71c>
 400cba8:	2984b03a 	or	r2,r5,r6
 400cbac:	10008026 	beq	r2,zero,400cdb0 <__subdf3+0x878>
 400cbb0:	2807883a 	mov	r3,r5
 400cbb4:	3023883a 	mov	r17,r6
 400cbb8:	3825883a 	mov	r18,r7
 400cbbc:	0401ffc4 	movi	r16,2047
 400cbc0:	003e7e06 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cbc4:	3809883a 	mov	r4,r7
 400cbc8:	0011883a 	mov	r8,zero
 400cbcc:	0005883a 	mov	r2,zero
 400cbd0:	003ee306 	br	400c760 <__alt_data_end+0xfc00c760>
 400cbd4:	1c62b03a 	or	r17,r3,r17
 400cbd8:	8822c03a 	cmpne	r17,r17,zero
 400cbdc:	0005883a 	mov	r2,zero
 400cbe0:	003f8906 	br	400ca08 <__alt_data_end+0xfc00ca08>
 400cbe4:	3809883a 	mov	r4,r7
 400cbe8:	4821883a 	mov	r16,r9
 400cbec:	0011883a 	mov	r8,zero
 400cbf0:	0005883a 	mov	r2,zero
 400cbf4:	003eda06 	br	400c760 <__alt_data_end+0xfc00c760>
 400cbf8:	0101ffc4 	movi	r4,2047
 400cbfc:	49003b26 	beq	r9,r4,400ccec <__subdf3+0x7b4>
 400cc00:	0085c83a 	sub	r2,zero,r2
 400cc04:	18c02034 	orhi	r3,r3,128
 400cc08:	01000e04 	movi	r4,56
 400cc0c:	20806e16 	blt	r4,r2,400cdc8 <__subdf3+0x890>
 400cc10:	010007c4 	movi	r4,31
 400cc14:	20807716 	blt	r4,r2,400cdf4 <__subdf3+0x8bc>
 400cc18:	01000804 	movi	r4,32
 400cc1c:	2089c83a 	sub	r4,r4,r2
 400cc20:	1914983a 	sll	r10,r3,r4
 400cc24:	8890d83a 	srl	r8,r17,r2
 400cc28:	8908983a 	sll	r4,r17,r4
 400cc2c:	1884d83a 	srl	r2,r3,r2
 400cc30:	5222b03a 	or	r17,r10,r8
 400cc34:	2006c03a 	cmpne	r3,r4,zero
 400cc38:	88e2b03a 	or	r17,r17,r3
 400cc3c:	89a3883a 	add	r17,r17,r6
 400cc40:	1145883a 	add	r2,r2,r5
 400cc44:	898d803a 	cmpltu	r6,r17,r6
 400cc48:	3087883a 	add	r3,r6,r2
 400cc4c:	4821883a 	mov	r16,r9
 400cc50:	003ed906 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400cc54:	2984b03a 	or	r2,r5,r6
 400cc58:	10004226 	beq	r2,zero,400cd64 <__subdf3+0x82c>
 400cc5c:	1808d0fa 	srli	r4,r3,3
 400cc60:	8822d0fa 	srli	r17,r17,3
 400cc64:	1806977a 	slli	r3,r3,29
 400cc68:	2080022c 	andhi	r2,r4,8
 400cc6c:	1c62b03a 	or	r17,r3,r17
 400cc70:	10000826 	beq	r2,zero,400cc94 <__subdf3+0x75c>
 400cc74:	2812d0fa 	srli	r9,r5,3
 400cc78:	4880022c 	andhi	r2,r9,8
 400cc7c:	1000051e 	bne	r2,zero,400cc94 <__subdf3+0x75c>
 400cc80:	300cd0fa 	srli	r6,r6,3
 400cc84:	2804977a 	slli	r2,r5,29
 400cc88:	4809883a 	mov	r4,r9
 400cc8c:	3825883a 	mov	r18,r7
 400cc90:	11a2b03a 	or	r17,r2,r6
 400cc94:	8806d77a 	srli	r3,r17,29
 400cc98:	200890fa 	slli	r4,r4,3
 400cc9c:	882290fa 	slli	r17,r17,3
 400cca0:	0401ffc4 	movi	r16,2047
 400cca4:	1906b03a 	or	r3,r3,r4
 400cca8:	003e4406 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400ccac:	2984b03a 	or	r2,r5,r6
 400ccb0:	103e4226 	beq	r2,zero,400c5bc <__alt_data_end+0xfc00c5bc>
 400ccb4:	8989c83a 	sub	r4,r17,r6
 400ccb8:	8911803a 	cmpltu	r8,r17,r4
 400ccbc:	1945c83a 	sub	r2,r3,r5
 400ccc0:	1205c83a 	sub	r2,r2,r8
 400ccc4:	1200202c 	andhi	r8,r2,128
 400ccc8:	403e9a26 	beq	r8,zero,400c734 <__alt_data_end+0xfc00c734>
 400cccc:	3463c83a 	sub	r17,r6,r17
 400ccd0:	28c5c83a 	sub	r2,r5,r3
 400ccd4:	344d803a 	cmpltu	r6,r6,r17
 400ccd8:	1187c83a 	sub	r3,r2,r6
 400ccdc:	3825883a 	mov	r18,r7
 400cce0:	003e3606 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cce4:	0101ffc4 	movi	r4,2047
 400cce8:	493fc71e 	bne	r9,r4,400cc08 <__alt_data_end+0xfc00cc08>
 400ccec:	2807883a 	mov	r3,r5
 400ccf0:	3023883a 	mov	r17,r6
 400ccf4:	4821883a 	mov	r16,r9
 400ccf8:	003e3006 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400ccfc:	10003626 	beq	r2,zero,400cdd8 <__subdf3+0x8a0>
 400cd00:	2984b03a 	or	r2,r5,r6
 400cd04:	10001726 	beq	r2,zero,400cd64 <__subdf3+0x82c>
 400cd08:	1808d0fa 	srli	r4,r3,3
 400cd0c:	8822d0fa 	srli	r17,r17,3
 400cd10:	1806977a 	slli	r3,r3,29
 400cd14:	2080022c 	andhi	r2,r4,8
 400cd18:	1c62b03a 	or	r17,r3,r17
 400cd1c:	10000726 	beq	r2,zero,400cd3c <__subdf3+0x804>
 400cd20:	2812d0fa 	srli	r9,r5,3
 400cd24:	4880022c 	andhi	r2,r9,8
 400cd28:	1000041e 	bne	r2,zero,400cd3c <__subdf3+0x804>
 400cd2c:	300cd0fa 	srli	r6,r6,3
 400cd30:	2804977a 	slli	r2,r5,29
 400cd34:	4809883a 	mov	r4,r9
 400cd38:	11a2b03a 	or	r17,r2,r6
 400cd3c:	8806d77a 	srli	r3,r17,29
 400cd40:	200890fa 	slli	r4,r4,3
 400cd44:	882290fa 	slli	r17,r17,3
 400cd48:	3825883a 	mov	r18,r7
 400cd4c:	1906b03a 	or	r3,r3,r4
 400cd50:	0401ffc4 	movi	r16,2047
 400cd54:	003e1906 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cd58:	000b883a 	mov	r5,zero
 400cd5c:	0005883a 	mov	r2,zero
 400cd60:	003e2e06 	br	400c61c <__alt_data_end+0xfc00c61c>
 400cd64:	0401ffc4 	movi	r16,2047
 400cd68:	003e1406 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cd6c:	0005883a 	mov	r2,zero
 400cd70:	003f7506 	br	400cb48 <__alt_data_end+0xfc00cb48>
 400cd74:	0005883a 	mov	r2,zero
 400cd78:	0009883a 	mov	r4,zero
 400cd7c:	003e7806 	br	400c760 <__alt_data_end+0xfc00c760>
 400cd80:	123ff804 	addi	r8,r2,-32
 400cd84:	01000804 	movi	r4,32
 400cd88:	1a10d83a 	srl	r8,r3,r8
 400cd8c:	11002526 	beq	r2,r4,400ce24 <__subdf3+0x8ec>
 400cd90:	01001004 	movi	r4,64
 400cd94:	2085c83a 	sub	r2,r4,r2
 400cd98:	1884983a 	sll	r2,r3,r2
 400cd9c:	1444b03a 	or	r2,r2,r17
 400cda0:	1004c03a 	cmpne	r2,r2,zero
 400cda4:	40a2b03a 	or	r17,r8,r2
 400cda8:	0005883a 	mov	r2,zero
 400cdac:	003f1606 	br	400ca08 <__alt_data_end+0xfc00ca08>
 400cdb0:	02000434 	movhi	r8,16
 400cdb4:	0009883a 	mov	r4,zero
 400cdb8:	423fffc4 	addi	r8,r8,-1
 400cdbc:	00bfffc4 	movi	r2,-1
 400cdc0:	0401ffc4 	movi	r16,2047
 400cdc4:	003e6606 	br	400c760 <__alt_data_end+0xfc00c760>
 400cdc8:	1c62b03a 	or	r17,r3,r17
 400cdcc:	8822c03a 	cmpne	r17,r17,zero
 400cdd0:	0005883a 	mov	r2,zero
 400cdd4:	003f9906 	br	400cc3c <__alt_data_end+0xfc00cc3c>
 400cdd8:	2807883a 	mov	r3,r5
 400cddc:	3023883a 	mov	r17,r6
 400cde0:	0401ffc4 	movi	r16,2047
 400cde4:	003df506 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cde8:	2807883a 	mov	r3,r5
 400cdec:	3023883a 	mov	r17,r6
 400cdf0:	003df206 	br	400c5bc <__alt_data_end+0xfc00c5bc>
 400cdf4:	123ff804 	addi	r8,r2,-32
 400cdf8:	01000804 	movi	r4,32
 400cdfc:	1a10d83a 	srl	r8,r3,r8
 400ce00:	11000a26 	beq	r2,r4,400ce2c <__subdf3+0x8f4>
 400ce04:	01001004 	movi	r4,64
 400ce08:	2085c83a 	sub	r2,r4,r2
 400ce0c:	1884983a 	sll	r2,r3,r2
 400ce10:	1444b03a 	or	r2,r2,r17
 400ce14:	1004c03a 	cmpne	r2,r2,zero
 400ce18:	40a2b03a 	or	r17,r8,r2
 400ce1c:	0005883a 	mov	r2,zero
 400ce20:	003f8606 	br	400cc3c <__alt_data_end+0xfc00cc3c>
 400ce24:	0005883a 	mov	r2,zero
 400ce28:	003fdc06 	br	400cd9c <__alt_data_end+0xfc00cd9c>
 400ce2c:	0005883a 	mov	r2,zero
 400ce30:	003ff706 	br	400ce10 <__alt_data_end+0xfc00ce10>

0400ce34 <__fixdfsi>:
 400ce34:	280cd53a 	srli	r6,r5,20
 400ce38:	00c00434 	movhi	r3,16
 400ce3c:	18ffffc4 	addi	r3,r3,-1
 400ce40:	3181ffcc 	andi	r6,r6,2047
 400ce44:	01c0ff84 	movi	r7,1022
 400ce48:	28c6703a 	and	r3,r5,r3
 400ce4c:	280ad7fa 	srli	r5,r5,31
 400ce50:	3980120e 	bge	r7,r6,400ce9c <__fixdfsi+0x68>
 400ce54:	00810744 	movi	r2,1053
 400ce58:	11800c16 	blt	r2,r6,400ce8c <__fixdfsi+0x58>
 400ce5c:	00810cc4 	movi	r2,1075
 400ce60:	1185c83a 	sub	r2,r2,r6
 400ce64:	01c007c4 	movi	r7,31
 400ce68:	18c00434 	orhi	r3,r3,16
 400ce6c:	38800d16 	blt	r7,r2,400cea4 <__fixdfsi+0x70>
 400ce70:	31befb44 	addi	r6,r6,-1043
 400ce74:	2084d83a 	srl	r2,r4,r2
 400ce78:	1986983a 	sll	r3,r3,r6
 400ce7c:	1884b03a 	or	r2,r3,r2
 400ce80:	28000726 	beq	r5,zero,400cea0 <__fixdfsi+0x6c>
 400ce84:	0085c83a 	sub	r2,zero,r2
 400ce88:	f800283a 	ret
 400ce8c:	00a00034 	movhi	r2,32768
 400ce90:	10bfffc4 	addi	r2,r2,-1
 400ce94:	2885883a 	add	r2,r5,r2
 400ce98:	f800283a 	ret
 400ce9c:	0005883a 	mov	r2,zero
 400cea0:	f800283a 	ret
 400cea4:	008104c4 	movi	r2,1043
 400cea8:	1185c83a 	sub	r2,r2,r6
 400ceac:	1884d83a 	srl	r2,r3,r2
 400ceb0:	003ff306 	br	400ce80 <__alt_data_end+0xfc00ce80>

0400ceb4 <__floatsidf>:
 400ceb4:	defffd04 	addi	sp,sp,-12
 400ceb8:	dfc00215 	stw	ra,8(sp)
 400cebc:	dc400115 	stw	r17,4(sp)
 400cec0:	dc000015 	stw	r16,0(sp)
 400cec4:	20002b26 	beq	r4,zero,400cf74 <__floatsidf+0xc0>
 400cec8:	2023883a 	mov	r17,r4
 400cecc:	2020d7fa 	srli	r16,r4,31
 400ced0:	20002d16 	blt	r4,zero,400cf88 <__floatsidf+0xd4>
 400ced4:	8809883a 	mov	r4,r17
 400ced8:	400d0380 	call	400d038 <__clzsi2>
 400cedc:	01410784 	movi	r5,1054
 400cee0:	288bc83a 	sub	r5,r5,r2
 400cee4:	01010cc4 	movi	r4,1075
 400cee8:	2149c83a 	sub	r4,r4,r5
 400ceec:	00c007c4 	movi	r3,31
 400cef0:	1900160e 	bge	r3,r4,400cf4c <__floatsidf+0x98>
 400cef4:	00c104c4 	movi	r3,1043
 400cef8:	1947c83a 	sub	r3,r3,r5
 400cefc:	88c6983a 	sll	r3,r17,r3
 400cf00:	00800434 	movhi	r2,16
 400cf04:	10bfffc4 	addi	r2,r2,-1
 400cf08:	1886703a 	and	r3,r3,r2
 400cf0c:	2941ffcc 	andi	r5,r5,2047
 400cf10:	800d883a 	mov	r6,r16
 400cf14:	0005883a 	mov	r2,zero
 400cf18:	280a953a 	slli	r5,r5,20
 400cf1c:	31803fcc 	andi	r6,r6,255
 400cf20:	01000434 	movhi	r4,16
 400cf24:	300c97fa 	slli	r6,r6,31
 400cf28:	213fffc4 	addi	r4,r4,-1
 400cf2c:	1906703a 	and	r3,r3,r4
 400cf30:	1946b03a 	or	r3,r3,r5
 400cf34:	1986b03a 	or	r3,r3,r6
 400cf38:	dfc00217 	ldw	ra,8(sp)
 400cf3c:	dc400117 	ldw	r17,4(sp)
 400cf40:	dc000017 	ldw	r16,0(sp)
 400cf44:	dec00304 	addi	sp,sp,12
 400cf48:	f800283a 	ret
 400cf4c:	00c002c4 	movi	r3,11
 400cf50:	1887c83a 	sub	r3,r3,r2
 400cf54:	88c6d83a 	srl	r3,r17,r3
 400cf58:	8904983a 	sll	r2,r17,r4
 400cf5c:	01000434 	movhi	r4,16
 400cf60:	213fffc4 	addi	r4,r4,-1
 400cf64:	2941ffcc 	andi	r5,r5,2047
 400cf68:	1906703a 	and	r3,r3,r4
 400cf6c:	800d883a 	mov	r6,r16
 400cf70:	003fe906 	br	400cf18 <__alt_data_end+0xfc00cf18>
 400cf74:	000d883a 	mov	r6,zero
 400cf78:	000b883a 	mov	r5,zero
 400cf7c:	0007883a 	mov	r3,zero
 400cf80:	0005883a 	mov	r2,zero
 400cf84:	003fe406 	br	400cf18 <__alt_data_end+0xfc00cf18>
 400cf88:	0123c83a 	sub	r17,zero,r4
 400cf8c:	003fd106 	br	400ced4 <__alt_data_end+0xfc00ced4>

0400cf90 <__floatunsidf>:
 400cf90:	defffe04 	addi	sp,sp,-8
 400cf94:	dc000015 	stw	r16,0(sp)
 400cf98:	dfc00115 	stw	ra,4(sp)
 400cf9c:	2021883a 	mov	r16,r4
 400cfa0:	20002226 	beq	r4,zero,400d02c <__floatunsidf+0x9c>
 400cfa4:	400d0380 	call	400d038 <__clzsi2>
 400cfa8:	01010784 	movi	r4,1054
 400cfac:	2089c83a 	sub	r4,r4,r2
 400cfb0:	01810cc4 	movi	r6,1075
 400cfb4:	310dc83a 	sub	r6,r6,r4
 400cfb8:	00c007c4 	movi	r3,31
 400cfbc:	1980120e 	bge	r3,r6,400d008 <__floatunsidf+0x78>
 400cfc0:	00c104c4 	movi	r3,1043
 400cfc4:	1907c83a 	sub	r3,r3,r4
 400cfc8:	80ca983a 	sll	r5,r16,r3
 400cfcc:	00800434 	movhi	r2,16
 400cfd0:	10bfffc4 	addi	r2,r2,-1
 400cfd4:	2101ffcc 	andi	r4,r4,2047
 400cfd8:	0021883a 	mov	r16,zero
 400cfdc:	288a703a 	and	r5,r5,r2
 400cfe0:	2008953a 	slli	r4,r4,20
 400cfe4:	00c00434 	movhi	r3,16
 400cfe8:	18ffffc4 	addi	r3,r3,-1
 400cfec:	28c6703a 	and	r3,r5,r3
 400cff0:	8005883a 	mov	r2,r16
 400cff4:	1906b03a 	or	r3,r3,r4
 400cff8:	dfc00117 	ldw	ra,4(sp)
 400cffc:	dc000017 	ldw	r16,0(sp)
 400d000:	dec00204 	addi	sp,sp,8
 400d004:	f800283a 	ret
 400d008:	00c002c4 	movi	r3,11
 400d00c:	188bc83a 	sub	r5,r3,r2
 400d010:	814ad83a 	srl	r5,r16,r5
 400d014:	00c00434 	movhi	r3,16
 400d018:	18ffffc4 	addi	r3,r3,-1
 400d01c:	81a0983a 	sll	r16,r16,r6
 400d020:	2101ffcc 	andi	r4,r4,2047
 400d024:	28ca703a 	and	r5,r5,r3
 400d028:	003fed06 	br	400cfe0 <__alt_data_end+0xfc00cfe0>
 400d02c:	0009883a 	mov	r4,zero
 400d030:	000b883a 	mov	r5,zero
 400d034:	003fea06 	br	400cfe0 <__alt_data_end+0xfc00cfe0>

0400d038 <__clzsi2>:
 400d038:	00bfffd4 	movui	r2,65535
 400d03c:	11000536 	bltu	r2,r4,400d054 <__clzsi2+0x1c>
 400d040:	00803fc4 	movi	r2,255
 400d044:	11000f36 	bltu	r2,r4,400d084 <__clzsi2+0x4c>
 400d048:	00800804 	movi	r2,32
 400d04c:	0007883a 	mov	r3,zero
 400d050:	00000506 	br	400d068 <__clzsi2+0x30>
 400d054:	00804034 	movhi	r2,256
 400d058:	10bfffc4 	addi	r2,r2,-1
 400d05c:	11000c2e 	bgeu	r2,r4,400d090 <__clzsi2+0x58>
 400d060:	00800204 	movi	r2,8
 400d064:	00c00604 	movi	r3,24
 400d068:	20c8d83a 	srl	r4,r4,r3
 400d06c:	00c10074 	movhi	r3,1025
 400d070:	18c8f104 	addi	r3,r3,9156
 400d074:	1909883a 	add	r4,r3,r4
 400d078:	20c00003 	ldbu	r3,0(r4)
 400d07c:	10c5c83a 	sub	r2,r2,r3
 400d080:	f800283a 	ret
 400d084:	00800604 	movi	r2,24
 400d088:	00c00204 	movi	r3,8
 400d08c:	003ff606 	br	400d068 <__alt_data_end+0xfc00d068>
 400d090:	00800404 	movi	r2,16
 400d094:	1007883a 	mov	r3,r2
 400d098:	003ff306 	br	400d068 <__alt_data_end+0xfc00d068>

0400d09c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d09c:	defffe04 	addi	sp,sp,-8
 400d0a0:	dfc00115 	stw	ra,4(sp)
 400d0a4:	df000015 	stw	fp,0(sp)
 400d0a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d0ac:	d0a00b17 	ldw	r2,-32724(gp)
 400d0b0:	10000326 	beq	r2,zero,400d0c0 <alt_get_errno+0x24>
 400d0b4:	d0a00b17 	ldw	r2,-32724(gp)
 400d0b8:	103ee83a 	callr	r2
 400d0bc:	00000106 	br	400d0c4 <alt_get_errno+0x28>
 400d0c0:	d0a71404 	addi	r2,gp,-25520
}
 400d0c4:	e037883a 	mov	sp,fp
 400d0c8:	dfc00117 	ldw	ra,4(sp)
 400d0cc:	df000017 	ldw	fp,0(sp)
 400d0d0:	dec00204 	addi	sp,sp,8
 400d0d4:	f800283a 	ret

0400d0d8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400d0d8:	defffb04 	addi	sp,sp,-20
 400d0dc:	dfc00415 	stw	ra,16(sp)
 400d0e0:	df000315 	stw	fp,12(sp)
 400d0e4:	df000304 	addi	fp,sp,12
 400d0e8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400d0ec:	e0bfff17 	ldw	r2,-4(fp)
 400d0f0:	10000816 	blt	r2,zero,400d114 <close+0x3c>
 400d0f4:	01400304 	movi	r5,12
 400d0f8:	e13fff17 	ldw	r4,-4(fp)
 400d0fc:	400a7d00 	call	400a7d0 <__mulsi3>
 400d100:	1007883a 	mov	r3,r2
 400d104:	00810074 	movhi	r2,1025
 400d108:	108b7f04 	addi	r2,r2,11772
 400d10c:	1885883a 	add	r2,r3,r2
 400d110:	00000106 	br	400d118 <close+0x40>
 400d114:	0005883a 	mov	r2,zero
 400d118:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400d11c:	e0bffd17 	ldw	r2,-12(fp)
 400d120:	10001926 	beq	r2,zero,400d188 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400d124:	e0bffd17 	ldw	r2,-12(fp)
 400d128:	10800017 	ldw	r2,0(r2)
 400d12c:	10800417 	ldw	r2,16(r2)
 400d130:	10000626 	beq	r2,zero,400d14c <close+0x74>
 400d134:	e0bffd17 	ldw	r2,-12(fp)
 400d138:	10800017 	ldw	r2,0(r2)
 400d13c:	10800417 	ldw	r2,16(r2)
 400d140:	e13ffd17 	ldw	r4,-12(fp)
 400d144:	103ee83a 	callr	r2
 400d148:	00000106 	br	400d150 <close+0x78>
 400d14c:	0005883a 	mov	r2,zero
 400d150:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400d154:	e13fff17 	ldw	r4,-4(fp)
 400d158:	400d7c00 	call	400d7c0 <alt_release_fd>
    if (rval < 0)
 400d15c:	e0bffe17 	ldw	r2,-8(fp)
 400d160:	1000070e 	bge	r2,zero,400d180 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 400d164:	400d09c0 	call	400d09c <alt_get_errno>
 400d168:	1007883a 	mov	r3,r2
 400d16c:	e0bffe17 	ldw	r2,-8(fp)
 400d170:	0085c83a 	sub	r2,zero,r2
 400d174:	18800015 	stw	r2,0(r3)
      return -1;
 400d178:	00bfffc4 	movi	r2,-1
 400d17c:	00000706 	br	400d19c <close+0xc4>
    }
    return 0;
 400d180:	0005883a 	mov	r2,zero
 400d184:	00000506 	br	400d19c <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d188:	400d09c0 	call	400d09c <alt_get_errno>
 400d18c:	1007883a 	mov	r3,r2
 400d190:	00801444 	movi	r2,81
 400d194:	18800015 	stw	r2,0(r3)
    return -1;
 400d198:	00bfffc4 	movi	r2,-1
  }
}
 400d19c:	e037883a 	mov	sp,fp
 400d1a0:	dfc00117 	ldw	ra,4(sp)
 400d1a4:	df000017 	ldw	fp,0(sp)
 400d1a8:	dec00204 	addi	sp,sp,8
 400d1ac:	f800283a 	ret

0400d1b0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400d1b0:	defffc04 	addi	sp,sp,-16
 400d1b4:	df000315 	stw	fp,12(sp)
 400d1b8:	df000304 	addi	fp,sp,12
 400d1bc:	e13ffd15 	stw	r4,-12(fp)
 400d1c0:	e17ffe15 	stw	r5,-8(fp)
 400d1c4:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400d1c8:	e0bfff17 	ldw	r2,-4(fp)
}
 400d1cc:	e037883a 	mov	sp,fp
 400d1d0:	df000017 	ldw	fp,0(sp)
 400d1d4:	dec00104 	addi	sp,sp,4
 400d1d8:	f800283a 	ret

0400d1dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d1dc:	defffe04 	addi	sp,sp,-8
 400d1e0:	dfc00115 	stw	ra,4(sp)
 400d1e4:	df000015 	stw	fp,0(sp)
 400d1e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d1ec:	d0a00b17 	ldw	r2,-32724(gp)
 400d1f0:	10000326 	beq	r2,zero,400d200 <alt_get_errno+0x24>
 400d1f4:	d0a00b17 	ldw	r2,-32724(gp)
 400d1f8:	103ee83a 	callr	r2
 400d1fc:	00000106 	br	400d204 <alt_get_errno+0x28>
 400d200:	d0a71404 	addi	r2,gp,-25520
}
 400d204:	e037883a 	mov	sp,fp
 400d208:	dfc00117 	ldw	ra,4(sp)
 400d20c:	df000017 	ldw	fp,0(sp)
 400d210:	dec00204 	addi	sp,sp,8
 400d214:	f800283a 	ret

0400d218 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400d218:	defffb04 	addi	sp,sp,-20
 400d21c:	dfc00415 	stw	ra,16(sp)
 400d220:	df000315 	stw	fp,12(sp)
 400d224:	df000304 	addi	fp,sp,12
 400d228:	e13ffe15 	stw	r4,-8(fp)
 400d22c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d230:	e0bffe17 	ldw	r2,-8(fp)
 400d234:	10000816 	blt	r2,zero,400d258 <fstat+0x40>
 400d238:	01400304 	movi	r5,12
 400d23c:	e13ffe17 	ldw	r4,-8(fp)
 400d240:	400a7d00 	call	400a7d0 <__mulsi3>
 400d244:	1007883a 	mov	r3,r2
 400d248:	00810074 	movhi	r2,1025
 400d24c:	108b7f04 	addi	r2,r2,11772
 400d250:	1885883a 	add	r2,r3,r2
 400d254:	00000106 	br	400d25c <fstat+0x44>
 400d258:	0005883a 	mov	r2,zero
 400d25c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 400d260:	e0bffd17 	ldw	r2,-12(fp)
 400d264:	10001026 	beq	r2,zero,400d2a8 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400d268:	e0bffd17 	ldw	r2,-12(fp)
 400d26c:	10800017 	ldw	r2,0(r2)
 400d270:	10800817 	ldw	r2,32(r2)
 400d274:	10000726 	beq	r2,zero,400d294 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 400d278:	e0bffd17 	ldw	r2,-12(fp)
 400d27c:	10800017 	ldw	r2,0(r2)
 400d280:	10800817 	ldw	r2,32(r2)
 400d284:	e17fff17 	ldw	r5,-4(fp)
 400d288:	e13ffd17 	ldw	r4,-12(fp)
 400d28c:	103ee83a 	callr	r2
 400d290:	00000a06 	br	400d2bc <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400d294:	e0bfff17 	ldw	r2,-4(fp)
 400d298:	00c80004 	movi	r3,8192
 400d29c:	10c00115 	stw	r3,4(r2)
      return 0;
 400d2a0:	0005883a 	mov	r2,zero
 400d2a4:	00000506 	br	400d2bc <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d2a8:	400d1dc0 	call	400d1dc <alt_get_errno>
 400d2ac:	1007883a 	mov	r3,r2
 400d2b0:	00801444 	movi	r2,81
 400d2b4:	18800015 	stw	r2,0(r3)
    return -1;
 400d2b8:	00bfffc4 	movi	r2,-1
  }
}
 400d2bc:	e037883a 	mov	sp,fp
 400d2c0:	dfc00117 	ldw	ra,4(sp)
 400d2c4:	df000017 	ldw	fp,0(sp)
 400d2c8:	dec00204 	addi	sp,sp,8
 400d2cc:	f800283a 	ret

0400d2d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d2d0:	defffe04 	addi	sp,sp,-8
 400d2d4:	dfc00115 	stw	ra,4(sp)
 400d2d8:	df000015 	stw	fp,0(sp)
 400d2dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d2e0:	d0a00b17 	ldw	r2,-32724(gp)
 400d2e4:	10000326 	beq	r2,zero,400d2f4 <alt_get_errno+0x24>
 400d2e8:	d0a00b17 	ldw	r2,-32724(gp)
 400d2ec:	103ee83a 	callr	r2
 400d2f0:	00000106 	br	400d2f8 <alt_get_errno+0x28>
 400d2f4:	d0a71404 	addi	r2,gp,-25520
}
 400d2f8:	e037883a 	mov	sp,fp
 400d2fc:	dfc00117 	ldw	ra,4(sp)
 400d300:	df000017 	ldw	fp,0(sp)
 400d304:	dec00204 	addi	sp,sp,8
 400d308:	f800283a 	ret

0400d30c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400d30c:	deffed04 	addi	sp,sp,-76
 400d310:	dfc01215 	stw	ra,72(sp)
 400d314:	df001115 	stw	fp,68(sp)
 400d318:	df001104 	addi	fp,sp,68
 400d31c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d320:	e0bfff17 	ldw	r2,-4(fp)
 400d324:	10000816 	blt	r2,zero,400d348 <isatty+0x3c>
 400d328:	01400304 	movi	r5,12
 400d32c:	e13fff17 	ldw	r4,-4(fp)
 400d330:	400a7d00 	call	400a7d0 <__mulsi3>
 400d334:	1007883a 	mov	r3,r2
 400d338:	00810074 	movhi	r2,1025
 400d33c:	108b7f04 	addi	r2,r2,11772
 400d340:	1885883a 	add	r2,r3,r2
 400d344:	00000106 	br	400d34c <isatty+0x40>
 400d348:	0005883a 	mov	r2,zero
 400d34c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400d350:	e0bfef17 	ldw	r2,-68(fp)
 400d354:	10000e26 	beq	r2,zero,400d390 <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400d358:	e0bfef17 	ldw	r2,-68(fp)
 400d35c:	10800017 	ldw	r2,0(r2)
 400d360:	10800817 	ldw	r2,32(r2)
 400d364:	1000021e 	bne	r2,zero,400d370 <isatty+0x64>
    {
      return 1;
 400d368:	00800044 	movi	r2,1
 400d36c:	00000d06 	br	400d3a4 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400d370:	e0bff004 	addi	r2,fp,-64
 400d374:	100b883a 	mov	r5,r2
 400d378:	e13fff17 	ldw	r4,-4(fp)
 400d37c:	400d2180 	call	400d218 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400d380:	e0bff117 	ldw	r2,-60(fp)
 400d384:	10880020 	cmpeqi	r2,r2,8192
 400d388:	10803fcc 	andi	r2,r2,255
 400d38c:	00000506 	br	400d3a4 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d390:	400d2d00 	call	400d2d0 <alt_get_errno>
 400d394:	1007883a 	mov	r3,r2
 400d398:	00801444 	movi	r2,81
 400d39c:	18800015 	stw	r2,0(r3)
    return 0;
 400d3a0:	0005883a 	mov	r2,zero
  }
}
 400d3a4:	e037883a 	mov	sp,fp
 400d3a8:	dfc00117 	ldw	ra,4(sp)
 400d3ac:	df000017 	ldw	fp,0(sp)
 400d3b0:	dec00204 	addi	sp,sp,8
 400d3b4:	f800283a 	ret

0400d3b8 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400d3b8:	defffc04 	addi	sp,sp,-16
 400d3bc:	df000315 	stw	fp,12(sp)
 400d3c0:	df000304 	addi	fp,sp,12
 400d3c4:	e13ffd15 	stw	r4,-12(fp)
 400d3c8:	e17ffe15 	stw	r5,-8(fp)
 400d3cc:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400d3d0:	e0fffe17 	ldw	r3,-8(fp)
 400d3d4:	e0bffd17 	ldw	r2,-12(fp)
 400d3d8:	18800c26 	beq	r3,r2,400d40c <alt_load_section+0x54>
  {
    while( to != end )
 400d3dc:	00000806 	br	400d400 <alt_load_section+0x48>
    {
      *to++ = *from++;
 400d3e0:	e0bffe17 	ldw	r2,-8(fp)
 400d3e4:	10c00104 	addi	r3,r2,4
 400d3e8:	e0fffe15 	stw	r3,-8(fp)
 400d3ec:	e0fffd17 	ldw	r3,-12(fp)
 400d3f0:	19000104 	addi	r4,r3,4
 400d3f4:	e13ffd15 	stw	r4,-12(fp)
 400d3f8:	18c00017 	ldw	r3,0(r3)
 400d3fc:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400d400:	e0fffe17 	ldw	r3,-8(fp)
 400d404:	e0bfff17 	ldw	r2,-4(fp)
 400d408:	18bff51e 	bne	r3,r2,400d3e0 <__alt_data_end+0xfc00d3e0>
    {
      *to++ = *from++;
    }
  }
}
 400d40c:	0001883a 	nop
 400d410:	e037883a 	mov	sp,fp
 400d414:	df000017 	ldw	fp,0(sp)
 400d418:	dec00104 	addi	sp,sp,4
 400d41c:	f800283a 	ret

0400d420 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400d420:	defffe04 	addi	sp,sp,-8
 400d424:	dfc00115 	stw	ra,4(sp)
 400d428:	df000015 	stw	fp,0(sp)
 400d42c:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 400d430:	01810074 	movhi	r6,1025
 400d434:	31904804 	addi	r6,r6,16672
 400d438:	01410074 	movhi	r5,1025
 400d43c:	29494c04 	addi	r5,r5,9520
 400d440:	01010074 	movhi	r4,1025
 400d444:	21104804 	addi	r4,r4,16672
 400d448:	400d3b80 	call	400d3b8 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 400d44c:	01810034 	movhi	r6,1024
 400d450:	31807004 	addi	r6,r6,448
 400d454:	01410034 	movhi	r5,1024
 400d458:	29400804 	addi	r5,r5,32
 400d45c:	01010034 	movhi	r4,1024
 400d460:	21000804 	addi	r4,r4,32
 400d464:	400d3b80 	call	400d3b8 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400d468:	01810074 	movhi	r6,1025
 400d46c:	31894c04 	addi	r6,r6,9520
 400d470:	01410074 	movhi	r5,1025
 400d474:	29487b04 	addi	r5,r5,8684
 400d478:	01010074 	movhi	r4,1025
 400d47c:	21087b04 	addi	r4,r4,8684
 400d480:	400d3b80 	call	400d3b8 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400d484:	4010e000 	call	4010e00 <alt_dcache_flush_all>
  alt_icache_flush_all();
 400d488:	40110500 	call	4011050 <alt_icache_flush_all>
}
 400d48c:	0001883a 	nop
 400d490:	e037883a 	mov	sp,fp
 400d494:	dfc00117 	ldw	ra,4(sp)
 400d498:	df000017 	ldw	fp,0(sp)
 400d49c:	dec00204 	addi	sp,sp,8
 400d4a0:	f800283a 	ret

0400d4a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d4a4:	defffe04 	addi	sp,sp,-8
 400d4a8:	dfc00115 	stw	ra,4(sp)
 400d4ac:	df000015 	stw	fp,0(sp)
 400d4b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d4b4:	d0a00b17 	ldw	r2,-32724(gp)
 400d4b8:	10000326 	beq	r2,zero,400d4c8 <alt_get_errno+0x24>
 400d4bc:	d0a00b17 	ldw	r2,-32724(gp)
 400d4c0:	103ee83a 	callr	r2
 400d4c4:	00000106 	br	400d4cc <alt_get_errno+0x28>
 400d4c8:	d0a71404 	addi	r2,gp,-25520
}
 400d4cc:	e037883a 	mov	sp,fp
 400d4d0:	dfc00117 	ldw	ra,4(sp)
 400d4d4:	df000017 	ldw	fp,0(sp)
 400d4d8:	dec00204 	addi	sp,sp,8
 400d4dc:	f800283a 	ret

0400d4e0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400d4e0:	defff904 	addi	sp,sp,-28
 400d4e4:	dfc00615 	stw	ra,24(sp)
 400d4e8:	df000515 	stw	fp,20(sp)
 400d4ec:	df000504 	addi	fp,sp,20
 400d4f0:	e13ffd15 	stw	r4,-12(fp)
 400d4f4:	e17ffe15 	stw	r5,-8(fp)
 400d4f8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400d4fc:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d500:	e0bffd17 	ldw	r2,-12(fp)
 400d504:	10000816 	blt	r2,zero,400d528 <lseek+0x48>
 400d508:	01400304 	movi	r5,12
 400d50c:	e13ffd17 	ldw	r4,-12(fp)
 400d510:	400a7d00 	call	400a7d0 <__mulsi3>
 400d514:	1007883a 	mov	r3,r2
 400d518:	00810074 	movhi	r2,1025
 400d51c:	108b7f04 	addi	r2,r2,11772
 400d520:	1885883a 	add	r2,r3,r2
 400d524:	00000106 	br	400d52c <lseek+0x4c>
 400d528:	0005883a 	mov	r2,zero
 400d52c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 400d530:	e0bffc17 	ldw	r2,-16(fp)
 400d534:	10001026 	beq	r2,zero,400d578 <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400d538:	e0bffc17 	ldw	r2,-16(fp)
 400d53c:	10800017 	ldw	r2,0(r2)
 400d540:	10800717 	ldw	r2,28(r2)
 400d544:	10000926 	beq	r2,zero,400d56c <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400d548:	e0bffc17 	ldw	r2,-16(fp)
 400d54c:	10800017 	ldw	r2,0(r2)
 400d550:	10800717 	ldw	r2,28(r2)
 400d554:	e1bfff17 	ldw	r6,-4(fp)
 400d558:	e17ffe17 	ldw	r5,-8(fp)
 400d55c:	e13ffc17 	ldw	r4,-16(fp)
 400d560:	103ee83a 	callr	r2
 400d564:	e0bffb15 	stw	r2,-20(fp)
 400d568:	00000506 	br	400d580 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400d56c:	00bfde84 	movi	r2,-134
 400d570:	e0bffb15 	stw	r2,-20(fp)
 400d574:	00000206 	br	400d580 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 400d578:	00bfebc4 	movi	r2,-81
 400d57c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 400d580:	e0bffb17 	ldw	r2,-20(fp)
 400d584:	1000070e 	bge	r2,zero,400d5a4 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 400d588:	400d4a40 	call	400d4a4 <alt_get_errno>
 400d58c:	1007883a 	mov	r3,r2
 400d590:	e0bffb17 	ldw	r2,-20(fp)
 400d594:	0085c83a 	sub	r2,zero,r2
 400d598:	18800015 	stw	r2,0(r3)
    rc = -1;
 400d59c:	00bfffc4 	movi	r2,-1
 400d5a0:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 400d5a4:	e0bffb17 	ldw	r2,-20(fp)
}
 400d5a8:	e037883a 	mov	sp,fp
 400d5ac:	dfc00117 	ldw	ra,4(sp)
 400d5b0:	df000017 	ldw	fp,0(sp)
 400d5b4:	dec00204 	addi	sp,sp,8
 400d5b8:	f800283a 	ret

0400d5bc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400d5bc:	defffd04 	addi	sp,sp,-12
 400d5c0:	dfc00215 	stw	ra,8(sp)
 400d5c4:	df000115 	stw	fp,4(sp)
 400d5c8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400d5cc:	0009883a 	mov	r4,zero
 400d5d0:	400da640 	call	400da64 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 400d5d4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400d5d8:	400da9c0 	call	400da9c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400d5dc:	01810074 	movhi	r6,1025
 400d5e0:	31893404 	addi	r6,r6,9424
 400d5e4:	01410074 	movhi	r5,1025
 400d5e8:	29493404 	addi	r5,r5,9424
 400d5ec:	01010074 	movhi	r4,1025
 400d5f0:	21093404 	addi	r4,r4,9424
 400d5f4:	40113f40 	call	40113f4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400d5f8:	4010f000 	call	4010f00 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400d5fc:	01010074 	movhi	r4,1025
 400d600:	2103d804 	addi	r4,r4,3936
 400d604:	4011cf00 	call	4011cf0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400d608:	d0a71517 	ldw	r2,-25516(gp)
 400d60c:	d0e71617 	ldw	r3,-25512(gp)
 400d610:	d1271717 	ldw	r4,-25508(gp)
 400d614:	200d883a 	mov	r6,r4
 400d618:	180b883a 	mov	r5,r3
 400d61c:	1009883a 	mov	r4,r2
 400d620:	40001fc0 	call	40001fc <main>
 400d624:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400d628:	01000044 	movi	r4,1
 400d62c:	400d0d80 	call	400d0d8 <close>
  exit (result);
 400d630:	e13fff17 	ldw	r4,-4(fp)
 400d634:	4011d040 	call	4011d04 <exit>

0400d638 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400d638:	defffe04 	addi	sp,sp,-8
 400d63c:	df000115 	stw	fp,4(sp)
 400d640:	df000104 	addi	fp,sp,4
 400d644:	e13fff15 	stw	r4,-4(fp)
}
 400d648:	0001883a 	nop
 400d64c:	e037883a 	mov	sp,fp
 400d650:	df000017 	ldw	fp,0(sp)
 400d654:	dec00104 	addi	sp,sp,4
 400d658:	f800283a 	ret

0400d65c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400d65c:	defffe04 	addi	sp,sp,-8
 400d660:	df000115 	stw	fp,4(sp)
 400d664:	df000104 	addi	fp,sp,4
 400d668:	e13fff15 	stw	r4,-4(fp)
}
 400d66c:	0001883a 	nop
 400d670:	e037883a 	mov	sp,fp
 400d674:	df000017 	ldw	fp,0(sp)
 400d678:	dec00104 	addi	sp,sp,4
 400d67c:	f800283a 	ret

0400d680 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d680:	defffe04 	addi	sp,sp,-8
 400d684:	dfc00115 	stw	ra,4(sp)
 400d688:	df000015 	stw	fp,0(sp)
 400d68c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d690:	d0a00b17 	ldw	r2,-32724(gp)
 400d694:	10000326 	beq	r2,zero,400d6a4 <alt_get_errno+0x24>
 400d698:	d0a00b17 	ldw	r2,-32724(gp)
 400d69c:	103ee83a 	callr	r2
 400d6a0:	00000106 	br	400d6a8 <alt_get_errno+0x28>
 400d6a4:	d0a71404 	addi	r2,gp,-25520
}
 400d6a8:	e037883a 	mov	sp,fp
 400d6ac:	dfc00117 	ldw	ra,4(sp)
 400d6b0:	df000017 	ldw	fp,0(sp)
 400d6b4:	dec00204 	addi	sp,sp,8
 400d6b8:	f800283a 	ret

0400d6bc <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400d6bc:	defff904 	addi	sp,sp,-28
 400d6c0:	dfc00615 	stw	ra,24(sp)
 400d6c4:	df000515 	stw	fp,20(sp)
 400d6c8:	df000504 	addi	fp,sp,20
 400d6cc:	e13ffd15 	stw	r4,-12(fp)
 400d6d0:	e17ffe15 	stw	r5,-8(fp)
 400d6d4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d6d8:	e0bffd17 	ldw	r2,-12(fp)
 400d6dc:	10000816 	blt	r2,zero,400d700 <read+0x44>
 400d6e0:	01400304 	movi	r5,12
 400d6e4:	e13ffd17 	ldw	r4,-12(fp)
 400d6e8:	400a7d00 	call	400a7d0 <__mulsi3>
 400d6ec:	1007883a 	mov	r3,r2
 400d6f0:	00810074 	movhi	r2,1025
 400d6f4:	108b7f04 	addi	r2,r2,11772
 400d6f8:	1885883a 	add	r2,r3,r2
 400d6fc:	00000106 	br	400d704 <read+0x48>
 400d700:	0005883a 	mov	r2,zero
 400d704:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400d708:	e0bffb17 	ldw	r2,-20(fp)
 400d70c:	10002226 	beq	r2,zero,400d798 <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d710:	e0bffb17 	ldw	r2,-20(fp)
 400d714:	10800217 	ldw	r2,8(r2)
 400d718:	108000cc 	andi	r2,r2,3
 400d71c:	10800060 	cmpeqi	r2,r2,1
 400d720:	1000181e 	bne	r2,zero,400d784 <read+0xc8>
        (fd->dev->read))
 400d724:	e0bffb17 	ldw	r2,-20(fp)
 400d728:	10800017 	ldw	r2,0(r2)
 400d72c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d730:	10001426 	beq	r2,zero,400d784 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400d734:	e0bffb17 	ldw	r2,-20(fp)
 400d738:	10800017 	ldw	r2,0(r2)
 400d73c:	10800517 	ldw	r2,20(r2)
 400d740:	e0ffff17 	ldw	r3,-4(fp)
 400d744:	180d883a 	mov	r6,r3
 400d748:	e17ffe17 	ldw	r5,-8(fp)
 400d74c:	e13ffb17 	ldw	r4,-20(fp)
 400d750:	103ee83a 	callr	r2
 400d754:	e0bffc15 	stw	r2,-16(fp)
 400d758:	e0bffc17 	ldw	r2,-16(fp)
 400d75c:	1000070e 	bge	r2,zero,400d77c <read+0xc0>
        {
          ALT_ERRNO = -rval;
 400d760:	400d6800 	call	400d680 <alt_get_errno>
 400d764:	1007883a 	mov	r3,r2
 400d768:	e0bffc17 	ldw	r2,-16(fp)
 400d76c:	0085c83a 	sub	r2,zero,r2
 400d770:	18800015 	stw	r2,0(r3)
          return -1;
 400d774:	00bfffc4 	movi	r2,-1
 400d778:	00000c06 	br	400d7ac <read+0xf0>
        }
        return rval;
 400d77c:	e0bffc17 	ldw	r2,-16(fp)
 400d780:	00000a06 	br	400d7ac <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400d784:	400d6800 	call	400d680 <alt_get_errno>
 400d788:	1007883a 	mov	r3,r2
 400d78c:	00800344 	movi	r2,13
 400d790:	18800015 	stw	r2,0(r3)
 400d794:	00000406 	br	400d7a8 <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400d798:	400d6800 	call	400d680 <alt_get_errno>
 400d79c:	1007883a 	mov	r3,r2
 400d7a0:	00801444 	movi	r2,81
 400d7a4:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400d7a8:	00bfffc4 	movi	r2,-1
}
 400d7ac:	e037883a 	mov	sp,fp
 400d7b0:	dfc00117 	ldw	ra,4(sp)
 400d7b4:	df000017 	ldw	fp,0(sp)
 400d7b8:	dec00204 	addi	sp,sp,8
 400d7bc:	f800283a 	ret

0400d7c0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400d7c0:	defffc04 	addi	sp,sp,-16
 400d7c4:	dfc00315 	stw	ra,12(sp)
 400d7c8:	df000215 	stw	fp,8(sp)
 400d7cc:	dc000115 	stw	r16,4(sp)
 400d7d0:	df000204 	addi	fp,sp,8
 400d7d4:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 400d7d8:	e0bffe17 	ldw	r2,-8(fp)
 400d7dc:	108000d0 	cmplti	r2,r2,3
 400d7e0:	1000111e 	bne	r2,zero,400d828 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 400d7e4:	04010074 	movhi	r16,1025
 400d7e8:	840b7f04 	addi	r16,r16,11772
 400d7ec:	e0bffe17 	ldw	r2,-8(fp)
 400d7f0:	01400304 	movi	r5,12
 400d7f4:	1009883a 	mov	r4,r2
 400d7f8:	400a7d00 	call	400a7d0 <__mulsi3>
 400d7fc:	8085883a 	add	r2,r16,r2
 400d800:	10800204 	addi	r2,r2,8
 400d804:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400d808:	04010074 	movhi	r16,1025
 400d80c:	840b7f04 	addi	r16,r16,11772
 400d810:	e0bffe17 	ldw	r2,-8(fp)
 400d814:	01400304 	movi	r5,12
 400d818:	1009883a 	mov	r4,r2
 400d81c:	400a7d00 	call	400a7d0 <__mulsi3>
 400d820:	8085883a 	add	r2,r16,r2
 400d824:	10000015 	stw	zero,0(r2)
  }
}
 400d828:	0001883a 	nop
 400d82c:	e6ffff04 	addi	sp,fp,-4
 400d830:	dfc00217 	ldw	ra,8(sp)
 400d834:	df000117 	ldw	fp,4(sp)
 400d838:	dc000017 	ldw	r16,0(sp)
 400d83c:	dec00304 	addi	sp,sp,12
 400d840:	f800283a 	ret

0400d844 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400d844:	defff904 	addi	sp,sp,-28
 400d848:	df000615 	stw	fp,24(sp)
 400d84c:	df000604 	addi	fp,sp,24
 400d850:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d854:	0005303a 	rdctl	r2,status
 400d858:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d85c:	e0fffe17 	ldw	r3,-8(fp)
 400d860:	00bfff84 	movi	r2,-2
 400d864:	1884703a 	and	r2,r3,r2
 400d868:	1001703a 	wrctl	status,r2
  
  return context;
 400d86c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400d870:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400d874:	d0a00c17 	ldw	r2,-32720(gp)
 400d878:	10c000c4 	addi	r3,r2,3
 400d87c:	00bfff04 	movi	r2,-4
 400d880:	1884703a 	and	r2,r3,r2
 400d884:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400d888:	d0e00c17 	ldw	r3,-32720(gp)
 400d88c:	e0bfff17 	ldw	r2,-4(fp)
 400d890:	1887883a 	add	r3,r3,r2
 400d894:	00820034 	movhi	r2,2048
 400d898:	10800004 	addi	r2,r2,0
 400d89c:	10c0062e 	bgeu	r2,r3,400d8b8 <sbrk+0x74>
 400d8a0:	e0bffb17 	ldw	r2,-20(fp)
 400d8a4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d8a8:	e0bffa17 	ldw	r2,-24(fp)
 400d8ac:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400d8b0:	00bfffc4 	movi	r2,-1
 400d8b4:	00000b06 	br	400d8e4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 400d8b8:	d0a00c17 	ldw	r2,-32720(gp)
 400d8bc:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400d8c0:	d0e00c17 	ldw	r3,-32720(gp)
 400d8c4:	e0bfff17 	ldw	r2,-4(fp)
 400d8c8:	1885883a 	add	r2,r3,r2
 400d8cc:	d0a00c15 	stw	r2,-32720(gp)
 400d8d0:	e0bffb17 	ldw	r2,-20(fp)
 400d8d4:	e0bffc15 	stw	r2,-16(fp)
 400d8d8:	e0bffc17 	ldw	r2,-16(fp)
 400d8dc:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400d8e0:	e0bffd17 	ldw	r2,-12(fp)
} 
 400d8e4:	e037883a 	mov	sp,fp
 400d8e8:	df000017 	ldw	fp,0(sp)
 400d8ec:	dec00104 	addi	sp,sp,4
 400d8f0:	f800283a 	ret

0400d8f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d8f4:	defffe04 	addi	sp,sp,-8
 400d8f8:	dfc00115 	stw	ra,4(sp)
 400d8fc:	df000015 	stw	fp,0(sp)
 400d900:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d904:	d0a00b17 	ldw	r2,-32724(gp)
 400d908:	10000326 	beq	r2,zero,400d918 <alt_get_errno+0x24>
 400d90c:	d0a00b17 	ldw	r2,-32724(gp)
 400d910:	103ee83a 	callr	r2
 400d914:	00000106 	br	400d91c <alt_get_errno+0x28>
 400d918:	d0a71404 	addi	r2,gp,-25520
}
 400d91c:	e037883a 	mov	sp,fp
 400d920:	dfc00117 	ldw	ra,4(sp)
 400d924:	df000017 	ldw	fp,0(sp)
 400d928:	dec00204 	addi	sp,sp,8
 400d92c:	f800283a 	ret

0400d930 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400d930:	defff904 	addi	sp,sp,-28
 400d934:	dfc00615 	stw	ra,24(sp)
 400d938:	df000515 	stw	fp,20(sp)
 400d93c:	df000504 	addi	fp,sp,20
 400d940:	e13ffd15 	stw	r4,-12(fp)
 400d944:	e17ffe15 	stw	r5,-8(fp)
 400d948:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d94c:	e0bffd17 	ldw	r2,-12(fp)
 400d950:	10000816 	blt	r2,zero,400d974 <write+0x44>
 400d954:	01400304 	movi	r5,12
 400d958:	e13ffd17 	ldw	r4,-12(fp)
 400d95c:	400a7d00 	call	400a7d0 <__mulsi3>
 400d960:	1007883a 	mov	r3,r2
 400d964:	00810074 	movhi	r2,1025
 400d968:	108b7f04 	addi	r2,r2,11772
 400d96c:	1885883a 	add	r2,r3,r2
 400d970:	00000106 	br	400d978 <write+0x48>
 400d974:	0005883a 	mov	r2,zero
 400d978:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400d97c:	e0bffb17 	ldw	r2,-20(fp)
 400d980:	10002126 	beq	r2,zero,400da08 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400d984:	e0bffb17 	ldw	r2,-20(fp)
 400d988:	10800217 	ldw	r2,8(r2)
 400d98c:	108000cc 	andi	r2,r2,3
 400d990:	10001826 	beq	r2,zero,400d9f4 <write+0xc4>
 400d994:	e0bffb17 	ldw	r2,-20(fp)
 400d998:	10800017 	ldw	r2,0(r2)
 400d99c:	10800617 	ldw	r2,24(r2)
 400d9a0:	10001426 	beq	r2,zero,400d9f4 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400d9a4:	e0bffb17 	ldw	r2,-20(fp)
 400d9a8:	10800017 	ldw	r2,0(r2)
 400d9ac:	10800617 	ldw	r2,24(r2)
 400d9b0:	e0ffff17 	ldw	r3,-4(fp)
 400d9b4:	180d883a 	mov	r6,r3
 400d9b8:	e17ffe17 	ldw	r5,-8(fp)
 400d9bc:	e13ffb17 	ldw	r4,-20(fp)
 400d9c0:	103ee83a 	callr	r2
 400d9c4:	e0bffc15 	stw	r2,-16(fp)
 400d9c8:	e0bffc17 	ldw	r2,-16(fp)
 400d9cc:	1000070e 	bge	r2,zero,400d9ec <write+0xbc>
      {
        ALT_ERRNO = -rval;
 400d9d0:	400d8f40 	call	400d8f4 <alt_get_errno>
 400d9d4:	1007883a 	mov	r3,r2
 400d9d8:	e0bffc17 	ldw	r2,-16(fp)
 400d9dc:	0085c83a 	sub	r2,zero,r2
 400d9e0:	18800015 	stw	r2,0(r3)
        return -1;
 400d9e4:	00bfffc4 	movi	r2,-1
 400d9e8:	00000c06 	br	400da1c <write+0xec>
      }
      return rval;
 400d9ec:	e0bffc17 	ldw	r2,-16(fp)
 400d9f0:	00000a06 	br	400da1c <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400d9f4:	400d8f40 	call	400d8f4 <alt_get_errno>
 400d9f8:	1007883a 	mov	r3,r2
 400d9fc:	00800344 	movi	r2,13
 400da00:	18800015 	stw	r2,0(r3)
 400da04:	00000406 	br	400da18 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400da08:	400d8f40 	call	400d8f4 <alt_get_errno>
 400da0c:	1007883a 	mov	r3,r2
 400da10:	00801444 	movi	r2,81
 400da14:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400da18:	00bfffc4 	movi	r2,-1
}
 400da1c:	e037883a 	mov	sp,fp
 400da20:	dfc00117 	ldw	ra,4(sp)
 400da24:	df000017 	ldw	fp,0(sp)
 400da28:	dec00204 	addi	sp,sp,8
 400da2c:	f800283a 	ret

0400da30 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400da30:	defffd04 	addi	sp,sp,-12
 400da34:	dfc00215 	stw	ra,8(sp)
 400da38:	df000115 	stw	fp,4(sp)
 400da3c:	df000104 	addi	fp,sp,4
 400da40:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400da44:	d1600804 	addi	r5,gp,-32736
 400da48:	e13fff17 	ldw	r4,-4(fp)
 400da4c:	4010e5c0 	call	4010e5c <alt_dev_llist_insert>
}
 400da50:	e037883a 	mov	sp,fp
 400da54:	dfc00117 	ldw	ra,4(sp)
 400da58:	df000017 	ldw	fp,0(sp)
 400da5c:	dec00204 	addi	sp,sp,8
 400da60:	f800283a 	ret

0400da64 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400da64:	defffd04 	addi	sp,sp,-12
 400da68:	dfc00215 	stw	ra,8(sp)
 400da6c:	df000115 	stw	fp,4(sp)
 400da70:	df000104 	addi	fp,sp,4
 400da74:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
 400da78:	4011b000 	call	4011b00 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400da7c:	00800044 	movi	r2,1
 400da80:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400da84:	0001883a 	nop
 400da88:	e037883a 	mov	sp,fp
 400da8c:	dfc00117 	ldw	ra,4(sp)
 400da90:	df000017 	ldw	fp,0(sp)
 400da94:	dec00204 	addi	sp,sp,8
 400da98:	f800283a 	ret

0400da9c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400da9c:	defffe04 	addi	sp,sp,-8
 400daa0:	dfc00115 	stw	ra,4(sp)
 400daa4:	df000015 	stw	fp,0(sp)
 400daa8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 400daac:	01c0fa04 	movi	r7,1000
 400dab0:	01800044 	movi	r6,1
 400dab4:	000b883a 	mov	r5,zero
 400dab8:	01020034 	movhi	r4,2048
 400dabc:	21042004 	addi	r4,r4,4224
 400dac0:	40102280 	call	4010228 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
 400dac4:	01010074 	movhi	r4,1025
 400dac8:	210bdf04 	addi	r4,r4,12156
 400dacc:	400dd800 	call	400dd80 <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 400dad0:	000d883a 	mov	r6,zero
 400dad4:	000b883a 	mov	r5,zero
 400dad8:	01010074 	movhi	r4,1025
 400dadc:	210bf704 	addi	r4,r4,12252
 400dae0:	400f8ac0 	call	400f8ac <altera_avalon_jtag_uart_init>
 400dae4:	01010074 	movhi	r4,1025
 400dae8:	210bed04 	addi	r4,r4,12212
 400daec:	400da300 	call	400da30 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
 400daf0:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 400daf4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
 400daf8:	01800084 	movi	r6,2
 400dafc:	000b883a 	mov	r5,zero
 400db00:	01010074 	movhi	r4,1025
 400db04:	21100f04 	addi	r4,r4,16444
 400db08:	40103b40 	call	40103b4 <altera_avalon_uart_init>
 400db0c:	01010074 	movhi	r4,1025
 400db10:	21100504 	addi	r4,r4,16404
 400db14:	400da300 	call	400da30 <alt_dev_reg>
}
 400db18:	0001883a 	nop
 400db1c:	e037883a 	mov	sp,fp
 400db20:	dfc00117 	ldw	ra,4(sp)
 400db24:	df000017 	ldw	fp,0(sp)
 400db28:	dec00204 	addi	sp,sp,8
 400db2c:	f800283a 	ret

0400db30 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
 400db30:	defff904 	addi	sp,sp,-28
 400db34:	dfc00615 	stw	ra,24(sp)
 400db38:	df000515 	stw	fp,20(sp)
 400db3c:	df000504 	addi	fp,sp,20
 400db40:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
 400db44:	008000b4 	movhi	r2,2
 400db48:	10a1a804 	addi	r2,r2,-31072
 400db4c:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
 400db50:	e0bfff17 	ldw	r2,-4(fp)
 400db54:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
 400db58:	e0bffc17 	ldw	r2,-16(fp)
 400db5c:	10800717 	ldw	r2,28(r2)
 400db60:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
 400db64:	e0bffd17 	ldw	r2,-12(fp)
 400db68:	10800217 	ldw	r2,8(r2)
 400db6c:	10800098 	cmpnei	r2,r2,2
 400db70:	1000251e 	bne	r2,zero,400dc08 <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
 400db74:	e0bffd17 	ldw	r2,-12(fp)
 400db78:	10c00017 	ldw	r3,0(r2)
 400db7c:	e0bffd17 	ldw	r2,-12(fp)
 400db80:	10800117 	ldw	r2,4(r2)
 400db84:	e13ffe04 	addi	r4,fp,-8
 400db88:	200f883a 	mov	r7,r4
 400db8c:	100d883a 	mov	r6,r2
 400db90:	180b883a 	mov	r5,r3
 400db94:	e13ffc17 	ldw	r4,-16(fp)
 400db98:	400e2e00 	call	400e2e0 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
 400db9c:	e0bffd17 	ldw	r2,-12(fp)
 400dba0:	10c00117 	ldw	r3,4(r2)
 400dba4:	e0bffe17 	ldw	r2,-8(fp)
 400dba8:	1887c83a 	sub	r3,r3,r2
 400dbac:	e0bffd17 	ldw	r2,-12(fp)
 400dbb0:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
 400dbb4:	e0bffd17 	ldw	r2,-12(fp)
 400dbb8:	10c00017 	ldw	r3,0(r2)
 400dbbc:	e0bffe17 	ldw	r2,-8(fp)
 400dbc0:	1887883a 	add	r3,r3,r2
 400dbc4:	e0bffd17 	ldw	r2,-12(fp)
 400dbc8:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
 400dbcc:	e0bffd17 	ldw	r2,-12(fp)
 400dbd0:	10800117 	ldw	r2,4(r2)
 400dbd4:	10000c26 	beq	r2,zero,400dc08 <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400dbd8:	01400704 	movi	r5,28
 400dbdc:	e13ffc17 	ldw	r4,-16(fp)
 400dbe0:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 400dbe4:	01400084 	movi	r5,2
 400dbe8:	e13ffc17 	ldw	r4,-16(fp)
 400dbec:	400f53c0 	call	400f53c <alt_avalon_i2c_int_enable>
 400dbf0:	00000e06 	br	400dc2c <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
 400dbf4:	e0bffb17 	ldw	r2,-20(fp)
 400dbf8:	10bfffc4 	addi	r2,r2,-1
 400dbfc:	e0bffb15 	stw	r2,-20(fp)
 400dc00:	e0bffb17 	ldw	r2,-20(fp)
 400dc04:	10000426 	beq	r2,zero,400dc18 <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
 400dc08:	e13ffc17 	ldw	r4,-16(fp)
 400dc0c:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400dc10:	103ff81e 	bne	r2,zero,400dbf4 <__alt_data_end+0xfc00dbf4>
 400dc14:	00000106 	br	400dc1c <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
 400dc18:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
 400dc1c:	e13ffc17 	ldw	r4,-16(fp)
 400dc20:	400df440 	call	400df44 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
 400dc24:	e0bffd17 	ldw	r2,-12(fp)
 400dc28:	10000215 	stw	zero,8(r2)
}
 400dc2c:	e037883a 	mov	sp,fp
 400dc30:	dfc00117 	ldw	ra,4(sp)
 400dc34:	df000017 	ldw	fp,0(sp)
 400dc38:	dec00204 	addi	sp,sp,8
 400dc3c:	f800283a 	ret

0400dc40 <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
 400dc40:	defffc04 	addi	sp,sp,-16
 400dc44:	dfc00315 	stw	ra,12(sp)
 400dc48:	df000215 	stw	fp,8(sp)
 400dc4c:	df000204 	addi	fp,sp,8
 400dc50:	e13ffe15 	stw	r4,-8(fp)
 400dc54:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
 400dc58:	e0bfff17 	ldw	r2,-4(fp)
 400dc5c:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
 400dc60:	e1ffff17 	ldw	r7,-4(fp)
 400dc64:	000d883a 	mov	r6,zero
 400dc68:	01410074 	movhi	r5,1025
 400dc6c:	2976cc04 	addi	r5,r5,-9424
 400dc70:	e13ffe17 	ldw	r4,-8(fp)
 400dc74:	400dd2c0 	call	400dd2c <alt_avalon_i2c_register_callback>
}
 400dc78:	0001883a 	nop
 400dc7c:	e037883a 	mov	sp,fp
 400dc80:	dfc00117 	ldw	ra,4(sp)
 400dc84:	df000017 	ldw	fp,0(sp)
 400dc88:	dec00204 	addi	sp,sp,8
 400dc8c:	f800283a 	ret

0400dc90 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
 400dc90:	defff904 	addi	sp,sp,-28
 400dc94:	dfc00615 	stw	ra,24(sp)
 400dc98:	df000515 	stw	fp,20(sp)
 400dc9c:	df000504 	addi	fp,sp,20
 400dca0:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
 400dca4:	e0bfff17 	ldw	r2,-4(fp)
 400dca8:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 400dcac:	014007c4 	movi	r5,31
 400dcb0:	e13ffb17 	ldw	r4,-20(fp)
 400dcb4:	400f4d40 	call	400f4d4 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400dcb8:	01400704 	movi	r5,28
 400dcbc:	e13ffb17 	ldw	r4,-20(fp)
 400dcc0:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
 400dcc4:	e0bffb17 	ldw	r2,-20(fp)
 400dcc8:	10800617 	ldw	r2,24(r2)
 400dccc:	10001126 	beq	r2,zero,400dd14 <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400dcd0:	0005303a 	rdctl	r2,status
 400dcd4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400dcd8:	e0fffd17 	ldw	r3,-12(fp)
 400dcdc:	00bfff84 	movi	r2,-2
 400dce0:	1884703a 	and	r2,r3,r2
 400dce4:	1001703a 	wrctl	status,r2
  
  return context;
 400dce8:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
 400dcec:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
 400dcf0:	e0bffb17 	ldw	r2,-20(fp)
 400dcf4:	10800617 	ldw	r2,24(r2)
 400dcf8:	e13ffb17 	ldw	r4,-20(fp)
 400dcfc:	103ee83a 	callr	r2
 400dd00:	e0bffc17 	ldw	r2,-16(fp)
 400dd04:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400dd08:	e0bffe17 	ldw	r2,-8(fp)
 400dd0c:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
 400dd10:	0001883a 	nop
 400dd14:	0001883a 	nop
}
 400dd18:	e037883a 	mov	sp,fp
 400dd1c:	dfc00117 	ldw	ra,4(sp)
 400dd20:	df000017 	ldw	fp,0(sp)
 400dd24:	dec00204 	addi	sp,sp,8
 400dd28:	f800283a 	ret

0400dd2c <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
 400dd2c:	defffb04 	addi	sp,sp,-20
 400dd30:	df000415 	stw	fp,16(sp)
 400dd34:	df000404 	addi	fp,sp,16
 400dd38:	e13ffc15 	stw	r4,-16(fp)
 400dd3c:	e17ffd15 	stw	r5,-12(fp)
 400dd40:	e1bffe15 	stw	r6,-8(fp)
 400dd44:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
 400dd48:	e0bffc17 	ldw	r2,-16(fp)
 400dd4c:	e0fffd17 	ldw	r3,-12(fp)
 400dd50:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
 400dd54:	e0bffc17 	ldw	r2,-16(fp)
 400dd58:	e0ffff17 	ldw	r3,-4(fp)
 400dd5c:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
 400dd60:	e0bffc17 	ldw	r2,-16(fp)
 400dd64:	e0fffe17 	ldw	r3,-8(fp)
 400dd68:	10c00815 	stw	r3,32(r2)

    return ;
 400dd6c:	0001883a 	nop
}
 400dd70:	e037883a 	mov	sp,fp
 400dd74:	df000017 	ldw	fp,0(sp)
 400dd78:	dec00104 	addi	sp,sp,4
 400dd7c:	f800283a 	ret

0400dd80 <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
 400dd80:	defff704 	addi	sp,sp,-36
 400dd84:	dfc00815 	stw	ra,32(sp)
 400dd88:	df000715 	stw	fp,28(sp)
 400dd8c:	df000704 	addi	fp,sp,28
 400dd90:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
 400dd94:	e13fff17 	ldw	r4,-4(fp)
 400dd98:	400df440 	call	400df44 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 400dd9c:	014007c4 	movi	r5,31
 400dda0:	e13fff17 	ldw	r4,-4(fp)
 400dda4:	400f4d40 	call	400f4d4 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400dda8:	01400704 	movi	r5,28
 400ddac:	e13fff17 	ldw	r4,-4(fp)
 400ddb0:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
 400ddb4:	014000c4 	movi	r5,3
 400ddb8:	e13fff17 	ldw	r4,-4(fp)
 400ddbc:	400f6e00 	call	400f6e0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
 400ddc0:	014000c4 	movi	r5,3
 400ddc4:	e13fff17 	ldw	r4,-4(fp)
 400ddc8:	400f6300 	call	400f630 <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
 400ddcc:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
 400ddd0:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
 400ddd4:	e0bffb04 	addi	r2,fp,-20
 400ddd8:	018000b4 	movhi	r6,2
 400dddc:	31a1a804 	addi	r6,r6,-31072
 400dde0:	100b883a 	mov	r5,r2
 400dde4:	e13fff17 	ldw	r4,-4(fp)
 400dde8:	400e1a00 	call	400e1a0 <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
 400ddec:	e0bffb04 	addi	r2,fp,-20
 400ddf0:	100b883a 	mov	r5,r2
 400ddf4:	e13fff17 	ldw	r4,-4(fp)
 400ddf8:	400e0400 	call	400e040 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
 400ddfc:	d1600d04 	addi	r5,gp,-32716
 400de00:	e13fff17 	ldw	r4,-4(fp)
 400de04:	4010e5c0 	call	4010e5c <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 400de08:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
 400de0c:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
 400de10:	e0bffa17 	ldw	r2,-24(fp)
 400de14:	10000c1e 	bne	r2,zero,400de48 <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
 400de18:	e0bfff17 	ldw	r2,-4(fp)
 400de1c:	10c00417 	ldw	r3,16(r2)
 400de20:	e0bfff17 	ldw	r2,-4(fp)
 400de24:	10800517 	ldw	r2,20(r2)
 400de28:	d8000015 	stw	zero,0(sp)
 400de2c:	e1ffff17 	ldw	r7,-4(fp)
 400de30:	01810074 	movhi	r6,1025
 400de34:	31b72404 	addi	r6,r6,-9072
 400de38:	100b883a 	mov	r5,r2
 400de3c:	1809883a 	mov	r4,r3
 400de40:	40110700 	call	4011070 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
 400de44:	00000406 	br	400de58 <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
 400de48:	01010074 	movhi	r4,1025
 400de4c:	21094404 	addi	r4,r4,9488
 400de50:	40116f40 	call	40116f4 <alt_printf>
    }

    return;
 400de54:	0001883a 	nop

}
 400de58:	e037883a 	mov	sp,fp
 400de5c:	dfc00117 	ldw	ra,4(sp)
 400de60:	df000017 	ldw	fp,0(sp)
 400de64:	dec00204 	addi	sp,sp,8
 400de68:	f800283a 	ret

0400de6c <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
 400de6c:	defffc04 	addi	sp,sp,-16
 400de70:	dfc00315 	stw	ra,12(sp)
 400de74:	df000215 	stw	fp,8(sp)
 400de78:	df000204 	addi	fp,sp,8
 400de7c:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
 400de80:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
 400de84:	d1600d04 	addi	r5,gp,-32716
 400de88:	e13fff17 	ldw	r4,-4(fp)
 400de8c:	4010fc00 	call	4010fc0 <alt_find_dev>
 400de90:	e0bffe15 	stw	r2,-8(fp)

    return dev;
 400de94:	e0bffe17 	ldw	r2,-8(fp)
}
 400de98:	e037883a 	mov	sp,fp
 400de9c:	dfc00117 	ldw	ra,4(sp)
 400dea0:	df000017 	ldw	fp,0(sp)
 400dea4:	dec00204 	addi	sp,sp,8
 400dea8:	f800283a 	ret

0400deac <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400deac:	defffc04 	addi	sp,sp,-16
 400deb0:	df000315 	stw	fp,12(sp)
 400deb4:	df000304 	addi	fp,sp,12
 400deb8:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 400debc:	e0bfff17 	ldw	r2,-4(fp)
 400dec0:	10800717 	ldw	r2,28(r2)
 400dec4:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
 400dec8:	e0bfff17 	ldw	r2,-4(fp)
 400decc:	10800317 	ldw	r2,12(r2)
 400ded0:	10800204 	addi	r2,r2,8
 400ded4:	10800037 	ldwio	r2,0(r2)
 400ded8:	1080004c 	andi	r2,r2,1
 400dedc:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
 400dee0:	e0bffe17 	ldw	r2,-8(fp)
 400dee4:	10000226 	beq	r2,zero,400def0 <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
 400dee8:	00bffe44 	movi	r2,-7
 400deec:	00001106 	br	400df34 <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
 400def0:	e0bfff17 	ldw	r2,-4(fp)
 400def4:	10c00617 	ldw	r3,24(r2)
 400def8:	00810074 	movhi	r2,1025
 400defc:	10b6cc04 	addi	r2,r2,-9424
 400df00:	1880021e 	bne	r3,r2,400df0c <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
 400df04:	e0bffd17 	ldw	r2,-12(fp)
 400df08:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
 400df0c:	e0bfff17 	ldw	r2,-4(fp)
 400df10:	10800317 	ldw	r2,12(r2)
 400df14:	10800204 	addi	r2,r2,8
 400df18:	e0ffff17 	ldw	r3,-4(fp)
 400df1c:	18c00317 	ldw	r3,12(r3)
 400df20:	18c00204 	addi	r3,r3,8
 400df24:	18c00037 	ldwio	r3,0(r3)
 400df28:	18c00054 	ori	r3,r3,1
 400df2c:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 400df30:	0005883a 	mov	r2,zero
}
 400df34:	e037883a 	mov	sp,fp
 400df38:	df000017 	ldw	fp,0(sp)
 400df3c:	dec00104 	addi	sp,sp,4
 400df40:	f800283a 	ret

0400df44 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400df44:	defffe04 	addi	sp,sp,-8
 400df48:	df000115 	stw	fp,4(sp)
 400df4c:	df000104 	addi	fp,sp,4
 400df50:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
 400df54:	e0bfff17 	ldw	r2,-4(fp)
 400df58:	10800317 	ldw	r2,12(r2)
 400df5c:	10800204 	addi	r2,r2,8
 400df60:	e0ffff17 	ldw	r3,-4(fp)
 400df64:	18c00317 	ldw	r3,12(r3)
 400df68:	18c00204 	addi	r3,r3,8
 400df6c:	19000037 	ldwio	r4,0(r3)
 400df70:	00ffff84 	movi	r3,-2
 400df74:	20c6703a 	and	r3,r4,r3
 400df78:	10c00035 	stwio	r3,0(r2)

}
 400df7c:	0001883a 	nop
 400df80:	e037883a 	mov	sp,fp
 400df84:	df000017 	ldw	fp,0(sp)
 400df88:	dec00104 	addi	sp,sp,4
 400df8c:	f800283a 	ret

0400df90 <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 400df90:	defffd04 	addi	sp,sp,-12
 400df94:	df000215 	stw	fp,8(sp)
 400df98:	df000204 	addi	fp,sp,8
 400df9c:	e13ffe15 	stw	r4,-8(fp)
 400dfa0:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
 400dfa4:	e0bffe17 	ldw	r2,-8(fp)
 400dfa8:	10c00d17 	ldw	r3,52(r2)
 400dfac:	e0bfff17 	ldw	r2,-4(fp)
 400dfb0:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
 400dfb4:	e0bffe17 	ldw	r2,-8(fp)
 400dfb8:	10800317 	ldw	r2,12(r2)
 400dfbc:	10800204 	addi	r2,r2,8
 400dfc0:	10800037 	ldwio	r2,0(r2)
 400dfc4:	1080008c 	andi	r2,r2,2
 400dfc8:	1005d07a 	srai	r2,r2,1
 400dfcc:	1007883a 	mov	r3,r2
 400dfd0:	e0bfff17 	ldw	r2,-4(fp)
 400dfd4:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
 400dfd8:	e0bffe17 	ldw	r2,-8(fp)
 400dfdc:	10800317 	ldw	r2,12(r2)
 400dfe0:	10800904 	addi	r2,r2,36
 400dfe4:	10800037 	ldwio	r2,0(r2)
 400dfe8:	1007883a 	mov	r3,r2
 400dfec:	e0bfff17 	ldw	r2,-4(fp)
 400dff0:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
 400dff4:	e0bffe17 	ldw	r2,-8(fp)
 400dff8:	10800317 	ldw	r2,12(r2)
 400dffc:	10800804 	addi	r2,r2,32
 400e000:	10800037 	ldwio	r2,0(r2)
 400e004:	1007883a 	mov	r3,r2
 400e008:	e0bfff17 	ldw	r2,-4(fp)
 400e00c:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
 400e010:	e0bffe17 	ldw	r2,-8(fp)
 400e014:	10800317 	ldw	r2,12(r2)
 400e018:	10800a04 	addi	r2,r2,40
 400e01c:	10800037 	ldwio	r2,0(r2)
 400e020:	1007883a 	mov	r3,r2
 400e024:	e0bfff17 	ldw	r2,-4(fp)
 400e028:	10c0030d 	sth	r3,12(r2)
}
 400e02c:	0001883a 	nop
 400e030:	e037883a 	mov	sp,fp
 400e034:	df000017 	ldw	fp,0(sp)
 400e038:	dec00104 	addi	sp,sp,4
 400e03c:	f800283a 	ret

0400e040 <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 400e040:	defffd04 	addi	sp,sp,-12
 400e044:	df000215 	stw	fp,8(sp)
 400e048:	df000204 	addi	fp,sp,8
 400e04c:	e13ffe15 	stw	r4,-8(fp)
 400e050:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
 400e054:	e0bfff17 	ldw	r2,-4(fp)
 400e058:	10c00017 	ldw	r3,0(r2)
 400e05c:	e0bffe17 	ldw	r2,-8(fp)
 400e060:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
 400e064:	e0bffe17 	ldw	r2,-8(fp)
 400e068:	10800317 	ldw	r2,12(r2)
 400e06c:	10c00204 	addi	r3,r2,8
 400e070:	e0bffe17 	ldw	r2,-8(fp)
 400e074:	10800317 	ldw	r2,12(r2)
 400e078:	10800204 	addi	r2,r2,8
 400e07c:	10800037 	ldwio	r2,0(r2)
 400e080:	1009883a 	mov	r4,r2
 400e084:	00bfff44 	movi	r2,-3
 400e088:	2088703a 	and	r4,r4,r2
 400e08c:	e0bfff17 	ldw	r2,-4(fp)
 400e090:	10800117 	ldw	r2,4(r2)
 400e094:	1085883a 	add	r2,r2,r2
 400e098:	1080008c 	andi	r2,r2,2
 400e09c:	2084b03a 	or	r2,r4,r2
 400e0a0:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
 400e0a4:	e0bffe17 	ldw	r2,-8(fp)
 400e0a8:	10800317 	ldw	r2,12(r2)
 400e0ac:	10800904 	addi	r2,r2,36
 400e0b0:	e0ffff17 	ldw	r3,-4(fp)
 400e0b4:	18c0020b 	ldhu	r3,8(r3)
 400e0b8:	18ffffcc 	andi	r3,r3,65535
 400e0bc:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
 400e0c0:	e0bffe17 	ldw	r2,-8(fp)
 400e0c4:	10800317 	ldw	r2,12(r2)
 400e0c8:	10800804 	addi	r2,r2,32
 400e0cc:	e0ffff17 	ldw	r3,-4(fp)
 400e0d0:	18c0028b 	ldhu	r3,10(r3)
 400e0d4:	18ffffcc 	andi	r3,r3,65535
 400e0d8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
 400e0dc:	e0bffe17 	ldw	r2,-8(fp)
 400e0e0:	10800317 	ldw	r2,12(r2)
 400e0e4:	10800a04 	addi	r2,r2,40
 400e0e8:	e0ffff17 	ldw	r3,-4(fp)
 400e0ec:	18c0030b 	ldhu	r3,12(r3)
 400e0f0:	18ffffcc 	andi	r3,r3,65535
 400e0f4:	10c00035 	stwio	r3,0(r2)
}
 400e0f8:	0001883a 	nop
 400e0fc:	e037883a 	mov	sp,fp
 400e100:	df000017 	ldw	fp,0(sp)
 400e104:	dec00104 	addi	sp,sp,4
 400e108:	f800283a 	ret

0400e10c <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
 400e10c:	defffb04 	addi	sp,sp,-20
 400e110:	dfc00415 	stw	ra,16(sp)
 400e114:	df000315 	stw	fp,12(sp)
 400e118:	df000304 	addi	fp,sp,12
 400e11c:	e13ffd15 	stw	r4,-12(fp)
 400e120:	e17ffe15 	stw	r5,-8(fp)
 400e124:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
 400e128:	e0bffe17 	ldw	r2,-8(fp)
 400e12c:	1080028b 	ldhu	r2,10(r2)
 400e130:	10bfffcc 	andi	r2,r2,65535
 400e134:	10000426 	beq	r2,zero,400e148 <alt_avalon_i2c_master_config_speed_get+0x3c>
 400e138:	e0bffe17 	ldw	r2,-8(fp)
 400e13c:	1080020b 	ldhu	r2,8(r2)
 400e140:	10bfffcc 	andi	r2,r2,65535
 400e144:	1000021e 	bne	r2,zero,400e150 <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
 400e148:	00bfff44 	movi	r2,-3
 400e14c:	00000f06 	br	400e18c <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
 400e150:	e0bffd17 	ldw	r2,-12(fp)
 400e154:	11000c17 	ldw	r4,48(r2)
 400e158:	e0bffe17 	ldw	r2,-8(fp)
 400e15c:	1080028b 	ldhu	r2,10(r2)
 400e160:	10ffffcc 	andi	r3,r2,65535
 400e164:	e0bffe17 	ldw	r2,-8(fp)
 400e168:	1080020b 	ldhu	r2,8(r2)
 400e16c:	10bfffcc 	andi	r2,r2,65535
 400e170:	1885883a 	add	r2,r3,r2
 400e174:	100b883a 	mov	r5,r2
 400e178:	400a7140 	call	400a714 <__udivsi3>
 400e17c:	1007883a 	mov	r3,r2
 400e180:	e0bfff17 	ldw	r2,-4(fp)
 400e184:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 400e188:	0005883a 	mov	r2,zero
}
 400e18c:	e037883a 	mov	sp,fp
 400e190:	dfc00117 	ldw	ra,4(sp)
 400e194:	df000017 	ldw	fp,0(sp)
 400e198:	dec00204 	addi	sp,sp,8
 400e19c:	f800283a 	ret

0400e1a0 <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
 400e1a0:	defff904 	addi	sp,sp,-28
 400e1a4:	dfc00615 	stw	ra,24(sp)
 400e1a8:	df000515 	stw	fp,20(sp)
 400e1ac:	df000504 	addi	fp,sp,20
 400e1b0:	e13ffd15 	stw	r4,-12(fp)
 400e1b4:	e17ffe15 	stw	r5,-8(fp)
 400e1b8:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
 400e1bc:	e0ffff17 	ldw	r3,-4(fp)
 400e1c0:	008001b4 	movhi	r2,6
 400e1c4:	1086a004 	addi	r2,r2,6784
 400e1c8:	10c00436 	bltu	r2,r3,400e1dc <alt_avalon_i2c_master_config_speed_set+0x3c>
 400e1cc:	e0bfff17 	ldw	r2,-4(fp)
 400e1d0:	10000226 	beq	r2,zero,400e1dc <alt_avalon_i2c_master_config_speed_set+0x3c>
 400e1d4:	e0bfff17 	ldw	r2,-4(fp)
 400e1d8:	1000021e 	bne	r2,zero,400e1e4 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
 400e1dc:	00bfff04 	movi	r2,-4
 400e1e0:	00002906 	br	400e288 <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
 400e1e4:	e0bffd17 	ldw	r2,-12(fp)
 400e1e8:	10c00c17 	ldw	r3,48(r2)
 400e1ec:	e0bfff17 	ldw	r2,-4(fp)
 400e1f0:	1085883a 	add	r2,r2,r2
 400e1f4:	100b883a 	mov	r5,r2
 400e1f8:	1809883a 	mov	r4,r3
 400e1fc:	400a7140 	call	400a714 <__udivsi3>
 400e200:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 400e204:	e0bffb17 	ldw	r2,-20(fp)
 400e208:	10800f04 	addi	r2,r2,60
 400e20c:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 400e210:	e0bffb17 	ldw	r2,-20(fp)
 400e214:	10bff104 	addi	r2,r2,-60
 400e218:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
 400e21c:	e0ffff17 	ldw	r3,-4(fp)
 400e220:	008000b4 	movhi	r2,2
 400e224:	10a1a804 	addi	r2,r2,-31072
 400e228:	10c0042e 	bgeu	r2,r3,400e23c <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
 400e22c:	e0bffe17 	ldw	r2,-8(fp)
 400e230:	00c00044 	movi	r3,1
 400e234:	10c00115 	stw	r3,4(r2)
 400e238:	00000206 	br	400e244 <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
 400e23c:	e0bffe17 	ldw	r2,-8(fp)
 400e240:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
 400e244:	e0bffb17 	ldw	r2,-20(fp)
 400e248:	1007883a 	mov	r3,r2
 400e24c:	e0bffe17 	ldw	r2,-8(fp)
 400e250:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
 400e254:	e0bffc17 	ldw	r2,-16(fp)
 400e258:	1007883a 	mov	r3,r2
 400e25c:	e0bffe17 	ldw	r2,-8(fp)
 400e260:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
 400e264:	e0bffb17 	ldw	r2,-20(fp)
 400e268:	1007883a 	mov	r3,r2
 400e26c:	e0bffb17 	ldw	r2,-20(fp)
 400e270:	1004d07a 	srli	r2,r2,1
 400e274:	1885c83a 	sub	r2,r3,r2
 400e278:	1007883a 	mov	r3,r2
 400e27c:	e0bffe17 	ldw	r2,-8(fp)
 400e280:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
 400e284:	0005883a 	mov	r2,zero

}
 400e288:	e037883a 	mov	sp,fp
 400e28c:	dfc00117 	ldw	ra,4(sp)
 400e290:	df000017 	ldw	fp,0(sp)
 400e294:	dec00204 	addi	sp,sp,8
 400e298:	f800283a 	ret

0400e29c <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e29c:	defffe04 	addi	sp,sp,-8
 400e2a0:	df000115 	stw	fp,4(sp)
 400e2a4:	df000104 	addi	fp,sp,4
 400e2a8:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
 400e2ac:	e0bfff17 	ldw	r2,-4(fp)
 400e2b0:	10800317 	ldw	r2,12(r2)
 400e2b4:	10800504 	addi	r2,r2,20
 400e2b8:	10800037 	ldwio	r2,0(r2)
 400e2bc:	1080004c 	andi	r2,r2,1
 400e2c0:	10000226 	beq	r2,zero,400e2cc <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
 400e2c4:	00800044 	movi	r2,1
 400e2c8:	00000106 	br	400e2d0 <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
 400e2cc:	0005883a 	mov	r2,zero
}
 400e2d0:	e037883a 	mov	sp,fp
 400e2d4:	df000017 	ldw	fp,0(sp)
 400e2d8:	dec00104 	addi	sp,sp,4
 400e2dc:	f800283a 	ret

0400e2e0 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
 400e2e0:	defffb04 	addi	sp,sp,-20
 400e2e4:	df000415 	stw	fp,16(sp)
 400e2e8:	df000404 	addi	fp,sp,16
 400e2ec:	e13ffc15 	stw	r4,-16(fp)
 400e2f0:	e17ffd15 	stw	r5,-12(fp)
 400e2f4:	e1bffe15 	stw	r6,-8(fp)
 400e2f8:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
 400e2fc:	e0bfff17 	ldw	r2,-4(fp)
 400e300:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 400e304:	00001406 	br	400e358 <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 400e308:	e0bfff17 	ldw	r2,-4(fp)
 400e30c:	10800017 	ldw	r2,0(r2)
 400e310:	e0fffd17 	ldw	r3,-12(fp)
 400e314:	1885883a 	add	r2,r3,r2
 400e318:	e0fffc17 	ldw	r3,-16(fp)
 400e31c:	18c00317 	ldw	r3,12(r3)
 400e320:	18c00104 	addi	r3,r3,4
 400e324:	18c00037 	ldwio	r3,0(r3)
 400e328:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
 400e32c:	e0bfff17 	ldw	r2,-4(fp)
 400e330:	10800017 	ldw	r2,0(r2)
 400e334:	10c00044 	addi	r3,r2,1
 400e338:	e0bfff17 	ldw	r2,-4(fp)
 400e33c:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 400e340:	e0bfff17 	ldw	r2,-4(fp)
 400e344:	10c00017 	ldw	r3,0(r2)
 400e348:	e0bffe17 	ldw	r2,-8(fp)
 400e34c:	1880021e 	bne	r3,r2,400e358 <alt_avalon_i2c_rx_read_available+0x78>
 400e350:	e0bffe17 	ldw	r2,-8(fp)
 400e354:	1000061e 	bne	r2,zero,400e370 <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 400e358:	e0bffc17 	ldw	r2,-16(fp)
 400e35c:	10800317 	ldw	r2,12(r2)
 400e360:	10800704 	addi	r2,r2,28
 400e364:	10800037 	ldwio	r2,0(r2)
 400e368:	103fe71e 	bne	r2,zero,400e308 <__alt_data_end+0xfc00e308>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
 400e36c:	00000106 	br	400e374 <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 400e370:	0001883a 	nop
    }
}
 400e374:	0001883a 	nop
 400e378:	e037883a 	mov	sp,fp
 400e37c:	df000017 	ldw	fp,0(sp)
 400e380:	dec00104 	addi	sp,sp,4
 400e384:	f800283a 	ret

0400e388 <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
 400e388:	defffa04 	addi	sp,sp,-24
 400e38c:	dfc00515 	stw	ra,20(sp)
 400e390:	df000415 	stw	fp,16(sp)
 400e394:	df000404 	addi	fp,sp,16
 400e398:	e13ffe15 	stw	r4,-8(fp)
 400e39c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
 400e3a0:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
 400e3a4:	008000b4 	movhi	r2,2
 400e3a8:	10a1a804 	addi	r2,r2,-31072
 400e3ac:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 400e3b0:	00000d06 	br	400e3e8 <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
 400e3b4:	e0bffd17 	ldw	r2,-12(fp)
 400e3b8:	108002a8 	cmpgeui	r2,r2,10
 400e3bc:	1000021e 	bne	r2,zero,400e3c8 <alt_avalon_i2c_rx_read+0x40>
 400e3c0:	0109c404 	movi	r4,10000
 400e3c4:	4010ca80 	call	4010ca8 <alt_busy_sleep>
      if (--timeout == 0)
 400e3c8:	e0bffd17 	ldw	r2,-12(fp)
 400e3cc:	10bfffc4 	addi	r2,r2,-1
 400e3d0:	e0bffd15 	stw	r2,-12(fp)
 400e3d4:	e0bffd17 	ldw	r2,-12(fp)
 400e3d8:	1000031e 	bne	r2,zero,400e3e8 <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
 400e3dc:	00bfff84 	movi	r2,-2
 400e3e0:	e0bffc15 	stw	r2,-16(fp)
        break;
 400e3e4:	00000506 	br	400e3fc <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 400e3e8:	e0bffe17 	ldw	r2,-8(fp)
 400e3ec:	10800317 	ldw	r2,12(r2)
 400e3f0:	10800704 	addi	r2,r2,28
 400e3f4:	10800037 	ldwio	r2,0(r2)
 400e3f8:	103fee26 	beq	r2,zero,400e3b4 <__alt_data_end+0xfc00e3b4>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 400e3fc:	e0bffe17 	ldw	r2,-8(fp)
 400e400:	10800317 	ldw	r2,12(r2)
 400e404:	10800104 	addi	r2,r2,4
 400e408:	10800037 	ldwio	r2,0(r2)
 400e40c:	1007883a 	mov	r3,r2
 400e410:	e0bfff17 	ldw	r2,-4(fp)
 400e414:	10c00005 	stb	r3,0(r2)
        
    return status;
 400e418:	e0bffc17 	ldw	r2,-16(fp)
}
 400e41c:	e037883a 	mov	sp,fp
 400e420:	dfc00117 	ldw	ra,4(sp)
 400e424:	df000017 	ldw	fp,0(sp)
 400e428:	dec00204 	addi	sp,sp,8
 400e42c:	f800283a 	ret

0400e430 <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
 400e430:	defff804 	addi	sp,sp,-32
 400e434:	dfc00715 	stw	ra,28(sp)
 400e438:	df000615 	stw	fp,24(sp)
 400e43c:	df000604 	addi	fp,sp,24
 400e440:	e13ffc15 	stw	r4,-16(fp)
 400e444:	2809883a 	mov	r4,r5
 400e448:	3007883a 	mov	r3,r6
 400e44c:	3805883a 	mov	r2,r7
 400e450:	e13ffd05 	stb	r4,-12(fp)
 400e454:	e0fffe05 	stb	r3,-8(fp)
 400e458:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
 400e45c:	0089c404 	movi	r2,10000
 400e460:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400e464:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 400e468:	00000c06 	br	400e49c <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
 400e46c:	e0bffa17 	ldw	r2,-24(fp)
 400e470:	108002a8 	cmpgeui	r2,r2,10
 400e474:	1000021e 	bne	r2,zero,400e480 <alt_avalon_i2c_cmd_write+0x50>
 400e478:	0109c404 	movi	r4,10000
 400e47c:	4010ca80 	call	4010ca8 <alt_busy_sleep>
      if (--timeout == 0)
 400e480:	e0bffa17 	ldw	r2,-24(fp)
 400e484:	10bfffc4 	addi	r2,r2,-1
 400e488:	e0bffa15 	stw	r2,-24(fp)
 400e48c:	e0bffa17 	ldw	r2,-24(fp)
 400e490:	1000021e 	bne	r2,zero,400e49c <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
 400e494:	00bfff84 	movi	r2,-2
 400e498:	00001906 	br	400e500 <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 400e49c:	e0bffc17 	ldw	r2,-16(fp)
 400e4a0:	10800317 	ldw	r2,12(r2)
 400e4a4:	10800404 	addi	r2,r2,16
 400e4a8:	10800037 	ldwio	r2,0(r2)
 400e4ac:	1080004c 	andi	r2,r2,1
 400e4b0:	103fee26 	beq	r2,zero,400e46c <__alt_data_end+0xfc00e46c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
 400e4b4:	e0bffc17 	ldw	r2,-16(fp)
 400e4b8:	10800317 	ldw	r2,12(r2)
 400e4bc:	e13ffd03 	ldbu	r4,-12(fp)
 400e4c0:	e0fffe03 	ldbu	r3,-8(fp)
 400e4c4:	1806927a 	slli	r3,r3,9
 400e4c8:	20c8b03a 	or	r4,r4,r3
 400e4cc:	e0ffff03 	ldbu	r3,-4(fp)
 400e4d0:	1806923a 	slli	r3,r3,8
 400e4d4:	20c6b03a 	or	r3,r4,r3
 400e4d8:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 400e4dc:	e0bffb04 	addi	r2,fp,-20
 400e4e0:	100b883a 	mov	r5,r2
 400e4e4:	e13ffc17 	ldw	r4,-16(fp)
 400e4e8:	400e6700 	call	400e670 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
 400e4ec:	e0bffb04 	addi	r2,fp,-20
 400e4f0:	100b883a 	mov	r5,r2
 400e4f4:	e13ffc17 	ldw	r4,-16(fp)
 400e4f8:	400e6bc0 	call	400e6bc <alt_avalon_i2c_check_arblost>
    
    return status;
 400e4fc:	e0bffb17 	ldw	r2,-20(fp)
}
 400e500:	e037883a 	mov	sp,fp
 400e504:	dfc00117 	ldw	ra,4(sp)
 400e508:	df000017 	ldw	fp,0(sp)
 400e50c:	dec00204 	addi	sp,sp,8
 400e510:	f800283a 	ret

0400e514 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
 400e514:	defffa04 	addi	sp,sp,-24
 400e518:	dfc00515 	stw	ra,20(sp)
 400e51c:	df000415 	stw	fp,16(sp)
 400e520:	df000404 	addi	fp,sp,16
 400e524:	e13ffd15 	stw	r4,-12(fp)
 400e528:	e17ffe15 	stw	r5,-8(fp)
 400e52c:	3005883a 	mov	r2,r6
 400e530:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
 400e534:	e0bffd17 	ldw	r2,-12(fp)
 400e538:	10800d17 	ldw	r2,52(r2)
 400e53c:	10800058 	cmpnei	r2,r2,1
 400e540:	10001c1e 	bne	r2,zero,400e5b4 <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 400e544:	e0bffd17 	ldw	r2,-12(fp)
 400e548:	10800917 	ldw	r2,36(r2)
 400e54c:	109e0014 	ori	r2,r2,30720
 400e550:	1004d1fa 	srli	r2,r2,7
 400e554:	1007883a 	mov	r3,r2
 400e558:	00bfff84 	movi	r2,-2
 400e55c:	1884703a 	and	r2,r3,r2
 400e560:	1007883a 	mov	r3,r2
 400e564:	e0bffe17 	ldw	r2,-8(fp)
 400e568:	1884b03a 	or	r2,r3,r2
 400e56c:	10803fcc 	andi	r2,r2,255
 400e570:	e0ffff03 	ldbu	r3,-4(fp)
 400e574:	000f883a 	mov	r7,zero
 400e578:	180d883a 	mov	r6,r3
 400e57c:	100b883a 	mov	r5,r2
 400e580:	e13ffd17 	ldw	r4,-12(fp)
 400e584:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400e588:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
 400e58c:	e0bffd17 	ldw	r2,-12(fp)
 400e590:	10800917 	ldw	r2,36(r2)
 400e594:	10803fcc 	andi	r2,r2,255
 400e598:	000f883a 	mov	r7,zero
 400e59c:	000d883a 	mov	r6,zero
 400e5a0:	100b883a 	mov	r5,r2
 400e5a4:	e13ffd17 	ldw	r4,-12(fp)
 400e5a8:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400e5ac:	e0bffc15 	stw	r2,-16(fp)
 400e5b0:	00000e06 	br	400e5ec <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 400e5b4:	e0bffd17 	ldw	r2,-12(fp)
 400e5b8:	10800917 	ldw	r2,36(r2)
 400e5bc:	1085883a 	add	r2,r2,r2
 400e5c0:	1007883a 	mov	r3,r2
 400e5c4:	e0bffe17 	ldw	r2,-8(fp)
 400e5c8:	1884b03a 	or	r2,r3,r2
 400e5cc:	10803fcc 	andi	r2,r2,255
 400e5d0:	e0ffff03 	ldbu	r3,-4(fp)
 400e5d4:	000f883a 	mov	r7,zero
 400e5d8:	180d883a 	mov	r6,r3
 400e5dc:	100b883a 	mov	r5,r2
 400e5e0:	e13ffd17 	ldw	r4,-12(fp)
 400e5e4:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400e5e8:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
 400e5ec:	e0bffc17 	ldw	r2,-16(fp)
}
 400e5f0:	e037883a 	mov	sp,fp
 400e5f4:	dfc00117 	ldw	ra,4(sp)
 400e5f8:	df000017 	ldw	fp,0(sp)
 400e5fc:	dec00204 	addi	sp,sp,8
 400e600:	f800283a 	ret

0400e604 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
 400e604:	defffd04 	addi	sp,sp,-12
 400e608:	df000215 	stw	fp,8(sp)
 400e60c:	df000204 	addi	fp,sp,8
 400e610:	e13ffe15 	stw	r4,-8(fp)
 400e614:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
 400e618:	e0bffe17 	ldw	r2,-8(fp)
 400e61c:	10c00917 	ldw	r3,36(r2)
 400e620:	e0bfff17 	ldw	r2,-4(fp)
 400e624:	10c00015 	stw	r3,0(r2)
}
 400e628:	0001883a 	nop
 400e62c:	e037883a 	mov	sp,fp
 400e630:	df000017 	ldw	fp,0(sp)
 400e634:	dec00104 	addi	sp,sp,4
 400e638:	f800283a 	ret

0400e63c <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
 400e63c:	defffd04 	addi	sp,sp,-12
 400e640:	df000215 	stw	fp,8(sp)
 400e644:	df000204 	addi	fp,sp,8
 400e648:	e13ffe15 	stw	r4,-8(fp)
 400e64c:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
 400e650:	e0bffe17 	ldw	r2,-8(fp)
 400e654:	e0ffff17 	ldw	r3,-4(fp)
 400e658:	10c00915 	stw	r3,36(r2)
}
 400e65c:	0001883a 	nop
 400e660:	e037883a 	mov	sp,fp
 400e664:	df000017 	ldw	fp,0(sp)
 400e668:	dec00104 	addi	sp,sp,4
 400e66c:	f800283a 	ret

0400e670 <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
 400e670:	defffd04 	addi	sp,sp,-12
 400e674:	df000215 	stw	fp,8(sp)
 400e678:	df000204 	addi	fp,sp,8
 400e67c:	e13ffe15 	stw	r4,-8(fp)
 400e680:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
 400e684:	e0bffe17 	ldw	r2,-8(fp)
 400e688:	10800317 	ldw	r2,12(r2)
 400e68c:	10800404 	addi	r2,r2,16
 400e690:	10800037 	ldwio	r2,0(r2)
 400e694:	1080010c 	andi	r2,r2,4
 400e698:	10000326 	beq	r2,zero,400e6a8 <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
 400e69c:	e0bfff17 	ldw	r2,-4(fp)
 400e6a0:	00fffec4 	movi	r3,-5
 400e6a4:	10c00015 	stw	r3,0(r2)
    }
}
 400e6a8:	0001883a 	nop
 400e6ac:	e037883a 	mov	sp,fp
 400e6b0:	df000017 	ldw	fp,0(sp)
 400e6b4:	dec00104 	addi	sp,sp,4
 400e6b8:	f800283a 	ret

0400e6bc <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
 400e6bc:	defffd04 	addi	sp,sp,-12
 400e6c0:	df000215 	stw	fp,8(sp)
 400e6c4:	df000204 	addi	fp,sp,8
 400e6c8:	e13ffe15 	stw	r4,-8(fp)
 400e6cc:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
 400e6d0:	e0bffe17 	ldw	r2,-8(fp)
 400e6d4:	10800317 	ldw	r2,12(r2)
 400e6d8:	10800404 	addi	r2,r2,16
 400e6dc:	10800037 	ldwio	r2,0(r2)
 400e6e0:	1080020c 	andi	r2,r2,8
 400e6e4:	10000326 	beq	r2,zero,400e6f4 <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
 400e6e8:	e0bfff17 	ldw	r2,-4(fp)
 400e6ec:	00fffe84 	movi	r3,-6
 400e6f0:	10c00015 	stw	r3,0(r2)
    }
}
 400e6f4:	0001883a 	nop
 400e6f8:	e037883a 	mov	sp,fp
 400e6fc:	df000017 	ldw	fp,0(sp)
 400e700:	dec00104 	addi	sp,sp,4
 400e704:	f800283a 	ret

0400e708 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 400e708:	defff804 	addi	sp,sp,-32
 400e70c:	dfc00715 	stw	ra,28(sp)
 400e710:	df000615 	stw	fp,24(sp)
 400e714:	df000604 	addi	fp,sp,24
 400e718:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400e71c:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 400e720:	e0bfff17 	ldw	r2,-4(fp)
 400e724:	10800717 	ldw	r2,28(r2)
 400e728:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
 400e72c:	e0bffb17 	ldw	r2,-20(fp)
 400e730:	10800117 	ldw	r2,4(r2)
 400e734:	10800044 	addi	r2,r2,1
 400e738:	0149c404 	movi	r5,10000
 400e73c:	1009883a 	mov	r4,r2
 400e740:	400a7d00 	call	400a7d0 <__mulsi3>
 400e744:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
 400e748:	e0bffd04 	addi	r2,fp,-12
 400e74c:	100b883a 	mov	r5,r2
 400e750:	e13fff17 	ldw	r4,-4(fp)
 400e754:	400f5a00 	call	400f5a0 <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
 400e758:	e0bffd17 	ldw	r2,-12(fp)
 400e75c:	100b883a 	mov	r5,r2
 400e760:	e13fff17 	ldw	r4,-4(fp)
 400e764:	400f4d40 	call	400f4d4 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 400e768:	e0bffc04 	addi	r2,fp,-16
 400e76c:	100b883a 	mov	r5,r2
 400e770:	e13fff17 	ldw	r4,-4(fp)
 400e774:	400e6700 	call	400e670 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
 400e778:	e0bffc17 	ldw	r2,-16(fp)
 400e77c:	10002226 	beq	r2,zero,400e808 <alt_avalon_i2c_interrupt_transaction_status+0x100>
    {
      if (irq_data->irq_busy)
 400e780:	e0bffb17 	ldw	r2,-20(fp)
 400e784:	10800217 	ldw	r2,8(r2)
 400e788:	10001d26 	beq	r2,zero,400e800 <alt_avalon_i2c_interrupt_transaction_status+0xf8>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400e78c:	00000d06 	br	400e7c4 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
        {
              if (timeout<10) alt_busy_sleep(10000);
 400e790:	e0bffa17 	ldw	r2,-24(fp)
 400e794:	108002a8 	cmpgeui	r2,r2,10
 400e798:	1000021e 	bne	r2,zero,400e7a4 <alt_avalon_i2c_interrupt_transaction_status+0x9c>
 400e79c:	0109c404 	movi	r4,10000
 400e7a0:	4010ca80 	call	4010ca8 <alt_busy_sleep>
              if (--timeout == 0)
 400e7a4:	e0bffa17 	ldw	r2,-24(fp)
 400e7a8:	10bfffc4 	addi	r2,r2,-1
 400e7ac:	e0bffa15 	stw	r2,-24(fp)
 400e7b0:	e0bffa17 	ldw	r2,-24(fp)
 400e7b4:	1000031e 	bne	r2,zero,400e7c4 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
 400e7b8:	00bfff84 	movi	r2,-2
 400e7bc:	e0bffc15 	stw	r2,-16(fp)
                 break;
 400e7c0:	00000306 	br	400e7d0 <alt_avalon_i2c_interrupt_transaction_status+0xc8>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400e7c4:	e13fff17 	ldw	r4,-4(fp)
 400e7c8:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400e7cc:	103ff01e 	bne	r2,zero,400e790 <__alt_data_end+0xfc00e790>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
 400e7d0:	e0bffb17 	ldw	r2,-20(fp)
 400e7d4:	10800017 	ldw	r2,0(r2)
 400e7d8:	e0fffe04 	addi	r3,fp,-8
 400e7dc:	180f883a 	mov	r7,r3
 400e7e0:	000d883a 	mov	r6,zero
 400e7e4:	100b883a 	mov	r5,r2
 400e7e8:	e13fff17 	ldw	r4,-4(fp)
 400e7ec:	400e2e00 	call	400e2e0 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
 400e7f0:	e13fff17 	ldw	r4,-4(fp)
 400e7f4:	400df440 	call	400df44 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
 400e7f8:	e0bffb17 	ldw	r2,-20(fp)
 400e7fc:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
 400e800:	e0bffc17 	ldw	r2,-16(fp)
 400e804:	00000a06 	br	400e830 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    if (irq_data->irq_busy)
 400e808:	e0bffb17 	ldw	r2,-20(fp)
 400e80c:	10800217 	ldw	r2,8(r2)
 400e810:	10000626 	beq	r2,zero,400e82c <alt_avalon_i2c_interrupt_transaction_status+0x124>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
 400e814:	e0bffd17 	ldw	r2,-12(fp)
 400e818:	100b883a 	mov	r5,r2
 400e81c:	e13fff17 	ldw	r4,-4(fp)
 400e820:	400f53c0 	call	400f53c <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
 400e824:	00bffe44 	movi	r2,-7
 400e828:	00000106 	br	400e830 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
 400e82c:	0005883a 	mov	r2,zero
}
 400e830:	e037883a 	mov	sp,fp
 400e834:	dfc00117 	ldw	ra,4(sp)
 400e838:	df000017 	ldw	fp,0(sp)
 400e83c:	dec00204 	addi	sp,sp,8
 400e840:	f800283a 	ret

0400e844 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 400e844:	defff704 	addi	sp,sp,-36
 400e848:	dfc00815 	stw	ra,32(sp)
 400e84c:	df000715 	stw	fp,28(sp)
 400e850:	df000704 	addi	fp,sp,28
 400e854:	e13ffc15 	stw	r4,-16(fp)
 400e858:	e17ffd15 	stw	r5,-12(fp)
 400e85c:	e1bffe15 	stw	r6,-8(fp)
 400e860:	3805883a 	mov	r2,r7
 400e864:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400e868:	0089c404 	movi	r2,10000
 400e86c:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
 400e870:	00002206 	br	400e8fc <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
 400e874:	e0bffb17 	ldw	r2,-20(fp)
 400e878:	108002a8 	cmpgeui	r2,r2,10
 400e87c:	1000021e 	bne	r2,zero,400e888 <alt_avalon_i2c_master_tx+0x44>
 400e880:	0109c404 	movi	r4,10000
 400e884:	4010ca80 	call	4010ca8 <alt_busy_sleep>
      if (use_interrupts)
 400e888:	e0bfff03 	ldbu	r2,-4(fp)
 400e88c:	10000926 	beq	r2,zero,400e8b4 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
 400e890:	00800044 	movi	r2,1
 400e894:	d8800015 	stw	r2,0(sp)
 400e898:	000f883a 	mov	r7,zero
 400e89c:	e1bffe17 	ldw	r6,-8(fp)
 400e8a0:	e17ffd17 	ldw	r5,-12(fp)
 400e8a4:	e13ffc17 	ldw	r4,-16(fp)
 400e8a8:	400edf00 	call	400edf0 <alt_avalon_i2c_master_transmit_using_interrupts>
 400e8ac:	e0bffa15 	stw	r2,-24(fp)
 400e8b0:	00000806 	br	400e8d4 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
 400e8b4:	00800044 	movi	r2,1
 400e8b8:	d8800015 	stw	r2,0(sp)
 400e8bc:	000f883a 	mov	r7,zero
 400e8c0:	e1bffe17 	ldw	r6,-8(fp)
 400e8c4:	e17ffd17 	ldw	r5,-12(fp)
 400e8c8:	e13ffc17 	ldw	r4,-16(fp)
 400e8cc:	400ec300 	call	400ec30 <alt_avalon_i2c_master_transmit>
 400e8d0:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400e8d4:	e0bffa17 	ldw	r2,-24(fp)
 400e8d8:	10bffea0 	cmpeqi	r2,r2,-6
 400e8dc:	1000061e 	bne	r2,zero,400e8f8 <alt_avalon_i2c_master_tx+0xb4>
 400e8e0:	e0bffa17 	ldw	r2,-24(fp)
 400e8e4:	10bffee0 	cmpeqi	r2,r2,-5
 400e8e8:	1000031e 	bne	r2,zero,400e8f8 <alt_avalon_i2c_master_tx+0xb4>
 400e8ec:	e0bffa17 	ldw	r2,-24(fp)
 400e8f0:	10bffe58 	cmpnei	r2,r2,-7
 400e8f4:	1000061e 	bne	r2,zero,400e910 <alt_avalon_i2c_master_tx+0xcc>
 400e8f8:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
 400e8fc:	e0bffb17 	ldw	r2,-20(fp)
 400e900:	10ffffc4 	addi	r3,r2,-1
 400e904:	e0fffb15 	stw	r3,-20(fp)
 400e908:	103fda1e 	bne	r2,zero,400e874 <__alt_data_end+0xfc00e874>
 400e90c:	00000106 	br	400e914 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
 400e910:	0001883a 	nop
    }

    return status;
 400e914:	e0bffa17 	ldw	r2,-24(fp)
}        
 400e918:	e037883a 	mov	sp,fp
 400e91c:	dfc00117 	ldw	ra,4(sp)
 400e920:	df000017 	ldw	fp,0(sp)
 400e924:	dec00204 	addi	sp,sp,8
 400e928:	f800283a 	ret

0400e92c <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 400e92c:	defff704 	addi	sp,sp,-36
 400e930:	dfc00815 	stw	ra,32(sp)
 400e934:	df000715 	stw	fp,28(sp)
 400e938:	df000704 	addi	fp,sp,28
 400e93c:	e13ffc15 	stw	r4,-16(fp)
 400e940:	e17ffd15 	stw	r5,-12(fp)
 400e944:	e1bffe15 	stw	r6,-8(fp)
 400e948:	3805883a 	mov	r2,r7
 400e94c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400e950:	0089c404 	movi	r2,10000
 400e954:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
 400e958:	e0bfff03 	ldbu	r2,-4(fp)
 400e95c:	10003426 	beq	r2,zero,400ea30 <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
 400e960:	00001706 	br	400e9c0 <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
 400e964:	e0bffb17 	ldw	r2,-20(fp)
 400e968:	108002a8 	cmpgeui	r2,r2,10
 400e96c:	1000021e 	bne	r2,zero,400e978 <alt_avalon_i2c_master_rx+0x4c>
 400e970:	0109c404 	movi	r4,10000
 400e974:	4010ca80 	call	4010ca8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 400e978:	00800044 	movi	r2,1
 400e97c:	d8800015 	stw	r2,0(sp)
 400e980:	000f883a 	mov	r7,zero
 400e984:	e1bffe17 	ldw	r6,-8(fp)
 400e988:	e17ffd17 	ldw	r5,-12(fp)
 400e98c:	e13ffc17 	ldw	r4,-16(fp)
 400e990:	400f20c0 	call	400f20c <alt_avalon_i2c_master_receive_using_interrupts>
 400e994:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400e998:	e0bffa17 	ldw	r2,-24(fp)
 400e99c:	10bffea0 	cmpeqi	r2,r2,-6
 400e9a0:	1000061e 	bne	r2,zero,400e9bc <alt_avalon_i2c_master_rx+0x90>
 400e9a4:	e0bffa17 	ldw	r2,-24(fp)
 400e9a8:	10bffee0 	cmpeqi	r2,r2,-5
 400e9ac:	1000031e 	bne	r2,zero,400e9bc <alt_avalon_i2c_master_rx+0x90>
 400e9b0:	e0bffa17 	ldw	r2,-24(fp)
 400e9b4:	10bffe58 	cmpnei	r2,r2,-7
 400e9b8:	1000221e 	bne	r2,zero,400ea44 <alt_avalon_i2c_master_rx+0x118>
 400e9bc:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
 400e9c0:	e0bffb17 	ldw	r2,-20(fp)
 400e9c4:	10ffffc4 	addi	r3,r2,-1
 400e9c8:	e0fffb15 	stw	r3,-20(fp)
 400e9cc:	103fe51e 	bne	r2,zero,400e964 <__alt_data_end+0xfc00e964>
 400e9d0:	00001f06 	br	400ea50 <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 400e9d4:	e0bffb17 	ldw	r2,-20(fp)
 400e9d8:	108002a8 	cmpgeui	r2,r2,10
 400e9dc:	1000021e 	bne	r2,zero,400e9e8 <alt_avalon_i2c_master_rx+0xbc>
 400e9e0:	0109c404 	movi	r4,10000
 400e9e4:	4010ca80 	call	4010ca8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 400e9e8:	00800044 	movi	r2,1
 400e9ec:	d8800015 	stw	r2,0(sp)
 400e9f0:	000f883a 	mov	r7,zero
 400e9f4:	e1bffe17 	ldw	r6,-8(fp)
 400e9f8:	e17ffd17 	ldw	r5,-12(fp)
 400e9fc:	e13ffc17 	ldw	r4,-16(fp)
 400ea00:	400effc0 	call	400effc <alt_avalon_i2c_master_receive>
 400ea04:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ea08:	e0bffa17 	ldw	r2,-24(fp)
 400ea0c:	10bffea0 	cmpeqi	r2,r2,-6
 400ea10:	1000061e 	bne	r2,zero,400ea2c <alt_avalon_i2c_master_rx+0x100>
 400ea14:	e0bffa17 	ldw	r2,-24(fp)
 400ea18:	10bffee0 	cmpeqi	r2,r2,-5
 400ea1c:	1000031e 	bne	r2,zero,400ea2c <alt_avalon_i2c_master_rx+0x100>
 400ea20:	e0bffa17 	ldw	r2,-24(fp)
 400ea24:	10bffe58 	cmpnei	r2,r2,-7
 400ea28:	1000081e 	bne	r2,zero,400ea4c <alt_avalon_i2c_master_rx+0x120>
 400ea2c:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
 400ea30:	e0bffb17 	ldw	r2,-20(fp)
 400ea34:	10ffffc4 	addi	r3,r2,-1
 400ea38:	e0fffb15 	stw	r3,-20(fp)
 400ea3c:	103fe51e 	bne	r2,zero,400e9d4 <__alt_data_end+0xfc00e9d4>
 400ea40:	00000306 	br	400ea50 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 400ea44:	0001883a 	nop
 400ea48:	00000106 	br	400ea50 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 400ea4c:	0001883a 	nop
      }
    }
    
    return status;
 400ea50:	e0bffa17 	ldw	r2,-24(fp)
}        
 400ea54:	e037883a 	mov	sp,fp
 400ea58:	dfc00117 	ldw	ra,4(sp)
 400ea5c:	df000017 	ldw	fp,0(sp)
 400ea60:	dec00204 	addi	sp,sp,8
 400ea64:	f800283a 	ret

0400ea68 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
 400ea68:	defff604 	addi	sp,sp,-40
 400ea6c:	dfc00915 	stw	ra,36(sp)
 400ea70:	df000815 	stw	fp,32(sp)
 400ea74:	df000804 	addi	fp,sp,32
 400ea78:	e13ffb15 	stw	r4,-20(fp)
 400ea7c:	e17ffc15 	stw	r5,-16(fp)
 400ea80:	e1bffd15 	stw	r6,-12(fp)
 400ea84:	e1fffe15 	stw	r7,-8(fp)
 400ea88:	e0800317 	ldw	r2,12(fp)
 400ea8c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 400ea90:	0089c404 	movi	r2,10000
 400ea94:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
 400ea98:	e0bfff03 	ldbu	r2,-4(fp)
 400ea9c:	10005626 	beq	r2,zero,400ebf8 <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
 400eaa0:	00002806 	br	400eb44 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
 400eaa4:	e0bffa17 	ldw	r2,-24(fp)
 400eaa8:	108002a8 	cmpgeui	r2,r2,10
 400eaac:	1000021e 	bne	r2,zero,400eab8 <alt_avalon_i2c_master_tx_rx+0x50>
 400eab0:	0109c404 	movi	r4,10000
 400eab4:	4010ca80 	call	4010ca8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 400eab8:	d8000015 	stw	zero,0(sp)
 400eabc:	000f883a 	mov	r7,zero
 400eac0:	e1bffd17 	ldw	r6,-12(fp)
 400eac4:	e17ffc17 	ldw	r5,-16(fp)
 400eac8:	e13ffb17 	ldw	r4,-20(fp)
 400eacc:	400edf00 	call	400edf0 <alt_avalon_i2c_master_transmit_using_interrupts>
 400ead0:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ead4:	e0bff917 	ldw	r2,-28(fp)
 400ead8:	10bffea0 	cmpeqi	r2,r2,-6
 400eadc:	1000191e 	bne	r2,zero,400eb44 <alt_avalon_i2c_master_tx_rx+0xdc>
 400eae0:	e0bff917 	ldw	r2,-28(fp)
 400eae4:	10bffee0 	cmpeqi	r2,r2,-5
 400eae8:	1000161e 	bne	r2,zero,400eb44 <alt_avalon_i2c_master_tx_rx+0xdc>
 400eaec:	e0bff917 	ldw	r2,-28(fp)
 400eaf0:	10bffe58 	cmpnei	r2,r2,-7
 400eaf4:	1000011e 	bne	r2,zero,400eafc <alt_avalon_i2c_master_tx_rx+0x94>
 400eaf8:	00001206 	br	400eb44 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 400eafc:	00800044 	movi	r2,1
 400eb00:	d8800015 	stw	r2,0(sp)
 400eb04:	01c00044 	movi	r7,1
 400eb08:	e1800217 	ldw	r6,8(fp)
 400eb0c:	e17ffe17 	ldw	r5,-8(fp)
 400eb10:	e13ffb17 	ldw	r4,-20(fp)
 400eb14:	400f20c0 	call	400f20c <alt_avalon_i2c_master_receive_using_interrupts>
 400eb18:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400eb1c:	e0bff917 	ldw	r2,-28(fp)
 400eb20:	10bffea0 	cmpeqi	r2,r2,-6
 400eb24:	1000061e 	bne	r2,zero,400eb40 <alt_avalon_i2c_master_tx_rx+0xd8>
 400eb28:	e0bff917 	ldw	r2,-28(fp)
 400eb2c:	10bffee0 	cmpeqi	r2,r2,-5
 400eb30:	1000031e 	bne	r2,zero,400eb40 <alt_avalon_i2c_master_tx_rx+0xd8>
 400eb34:	e0bff917 	ldw	r2,-28(fp)
 400eb38:	10bffe58 	cmpnei	r2,r2,-7
 400eb3c:	1000331e 	bne	r2,zero,400ec0c <alt_avalon_i2c_master_tx_rx+0x1a4>
 400eb40:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
 400eb44:	e0bffa17 	ldw	r2,-24(fp)
 400eb48:	10ffffc4 	addi	r3,r2,-1
 400eb4c:	e0fffa15 	stw	r3,-24(fp)
 400eb50:	103fd41e 	bne	r2,zero,400eaa4 <__alt_data_end+0xfc00eaa4>
 400eb54:	00003006 	br	400ec18 <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 400eb58:	e0bffa17 	ldw	r2,-24(fp)
 400eb5c:	108002a8 	cmpgeui	r2,r2,10
 400eb60:	1000021e 	bne	r2,zero,400eb6c <alt_avalon_i2c_master_tx_rx+0x104>
 400eb64:	0109c404 	movi	r4,10000
 400eb68:	4010ca80 	call	4010ca8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 400eb6c:	d8000015 	stw	zero,0(sp)
 400eb70:	000f883a 	mov	r7,zero
 400eb74:	e1bffd17 	ldw	r6,-12(fp)
 400eb78:	e17ffc17 	ldw	r5,-16(fp)
 400eb7c:	e13ffb17 	ldw	r4,-20(fp)
 400eb80:	400ec300 	call	400ec30 <alt_avalon_i2c_master_transmit>
 400eb84:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400eb88:	e0bff917 	ldw	r2,-28(fp)
 400eb8c:	10bffea0 	cmpeqi	r2,r2,-6
 400eb90:	1000191e 	bne	r2,zero,400ebf8 <alt_avalon_i2c_master_tx_rx+0x190>
 400eb94:	e0bff917 	ldw	r2,-28(fp)
 400eb98:	10bffee0 	cmpeqi	r2,r2,-5
 400eb9c:	1000161e 	bne	r2,zero,400ebf8 <alt_avalon_i2c_master_tx_rx+0x190>
 400eba0:	e0bff917 	ldw	r2,-28(fp)
 400eba4:	10bffe58 	cmpnei	r2,r2,-7
 400eba8:	1000011e 	bne	r2,zero,400ebb0 <alt_avalon_i2c_master_tx_rx+0x148>
 400ebac:	00001206 	br	400ebf8 <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 400ebb0:	00800044 	movi	r2,1
 400ebb4:	d8800015 	stw	r2,0(sp)
 400ebb8:	01c00044 	movi	r7,1
 400ebbc:	e1800217 	ldw	r6,8(fp)
 400ebc0:	e17ffe17 	ldw	r5,-8(fp)
 400ebc4:	e13ffb17 	ldw	r4,-20(fp)
 400ebc8:	400effc0 	call	400effc <alt_avalon_i2c_master_receive>
 400ebcc:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 400ebd0:	e0bff917 	ldw	r2,-28(fp)
 400ebd4:	10bffea0 	cmpeqi	r2,r2,-6
 400ebd8:	1000061e 	bne	r2,zero,400ebf4 <alt_avalon_i2c_master_tx_rx+0x18c>
 400ebdc:	e0bff917 	ldw	r2,-28(fp)
 400ebe0:	10bffee0 	cmpeqi	r2,r2,-5
 400ebe4:	1000031e 	bne	r2,zero,400ebf4 <alt_avalon_i2c_master_tx_rx+0x18c>
 400ebe8:	e0bff917 	ldw	r2,-28(fp)
 400ebec:	10bffe58 	cmpnei	r2,r2,-7
 400ebf0:	1000081e 	bne	r2,zero,400ec14 <alt_avalon_i2c_master_tx_rx+0x1ac>
 400ebf4:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
 400ebf8:	e0bffa17 	ldw	r2,-24(fp)
 400ebfc:	10ffffc4 	addi	r3,r2,-1
 400ec00:	e0fffa15 	stw	r3,-24(fp)
 400ec04:	103fd41e 	bne	r2,zero,400eb58 <__alt_data_end+0xfc00eb58>
 400ec08:	00000306 	br	400ec18 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 400ec0c:	0001883a 	nop
 400ec10:	00000106 	br	400ec18 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 400ec14:	0001883a 	nop
      }
    }
    
    return status;
 400ec18:	e0bff917 	ldw	r2,-28(fp)
}                                       
 400ec1c:	e037883a 	mov	sp,fp
 400ec20:	dfc00117 	ldw	ra,4(sp)
 400ec24:	df000017 	ldw	fp,0(sp)
 400ec28:	dec00204 	addi	sp,sp,8
 400ec2c:	f800283a 	ret

0400ec30 <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 400ec30:	defff704 	addi	sp,sp,-36
 400ec34:	dfc00815 	stw	ra,32(sp)
 400ec38:	df000715 	stw	fp,28(sp)
 400ec3c:	df000704 	addi	fp,sp,28
 400ec40:	e13ffb15 	stw	r4,-20(fp)
 400ec44:	e17ffc15 	stw	r5,-16(fp)
 400ec48:	e1bffd15 	stw	r6,-12(fp)
 400ec4c:	3807883a 	mov	r3,r7
 400ec50:	e0800217 	ldw	r2,8(fp)
 400ec54:	e0fffe05 	stb	r3,-8(fp)
 400ec58:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400ec5c:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
 400ec60:	0149c404 	movi	r5,10000
 400ec64:	e13ffd17 	ldw	r4,-12(fp)
 400ec68:	400a7d00 	call	400a7d0 <__mulsi3>
 400ec6c:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
 400ec70:	e0bffd17 	ldw	r2,-12(fp)
 400ec74:	1000021e 	bne	r2,zero,400ec80 <alt_avalon_i2c_master_transmit+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400ec78:	0005883a 	mov	r2,zero
 400ec7c:	00005706 	br	400eddc <alt_avalon_i2c_master_transmit+0x1ac>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400ec80:	e0bffe03 	ldbu	r2,-8(fp)
 400ec84:	10000a1e 	bne	r2,zero,400ecb0 <alt_avalon_i2c_master_transmit+0x80>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400ec88:	e13ffb17 	ldw	r4,-20(fp)
 400ec8c:	400deac0 	call	400deac <alt_avalon_i2c_enable>
 400ec90:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400ec94:	e0bffa17 	ldw	r2,-24(fp)
 400ec98:	10000226 	beq	r2,zero,400eca4 <alt_avalon_i2c_master_transmit+0x74>
      {
        return status;
 400ec9c:	e0bffa17 	ldw	r2,-24(fp)
 400eca0:	00004e06 	br	400eddc <alt_avalon_i2c_master_transmit+0x1ac>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400eca4:	01400704 	movi	r5,28
 400eca8:	e13ffb17 	ldw	r4,-20(fp)
 400ecac:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 400ecb0:	e0bffe03 	ldbu	r2,-8(fp)
 400ecb4:	100d883a 	mov	r6,r2
 400ecb8:	000b883a 	mov	r5,zero
 400ecbc:	e13ffb17 	ldw	r4,-20(fp)
 400ecc0:	400e5140 	call	400e514 <alt_avalon_i2c_send_address>
 400ecc4:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
 400ecc8:	e0bffa17 	ldw	r2,-24(fp)
 400eccc:	1000271e 	bne	r2,zero,400ed6c <alt_avalon_i2c_master_transmit+0x13c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400ecd0:	00000f06 	br	400ed10 <alt_avalon_i2c_master_transmit+0xe0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400ecd4:	e0bffc17 	ldw	r2,-16(fp)
 400ecd8:	10800003 	ldbu	r2,0(r2)
 400ecdc:	10803fcc 	andi	r2,r2,255
 400ece0:	000f883a 	mov	r7,zero
 400ece4:	000d883a 	mov	r6,zero
 400ece8:	100b883a 	mov	r5,r2
 400ecec:	e13ffb17 	ldw	r4,-20(fp)
 400ecf0:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400ecf4:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
 400ecf8:	e0bffc17 	ldw	r2,-16(fp)
 400ecfc:	10800044 	addi	r2,r2,1
 400ed00:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400ed04:	e0bffd17 	ldw	r2,-12(fp)
 400ed08:	10bfffc4 	addi	r2,r2,-1
 400ed0c:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400ed10:	e0bffd17 	ldw	r2,-12(fp)
 400ed14:	108000b0 	cmpltui	r2,r2,2
 400ed18:	1000021e 	bne	r2,zero,400ed24 <alt_avalon_i2c_master_transmit+0xf4>
 400ed1c:	e0bffa17 	ldw	r2,-24(fp)
 400ed20:	103fec26 	beq	r2,zero,400ecd4 <__alt_data_end+0xfc00ecd4>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400ed24:	e0bffa17 	ldw	r2,-24(fp)
 400ed28:	1000101e 	bne	r2,zero,400ed6c <alt_avalon_i2c_master_transmit+0x13c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400ed2c:	e0bffc17 	ldw	r2,-16(fp)
 400ed30:	10800003 	ldbu	r2,0(r2)
 400ed34:	10803fcc 	andi	r2,r2,255
 400ed38:	e0ffff03 	ldbu	r3,-4(fp)
 400ed3c:	180f883a 	mov	r7,r3
 400ed40:	000d883a 	mov	r6,zero
 400ed44:	100b883a 	mov	r5,r2
 400ed48:	e13ffb17 	ldw	r4,-20(fp)
 400ed4c:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400ed50:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
 400ed54:	e0bffc17 	ldw	r2,-16(fp)
 400ed58:	10800044 	addi	r2,r2,1
 400ed5c:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400ed60:	e0bffd17 	ldw	r2,-12(fp)
 400ed64:	10bfffc4 	addi	r2,r2,-1
 400ed68:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 400ed6c:	e0bfff03 	ldbu	r2,-4(fp)
 400ed70:	1000101e 	bne	r2,zero,400edb4 <alt_avalon_i2c_master_transmit+0x184>
 400ed74:	e0bffa17 	ldw	r2,-24(fp)
 400ed78:	10001726 	beq	r2,zero,400edd8 <alt_avalon_i2c_master_transmit+0x1a8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400ed7c:	00000d06 	br	400edb4 <alt_avalon_i2c_master_transmit+0x184>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400ed80:	e0bff917 	ldw	r2,-28(fp)
 400ed84:	108002a8 	cmpgeui	r2,r2,10
 400ed88:	1000021e 	bne	r2,zero,400ed94 <alt_avalon_i2c_master_transmit+0x164>
 400ed8c:	0109c404 	movi	r4,10000
 400ed90:	4010ca80 	call	4010ca8 <alt_busy_sleep>
            if (--timeout == 0)
 400ed94:	e0bff917 	ldw	r2,-28(fp)
 400ed98:	10bfffc4 	addi	r2,r2,-1
 400ed9c:	e0bff915 	stw	r2,-28(fp)
 400eda0:	e0bff917 	ldw	r2,-28(fp)
 400eda4:	1000031e 	bne	r2,zero,400edb4 <alt_avalon_i2c_master_transmit+0x184>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400eda8:	00bfff84 	movi	r2,-2
 400edac:	e0bffa15 	stw	r2,-24(fp)
               break;
 400edb0:	00000306 	br	400edc0 <alt_avalon_i2c_master_transmit+0x190>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400edb4:	e13ffb17 	ldw	r4,-20(fp)
 400edb8:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400edbc:	103ff01e 	bne	r2,zero,400ed80 <__alt_data_end+0xfc00ed80>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
 400edc0:	e0bffa04 	addi	r2,fp,-24
 400edc4:	100b883a 	mov	r5,r2
 400edc8:	e13ffb17 	ldw	r4,-20(fp)
 400edcc:	400e6700 	call	400e670 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400edd0:	e13ffb17 	ldw	r4,-20(fp)
 400edd4:	400df440 	call	400df44 <alt_avalon_i2c_disable>
    }


    return status;
 400edd8:	e0bffa17 	ldw	r2,-24(fp)
}
 400eddc:	e037883a 	mov	sp,fp
 400ede0:	dfc00117 	ldw	ra,4(sp)
 400ede4:	df000017 	ldw	fp,0(sp)
 400ede8:	dec00204 	addi	sp,sp,8
 400edec:	f800283a 	ret

0400edf0 <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 400edf0:	defff604 	addi	sp,sp,-40
 400edf4:	dfc00915 	stw	ra,36(sp)
 400edf8:	df000815 	stw	fp,32(sp)
 400edfc:	df000804 	addi	fp,sp,32
 400ee00:	e13ffb15 	stw	r4,-20(fp)
 400ee04:	e17ffc15 	stw	r5,-16(fp)
 400ee08:	e1bffd15 	stw	r6,-12(fp)
 400ee0c:	3807883a 	mov	r3,r7
 400ee10:	e0800217 	ldw	r2,8(fp)
 400ee14:	e0fffe05 	stb	r3,-8(fp)
 400ee18:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400ee1c:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
 400ee20:	0149c404 	movi	r5,10000
 400ee24:	e13ffd17 	ldw	r4,-12(fp)
 400ee28:	400a7d00 	call	400a7d0 <__mulsi3>
 400ee2c:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 400ee30:	e0bffb17 	ldw	r2,-20(fp)
 400ee34:	10800717 	ldw	r2,28(r2)
 400ee38:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
 400ee3c:	e0bffd17 	ldw	r2,-12(fp)
 400ee40:	1000021e 	bne	r2,zero,400ee4c <alt_avalon_i2c_master_transmit_using_interrupts+0x5c>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400ee44:	0005883a 	mov	r2,zero
 400ee48:	00006706 	br	400efe8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 400ee4c:	e0bffb17 	ldw	r2,-20(fp)
 400ee50:	10c00617 	ldw	r3,24(r2)
 400ee54:	00810074 	movhi	r2,1025
 400ee58:	10b6cc04 	addi	r2,r2,-9424
 400ee5c:	18800226 	beq	r3,r2,400ee68 <alt_avalon_i2c_master_transmit_using_interrupts+0x78>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 400ee60:	00bfff44 	movi	r2,-3
 400ee64:	00006006 	br	400efe8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400ee68:	e0bffe03 	ldbu	r2,-8(fp)
 400ee6c:	10000a1e 	bne	r2,zero,400ee98 <alt_avalon_i2c_master_transmit_using_interrupts+0xa8>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400ee70:	e13ffb17 	ldw	r4,-20(fp)
 400ee74:	400deac0 	call	400deac <alt_avalon_i2c_enable>
 400ee78:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400ee7c:	e0bff817 	ldw	r2,-32(fp)
 400ee80:	10000226 	beq	r2,zero,400ee8c <alt_avalon_i2c_master_transmit_using_interrupts+0x9c>
      {
        return status;
 400ee84:	e0bff817 	ldw	r2,-32(fp)
 400ee88:	00005706 	br	400efe8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400ee8c:	01400704 	movi	r5,28
 400ee90:	e13ffb17 	ldw	r4,-20(fp)
 400ee94:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 400ee98:	e0bffe03 	ldbu	r2,-8(fp)
 400ee9c:	100d883a 	mov	r6,r2
 400eea0:	000b883a 	mov	r5,zero
 400eea4:	e13ffb17 	ldw	r4,-20(fp)
 400eea8:	400e5140 	call	400e514 <alt_avalon_i2c_send_address>
 400eeac:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
 400eeb0:	e0bff817 	ldw	r2,-32(fp)
 400eeb4:	1000271e 	bne	r2,zero,400ef54 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400eeb8:	00000f06 	br	400eef8 <alt_avalon_i2c_master_transmit_using_interrupts+0x108>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400eebc:	e0bffc17 	ldw	r2,-16(fp)
 400eec0:	10800003 	ldbu	r2,0(r2)
 400eec4:	10803fcc 	andi	r2,r2,255
 400eec8:	000f883a 	mov	r7,zero
 400eecc:	000d883a 	mov	r6,zero
 400eed0:	100b883a 	mov	r5,r2
 400eed4:	e13ffb17 	ldw	r4,-20(fp)
 400eed8:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400eedc:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
 400eee0:	e0bffc17 	ldw	r2,-16(fp)
 400eee4:	10800044 	addi	r2,r2,1
 400eee8:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400eeec:	e0bffd17 	ldw	r2,-12(fp)
 400eef0:	10bfffc4 	addi	r2,r2,-1
 400eef4:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 400eef8:	e0bffd17 	ldw	r2,-12(fp)
 400eefc:	108000b0 	cmpltui	r2,r2,2
 400ef00:	1000021e 	bne	r2,zero,400ef0c <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
 400ef04:	e0bff817 	ldw	r2,-32(fp)
 400ef08:	103fec26 	beq	r2,zero,400eebc <__alt_data_end+0xfc00eebc>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400ef0c:	e0bff817 	ldw	r2,-32(fp)
 400ef10:	1000101e 	bne	r2,zero,400ef54 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400ef14:	e0bffc17 	ldw	r2,-16(fp)
 400ef18:	10800003 	ldbu	r2,0(r2)
 400ef1c:	10803fcc 	andi	r2,r2,255
 400ef20:	e0ffff03 	ldbu	r3,-4(fp)
 400ef24:	180f883a 	mov	r7,r3
 400ef28:	000d883a 	mov	r6,zero
 400ef2c:	100b883a 	mov	r5,r2
 400ef30:	e13ffb17 	ldw	r4,-20(fp)
 400ef34:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400ef38:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
 400ef3c:	e0bffc17 	ldw	r2,-16(fp)
 400ef40:	10800044 	addi	r2,r2,1
 400ef44:	e0bffc15 	stw	r2,-16(fp)
            --size;
 400ef48:	e0bffd17 	ldw	r2,-12(fp)
 400ef4c:	10bfffc4 	addi	r2,r2,-1
 400ef50:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 400ef54:	e0bff817 	ldw	r2,-32(fp)
 400ef58:	10001426 	beq	r2,zero,400efac <alt_avalon_i2c_master_transmit_using_interrupts+0x1bc>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400ef5c:	00000d06 	br	400ef94 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
        {
            if (timeout<10) alt_busy_sleep(10000);        
 400ef60:	e0bff917 	ldw	r2,-28(fp)
 400ef64:	108002a8 	cmpgeui	r2,r2,10
 400ef68:	1000021e 	bne	r2,zero,400ef74 <alt_avalon_i2c_master_transmit_using_interrupts+0x184>
 400ef6c:	0109c404 	movi	r4,10000
 400ef70:	4010ca80 	call	4010ca8 <alt_busy_sleep>
            if (--timeout == 0)
 400ef74:	e0bff917 	ldw	r2,-28(fp)
 400ef78:	10bfffc4 	addi	r2,r2,-1
 400ef7c:	e0bff915 	stw	r2,-28(fp)
 400ef80:	e0bff917 	ldw	r2,-28(fp)
 400ef84:	1000031e 	bne	r2,zero,400ef94 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400ef88:	00bfff84 	movi	r2,-2
 400ef8c:	e0bff815 	stw	r2,-32(fp)
               break;
 400ef90:	00000306 	br	400efa0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b0>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 400ef94:	e13ffb17 	ldw	r4,-20(fp)
 400ef98:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400ef9c:	103ff01e 	bne	r2,zero,400ef60 <__alt_data_end+0xfc00ef60>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400efa0:	e13ffb17 	ldw	r4,-20(fp)
 400efa4:	400df440 	call	400df44 <alt_avalon_i2c_disable>
 400efa8:	00000e06 	br	400efe4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    else
    {
       if (issue_stop)
 400efac:	e0bfff03 	ldbu	r2,-4(fp)
 400efb0:	10000c26 	beq	r2,zero,400efe4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400efb4:	01400704 	movi	r5,28
 400efb8:	e13ffb17 	ldw	r4,-20(fp)
 400efbc:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
 400efc0:	000b883a 	mov	r5,zero
 400efc4:	e13ffb17 	ldw	r4,-20(fp)
 400efc8:	400f6e00 	call	400f6e0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
 400efcc:	e0bffa17 	ldw	r2,-24(fp)
 400efd0:	00c00044 	movi	r3,1
 400efd4:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
 400efd8:	01400044 	movi	r5,1
 400efdc:	e13ffb17 	ldw	r4,-20(fp)
 400efe0:	400f53c0 	call	400f53c <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
 400efe4:	e0bff817 	ldw	r2,-32(fp)
}
 400efe8:	e037883a 	mov	sp,fp
 400efec:	dfc00117 	ldw	ra,4(sp)
 400eff0:	df000017 	ldw	fp,0(sp)
 400eff4:	dec00204 	addi	sp,sp,8
 400eff8:	f800283a 	ret

0400effc <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 400effc:	defff404 	addi	sp,sp,-48
 400f000:	dfc00b15 	stw	ra,44(sp)
 400f004:	df000a15 	stw	fp,40(sp)
 400f008:	df000a04 	addi	fp,sp,40
 400f00c:	e13ffb15 	stw	r4,-20(fp)
 400f010:	e17ffc15 	stw	r5,-16(fp)
 400f014:	e1bffd15 	stw	r6,-12(fp)
 400f018:	3807883a 	mov	r3,r7
 400f01c:	e0800217 	ldw	r2,8(fp)
 400f020:	e0fffe05 	stb	r3,-8(fp)
 400f024:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400f028:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
 400f02c:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
 400f030:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
 400f034:	e0bffd17 	ldw	r2,-12(fp)
 400f038:	1000021e 	bne	r2,zero,400f044 <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400f03c:	0005883a 	mov	r2,zero
 400f040:	00006d06 	br	400f1f8 <alt_avalon_i2c_master_receive+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400f044:	e0bffe03 	ldbu	r2,-8(fp)
 400f048:	10000a1e 	bne	r2,zero,400f074 <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400f04c:	e13ffb17 	ldw	r4,-20(fp)
 400f050:	400deac0 	call	400deac <alt_avalon_i2c_enable>
 400f054:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400f058:	e0bff917 	ldw	r2,-28(fp)
 400f05c:	10000226 	beq	r2,zero,400f068 <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
 400f060:	e0bff917 	ldw	r2,-28(fp)
 400f064:	00006406 	br	400f1f8 <alt_avalon_i2c_master_receive+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f068:	01400704 	movi	r5,28
 400f06c:	e13ffb17 	ldw	r4,-20(fp)
 400f070:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 400f074:	e0bffe03 	ldbu	r2,-8(fp)
 400f078:	100d883a 	mov	r6,r2
 400f07c:	01400044 	movi	r5,1
 400f080:	e13ffb17 	ldw	r4,-20(fp)
 400f084:	400e5140 	call	400e514 <alt_avalon_i2c_send_address>
 400f088:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 400f08c:	e0bff917 	ldw	r2,-28(fp)
 400f090:	1000341e 	bne	r2,zero,400f164 <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f094:	00001906 	br	400f0fc <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400f098:	000f883a 	mov	r7,zero
 400f09c:	000d883a 	mov	r6,zero
 400f0a0:	000b883a 	mov	r5,zero
 400f0a4:	e13ffb17 	ldw	r4,-20(fp)
 400f0a8:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400f0ac:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
 400f0b0:	e0bff817 	ldw	r2,-32(fp)
 400f0b4:	10800044 	addi	r2,r2,1
 400f0b8:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
 400f0bc:	e0bff917 	ldw	r2,-28(fp)
 400f0c0:	10000e1e 	bne	r2,zero,400f0fc <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
 400f0c4:	e0bffa04 	addi	r2,fp,-24
 400f0c8:	100f883a 	mov	r7,r2
 400f0cc:	000d883a 	mov	r6,zero
 400f0d0:	e17ffc17 	ldw	r5,-16(fp)
 400f0d4:	e13ffb17 	ldw	r4,-20(fp)
 400f0d8:	400e2e00 	call	400e2e0 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
 400f0dc:	e0bffa17 	ldw	r2,-24(fp)
 400f0e0:	e0fffc17 	ldw	r3,-16(fp)
 400f0e4:	1885883a 	add	r2,r3,r2
 400f0e8:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
 400f0ec:	e0bffa17 	ldw	r2,-24(fp)
 400f0f0:	e0fff717 	ldw	r3,-36(fp)
 400f0f4:	1885883a 	add	r2,r3,r2
 400f0f8:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f0fc:	e0bffd17 	ldw	r2,-12(fp)
 400f100:	10bfffc4 	addi	r2,r2,-1
 400f104:	e0fff817 	ldw	r3,-32(fp)
 400f108:	1880022e 	bgeu	r3,r2,400f114 <alt_avalon_i2c_master_receive+0x118>
 400f10c:	e0bff917 	ldw	r2,-28(fp)
 400f110:	103fe126 	beq	r2,zero,400f098 <__alt_data_end+0xfc00f098>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400f114:	e0bff917 	ldw	r2,-28(fp)
 400f118:	1000121e 	bne	r2,zero,400f164 <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400f11c:	e0bfff03 	ldbu	r2,-4(fp)
 400f120:	100f883a 	mov	r7,r2
 400f124:	000d883a 	mov	r6,zero
 400f128:	000b883a 	mov	r5,zero
 400f12c:	e13ffb17 	ldw	r4,-20(fp)
 400f130:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400f134:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 400f138:	00000a06 	br	400f164 <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
 400f13c:	e17ffc17 	ldw	r5,-16(fp)
 400f140:	e13ffb17 	ldw	r4,-20(fp)
 400f144:	400e3880 	call	400e388 <alt_avalon_i2c_rx_read>
 400f148:	e0bff915 	stw	r2,-28(fp)
        buffer++;
 400f14c:	e0bffc17 	ldw	r2,-16(fp)
 400f150:	10800044 	addi	r2,r2,1
 400f154:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
 400f158:	e0bff717 	ldw	r2,-36(fp)
 400f15c:	10800044 	addi	r2,r2,1
 400f160:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 400f164:	e0fff717 	ldw	r3,-36(fp)
 400f168:	e0bffd17 	ldw	r2,-12(fp)
 400f16c:	1880022e 	bgeu	r3,r2,400f178 <alt_avalon_i2c_master_receive+0x17c>
 400f170:	e0bff917 	ldw	r2,-28(fp)
 400f174:	103ff126 	beq	r2,zero,400f13c <__alt_data_end+0xfc00f13c>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 400f178:	e0bfff03 	ldbu	r2,-4(fp)
 400f17c:	1000021e 	bne	r2,zero,400f188 <alt_avalon_i2c_master_receive+0x18c>
 400f180:	e0bff917 	ldw	r2,-28(fp)
 400f184:	10001b26 	beq	r2,zero,400f1f4 <alt_avalon_i2c_master_receive+0x1f8>
    {
        timeout=10000 * size;
 400f188:	0149c404 	movi	r5,10000
 400f18c:	e13ffd17 	ldw	r4,-12(fp)
 400f190:	400a7d00 	call	400a7d0 <__mulsi3>
 400f194:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f198:	00000d06 	br	400f1d0 <alt_avalon_i2c_master_receive+0x1d4>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400f19c:	e0bff617 	ldw	r2,-40(fp)
 400f1a0:	108002a8 	cmpgeui	r2,r2,10
 400f1a4:	1000021e 	bne	r2,zero,400f1b0 <alt_avalon_i2c_master_receive+0x1b4>
 400f1a8:	0109c404 	movi	r4,10000
 400f1ac:	4010ca80 	call	4010ca8 <alt_busy_sleep>
            if (--timeout == 0)
 400f1b0:	e0bff617 	ldw	r2,-40(fp)
 400f1b4:	10bfffc4 	addi	r2,r2,-1
 400f1b8:	e0bff615 	stw	r2,-40(fp)
 400f1bc:	e0bff617 	ldw	r2,-40(fp)
 400f1c0:	1000031e 	bne	r2,zero,400f1d0 <alt_avalon_i2c_master_receive+0x1d4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400f1c4:	00bfff84 	movi	r2,-2
 400f1c8:	e0bff915 	stw	r2,-28(fp)
               break;
 400f1cc:	00000306 	br	400f1dc <alt_avalon_i2c_master_receive+0x1e0>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f1d0:	e13ffb17 	ldw	r4,-20(fp)
 400f1d4:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400f1d8:	103ff01e 	bne	r2,zero,400f19c <__alt_data_end+0xfc00f19c>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
 400f1dc:	e0bff904 	addi	r2,fp,-28
 400f1e0:	100b883a 	mov	r5,r2
 400f1e4:	e13ffb17 	ldw	r4,-20(fp)
 400f1e8:	400e6700 	call	400e670 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400f1ec:	e13ffb17 	ldw	r4,-20(fp)
 400f1f0:	400df440 	call	400df44 <alt_avalon_i2c_disable>
    }

    return status;
 400f1f4:	e0bff917 	ldw	r2,-28(fp)
}
 400f1f8:	e037883a 	mov	sp,fp
 400f1fc:	dfc00117 	ldw	ra,4(sp)
 400f200:	df000017 	ldw	fp,0(sp)
 400f204:	dec00204 	addi	sp,sp,8
 400f208:	f800283a 	ret

0400f20c <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 400f20c:	defff504 	addi	sp,sp,-44
 400f210:	dfc00a15 	stw	ra,40(sp)
 400f214:	df000915 	stw	fp,36(sp)
 400f218:	df000904 	addi	fp,sp,36
 400f21c:	e13ffb15 	stw	r4,-20(fp)
 400f220:	e17ffc15 	stw	r5,-16(fp)
 400f224:	e1bffd15 	stw	r6,-12(fp)
 400f228:	3807883a 	mov	r3,r7
 400f22c:	e0800217 	ldw	r2,8(fp)
 400f230:	e0fffe05 	stb	r3,-8(fp)
 400f234:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 400f238:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 400f23c:	e0bffb17 	ldw	r2,-20(fp)
 400f240:	10800717 	ldw	r2,28(r2)
 400f244:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
 400f248:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
 400f24c:	e0bffd17 	ldw	r2,-12(fp)
 400f250:	1000021e 	bne	r2,zero,400f25c <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 400f254:	0005883a 	mov	r2,zero
 400f258:	00006306 	br	400f3e8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 400f25c:	e0bffb17 	ldw	r2,-20(fp)
 400f260:	10c00617 	ldw	r3,24(r2)
 400f264:	00810074 	movhi	r2,1025
 400f268:	10b6cc04 	addi	r2,r2,-9424
 400f26c:	18800226 	beq	r3,r2,400f278 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 400f270:	00bfff44 	movi	r2,-3
 400f274:	00005c06 	br	400f3e8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 400f278:	e0bffe03 	ldbu	r2,-8(fp)
 400f27c:	10000a1e 	bne	r2,zero,400f2a8 <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 400f280:	e13ffb17 	ldw	r4,-20(fp)
 400f284:	400deac0 	call	400deac <alt_avalon_i2c_enable>
 400f288:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 400f28c:	e0bff717 	ldw	r2,-36(fp)
 400f290:	10000226 	beq	r2,zero,400f29c <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
 400f294:	e0bff717 	ldw	r2,-36(fp)
 400f298:	00005306 	br	400f3e8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f29c:	01400704 	movi	r5,28
 400f2a0:	e13ffb17 	ldw	r4,-20(fp)
 400f2a4:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 400f2a8:	e0bffe03 	ldbu	r2,-8(fp)
 400f2ac:	100d883a 	mov	r6,r2
 400f2b0:	01400044 	movi	r5,1
 400f2b4:	e13ffb17 	ldw	r4,-20(fp)
 400f2b8:	400e5140 	call	400e514 <alt_avalon_i2c_send_address>
 400f2bc:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 400f2c0:	e0bff717 	ldw	r2,-36(fp)
 400f2c4:	1000191e 	bne	r2,zero,400f32c <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f2c8:	00000906 	br	400f2f0 <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 400f2cc:	000f883a 	mov	r7,zero
 400f2d0:	000d883a 	mov	r6,zero
 400f2d4:	000b883a 	mov	r5,zero
 400f2d8:	e13ffb17 	ldw	r4,-20(fp)
 400f2dc:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400f2e0:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
 400f2e4:	e0bff917 	ldw	r2,-28(fp)
 400f2e8:	10800044 	addi	r2,r2,1
 400f2ec:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 400f2f0:	e0bffd17 	ldw	r2,-12(fp)
 400f2f4:	10bfffc4 	addi	r2,r2,-1
 400f2f8:	e0fff917 	ldw	r3,-28(fp)
 400f2fc:	1880022e 	bgeu	r3,r2,400f308 <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
 400f300:	e0bff717 	ldw	r2,-36(fp)
 400f304:	103ff126 	beq	r2,zero,400f2cc <__alt_data_end+0xfc00f2cc>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 400f308:	e0bff717 	ldw	r2,-36(fp)
 400f30c:	1000071e 	bne	r2,zero,400f32c <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 400f310:	e0bfff03 	ldbu	r2,-4(fp)
 400f314:	100f883a 	mov	r7,r2
 400f318:	000d883a 	mov	r6,zero
 400f31c:	000b883a 	mov	r5,zero
 400f320:	e13ffb17 	ldw	r4,-20(fp)
 400f324:	400e4300 	call	400e430 <alt_avalon_i2c_cmd_write>
 400f328:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 400f32c:	e0bff717 	ldw	r2,-36(fp)
 400f330:	10001826 	beq	r2,zero,400f394 <alt_avalon_i2c_master_receive_using_interrupts+0x188>
    {
        timeout=10000 * size;
 400f334:	0149c404 	movi	r5,10000
 400f338:	e13ffd17 	ldw	r4,-12(fp)
 400f33c:	400a7d00 	call	400a7d0 <__mulsi3>
 400f340:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f344:	00000d06 	br	400f37c <alt_avalon_i2c_master_receive_using_interrupts+0x170>
        {
            if (timeout<10) alt_busy_sleep(10000);
 400f348:	e0bff817 	ldw	r2,-32(fp)
 400f34c:	108002a8 	cmpgeui	r2,r2,10
 400f350:	1000021e 	bne	r2,zero,400f35c <alt_avalon_i2c_master_receive_using_interrupts+0x150>
 400f354:	0109c404 	movi	r4,10000
 400f358:	4010ca80 	call	4010ca8 <alt_busy_sleep>
            if (--timeout == 0)
 400f35c:	e0bff817 	ldw	r2,-32(fp)
 400f360:	10bfffc4 	addi	r2,r2,-1
 400f364:	e0bff815 	stw	r2,-32(fp)
 400f368:	e0bff817 	ldw	r2,-32(fp)
 400f36c:	1000031e 	bne	r2,zero,400f37c <alt_avalon_i2c_master_receive_using_interrupts+0x170>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 400f370:	00bfff84 	movi	r2,-2
 400f374:	e0bff715 	stw	r2,-36(fp)
               break;
 400f378:	00000306 	br	400f388 <alt_avalon_i2c_master_receive_using_interrupts+0x17c>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 400f37c:	e13ffb17 	ldw	r4,-20(fp)
 400f380:	400e29c0 	call	400e29c <alt_avalon_i2c_is_busy>
 400f384:	103ff01e 	bne	r2,zero,400f348 <__alt_data_end+0xfc00f348>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 400f388:	e13ffb17 	ldw	r4,-20(fp)
 400f38c:	400df440 	call	400df44 <alt_avalon_i2c_disable>
 400f390:	00001406 	br	400f3e4 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    else
    {
       if (issue_stop)
 400f394:	e0bfff03 	ldbu	r2,-4(fp)
 400f398:	10001226 	beq	r2,zero,400f3e4 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 400f39c:	01400704 	movi	r5,28
 400f3a0:	e13ffb17 	ldw	r4,-20(fp)
 400f3a4:	400f4980 	call	400f498 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
 400f3a8:	000b883a 	mov	r5,zero
 400f3ac:	e13ffb17 	ldw	r4,-20(fp)
 400f3b0:	400f6300 	call	400f630 <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
 400f3b4:	e0bffa17 	ldw	r2,-24(fp)
 400f3b8:	00c00084 	movi	r3,2
 400f3bc:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
 400f3c0:	e0bffa17 	ldw	r2,-24(fp)
 400f3c4:	e0fffc17 	ldw	r3,-16(fp)
 400f3c8:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
 400f3cc:	e0bffa17 	ldw	r2,-24(fp)
 400f3d0:	e0fffd17 	ldw	r3,-12(fp)
 400f3d4:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 400f3d8:	01400084 	movi	r5,2
 400f3dc:	e13ffb17 	ldw	r4,-20(fp)
 400f3e0:	400f53c0 	call	400f53c <alt_avalon_i2c_int_enable>
       }
    }

    return status;
 400f3e4:	e0bff717 	ldw	r2,-36(fp)
}
 400f3e8:	e037883a 	mov	sp,fp
 400f3ec:	dfc00117 	ldw	ra,4(sp)
 400f3f0:	df000017 	ldw	fp,0(sp)
 400f3f4:	dec00204 	addi	sp,sp,8
 400f3f8:	f800283a 	ret

0400f3fc <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
 400f3fc:	defffd04 	addi	sp,sp,-12
 400f400:	df000215 	stw	fp,8(sp)
 400f404:	df000204 	addi	fp,sp,8
 400f408:	e13ffe15 	stw	r4,-8(fp)
 400f40c:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
 400f410:	e0bffe17 	ldw	r2,-8(fp)
 400f414:	10800317 	ldw	r2,12(r2)
 400f418:	10800404 	addi	r2,r2,16
 400f41c:	10c00037 	ldwio	r3,0(r2)
 400f420:	e0bffe17 	ldw	r2,-8(fp)
 400f424:	10800317 	ldw	r2,12(r2)
 400f428:	10800304 	addi	r2,r2,12
 400f42c:	10800037 	ldwio	r2,0(r2)
 400f430:	1884703a 	and	r2,r3,r2
 400f434:	1007883a 	mov	r3,r2
 400f438:	e0bfff17 	ldw	r2,-4(fp)
 400f43c:	10c00015 	stw	r3,0(r2)
}
 400f440:	0001883a 	nop
 400f444:	e037883a 	mov	sp,fp
 400f448:	df000017 	ldw	fp,0(sp)
 400f44c:	dec00104 	addi	sp,sp,4
 400f450:	f800283a 	ret

0400f454 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
 400f454:	defffd04 	addi	sp,sp,-12
 400f458:	df000215 	stw	fp,8(sp)
 400f45c:	df000204 	addi	fp,sp,8
 400f460:	e13ffe15 	stw	r4,-8(fp)
 400f464:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
 400f468:	e0bffe17 	ldw	r2,-8(fp)
 400f46c:	10800317 	ldw	r2,12(r2)
 400f470:	10800404 	addi	r2,r2,16
 400f474:	10800037 	ldwio	r2,0(r2)
 400f478:	1007883a 	mov	r3,r2
 400f47c:	e0bfff17 	ldw	r2,-4(fp)
 400f480:	10c00015 	stw	r3,0(r2)
}
 400f484:	0001883a 	nop
 400f488:	e037883a 	mov	sp,fp
 400f48c:	df000017 	ldw	fp,0(sp)
 400f490:	dec00104 	addi	sp,sp,4
 400f494:	f800283a 	ret

0400f498 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f498:	defffd04 	addi	sp,sp,-12
 400f49c:	df000215 	stw	fp,8(sp)
 400f4a0:	df000204 	addi	fp,sp,8
 400f4a4:	e13ffe15 	stw	r4,-8(fp)
 400f4a8:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
 400f4ac:	e0bffe17 	ldw	r2,-8(fp)
 400f4b0:	10800317 	ldw	r2,12(r2)
 400f4b4:	10800404 	addi	r2,r2,16
 400f4b8:	e0ffff17 	ldw	r3,-4(fp)
 400f4bc:	10c00035 	stwio	r3,0(r2)
}
 400f4c0:	0001883a 	nop
 400f4c4:	e037883a 	mov	sp,fp
 400f4c8:	df000017 	ldw	fp,0(sp)
 400f4cc:	dec00104 	addi	sp,sp,4
 400f4d0:	f800283a 	ret

0400f4d4 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f4d4:	defffb04 	addi	sp,sp,-20
 400f4d8:	dfc00415 	stw	ra,16(sp)
 400f4dc:	df000315 	stw	fp,12(sp)
 400f4e0:	df000304 	addi	fp,sp,12
 400f4e4:	e13ffe15 	stw	r4,-8(fp)
 400f4e8:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 400f4ec:	e17ffd04 	addi	r5,fp,-12
 400f4f0:	e13ffe17 	ldw	r4,-8(fp)
 400f4f4:	400f5a00 	call	400f5a0 <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
 400f4f8:	e0bfff17 	ldw	r2,-4(fp)
 400f4fc:	0086303a 	nor	r3,zero,r2
 400f500:	e0bffd17 	ldw	r2,-12(fp)
 400f504:	1884703a 	and	r2,r3,r2
 400f508:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 400f50c:	e0bffe17 	ldw	r2,-8(fp)
 400f510:	10800317 	ldw	r2,12(r2)
 400f514:	10800304 	addi	r2,r2,12
 400f518:	e0fffd17 	ldw	r3,-12(fp)
 400f51c:	18c007cc 	andi	r3,r3,31
 400f520:	10c00035 	stwio	r3,0(r2)
}
 400f524:	0001883a 	nop
 400f528:	e037883a 	mov	sp,fp
 400f52c:	dfc00117 	ldw	ra,4(sp)
 400f530:	df000017 	ldw	fp,0(sp)
 400f534:	dec00204 	addi	sp,sp,8
 400f538:	f800283a 	ret

0400f53c <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 400f53c:	defffb04 	addi	sp,sp,-20
 400f540:	dfc00415 	stw	ra,16(sp)
 400f544:	df000315 	stw	fp,12(sp)
 400f548:	df000304 	addi	fp,sp,12
 400f54c:	e13ffe15 	stw	r4,-8(fp)
 400f550:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 400f554:	e17ffd04 	addi	r5,fp,-12
 400f558:	e13ffe17 	ldw	r4,-8(fp)
 400f55c:	400f5a00 	call	400f5a0 <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
 400f560:	e0fffd17 	ldw	r3,-12(fp)
 400f564:	e0bfff17 	ldw	r2,-4(fp)
 400f568:	1884b03a 	or	r2,r3,r2
 400f56c:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 400f570:	e0bffe17 	ldw	r2,-8(fp)
 400f574:	10800317 	ldw	r2,12(r2)
 400f578:	10800304 	addi	r2,r2,12
 400f57c:	e0fffd17 	ldw	r3,-12(fp)
 400f580:	18c007cc 	andi	r3,r3,31
 400f584:	10c00035 	stwio	r3,0(r2)
}
 400f588:	0001883a 	nop
 400f58c:	e037883a 	mov	sp,fp
 400f590:	dfc00117 	ldw	ra,4(sp)
 400f594:	df000017 	ldw	fp,0(sp)
 400f598:	dec00204 	addi	sp,sp,8
 400f59c:	f800283a 	ret

0400f5a0 <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
 400f5a0:	defffd04 	addi	sp,sp,-12
 400f5a4:	df000215 	stw	fp,8(sp)
 400f5a8:	df000204 	addi	fp,sp,8
 400f5ac:	e13ffe15 	stw	r4,-8(fp)
 400f5b0:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
 400f5b4:	e0bffe17 	ldw	r2,-8(fp)
 400f5b8:	10800317 	ldw	r2,12(r2)
 400f5bc:	10800304 	addi	r2,r2,12
 400f5c0:	10800037 	ldwio	r2,0(r2)
 400f5c4:	10c007cc 	andi	r3,r2,31
 400f5c8:	e0bfff17 	ldw	r2,-4(fp)
 400f5cc:	10c00015 	stw	r3,0(r2)
}
 400f5d0:	0001883a 	nop
 400f5d4:	e037883a 	mov	sp,fp
 400f5d8:	df000017 	ldw	fp,0(sp)
 400f5dc:	dec00104 	addi	sp,sp,4
 400f5e0:	f800283a 	ret

0400f5e4 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
 400f5e4:	defffd04 	addi	sp,sp,-12
 400f5e8:	df000215 	stw	fp,8(sp)
 400f5ec:	df000204 	addi	fp,sp,8
 400f5f0:	e13ffe15 	stw	r4,-8(fp)
 400f5f4:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
 400f5f8:	e0bffe17 	ldw	r2,-8(fp)
 400f5fc:	10800317 	ldw	r2,12(r2)
 400f600:	10800204 	addi	r2,r2,8
 400f604:	10800037 	ldwio	r2,0(r2)
 400f608:	10800c0c 	andi	r2,r2,48
 400f60c:	1005d13a 	srai	r2,r2,4
 400f610:	1007883a 	mov	r3,r2
 400f614:	e0bfff17 	ldw	r2,-4(fp)
 400f618:	10c00015 	stw	r3,0(r2)
}
 400f61c:	0001883a 	nop
 400f620:	e037883a 	mov	sp,fp
 400f624:	df000017 	ldw	fp,0(sp)
 400f628:	dec00104 	addi	sp,sp,4
 400f62c:	f800283a 	ret

0400f630 <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
 400f630:	defffd04 	addi	sp,sp,-12
 400f634:	df000215 	stw	fp,8(sp)
 400f638:	df000204 	addi	fp,sp,8
 400f63c:	e13ffe15 	stw	r4,-8(fp)
 400f640:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
 400f644:	e0bffe17 	ldw	r2,-8(fp)
 400f648:	10800317 	ldw	r2,12(r2)
 400f64c:	10800204 	addi	r2,r2,8
 400f650:	e0fffe17 	ldw	r3,-8(fp)
 400f654:	18c00317 	ldw	r3,12(r3)
 400f658:	18c00204 	addi	r3,r3,8
 400f65c:	18c00037 	ldwio	r3,0(r3)
 400f660:	1809883a 	mov	r4,r3
 400f664:	00fff3c4 	movi	r3,-49
 400f668:	20c8703a 	and	r4,r4,r3
 400f66c:	e0ffff17 	ldw	r3,-4(fp)
 400f670:	1806913a 	slli	r3,r3,4
 400f674:	18c00c0c 	andi	r3,r3,48
 400f678:	20c6b03a 	or	r3,r4,r3
 400f67c:	10c00035 	stwio	r3,0(r2)
}
 400f680:	0001883a 	nop
 400f684:	e037883a 	mov	sp,fp
 400f688:	df000017 	ldw	fp,0(sp)
 400f68c:	dec00104 	addi	sp,sp,4
 400f690:	f800283a 	ret

0400f694 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
 400f694:	defffd04 	addi	sp,sp,-12
 400f698:	df000215 	stw	fp,8(sp)
 400f69c:	df000204 	addi	fp,sp,8
 400f6a0:	e13ffe15 	stw	r4,-8(fp)
 400f6a4:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
 400f6a8:	e0bffe17 	ldw	r2,-8(fp)
 400f6ac:	10800317 	ldw	r2,12(r2)
 400f6b0:	10800204 	addi	r2,r2,8
 400f6b4:	10800037 	ldwio	r2,0(r2)
 400f6b8:	1080030c 	andi	r2,r2,12
 400f6bc:	1005d0ba 	srai	r2,r2,2
 400f6c0:	1007883a 	mov	r3,r2
 400f6c4:	e0bfff17 	ldw	r2,-4(fp)
 400f6c8:	10c00015 	stw	r3,0(r2)
}
 400f6cc:	0001883a 	nop
 400f6d0:	e037883a 	mov	sp,fp
 400f6d4:	df000017 	ldw	fp,0(sp)
 400f6d8:	dec00104 	addi	sp,sp,4
 400f6dc:	f800283a 	ret

0400f6e0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
 400f6e0:	defffd04 	addi	sp,sp,-12
 400f6e4:	df000215 	stw	fp,8(sp)
 400f6e8:	df000204 	addi	fp,sp,8
 400f6ec:	e13ffe15 	stw	r4,-8(fp)
 400f6f0:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
 400f6f4:	e0bffe17 	ldw	r2,-8(fp)
 400f6f8:	10800317 	ldw	r2,12(r2)
 400f6fc:	10c00204 	addi	r3,r2,8
 400f700:	e0bffe17 	ldw	r2,-8(fp)
 400f704:	10800317 	ldw	r2,12(r2)
 400f708:	10800204 	addi	r2,r2,8
 400f70c:	10800037 	ldwio	r2,0(r2)
 400f710:	1009883a 	mov	r4,r2
 400f714:	00bffcc4 	movi	r2,-13
 400f718:	2088703a 	and	r4,r4,r2
 400f71c:	e0bfff17 	ldw	r2,-4(fp)
 400f720:	1085883a 	add	r2,r2,r2
 400f724:	1085883a 	add	r2,r2,r2
 400f728:	1080030c 	andi	r2,r2,12
 400f72c:	2084b03a 	or	r2,r4,r2
 400f730:	18800035 	stwio	r2,0(r3)
}
 400f734:	0001883a 	nop
 400f738:	e037883a 	mov	sp,fp
 400f73c:	df000017 	ldw	fp,0(sp)
 400f740:	dec00104 	addi	sp,sp,4
 400f744:	f800283a 	ret

0400f748 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400f748:	defffa04 	addi	sp,sp,-24
 400f74c:	dfc00515 	stw	ra,20(sp)
 400f750:	df000415 	stw	fp,16(sp)
 400f754:	df000404 	addi	fp,sp,16
 400f758:	e13ffd15 	stw	r4,-12(fp)
 400f75c:	e17ffe15 	stw	r5,-8(fp)
 400f760:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f764:	e0bffd17 	ldw	r2,-12(fp)
 400f768:	10800017 	ldw	r2,0(r2)
 400f76c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400f770:	e0bffc17 	ldw	r2,-16(fp)
 400f774:	10c00a04 	addi	r3,r2,40
 400f778:	e0bffd17 	ldw	r2,-12(fp)
 400f77c:	10800217 	ldw	r2,8(r2)
 400f780:	100f883a 	mov	r7,r2
 400f784:	e1bfff17 	ldw	r6,-4(fp)
 400f788:	e17ffe17 	ldw	r5,-8(fp)
 400f78c:	1809883a 	mov	r4,r3
 400f790:	400fd700 	call	400fd70 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 400f794:	e037883a 	mov	sp,fp
 400f798:	dfc00117 	ldw	ra,4(sp)
 400f79c:	df000017 	ldw	fp,0(sp)
 400f7a0:	dec00204 	addi	sp,sp,8
 400f7a4:	f800283a 	ret

0400f7a8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400f7a8:	defffa04 	addi	sp,sp,-24
 400f7ac:	dfc00515 	stw	ra,20(sp)
 400f7b0:	df000415 	stw	fp,16(sp)
 400f7b4:	df000404 	addi	fp,sp,16
 400f7b8:	e13ffd15 	stw	r4,-12(fp)
 400f7bc:	e17ffe15 	stw	r5,-8(fp)
 400f7c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f7c4:	e0bffd17 	ldw	r2,-12(fp)
 400f7c8:	10800017 	ldw	r2,0(r2)
 400f7cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400f7d0:	e0bffc17 	ldw	r2,-16(fp)
 400f7d4:	10c00a04 	addi	r3,r2,40
 400f7d8:	e0bffd17 	ldw	r2,-12(fp)
 400f7dc:	10800217 	ldw	r2,8(r2)
 400f7e0:	100f883a 	mov	r7,r2
 400f7e4:	e1bfff17 	ldw	r6,-4(fp)
 400f7e8:	e17ffe17 	ldw	r5,-8(fp)
 400f7ec:	1809883a 	mov	r4,r3
 400f7f0:	400ff8c0 	call	400ff8c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 400f7f4:	e037883a 	mov	sp,fp
 400f7f8:	dfc00117 	ldw	ra,4(sp)
 400f7fc:	df000017 	ldw	fp,0(sp)
 400f800:	dec00204 	addi	sp,sp,8
 400f804:	f800283a 	ret

0400f808 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 400f808:	defffc04 	addi	sp,sp,-16
 400f80c:	dfc00315 	stw	ra,12(sp)
 400f810:	df000215 	stw	fp,8(sp)
 400f814:	df000204 	addi	fp,sp,8
 400f818:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400f81c:	e0bfff17 	ldw	r2,-4(fp)
 400f820:	10800017 	ldw	r2,0(r2)
 400f824:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 400f828:	e0bffe17 	ldw	r2,-8(fp)
 400f82c:	10c00a04 	addi	r3,r2,40
 400f830:	e0bfff17 	ldw	r2,-4(fp)
 400f834:	10800217 	ldw	r2,8(r2)
 400f838:	100b883a 	mov	r5,r2
 400f83c:	1809883a 	mov	r4,r3
 400f840:	400fc180 	call	400fc18 <altera_avalon_jtag_uart_close>
}
 400f844:	e037883a 	mov	sp,fp
 400f848:	dfc00117 	ldw	ra,4(sp)
 400f84c:	df000017 	ldw	fp,0(sp)
 400f850:	dec00204 	addi	sp,sp,8
 400f854:	f800283a 	ret

0400f858 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 400f858:	defffa04 	addi	sp,sp,-24
 400f85c:	dfc00515 	stw	ra,20(sp)
 400f860:	df000415 	stw	fp,16(sp)
 400f864:	df000404 	addi	fp,sp,16
 400f868:	e13ffd15 	stw	r4,-12(fp)
 400f86c:	e17ffe15 	stw	r5,-8(fp)
 400f870:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 400f874:	e0bffd17 	ldw	r2,-12(fp)
 400f878:	10800017 	ldw	r2,0(r2)
 400f87c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400f880:	e0bffc17 	ldw	r2,-16(fp)
 400f884:	10800a04 	addi	r2,r2,40
 400f888:	e1bfff17 	ldw	r6,-4(fp)
 400f88c:	e17ffe17 	ldw	r5,-8(fp)
 400f890:	1009883a 	mov	r4,r2
 400f894:	400fc800 	call	400fc80 <altera_avalon_jtag_uart_ioctl>
}
 400f898:	e037883a 	mov	sp,fp
 400f89c:	dfc00117 	ldw	ra,4(sp)
 400f8a0:	df000017 	ldw	fp,0(sp)
 400f8a4:	dec00204 	addi	sp,sp,8
 400f8a8:	f800283a 	ret

0400f8ac <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 400f8ac:	defffa04 	addi	sp,sp,-24
 400f8b0:	dfc00515 	stw	ra,20(sp)
 400f8b4:	df000415 	stw	fp,16(sp)
 400f8b8:	df000404 	addi	fp,sp,16
 400f8bc:	e13ffd15 	stw	r4,-12(fp)
 400f8c0:	e17ffe15 	stw	r5,-8(fp)
 400f8c4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400f8c8:	e0bffd17 	ldw	r2,-12(fp)
 400f8cc:	00c00044 	movi	r3,1
 400f8d0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 400f8d4:	e0bffd17 	ldw	r2,-12(fp)
 400f8d8:	10800017 	ldw	r2,0(r2)
 400f8dc:	10800104 	addi	r2,r2,4
 400f8e0:	1007883a 	mov	r3,r2
 400f8e4:	e0bffd17 	ldw	r2,-12(fp)
 400f8e8:	10800817 	ldw	r2,32(r2)
 400f8ec:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400f8f0:	e0bffe17 	ldw	r2,-8(fp)
 400f8f4:	e0ffff17 	ldw	r3,-4(fp)
 400f8f8:	d8000015 	stw	zero,0(sp)
 400f8fc:	e1fffd17 	ldw	r7,-12(fp)
 400f900:	01810074 	movhi	r6,1025
 400f904:	31be5b04 	addi	r6,r6,-1684
 400f908:	180b883a 	mov	r5,r3
 400f90c:	1009883a 	mov	r4,r2
 400f910:	40110700 	call	4011070 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 400f914:	e0bffd17 	ldw	r2,-12(fp)
 400f918:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 400f91c:	e0bffd17 	ldw	r2,-12(fp)
 400f920:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400f924:	d0e71917 	ldw	r3,-25500(gp)
 400f928:	e1fffd17 	ldw	r7,-12(fp)
 400f92c:	01810074 	movhi	r6,1025
 400f930:	31bede04 	addi	r6,r6,-1160
 400f934:	180b883a 	mov	r5,r3
 400f938:	1009883a 	mov	r4,r2
 400f93c:	4010b7c0 	call	4010b7c <alt_alarm_start>
 400f940:	1000040e 	bge	r2,zero,400f954 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 400f944:	e0fffd17 	ldw	r3,-12(fp)
 400f948:	00a00034 	movhi	r2,32768
 400f94c:	10bfffc4 	addi	r2,r2,-1
 400f950:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 400f954:	0001883a 	nop
 400f958:	e037883a 	mov	sp,fp
 400f95c:	dfc00117 	ldw	ra,4(sp)
 400f960:	df000017 	ldw	fp,0(sp)
 400f964:	dec00204 	addi	sp,sp,8
 400f968:	f800283a 	ret

0400f96c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 400f96c:	defff804 	addi	sp,sp,-32
 400f970:	df000715 	stw	fp,28(sp)
 400f974:	df000704 	addi	fp,sp,28
 400f978:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 400f97c:	e0bfff17 	ldw	r2,-4(fp)
 400f980:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 400f984:	e0bffb17 	ldw	r2,-20(fp)
 400f988:	10800017 	ldw	r2,0(r2)
 400f98c:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400f990:	e0bffc17 	ldw	r2,-16(fp)
 400f994:	10800104 	addi	r2,r2,4
 400f998:	10800037 	ldwio	r2,0(r2)
 400f99c:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400f9a0:	e0bffd17 	ldw	r2,-12(fp)
 400f9a4:	1080c00c 	andi	r2,r2,768
 400f9a8:	10006d26 	beq	r2,zero,400fb60 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400f9ac:	e0bffd17 	ldw	r2,-12(fp)
 400f9b0:	1080400c 	andi	r2,r2,256
 400f9b4:	10003526 	beq	r2,zero,400fa8c <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400f9b8:	00800074 	movhi	r2,1
 400f9bc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400f9c0:	e0bffb17 	ldw	r2,-20(fp)
 400f9c4:	10800a17 	ldw	r2,40(r2)
 400f9c8:	10800044 	addi	r2,r2,1
 400f9cc:	1081ffcc 	andi	r2,r2,2047
 400f9d0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 400f9d4:	e0bffb17 	ldw	r2,-20(fp)
 400f9d8:	10c00b17 	ldw	r3,44(r2)
 400f9dc:	e0bffe17 	ldw	r2,-8(fp)
 400f9e0:	18801526 	beq	r3,r2,400fa38 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 400f9e4:	e0bffc17 	ldw	r2,-16(fp)
 400f9e8:	10800037 	ldwio	r2,0(r2)
 400f9ec:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400f9f0:	e0bff917 	ldw	r2,-28(fp)
 400f9f4:	10a0000c 	andi	r2,r2,32768
 400f9f8:	10001126 	beq	r2,zero,400fa40 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 400f9fc:	e0bffb17 	ldw	r2,-20(fp)
 400fa00:	10800a17 	ldw	r2,40(r2)
 400fa04:	e0fff917 	ldw	r3,-28(fp)
 400fa08:	1809883a 	mov	r4,r3
 400fa0c:	e0fffb17 	ldw	r3,-20(fp)
 400fa10:	1885883a 	add	r2,r3,r2
 400fa14:	10800e04 	addi	r2,r2,56
 400fa18:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fa1c:	e0bffb17 	ldw	r2,-20(fp)
 400fa20:	10800a17 	ldw	r2,40(r2)
 400fa24:	10800044 	addi	r2,r2,1
 400fa28:	10c1ffcc 	andi	r3,r2,2047
 400fa2c:	e0bffb17 	ldw	r2,-20(fp)
 400fa30:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 400fa34:	003fe206 	br	400f9c0 <__alt_data_end+0xfc00f9c0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 400fa38:	0001883a 	nop
 400fa3c:	00000106 	br	400fa44 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 400fa40:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 400fa44:	e0bff917 	ldw	r2,-28(fp)
 400fa48:	10bfffec 	andhi	r2,r2,65535
 400fa4c:	10000f26 	beq	r2,zero,400fa8c <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400fa50:	e0bffb17 	ldw	r2,-20(fp)
 400fa54:	10c00817 	ldw	r3,32(r2)
 400fa58:	00bfff84 	movi	r2,-2
 400fa5c:	1886703a 	and	r3,r3,r2
 400fa60:	e0bffb17 	ldw	r2,-20(fp)
 400fa64:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 400fa68:	e0bffc17 	ldw	r2,-16(fp)
 400fa6c:	10800104 	addi	r2,r2,4
 400fa70:	1007883a 	mov	r3,r2
 400fa74:	e0bffb17 	ldw	r2,-20(fp)
 400fa78:	10800817 	ldw	r2,32(r2)
 400fa7c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400fa80:	e0bffc17 	ldw	r2,-16(fp)
 400fa84:	10800104 	addi	r2,r2,4
 400fa88:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 400fa8c:	e0bffd17 	ldw	r2,-12(fp)
 400fa90:	1080800c 	andi	r2,r2,512
 400fa94:	103fbe26 	beq	r2,zero,400f990 <__alt_data_end+0xfc00f990>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 400fa98:	e0bffd17 	ldw	r2,-12(fp)
 400fa9c:	1004d43a 	srli	r2,r2,16
 400faa0:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 400faa4:	00001406 	br	400faf8 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400faa8:	e0bffc17 	ldw	r2,-16(fp)
 400faac:	e0fffb17 	ldw	r3,-20(fp)
 400fab0:	18c00d17 	ldw	r3,52(r3)
 400fab4:	e13ffb17 	ldw	r4,-20(fp)
 400fab8:	20c7883a 	add	r3,r4,r3
 400fabc:	18c20e04 	addi	r3,r3,2104
 400fac0:	18c00003 	ldbu	r3,0(r3)
 400fac4:	18c03fcc 	andi	r3,r3,255
 400fac8:	18c0201c 	xori	r3,r3,128
 400facc:	18ffe004 	addi	r3,r3,-128
 400fad0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fad4:	e0bffb17 	ldw	r2,-20(fp)
 400fad8:	10800d17 	ldw	r2,52(r2)
 400fadc:	10800044 	addi	r2,r2,1
 400fae0:	10c1ffcc 	andi	r3,r2,2047
 400fae4:	e0bffb17 	ldw	r2,-20(fp)
 400fae8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400faec:	e0bffa17 	ldw	r2,-24(fp)
 400faf0:	10bfffc4 	addi	r2,r2,-1
 400faf4:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400faf8:	e0bffa17 	ldw	r2,-24(fp)
 400fafc:	10000526 	beq	r2,zero,400fb14 <altera_avalon_jtag_uart_irq+0x1a8>
 400fb00:	e0bffb17 	ldw	r2,-20(fp)
 400fb04:	10c00d17 	ldw	r3,52(r2)
 400fb08:	e0bffb17 	ldw	r2,-20(fp)
 400fb0c:	10800c17 	ldw	r2,48(r2)
 400fb10:	18bfe51e 	bne	r3,r2,400faa8 <__alt_data_end+0xfc00faa8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 400fb14:	e0bffa17 	ldw	r2,-24(fp)
 400fb18:	103f9d26 	beq	r2,zero,400f990 <__alt_data_end+0xfc00f990>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400fb1c:	e0bffb17 	ldw	r2,-20(fp)
 400fb20:	10c00817 	ldw	r3,32(r2)
 400fb24:	00bfff44 	movi	r2,-3
 400fb28:	1886703a 	and	r3,r3,r2
 400fb2c:	e0bffb17 	ldw	r2,-20(fp)
 400fb30:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400fb34:	e0bffb17 	ldw	r2,-20(fp)
 400fb38:	10800017 	ldw	r2,0(r2)
 400fb3c:	10800104 	addi	r2,r2,4
 400fb40:	1007883a 	mov	r3,r2
 400fb44:	e0bffb17 	ldw	r2,-20(fp)
 400fb48:	10800817 	ldw	r2,32(r2)
 400fb4c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400fb50:	e0bffc17 	ldw	r2,-16(fp)
 400fb54:	10800104 	addi	r2,r2,4
 400fb58:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 400fb5c:	003f8c06 	br	400f990 <__alt_data_end+0xfc00f990>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 400fb60:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 400fb64:	0001883a 	nop
 400fb68:	e037883a 	mov	sp,fp
 400fb6c:	df000017 	ldw	fp,0(sp)
 400fb70:	dec00104 	addi	sp,sp,4
 400fb74:	f800283a 	ret

0400fb78 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400fb78:	defff804 	addi	sp,sp,-32
 400fb7c:	df000715 	stw	fp,28(sp)
 400fb80:	df000704 	addi	fp,sp,28
 400fb84:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400fb88:	e0bffb17 	ldw	r2,-20(fp)
 400fb8c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400fb90:	e0bff917 	ldw	r2,-28(fp)
 400fb94:	10800017 	ldw	r2,0(r2)
 400fb98:	10800104 	addi	r2,r2,4
 400fb9c:	10800037 	ldwio	r2,0(r2)
 400fba0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 400fba4:	e0bffa17 	ldw	r2,-24(fp)
 400fba8:	1081000c 	andi	r2,r2,1024
 400fbac:	10000b26 	beq	r2,zero,400fbdc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400fbb0:	e0bff917 	ldw	r2,-28(fp)
 400fbb4:	10800017 	ldw	r2,0(r2)
 400fbb8:	10800104 	addi	r2,r2,4
 400fbbc:	1007883a 	mov	r3,r2
 400fbc0:	e0bff917 	ldw	r2,-28(fp)
 400fbc4:	10800817 	ldw	r2,32(r2)
 400fbc8:	10810014 	ori	r2,r2,1024
 400fbcc:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 400fbd0:	e0bff917 	ldw	r2,-28(fp)
 400fbd4:	10000915 	stw	zero,36(r2)
 400fbd8:	00000a06 	br	400fc04 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 400fbdc:	e0bff917 	ldw	r2,-28(fp)
 400fbe0:	10c00917 	ldw	r3,36(r2)
 400fbe4:	00a00034 	movhi	r2,32768
 400fbe8:	10bfff04 	addi	r2,r2,-4
 400fbec:	10c00536 	bltu	r2,r3,400fc04 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 400fbf0:	e0bff917 	ldw	r2,-28(fp)
 400fbf4:	10800917 	ldw	r2,36(r2)
 400fbf8:	10c00044 	addi	r3,r2,1
 400fbfc:	e0bff917 	ldw	r2,-28(fp)
 400fc00:	10c00915 	stw	r3,36(r2)
 400fc04:	d0a71917 	ldw	r2,-25500(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400fc08:	e037883a 	mov	sp,fp
 400fc0c:	df000017 	ldw	fp,0(sp)
 400fc10:	dec00104 	addi	sp,sp,4
 400fc14:	f800283a 	ret

0400fc18 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400fc18:	defffd04 	addi	sp,sp,-12
 400fc1c:	df000215 	stw	fp,8(sp)
 400fc20:	df000204 	addi	fp,sp,8
 400fc24:	e13ffe15 	stw	r4,-8(fp)
 400fc28:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400fc2c:	00000506 	br	400fc44 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 400fc30:	e0bfff17 	ldw	r2,-4(fp)
 400fc34:	1090000c 	andi	r2,r2,16384
 400fc38:	10000226 	beq	r2,zero,400fc44 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 400fc3c:	00bffd44 	movi	r2,-11
 400fc40:	00000b06 	br	400fc70 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400fc44:	e0bffe17 	ldw	r2,-8(fp)
 400fc48:	10c00d17 	ldw	r3,52(r2)
 400fc4c:	e0bffe17 	ldw	r2,-8(fp)
 400fc50:	10800c17 	ldw	r2,48(r2)
 400fc54:	18800526 	beq	r3,r2,400fc6c <altera_avalon_jtag_uart_close+0x54>
 400fc58:	e0bffe17 	ldw	r2,-8(fp)
 400fc5c:	10c00917 	ldw	r3,36(r2)
 400fc60:	e0bffe17 	ldw	r2,-8(fp)
 400fc64:	10800117 	ldw	r2,4(r2)
 400fc68:	18bff136 	bltu	r3,r2,400fc30 <__alt_data_end+0xfc00fc30>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400fc6c:	0005883a 	mov	r2,zero
}
 400fc70:	e037883a 	mov	sp,fp
 400fc74:	df000017 	ldw	fp,0(sp)
 400fc78:	dec00104 	addi	sp,sp,4
 400fc7c:	f800283a 	ret

0400fc80 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 400fc80:	defffa04 	addi	sp,sp,-24
 400fc84:	df000515 	stw	fp,20(sp)
 400fc88:	df000504 	addi	fp,sp,20
 400fc8c:	e13ffd15 	stw	r4,-12(fp)
 400fc90:	e17ffe15 	stw	r5,-8(fp)
 400fc94:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 400fc98:	00bff9c4 	movi	r2,-25
 400fc9c:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 400fca0:	e0bffe17 	ldw	r2,-8(fp)
 400fca4:	10da8060 	cmpeqi	r3,r2,27137
 400fca8:	1800031e 	bne	r3,zero,400fcb8 <altera_avalon_jtag_uart_ioctl+0x38>
 400fcac:	109a80a0 	cmpeqi	r2,r2,27138
 400fcb0:	1000181e 	bne	r2,zero,400fd14 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 400fcb4:	00002906 	br	400fd5c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400fcb8:	e0bffd17 	ldw	r2,-12(fp)
 400fcbc:	10c00117 	ldw	r3,4(r2)
 400fcc0:	00a00034 	movhi	r2,32768
 400fcc4:	10bfffc4 	addi	r2,r2,-1
 400fcc8:	18802126 	beq	r3,r2,400fd50 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 400fccc:	e0bfff17 	ldw	r2,-4(fp)
 400fcd0:	10800017 	ldw	r2,0(r2)
 400fcd4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400fcd8:	e0bffc17 	ldw	r2,-16(fp)
 400fcdc:	10800090 	cmplti	r2,r2,2
 400fce0:	1000061e 	bne	r2,zero,400fcfc <altera_avalon_jtag_uart_ioctl+0x7c>
 400fce4:	e0fffc17 	ldw	r3,-16(fp)
 400fce8:	00a00034 	movhi	r2,32768
 400fcec:	10bfffc4 	addi	r2,r2,-1
 400fcf0:	18800226 	beq	r3,r2,400fcfc <altera_avalon_jtag_uart_ioctl+0x7c>
 400fcf4:	e0bffc17 	ldw	r2,-16(fp)
 400fcf8:	00000206 	br	400fd04 <altera_avalon_jtag_uart_ioctl+0x84>
 400fcfc:	00a00034 	movhi	r2,32768
 400fd00:	10bfff84 	addi	r2,r2,-2
 400fd04:	e0fffd17 	ldw	r3,-12(fp)
 400fd08:	18800115 	stw	r2,4(r3)
      rc = 0;
 400fd0c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400fd10:	00000f06 	br	400fd50 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400fd14:	e0bffd17 	ldw	r2,-12(fp)
 400fd18:	10c00117 	ldw	r3,4(r2)
 400fd1c:	00a00034 	movhi	r2,32768
 400fd20:	10bfffc4 	addi	r2,r2,-1
 400fd24:	18800c26 	beq	r3,r2,400fd58 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400fd28:	e0bffd17 	ldw	r2,-12(fp)
 400fd2c:	10c00917 	ldw	r3,36(r2)
 400fd30:	e0bffd17 	ldw	r2,-12(fp)
 400fd34:	10800117 	ldw	r2,4(r2)
 400fd38:	1885803a 	cmpltu	r2,r3,r2
 400fd3c:	10c03fcc 	andi	r3,r2,255
 400fd40:	e0bfff17 	ldw	r2,-4(fp)
 400fd44:	10c00015 	stw	r3,0(r2)
      rc = 0;
 400fd48:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400fd4c:	00000206 	br	400fd58 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 400fd50:	0001883a 	nop
 400fd54:	00000106 	br	400fd5c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 400fd58:	0001883a 	nop

  default:
    break;
  }

  return rc;
 400fd5c:	e0bffb17 	ldw	r2,-20(fp)
}
 400fd60:	e037883a 	mov	sp,fp
 400fd64:	df000017 	ldw	fp,0(sp)
 400fd68:	dec00104 	addi	sp,sp,4
 400fd6c:	f800283a 	ret

0400fd70 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 400fd70:	defff304 	addi	sp,sp,-52
 400fd74:	dfc00c15 	stw	ra,48(sp)
 400fd78:	df000b15 	stw	fp,44(sp)
 400fd7c:	df000b04 	addi	fp,sp,44
 400fd80:	e13ffc15 	stw	r4,-16(fp)
 400fd84:	e17ffd15 	stw	r5,-12(fp)
 400fd88:	e1bffe15 	stw	r6,-8(fp)
 400fd8c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 400fd90:	e0bffd17 	ldw	r2,-12(fp)
 400fd94:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400fd98:	00004706 	br	400feb8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 400fd9c:	e0bffc17 	ldw	r2,-16(fp)
 400fda0:	10800a17 	ldw	r2,40(r2)
 400fda4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400fda8:	e0bffc17 	ldw	r2,-16(fp)
 400fdac:	10800b17 	ldw	r2,44(r2)
 400fdb0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 400fdb4:	e0fff717 	ldw	r3,-36(fp)
 400fdb8:	e0bff817 	ldw	r2,-32(fp)
 400fdbc:	18800536 	bltu	r3,r2,400fdd4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 400fdc0:	e0fff717 	ldw	r3,-36(fp)
 400fdc4:	e0bff817 	ldw	r2,-32(fp)
 400fdc8:	1885c83a 	sub	r2,r3,r2
 400fdcc:	e0bff615 	stw	r2,-40(fp)
 400fdd0:	00000406 	br	400fde4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 400fdd4:	00c20004 	movi	r3,2048
 400fdd8:	e0bff817 	ldw	r2,-32(fp)
 400fddc:	1885c83a 	sub	r2,r3,r2
 400fde0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400fde4:	e0bff617 	ldw	r2,-40(fp)
 400fde8:	10001e26 	beq	r2,zero,400fe64 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 400fdec:	e0fffe17 	ldw	r3,-8(fp)
 400fdf0:	e0bff617 	ldw	r2,-40(fp)
 400fdf4:	1880022e 	bgeu	r3,r2,400fe00 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 400fdf8:	e0bffe17 	ldw	r2,-8(fp)
 400fdfc:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 400fe00:	e0bffc17 	ldw	r2,-16(fp)
 400fe04:	10c00e04 	addi	r3,r2,56
 400fe08:	e0bff817 	ldw	r2,-32(fp)
 400fe0c:	1885883a 	add	r2,r3,r2
 400fe10:	e1bff617 	ldw	r6,-40(fp)
 400fe14:	100b883a 	mov	r5,r2
 400fe18:	e13ff517 	ldw	r4,-44(fp)
 400fe1c:	40057f00 	call	40057f0 <memcpy>
      ptr   += n;
 400fe20:	e0fff517 	ldw	r3,-44(fp)
 400fe24:	e0bff617 	ldw	r2,-40(fp)
 400fe28:	1885883a 	add	r2,r3,r2
 400fe2c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 400fe30:	e0fffe17 	ldw	r3,-8(fp)
 400fe34:	e0bff617 	ldw	r2,-40(fp)
 400fe38:	1885c83a 	sub	r2,r3,r2
 400fe3c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400fe40:	e0fff817 	ldw	r3,-32(fp)
 400fe44:	e0bff617 	ldw	r2,-40(fp)
 400fe48:	1885883a 	add	r2,r3,r2
 400fe4c:	10c1ffcc 	andi	r3,r2,2047
 400fe50:	e0bffc17 	ldw	r2,-16(fp)
 400fe54:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 400fe58:	e0bffe17 	ldw	r2,-8(fp)
 400fe5c:	00bfcf16 	blt	zero,r2,400fd9c <__alt_data_end+0xfc00fd9c>
 400fe60:	00000106 	br	400fe68 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 400fe64:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 400fe68:	e0fff517 	ldw	r3,-44(fp)
 400fe6c:	e0bffd17 	ldw	r2,-12(fp)
 400fe70:	1880141e 	bne	r3,r2,400fec4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400fe74:	e0bfff17 	ldw	r2,-4(fp)
 400fe78:	1090000c 	andi	r2,r2,16384
 400fe7c:	1000131e 	bne	r2,zero,400fecc <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 400fe80:	0001883a 	nop
 400fe84:	e0bffc17 	ldw	r2,-16(fp)
 400fe88:	10c00a17 	ldw	r3,40(r2)
 400fe8c:	e0bff717 	ldw	r2,-36(fp)
 400fe90:	1880051e 	bne	r3,r2,400fea8 <altera_avalon_jtag_uart_read+0x138>
 400fe94:	e0bffc17 	ldw	r2,-16(fp)
 400fe98:	10c00917 	ldw	r3,36(r2)
 400fe9c:	e0bffc17 	ldw	r2,-16(fp)
 400fea0:	10800117 	ldw	r2,4(r2)
 400fea4:	18bff736 	bltu	r3,r2,400fe84 <__alt_data_end+0xfc00fe84>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 400fea8:	e0bffc17 	ldw	r2,-16(fp)
 400feac:	10c00a17 	ldw	r3,40(r2)
 400feb0:	e0bff717 	ldw	r2,-36(fp)
 400feb4:	18800726 	beq	r3,r2,400fed4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400feb8:	e0bffe17 	ldw	r2,-8(fp)
 400febc:	00bfb716 	blt	zero,r2,400fd9c <__alt_data_end+0xfc00fd9c>
 400fec0:	00000506 	br	400fed8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 400fec4:	0001883a 	nop
 400fec8:	00000306 	br	400fed8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 400fecc:	0001883a 	nop
 400fed0:	00000106 	br	400fed8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 400fed4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400fed8:	e0fff517 	ldw	r3,-44(fp)
 400fedc:	e0bffd17 	ldw	r2,-12(fp)
 400fee0:	18801826 	beq	r3,r2,400ff44 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400fee4:	0005303a 	rdctl	r2,status
 400fee8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400feec:	e0fffb17 	ldw	r3,-20(fp)
 400fef0:	00bfff84 	movi	r2,-2
 400fef4:	1884703a 	and	r2,r3,r2
 400fef8:	1001703a 	wrctl	status,r2
  
  return context;
 400fefc:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 400ff00:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400ff04:	e0bffc17 	ldw	r2,-16(fp)
 400ff08:	10800817 	ldw	r2,32(r2)
 400ff0c:	10c00054 	ori	r3,r2,1
 400ff10:	e0bffc17 	ldw	r2,-16(fp)
 400ff14:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400ff18:	e0bffc17 	ldw	r2,-16(fp)
 400ff1c:	10800017 	ldw	r2,0(r2)
 400ff20:	10800104 	addi	r2,r2,4
 400ff24:	1007883a 	mov	r3,r2
 400ff28:	e0bffc17 	ldw	r2,-16(fp)
 400ff2c:	10800817 	ldw	r2,32(r2)
 400ff30:	18800035 	stwio	r2,0(r3)
 400ff34:	e0bffa17 	ldw	r2,-24(fp)
 400ff38:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400ff3c:	e0bff917 	ldw	r2,-28(fp)
 400ff40:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400ff44:	e0fff517 	ldw	r3,-44(fp)
 400ff48:	e0bffd17 	ldw	r2,-12(fp)
 400ff4c:	18800426 	beq	r3,r2,400ff60 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 400ff50:	e0fff517 	ldw	r3,-44(fp)
 400ff54:	e0bffd17 	ldw	r2,-12(fp)
 400ff58:	1885c83a 	sub	r2,r3,r2
 400ff5c:	00000606 	br	400ff78 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 400ff60:	e0bfff17 	ldw	r2,-4(fp)
 400ff64:	1090000c 	andi	r2,r2,16384
 400ff68:	10000226 	beq	r2,zero,400ff74 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 400ff6c:	00bffd44 	movi	r2,-11
 400ff70:	00000106 	br	400ff78 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 400ff74:	00bffec4 	movi	r2,-5
}
 400ff78:	e037883a 	mov	sp,fp
 400ff7c:	dfc00117 	ldw	ra,4(sp)
 400ff80:	df000017 	ldw	fp,0(sp)
 400ff84:	dec00204 	addi	sp,sp,8
 400ff88:	f800283a 	ret

0400ff8c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 400ff8c:	defff304 	addi	sp,sp,-52
 400ff90:	dfc00c15 	stw	ra,48(sp)
 400ff94:	df000b15 	stw	fp,44(sp)
 400ff98:	df000b04 	addi	fp,sp,44
 400ff9c:	e13ffc15 	stw	r4,-16(fp)
 400ffa0:	e17ffd15 	stw	r5,-12(fp)
 400ffa4:	e1bffe15 	stw	r6,-8(fp)
 400ffa8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 400ffac:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 400ffb0:	e0bffd17 	ldw	r2,-12(fp)
 400ffb4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400ffb8:	00003706 	br	4010098 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 400ffbc:	e0bffc17 	ldw	r2,-16(fp)
 400ffc0:	10800c17 	ldw	r2,48(r2)
 400ffc4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 400ffc8:	e0bffc17 	ldw	r2,-16(fp)
 400ffcc:	10800d17 	ldw	r2,52(r2)
 400ffd0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 400ffd4:	e0fff917 	ldw	r3,-28(fp)
 400ffd8:	e0bff517 	ldw	r2,-44(fp)
 400ffdc:	1880062e 	bgeu	r3,r2,400fff8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 400ffe0:	e0fff517 	ldw	r3,-44(fp)
 400ffe4:	e0bff917 	ldw	r2,-28(fp)
 400ffe8:	1885c83a 	sub	r2,r3,r2
 400ffec:	10bfffc4 	addi	r2,r2,-1
 400fff0:	e0bff615 	stw	r2,-40(fp)
 400fff4:	00000b06 	br	4010024 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 400fff8:	e0bff517 	ldw	r2,-44(fp)
 400fffc:	10000526 	beq	r2,zero,4010014 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4010000:	00c20004 	movi	r3,2048
 4010004:	e0bff917 	ldw	r2,-28(fp)
 4010008:	1885c83a 	sub	r2,r3,r2
 401000c:	e0bff615 	stw	r2,-40(fp)
 4010010:	00000406 	br	4010024 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4010014:	00c1ffc4 	movi	r3,2047
 4010018:	e0bff917 	ldw	r2,-28(fp)
 401001c:	1885c83a 	sub	r2,r3,r2
 4010020:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4010024:	e0bff617 	ldw	r2,-40(fp)
 4010028:	10001e26 	beq	r2,zero,40100a4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 401002c:	e0fffe17 	ldw	r3,-8(fp)
 4010030:	e0bff617 	ldw	r2,-40(fp)
 4010034:	1880022e 	bgeu	r3,r2,4010040 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4010038:	e0bffe17 	ldw	r2,-8(fp)
 401003c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4010040:	e0bffc17 	ldw	r2,-16(fp)
 4010044:	10c20e04 	addi	r3,r2,2104
 4010048:	e0bff917 	ldw	r2,-28(fp)
 401004c:	1885883a 	add	r2,r3,r2
 4010050:	e1bff617 	ldw	r6,-40(fp)
 4010054:	e17ffd17 	ldw	r5,-12(fp)
 4010058:	1009883a 	mov	r4,r2
 401005c:	40057f00 	call	40057f0 <memcpy>
      ptr   += n;
 4010060:	e0fffd17 	ldw	r3,-12(fp)
 4010064:	e0bff617 	ldw	r2,-40(fp)
 4010068:	1885883a 	add	r2,r3,r2
 401006c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 4010070:	e0fffe17 	ldw	r3,-8(fp)
 4010074:	e0bff617 	ldw	r2,-40(fp)
 4010078:	1885c83a 	sub	r2,r3,r2
 401007c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4010080:	e0fff917 	ldw	r3,-28(fp)
 4010084:	e0bff617 	ldw	r2,-40(fp)
 4010088:	1885883a 	add	r2,r3,r2
 401008c:	10c1ffcc 	andi	r3,r2,2047
 4010090:	e0bffc17 	ldw	r2,-16(fp)
 4010094:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4010098:	e0bffe17 	ldw	r2,-8(fp)
 401009c:	00bfc716 	blt	zero,r2,400ffbc <__alt_data_end+0xfc00ffbc>
 40100a0:	00000106 	br	40100a8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 40100a4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40100a8:	0005303a 	rdctl	r2,status
 40100ac:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40100b0:	e0fffb17 	ldw	r3,-20(fp)
 40100b4:	00bfff84 	movi	r2,-2
 40100b8:	1884703a 	and	r2,r3,r2
 40100bc:	1001703a 	wrctl	status,r2
  
  return context;
 40100c0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 40100c4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40100c8:	e0bffc17 	ldw	r2,-16(fp)
 40100cc:	10800817 	ldw	r2,32(r2)
 40100d0:	10c00094 	ori	r3,r2,2
 40100d4:	e0bffc17 	ldw	r2,-16(fp)
 40100d8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40100dc:	e0bffc17 	ldw	r2,-16(fp)
 40100e0:	10800017 	ldw	r2,0(r2)
 40100e4:	10800104 	addi	r2,r2,4
 40100e8:	1007883a 	mov	r3,r2
 40100ec:	e0bffc17 	ldw	r2,-16(fp)
 40100f0:	10800817 	ldw	r2,32(r2)
 40100f4:	18800035 	stwio	r2,0(r3)
 40100f8:	e0bffa17 	ldw	r2,-24(fp)
 40100fc:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010100:	e0bff817 	ldw	r2,-32(fp)
 4010104:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4010108:	e0bffe17 	ldw	r2,-8(fp)
 401010c:	0080100e 	bge	zero,r2,4010150 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4010110:	e0bfff17 	ldw	r2,-4(fp)
 4010114:	1090000c 	andi	r2,r2,16384
 4010118:	1000101e 	bne	r2,zero,401015c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 401011c:	0001883a 	nop
 4010120:	e0bffc17 	ldw	r2,-16(fp)
 4010124:	10c00d17 	ldw	r3,52(r2)
 4010128:	e0bff517 	ldw	r2,-44(fp)
 401012c:	1880051e 	bne	r3,r2,4010144 <altera_avalon_jtag_uart_write+0x1b8>
 4010130:	e0bffc17 	ldw	r2,-16(fp)
 4010134:	10c00917 	ldw	r3,36(r2)
 4010138:	e0bffc17 	ldw	r2,-16(fp)
 401013c:	10800117 	ldw	r2,4(r2)
 4010140:	18bff736 	bltu	r3,r2,4010120 <__alt_data_end+0xfc010120>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4010144:	e0bffc17 	ldw	r2,-16(fp)
 4010148:	10800917 	ldw	r2,36(r2)
 401014c:	1000051e 	bne	r2,zero,4010164 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 4010150:	e0bffe17 	ldw	r2,-8(fp)
 4010154:	00bfd016 	blt	zero,r2,4010098 <__alt_data_end+0xfc010098>
 4010158:	00000306 	br	4010168 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 401015c:	0001883a 	nop
 4010160:	00000106 	br	4010168 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 4010164:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4010168:	e0fffd17 	ldw	r3,-12(fp)
 401016c:	e0bff717 	ldw	r2,-36(fp)
 4010170:	18800426 	beq	r3,r2,4010184 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 4010174:	e0fffd17 	ldw	r3,-12(fp)
 4010178:	e0bff717 	ldw	r2,-36(fp)
 401017c:	1885c83a 	sub	r2,r3,r2
 4010180:	00000606 	br	401019c <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 4010184:	e0bfff17 	ldw	r2,-4(fp)
 4010188:	1090000c 	andi	r2,r2,16384
 401018c:	10000226 	beq	r2,zero,4010198 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 4010190:	00bffd44 	movi	r2,-11
 4010194:	00000106 	br	401019c <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4010198:	00bffec4 	movi	r2,-5
}
 401019c:	e037883a 	mov	sp,fp
 40101a0:	dfc00117 	ldw	ra,4(sp)
 40101a4:	df000017 	ldw	fp,0(sp)
 40101a8:	dec00204 	addi	sp,sp,8
 40101ac:	f800283a 	ret

040101b0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 40101b0:	defffa04 	addi	sp,sp,-24
 40101b4:	dfc00515 	stw	ra,20(sp)
 40101b8:	df000415 	stw	fp,16(sp)
 40101bc:	df000404 	addi	fp,sp,16
 40101c0:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40101c4:	0007883a 	mov	r3,zero
 40101c8:	e0bfff17 	ldw	r2,-4(fp)
 40101cc:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40101d0:	e0bfff17 	ldw	r2,-4(fp)
 40101d4:	10800104 	addi	r2,r2,4
 40101d8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40101dc:	0005303a 	rdctl	r2,status
 40101e0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40101e4:	e0fffd17 	ldw	r3,-12(fp)
 40101e8:	00bfff84 	movi	r2,-2
 40101ec:	1884703a 	and	r2,r3,r2
 40101f0:	1001703a 	wrctl	status,r2
  
  return context;
 40101f4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 40101f8:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 40101fc:	40119f80 	call	40119f8 <alt_tick>
 4010200:	e0bffc17 	ldw	r2,-16(fp)
 4010204:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010208:	e0bffe17 	ldw	r2,-8(fp)
 401020c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 4010210:	0001883a 	nop
 4010214:	e037883a 	mov	sp,fp
 4010218:	dfc00117 	ldw	ra,4(sp)
 401021c:	df000017 	ldw	fp,0(sp)
 4010220:	dec00204 	addi	sp,sp,8
 4010224:	f800283a 	ret

04010228 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4010228:	defff804 	addi	sp,sp,-32
 401022c:	dfc00715 	stw	ra,28(sp)
 4010230:	df000615 	stw	fp,24(sp)
 4010234:	df000604 	addi	fp,sp,24
 4010238:	e13ffc15 	stw	r4,-16(fp)
 401023c:	e17ffd15 	stw	r5,-12(fp)
 4010240:	e1bffe15 	stw	r6,-8(fp)
 4010244:	e1ffff15 	stw	r7,-4(fp)
 4010248:	e0bfff17 	ldw	r2,-4(fp)
 401024c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4010250:	d0a71917 	ldw	r2,-25500(gp)
 4010254:	1000021e 	bne	r2,zero,4010260 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 4010258:	e0bffb17 	ldw	r2,-20(fp)
 401025c:	d0a71915 	stw	r2,-25500(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4010260:	e0bffc17 	ldw	r2,-16(fp)
 4010264:	10800104 	addi	r2,r2,4
 4010268:	00c001c4 	movi	r3,7
 401026c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4010270:	d8000015 	stw	zero,0(sp)
 4010274:	e1fffc17 	ldw	r7,-16(fp)
 4010278:	01810074 	movhi	r6,1025
 401027c:	31806c04 	addi	r6,r6,432
 4010280:	e17ffe17 	ldw	r5,-8(fp)
 4010284:	e13ffd17 	ldw	r4,-12(fp)
 4010288:	40110700 	call	4011070 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 401028c:	0001883a 	nop
 4010290:	e037883a 	mov	sp,fp
 4010294:	dfc00117 	ldw	ra,4(sp)
 4010298:	df000017 	ldw	fp,0(sp)
 401029c:	dec00204 	addi	sp,sp,8
 40102a0:	f800283a 	ret

040102a4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 40102a4:	defffa04 	addi	sp,sp,-24
 40102a8:	dfc00515 	stw	ra,20(sp)
 40102ac:	df000415 	stw	fp,16(sp)
 40102b0:	df000404 	addi	fp,sp,16
 40102b4:	e13ffd15 	stw	r4,-12(fp)
 40102b8:	e17ffe15 	stw	r5,-8(fp)
 40102bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 40102c0:	e0bffd17 	ldw	r2,-12(fp)
 40102c4:	10800017 	ldw	r2,0(r2)
 40102c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 40102cc:	e0bffc17 	ldw	r2,-16(fp)
 40102d0:	10c00a04 	addi	r3,r2,40
 40102d4:	e0bffd17 	ldw	r2,-12(fp)
 40102d8:	10800217 	ldw	r2,8(r2)
 40102dc:	100f883a 	mov	r7,r2
 40102e0:	e1bfff17 	ldw	r6,-4(fp)
 40102e4:	e17ffe17 	ldw	r5,-8(fp)
 40102e8:	1809883a 	mov	r4,r3
 40102ec:	40107b80 	call	40107b8 <altera_avalon_uart_read>
      fd->fd_flags);
}
 40102f0:	e037883a 	mov	sp,fp
 40102f4:	dfc00117 	ldw	ra,4(sp)
 40102f8:	df000017 	ldw	fp,0(sp)
 40102fc:	dec00204 	addi	sp,sp,8
 4010300:	f800283a 	ret

04010304 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4010304:	defffa04 	addi	sp,sp,-24
 4010308:	dfc00515 	stw	ra,20(sp)
 401030c:	df000415 	stw	fp,16(sp)
 4010310:	df000404 	addi	fp,sp,16
 4010314:	e13ffd15 	stw	r4,-12(fp)
 4010318:	e17ffe15 	stw	r5,-8(fp)
 401031c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4010320:	e0bffd17 	ldw	r2,-12(fp)
 4010324:	10800017 	ldw	r2,0(r2)
 4010328:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 401032c:	e0bffc17 	ldw	r2,-16(fp)
 4010330:	10c00a04 	addi	r3,r2,40
 4010334:	e0bffd17 	ldw	r2,-12(fp)
 4010338:	10800217 	ldw	r2,8(r2)
 401033c:	100f883a 	mov	r7,r2
 4010340:	e1bfff17 	ldw	r6,-4(fp)
 4010344:	e17ffe17 	ldw	r5,-8(fp)
 4010348:	1809883a 	mov	r4,r3
 401034c:	40109d00 	call	40109d0 <altera_avalon_uart_write>
      fd->fd_flags);
}
 4010350:	e037883a 	mov	sp,fp
 4010354:	dfc00117 	ldw	ra,4(sp)
 4010358:	df000017 	ldw	fp,0(sp)
 401035c:	dec00204 	addi	sp,sp,8
 4010360:	f800283a 	ret

04010364 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 4010364:	defffc04 	addi	sp,sp,-16
 4010368:	dfc00315 	stw	ra,12(sp)
 401036c:	df000215 	stw	fp,8(sp)
 4010370:	df000204 	addi	fp,sp,8
 4010374:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4010378:	e0bfff17 	ldw	r2,-4(fp)
 401037c:	10800017 	ldw	r2,0(r2)
 4010380:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 4010384:	e0bffe17 	ldw	r2,-8(fp)
 4010388:	10c00a04 	addi	r3,r2,40
 401038c:	e0bfff17 	ldw	r2,-4(fp)
 4010390:	10800217 	ldw	r2,8(r2)
 4010394:	100b883a 	mov	r5,r2
 4010398:	1809883a 	mov	r4,r3
 401039c:	40107280 	call	4010728 <altera_avalon_uart_close>
}
 40103a0:	e037883a 	mov	sp,fp
 40103a4:	dfc00117 	ldw	ra,4(sp)
 40103a8:	df000017 	ldw	fp,0(sp)
 40103ac:	dec00204 	addi	sp,sp,8
 40103b0:	f800283a 	ret

040103b4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 40103b4:	defff804 	addi	sp,sp,-32
 40103b8:	dfc00715 	stw	ra,28(sp)
 40103bc:	df000615 	stw	fp,24(sp)
 40103c0:	df000604 	addi	fp,sp,24
 40103c4:	e13ffd15 	stw	r4,-12(fp)
 40103c8:	e17ffe15 	stw	r5,-8(fp)
 40103cc:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
 40103d0:	e0bffd17 	ldw	r2,-12(fp)
 40103d4:	10800017 	ldw	r2,0(r2)
 40103d8:	e0bffb15 	stw	r2,-20(fp)
 40103dc:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 40103e0:	1000041e 	bne	r2,zero,40103f4 <altera_avalon_uart_init+0x40>
 40103e4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 40103e8:	1000021e 	bne	r2,zero,40103f4 <altera_avalon_uart_init+0x40>
 40103ec:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
 40103f0:	10000226 	beq	r2,zero,40103fc <altera_avalon_uart_init+0x48>
 40103f4:	00800044 	movi	r2,1
 40103f8:	00000106 	br	4010400 <altera_avalon_uart_init+0x4c>
 40103fc:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 4010400:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 4010404:	e0bffc17 	ldw	r2,-16(fp)
 4010408:	10000f1e 	bne	r2,zero,4010448 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 401040c:	e0bffd17 	ldw	r2,-12(fp)
 4010410:	00c32004 	movi	r3,3200
 4010414:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 4010418:	e0bffb17 	ldw	r2,-20(fp)
 401041c:	10800304 	addi	r2,r2,12
 4010420:	e0fffd17 	ldw	r3,-12(fp)
 4010424:	18c00117 	ldw	r3,4(r3)
 4010428:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 401042c:	d8000015 	stw	zero,0(sp)
 4010430:	e1fffd17 	ldw	r7,-12(fp)
 4010434:	01810074 	movhi	r6,1025
 4010438:	31811804 	addi	r6,r6,1120
 401043c:	e17fff17 	ldw	r5,-4(fp)
 4010440:	e13ffe17 	ldw	r4,-8(fp)
 4010444:	40110700 	call	4011070 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 4010448:	0001883a 	nop
 401044c:	e037883a 	mov	sp,fp
 4010450:	dfc00117 	ldw	ra,4(sp)
 4010454:	df000017 	ldw	fp,0(sp)
 4010458:	dec00204 	addi	sp,sp,8
 401045c:	f800283a 	ret

04010460 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 4010460:	defffa04 	addi	sp,sp,-24
 4010464:	dfc00515 	stw	ra,20(sp)
 4010468:	df000415 	stw	fp,16(sp)
 401046c:	df000404 	addi	fp,sp,16
 4010470:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 4010474:	e0bfff17 	ldw	r2,-4(fp)
 4010478:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
 401047c:	e0bffc17 	ldw	r2,-16(fp)
 4010480:	10800017 	ldw	r2,0(r2)
 4010484:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 4010488:	e0bffd17 	ldw	r2,-12(fp)
 401048c:	10800204 	addi	r2,r2,8
 4010490:	10800037 	ldwio	r2,0(r2)
 4010494:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 4010498:	e0bffd17 	ldw	r2,-12(fp)
 401049c:	10800204 	addi	r2,r2,8
 40104a0:	0007883a 	mov	r3,zero
 40104a4:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 40104a8:	e0bffd17 	ldw	r2,-12(fp)
 40104ac:	10800204 	addi	r2,r2,8
 40104b0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 40104b4:	e0bffe17 	ldw	r2,-8(fp)
 40104b8:	1080200c 	andi	r2,r2,128
 40104bc:	10000326 	beq	r2,zero,40104cc <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 40104c0:	e17ffe17 	ldw	r5,-8(fp)
 40104c4:	e13ffc17 	ldw	r4,-16(fp)
 40104c8:	40104fc0 	call	40104fc <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 40104cc:	e0bffe17 	ldw	r2,-8(fp)
 40104d0:	1081100c 	andi	r2,r2,1088
 40104d4:	10000326 	beq	r2,zero,40104e4 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 40104d8:	e17ffe17 	ldw	r5,-8(fp)
 40104dc:	e13ffc17 	ldw	r4,-16(fp)
 40104e0:	40105e00 	call	40105e0 <altera_avalon_uart_txirq>
  }
  

}
 40104e4:	0001883a 	nop
 40104e8:	e037883a 	mov	sp,fp
 40104ec:	dfc00117 	ldw	ra,4(sp)
 40104f0:	df000017 	ldw	fp,0(sp)
 40104f4:	dec00204 	addi	sp,sp,8
 40104f8:	f800283a 	ret

040104fc <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 40104fc:	defffc04 	addi	sp,sp,-16
 4010500:	df000315 	stw	fp,12(sp)
 4010504:	df000304 	addi	fp,sp,12
 4010508:	e13ffe15 	stw	r4,-8(fp)
 401050c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 4010510:	e0bfff17 	ldw	r2,-4(fp)
 4010514:	108000cc 	andi	r2,r2,3
 4010518:	10002c1e 	bne	r2,zero,40105cc <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 401051c:	e0bffe17 	ldw	r2,-8(fp)
 4010520:	10800317 	ldw	r2,12(r2)
 4010524:	e0bffe17 	ldw	r2,-8(fp)
 4010528:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 401052c:	e0bffe17 	ldw	r2,-8(fp)
 4010530:	10800317 	ldw	r2,12(r2)
 4010534:	10800044 	addi	r2,r2,1
 4010538:	10800fcc 	andi	r2,r2,63
 401053c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 4010540:	e0bffe17 	ldw	r2,-8(fp)
 4010544:	10800317 	ldw	r2,12(r2)
 4010548:	e0fffe17 	ldw	r3,-8(fp)
 401054c:	18c00017 	ldw	r3,0(r3)
 4010550:	18c00037 	ldwio	r3,0(r3)
 4010554:	1809883a 	mov	r4,r3
 4010558:	e0fffe17 	ldw	r3,-8(fp)
 401055c:	1885883a 	add	r2,r3,r2
 4010560:	10800704 	addi	r2,r2,28
 4010564:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
 4010568:	e0bffe17 	ldw	r2,-8(fp)
 401056c:	e0fffd17 	ldw	r3,-12(fp)
 4010570:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010574:	e0bffe17 	ldw	r2,-8(fp)
 4010578:	10800317 	ldw	r2,12(r2)
 401057c:	10800044 	addi	r2,r2,1
 4010580:	10800fcc 	andi	r2,r2,63
 4010584:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 4010588:	e0bffe17 	ldw	r2,-8(fp)
 401058c:	10c00217 	ldw	r3,8(r2)
 4010590:	e0bffd17 	ldw	r2,-12(fp)
 4010594:	18800e1e 	bne	r3,r2,40105d0 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4010598:	e0bffe17 	ldw	r2,-8(fp)
 401059c:	10c00117 	ldw	r3,4(r2)
 40105a0:	00bfdfc4 	movi	r2,-129
 40105a4:	1886703a 	and	r3,r3,r2
 40105a8:	e0bffe17 	ldw	r2,-8(fp)
 40105ac:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 40105b0:	e0bffe17 	ldw	r2,-8(fp)
 40105b4:	10800017 	ldw	r2,0(r2)
 40105b8:	10800304 	addi	r2,r2,12
 40105bc:	e0fffe17 	ldw	r3,-8(fp)
 40105c0:	18c00117 	ldw	r3,4(r3)
 40105c4:	10c00035 	stwio	r3,0(r2)
 40105c8:	00000106 	br	40105d0 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
 40105cc:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
 40105d0:	e037883a 	mov	sp,fp
 40105d4:	df000017 	ldw	fp,0(sp)
 40105d8:	dec00104 	addi	sp,sp,4
 40105dc:	f800283a 	ret

040105e0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 40105e0:	defffb04 	addi	sp,sp,-20
 40105e4:	df000415 	stw	fp,16(sp)
 40105e8:	df000404 	addi	fp,sp,16
 40105ec:	e13ffc15 	stw	r4,-16(fp)
 40105f0:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 40105f4:	e0bffc17 	ldw	r2,-16(fp)
 40105f8:	10c00417 	ldw	r3,16(r2)
 40105fc:	e0bffc17 	ldw	r2,-16(fp)
 4010600:	10800517 	ldw	r2,20(r2)
 4010604:	18803226 	beq	r3,r2,40106d0 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4010608:	e0bffc17 	ldw	r2,-16(fp)
 401060c:	10800617 	ldw	r2,24(r2)
 4010610:	1080008c 	andi	r2,r2,2
 4010614:	10000326 	beq	r2,zero,4010624 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4010618:	e0bffd17 	ldw	r2,-12(fp)
 401061c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4010620:	10001d26 	beq	r2,zero,4010698 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 4010624:	e0bffc17 	ldw	r2,-16(fp)
 4010628:	10800417 	ldw	r2,16(r2)
 401062c:	e0bffc17 	ldw	r2,-16(fp)
 4010630:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 4010634:	e0bffc17 	ldw	r2,-16(fp)
 4010638:	10800017 	ldw	r2,0(r2)
 401063c:	10800104 	addi	r2,r2,4
 4010640:	e0fffc17 	ldw	r3,-16(fp)
 4010644:	18c00417 	ldw	r3,16(r3)
 4010648:	e13ffc17 	ldw	r4,-16(fp)
 401064c:	20c7883a 	add	r3,r4,r3
 4010650:	18c01704 	addi	r3,r3,92
 4010654:	18c00003 	ldbu	r3,0(r3)
 4010658:	18c03fcc 	andi	r3,r3,255
 401065c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 4010660:	e0bffc17 	ldw	r2,-16(fp)
 4010664:	10800417 	ldw	r2,16(r2)
 4010668:	10800044 	addi	r2,r2,1
 401066c:	e0fffc17 	ldw	r3,-16(fp)
 4010670:	18800415 	stw	r2,16(r3)
 4010674:	10c00fcc 	andi	r3,r2,63
 4010678:	e0bffc17 	ldw	r2,-16(fp)
 401067c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 4010680:	e0bffc17 	ldw	r2,-16(fp)
 4010684:	10800117 	ldw	r2,4(r2)
 4010688:	10c01014 	ori	r3,r2,64
 401068c:	e0bffc17 	ldw	r2,-16(fp)
 4010690:	10c00115 	stw	r3,4(r2)
 4010694:	00000e06 	br	40106d0 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 4010698:	e0bffc17 	ldw	r2,-16(fp)
 401069c:	10800017 	ldw	r2,0(r2)
 40106a0:	10800204 	addi	r2,r2,8
 40106a4:	10800037 	ldwio	r2,0(r2)
 40106a8:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 40106ac:	e0bffd17 	ldw	r2,-12(fp)
 40106b0:	1082000c 	andi	r2,r2,2048
 40106b4:	1000061e 	bne	r2,zero,40106d0 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 40106b8:	e0bffc17 	ldw	r2,-16(fp)
 40106bc:	10c00117 	ldw	r3,4(r2)
 40106c0:	00bfefc4 	movi	r2,-65
 40106c4:	1886703a 	and	r3,r3,r2
 40106c8:	e0bffc17 	ldw	r2,-16(fp)
 40106cc:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 40106d0:	e0bffc17 	ldw	r2,-16(fp)
 40106d4:	10c00417 	ldw	r3,16(r2)
 40106d8:	e0bffc17 	ldw	r2,-16(fp)
 40106dc:	10800517 	ldw	r2,20(r2)
 40106e0:	1880061e 	bne	r3,r2,40106fc <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 40106e4:	e0bffc17 	ldw	r2,-16(fp)
 40106e8:	10c00117 	ldw	r3,4(r2)
 40106ec:	00beefc4 	movi	r2,-1089
 40106f0:	1886703a 	and	r3,r3,r2
 40106f4:	e0bffc17 	ldw	r2,-16(fp)
 40106f8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40106fc:	e0bffc17 	ldw	r2,-16(fp)
 4010700:	10800017 	ldw	r2,0(r2)
 4010704:	10800304 	addi	r2,r2,12
 4010708:	e0fffc17 	ldw	r3,-16(fp)
 401070c:	18c00117 	ldw	r3,4(r3)
 4010710:	10c00035 	stwio	r3,0(r2)
}
 4010714:	0001883a 	nop
 4010718:	e037883a 	mov	sp,fp
 401071c:	df000017 	ldw	fp,0(sp)
 4010720:	dec00104 	addi	sp,sp,4
 4010724:	f800283a 	ret

04010728 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 4010728:	defffd04 	addi	sp,sp,-12
 401072c:	df000215 	stw	fp,8(sp)
 4010730:	df000204 	addi	fp,sp,8
 4010734:	e13ffe15 	stw	r4,-8(fp)
 4010738:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 401073c:	00000506 	br	4010754 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4010740:	e0bfff17 	ldw	r2,-4(fp)
 4010744:	1090000c 	andi	r2,r2,16384
 4010748:	10000226 	beq	r2,zero,4010754 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
 401074c:	00bffd44 	movi	r2,-11
 4010750:	00000606 	br	401076c <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4010754:	e0bffe17 	ldw	r2,-8(fp)
 4010758:	10c00417 	ldw	r3,16(r2)
 401075c:	e0bffe17 	ldw	r2,-8(fp)
 4010760:	10800517 	ldw	r2,20(r2)
 4010764:	18bff61e 	bne	r3,r2,4010740 <__alt_data_end+0xfc010740>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4010768:	0005883a 	mov	r2,zero
}
 401076c:	e037883a 	mov	sp,fp
 4010770:	df000017 	ldw	fp,0(sp)
 4010774:	dec00104 	addi	sp,sp,4
 4010778:	f800283a 	ret

0401077c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 401077c:	defffe04 	addi	sp,sp,-8
 4010780:	dfc00115 	stw	ra,4(sp)
 4010784:	df000015 	stw	fp,0(sp)
 4010788:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 401078c:	d0a00b17 	ldw	r2,-32724(gp)
 4010790:	10000326 	beq	r2,zero,40107a0 <alt_get_errno+0x24>
 4010794:	d0a00b17 	ldw	r2,-32724(gp)
 4010798:	103ee83a 	callr	r2
 401079c:	00000106 	br	40107a4 <alt_get_errno+0x28>
 40107a0:	d0a71404 	addi	r2,gp,-25520
}
 40107a4:	e037883a 	mov	sp,fp
 40107a8:	dfc00117 	ldw	ra,4(sp)
 40107ac:	df000017 	ldw	fp,0(sp)
 40107b0:	dec00204 	addi	sp,sp,8
 40107b4:	f800283a 	ret

040107b8 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 40107b8:	defff204 	addi	sp,sp,-56
 40107bc:	dfc00d15 	stw	ra,52(sp)
 40107c0:	df000c15 	stw	fp,48(sp)
 40107c4:	df000c04 	addi	fp,sp,48
 40107c8:	e13ffc15 	stw	r4,-16(fp)
 40107cc:	e17ffd15 	stw	r5,-12(fp)
 40107d0:	e1bffe15 	stw	r6,-8(fp)
 40107d4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
 40107d8:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
 40107dc:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 40107e0:	e0bfff17 	ldw	r2,-4(fp)
 40107e4:	1090000c 	andi	r2,r2,16384
 40107e8:	1005003a 	cmpeq	r2,r2,zero
 40107ec:	10803fcc 	andi	r2,r2,255
 40107f0:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 40107f4:	00001306 	br	4010844 <altera_avalon_uart_read+0x8c>
    {
      count++;
 40107f8:	e0bff517 	ldw	r2,-44(fp)
 40107fc:	10800044 	addi	r2,r2,1
 4010800:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 4010804:	e0bffd17 	ldw	r2,-12(fp)
 4010808:	10c00044 	addi	r3,r2,1
 401080c:	e0fffd15 	stw	r3,-12(fp)
 4010810:	e0fffc17 	ldw	r3,-16(fp)
 4010814:	18c00217 	ldw	r3,8(r3)
 4010818:	e13ffc17 	ldw	r4,-16(fp)
 401081c:	20c7883a 	add	r3,r4,r3
 4010820:	18c00704 	addi	r3,r3,28
 4010824:	18c00003 	ldbu	r3,0(r3)
 4010828:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
 401082c:	e0bffc17 	ldw	r2,-16(fp)
 4010830:	10800217 	ldw	r2,8(r2)
 4010834:	10800044 	addi	r2,r2,1
 4010838:	10c00fcc 	andi	r3,r2,63
 401083c:	e0bffc17 	ldw	r2,-16(fp)
 4010840:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4010844:	e0fff517 	ldw	r3,-44(fp)
 4010848:	e0bffe17 	ldw	r2,-8(fp)
 401084c:	1880050e 	bge	r3,r2,4010864 <altera_avalon_uart_read+0xac>
 4010850:	e0bffc17 	ldw	r2,-16(fp)
 4010854:	10c00217 	ldw	r3,8(r2)
 4010858:	e0bffc17 	ldw	r2,-16(fp)
 401085c:	10800317 	ldw	r2,12(r2)
 4010860:	18bfe51e 	bne	r3,r2,40107f8 <__alt_data_end+0xfc0107f8>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 4010864:	e0bff517 	ldw	r2,-44(fp)
 4010868:	1000251e 	bne	r2,zero,4010900 <altera_avalon_uart_read+0x148>
 401086c:	e0bffc17 	ldw	r2,-16(fp)
 4010870:	10c00217 	ldw	r3,8(r2)
 4010874:	e0bffc17 	ldw	r2,-16(fp)
 4010878:	10800317 	ldw	r2,12(r2)
 401087c:	1880201e 	bne	r3,r2,4010900 <altera_avalon_uart_read+0x148>
    {
      if (!block)
 4010880:	e0bff617 	ldw	r2,-40(fp)
 4010884:	1000071e 	bne	r2,zero,40108a4 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 4010888:	401077c0 	call	401077c <alt_get_errno>
 401088c:	1007883a 	mov	r3,r2
 4010890:	008002c4 	movi	r2,11
 4010894:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
 4010898:	00800044 	movi	r2,1
 401089c:	e0bff405 	stb	r2,-48(fp)
        break;
 40108a0:	00001b06 	br	4010910 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40108a4:	0005303a 	rdctl	r2,status
 40108a8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40108ac:	e0fff917 	ldw	r3,-28(fp)
 40108b0:	00bfff84 	movi	r2,-2
 40108b4:	1884703a 	and	r2,r3,r2
 40108b8:	1001703a 	wrctl	status,r2
  
  return context;
 40108bc:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 40108c0:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 40108c4:	e0bffc17 	ldw	r2,-16(fp)
 40108c8:	10800117 	ldw	r2,4(r2)
 40108cc:	10c02014 	ori	r3,r2,128
 40108d0:	e0bffc17 	ldw	r2,-16(fp)
 40108d4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40108d8:	e0bffc17 	ldw	r2,-16(fp)
 40108dc:	10800017 	ldw	r2,0(r2)
 40108e0:	10800304 	addi	r2,r2,12
 40108e4:	e0fffc17 	ldw	r3,-16(fp)
 40108e8:	18c00117 	ldw	r3,4(r3)
 40108ec:	10c00035 	stwio	r3,0(r2)
 40108f0:	e0bff817 	ldw	r2,-32(fp)
 40108f4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40108f8:	e0bffa17 	ldw	r2,-24(fp)
 40108fc:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 4010900:	e0bff517 	ldw	r2,-44(fp)
 4010904:	1000021e 	bne	r2,zero,4010910 <altera_avalon_uart_read+0x158>
 4010908:	e0bffe17 	ldw	r2,-8(fp)
 401090c:	103fcd1e 	bne	r2,zero,4010844 <__alt_data_end+0xfc010844>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010910:	0005303a 	rdctl	r2,status
 4010914:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010918:	e0fffb17 	ldw	r3,-20(fp)
 401091c:	00bfff84 	movi	r2,-2
 4010920:	1884703a 	and	r2,r3,r2
 4010924:	1001703a 	wrctl	status,r2
  
  return context;
 4010928:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 401092c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4010930:	e0bffc17 	ldw	r2,-16(fp)
 4010934:	10800117 	ldw	r2,4(r2)
 4010938:	10c02014 	ori	r3,r2,128
 401093c:	e0bffc17 	ldw	r2,-16(fp)
 4010940:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010944:	e0bffc17 	ldw	r2,-16(fp)
 4010948:	10800017 	ldw	r2,0(r2)
 401094c:	10800304 	addi	r2,r2,12
 4010950:	e0fffc17 	ldw	r3,-16(fp)
 4010954:	18c00117 	ldw	r3,4(r3)
 4010958:	10c00035 	stwio	r3,0(r2)
 401095c:	e0bff817 	ldw	r2,-32(fp)
 4010960:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010964:	e0bff717 	ldw	r2,-36(fp)
 4010968:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 401096c:	e0bff403 	ldbu	r2,-48(fp)
 4010970:	10000226 	beq	r2,zero,401097c <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
 4010974:	00bffd44 	movi	r2,-11
 4010978:	00000106 	br	4010980 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
 401097c:	e0bff517 	ldw	r2,-44(fp)
  }
}
 4010980:	e037883a 	mov	sp,fp
 4010984:	dfc00117 	ldw	ra,4(sp)
 4010988:	df000017 	ldw	fp,0(sp)
 401098c:	dec00204 	addi	sp,sp,8
 4010990:	f800283a 	ret

04010994 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010994:	defffe04 	addi	sp,sp,-8
 4010998:	dfc00115 	stw	ra,4(sp)
 401099c:	df000015 	stw	fp,0(sp)
 40109a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40109a4:	d0a00b17 	ldw	r2,-32724(gp)
 40109a8:	10000326 	beq	r2,zero,40109b8 <alt_get_errno+0x24>
 40109ac:	d0a00b17 	ldw	r2,-32724(gp)
 40109b0:	103ee83a 	callr	r2
 40109b4:	00000106 	br	40109bc <alt_get_errno+0x28>
 40109b8:	d0a71404 	addi	r2,gp,-25520
}
 40109bc:	e037883a 	mov	sp,fp
 40109c0:	dfc00117 	ldw	ra,4(sp)
 40109c4:	df000017 	ldw	fp,0(sp)
 40109c8:	dec00204 	addi	sp,sp,8
 40109cc:	f800283a 	ret

040109d0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 40109d0:	defff204 	addi	sp,sp,-56
 40109d4:	dfc00d15 	stw	ra,52(sp)
 40109d8:	df000c15 	stw	fp,48(sp)
 40109dc:	df000c04 	addi	fp,sp,48
 40109e0:	e13ffc15 	stw	r4,-16(fp)
 40109e4:	e17ffd15 	stw	r5,-12(fp)
 40109e8:	e1bffe15 	stw	r6,-8(fp)
 40109ec:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 40109f0:	e0bffe17 	ldw	r2,-8(fp)
 40109f4:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 40109f8:	e0bfff17 	ldw	r2,-4(fp)
 40109fc:	1090000c 	andi	r2,r2,16384
 4010a00:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010a04:	00003c06 	br	4010af8 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4010a08:	e0bffc17 	ldw	r2,-16(fp)
 4010a0c:	10800517 	ldw	r2,20(r2)
 4010a10:	10800044 	addi	r2,r2,1
 4010a14:	10800fcc 	andi	r2,r2,63
 4010a18:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 4010a1c:	e0bffc17 	ldw	r2,-16(fp)
 4010a20:	10c00417 	ldw	r3,16(r2)
 4010a24:	e0bff717 	ldw	r2,-36(fp)
 4010a28:	1880221e 	bne	r3,r2,4010ab4 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
 4010a2c:	e0bff517 	ldw	r2,-44(fp)
 4010a30:	10000526 	beq	r2,zero,4010a48 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 4010a34:	40109940 	call	4010994 <alt_get_errno>
 4010a38:	1007883a 	mov	r3,r2
 4010a3c:	008002c4 	movi	r2,11
 4010a40:	18800015 	stw	r2,0(r3)
        break;
 4010a44:	00002e06 	br	4010b00 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010a48:	0005303a 	rdctl	r2,status
 4010a4c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010a50:	e0fff917 	ldw	r3,-28(fp)
 4010a54:	00bfff84 	movi	r2,-2
 4010a58:	1884703a 	and	r2,r3,r2
 4010a5c:	1001703a 	wrctl	status,r2
  
  return context;
 4010a60:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 4010a64:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010a68:	e0bffc17 	ldw	r2,-16(fp)
 4010a6c:	10800117 	ldw	r2,4(r2)
 4010a70:	10c11014 	ori	r3,r2,1088
 4010a74:	e0bffc17 	ldw	r2,-16(fp)
 4010a78:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010a7c:	e0bffc17 	ldw	r2,-16(fp)
 4010a80:	10800017 	ldw	r2,0(r2)
 4010a84:	10800304 	addi	r2,r2,12
 4010a88:	e0fffc17 	ldw	r3,-16(fp)
 4010a8c:	18c00117 	ldw	r3,4(r3)
 4010a90:	10c00035 	stwio	r3,0(r2)
 4010a94:	e0bff817 	ldw	r2,-32(fp)
 4010a98:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010a9c:	e0bff617 	ldw	r2,-40(fp)
 4010aa0:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 4010aa4:	e0bffc17 	ldw	r2,-16(fp)
 4010aa8:	10c00417 	ldw	r3,16(r2)
 4010aac:	e0bff717 	ldw	r2,-36(fp)
 4010ab0:	18bffc26 	beq	r3,r2,4010aa4 <__alt_data_end+0xfc010aa4>
      }
    }

    count--;
 4010ab4:	e0bff417 	ldw	r2,-48(fp)
 4010ab8:	10bfffc4 	addi	r2,r2,-1
 4010abc:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 4010ac0:	e0bffc17 	ldw	r2,-16(fp)
 4010ac4:	10c00517 	ldw	r3,20(r2)
 4010ac8:	e0bffd17 	ldw	r2,-12(fp)
 4010acc:	11000044 	addi	r4,r2,1
 4010ad0:	e13ffd15 	stw	r4,-12(fp)
 4010ad4:	10800003 	ldbu	r2,0(r2)
 4010ad8:	1009883a 	mov	r4,r2
 4010adc:	e0bffc17 	ldw	r2,-16(fp)
 4010ae0:	10c5883a 	add	r2,r2,r3
 4010ae4:	10801704 	addi	r2,r2,92
 4010ae8:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
 4010aec:	e0bffc17 	ldw	r2,-16(fp)
 4010af0:	e0fff717 	ldw	r3,-36(fp)
 4010af4:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4010af8:	e0bff417 	ldw	r2,-48(fp)
 4010afc:	103fc21e 	bne	r2,zero,4010a08 <__alt_data_end+0xfc010a08>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010b00:	0005303a 	rdctl	r2,status
 4010b04:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010b08:	e0fffb17 	ldw	r3,-20(fp)
 4010b0c:	00bfff84 	movi	r2,-2
 4010b10:	1884703a 	and	r2,r3,r2
 4010b14:	1001703a 	wrctl	status,r2
  
  return context;
 4010b18:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 4010b1c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4010b20:	e0bffc17 	ldw	r2,-16(fp)
 4010b24:	10800117 	ldw	r2,4(r2)
 4010b28:	10c11014 	ori	r3,r2,1088
 4010b2c:	e0bffc17 	ldw	r2,-16(fp)
 4010b30:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4010b34:	e0bffc17 	ldw	r2,-16(fp)
 4010b38:	10800017 	ldw	r2,0(r2)
 4010b3c:	10800304 	addi	r2,r2,12
 4010b40:	e0fffc17 	ldw	r3,-16(fp)
 4010b44:	18c00117 	ldw	r3,4(r3)
 4010b48:	10c00035 	stwio	r3,0(r2)
 4010b4c:	e0bff817 	ldw	r2,-32(fp)
 4010b50:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010b54:	e0bffa17 	ldw	r2,-24(fp)
 4010b58:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 4010b5c:	e0fffe17 	ldw	r3,-8(fp)
 4010b60:	e0bff417 	ldw	r2,-48(fp)
 4010b64:	1885c83a 	sub	r2,r3,r2
}
 4010b68:	e037883a 	mov	sp,fp
 4010b6c:	dfc00117 	ldw	ra,4(sp)
 4010b70:	df000017 	ldw	fp,0(sp)
 4010b74:	dec00204 	addi	sp,sp,8
 4010b78:	f800283a 	ret

04010b7c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4010b7c:	defff504 	addi	sp,sp,-44
 4010b80:	df000a15 	stw	fp,40(sp)
 4010b84:	df000a04 	addi	fp,sp,40
 4010b88:	e13ffc15 	stw	r4,-16(fp)
 4010b8c:	e17ffd15 	stw	r5,-12(fp)
 4010b90:	e1bffe15 	stw	r6,-8(fp)
 4010b94:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4010b98:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4010b9c:	d0a71917 	ldw	r2,-25500(gp)
  
  if (alt_ticks_per_second ())
 4010ba0:	10003c26 	beq	r2,zero,4010c94 <alt_alarm_start+0x118>
  {
    if (alarm)
 4010ba4:	e0bffc17 	ldw	r2,-16(fp)
 4010ba8:	10003826 	beq	r2,zero,4010c8c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4010bac:	e0bffc17 	ldw	r2,-16(fp)
 4010bb0:	e0fffe17 	ldw	r3,-8(fp)
 4010bb4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4010bb8:	e0bffc17 	ldw	r2,-16(fp)
 4010bbc:	e0ffff17 	ldw	r3,-4(fp)
 4010bc0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010bc4:	0005303a 	rdctl	r2,status
 4010bc8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010bcc:	e0fff917 	ldw	r3,-28(fp)
 4010bd0:	00bfff84 	movi	r2,-2
 4010bd4:	1884703a 	and	r2,r3,r2
 4010bd8:	1001703a 	wrctl	status,r2
  
  return context;
 4010bdc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4010be0:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4010be4:	d0a71a17 	ldw	r2,-25496(gp)
      
      current_nticks = alt_nticks();
 4010be8:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4010bec:	e0fffd17 	ldw	r3,-12(fp)
 4010bf0:	e0bff617 	ldw	r2,-40(fp)
 4010bf4:	1885883a 	add	r2,r3,r2
 4010bf8:	10c00044 	addi	r3,r2,1
 4010bfc:	e0bffc17 	ldw	r2,-16(fp)
 4010c00:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4010c04:	e0bffc17 	ldw	r2,-16(fp)
 4010c08:	10c00217 	ldw	r3,8(r2)
 4010c0c:	e0bff617 	ldw	r2,-40(fp)
 4010c10:	1880042e 	bgeu	r3,r2,4010c24 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4010c14:	e0bffc17 	ldw	r2,-16(fp)
 4010c18:	00c00044 	movi	r3,1
 4010c1c:	10c00405 	stb	r3,16(r2)
 4010c20:	00000206 	br	4010c2c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4010c24:	e0bffc17 	ldw	r2,-16(fp)
 4010c28:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4010c2c:	e0bffc17 	ldw	r2,-16(fp)
 4010c30:	d0e01004 	addi	r3,gp,-32704
 4010c34:	e0fffa15 	stw	r3,-24(fp)
 4010c38:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4010c3c:	e0bffb17 	ldw	r2,-20(fp)
 4010c40:	e0fffa17 	ldw	r3,-24(fp)
 4010c44:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4010c48:	e0bffa17 	ldw	r2,-24(fp)
 4010c4c:	10c00017 	ldw	r3,0(r2)
 4010c50:	e0bffb17 	ldw	r2,-20(fp)
 4010c54:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4010c58:	e0bffa17 	ldw	r2,-24(fp)
 4010c5c:	10800017 	ldw	r2,0(r2)
 4010c60:	e0fffb17 	ldw	r3,-20(fp)
 4010c64:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4010c68:	e0bffa17 	ldw	r2,-24(fp)
 4010c6c:	e0fffb17 	ldw	r3,-20(fp)
 4010c70:	10c00015 	stw	r3,0(r2)
 4010c74:	e0bff817 	ldw	r2,-32(fp)
 4010c78:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010c7c:	e0bff717 	ldw	r2,-36(fp)
 4010c80:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4010c84:	0005883a 	mov	r2,zero
 4010c88:	00000306 	br	4010c98 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4010c8c:	00bffa84 	movi	r2,-22
 4010c90:	00000106 	br	4010c98 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4010c94:	00bfde84 	movi	r2,-134
  }
}
 4010c98:	e037883a 	mov	sp,fp
 4010c9c:	df000017 	ldw	fp,0(sp)
 4010ca0:	dec00104 	addi	sp,sp,4
 4010ca4:	f800283a 	ret

04010ca8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4010ca8:	defffa04 	addi	sp,sp,-24
 4010cac:	dfc00515 	stw	ra,20(sp)
 4010cb0:	df000415 	stw	fp,16(sp)
 4010cb4:	df000404 	addi	fp,sp,16
 4010cb8:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 4010cbc:	00800244 	movi	r2,9
 4010cc0:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 4010cc4:	014003f4 	movhi	r5,15
 4010cc8:	29509004 	addi	r5,r5,16960
 4010ccc:	e13ffd17 	ldw	r4,-12(fp)
 4010cd0:	400a7d00 	call	400a7d0 <__mulsi3>
 4010cd4:	100b883a 	mov	r5,r2
 4010cd8:	01017db4 	movhi	r4,1526
 4010cdc:	21384004 	addi	r4,r4,-7936
 4010ce0:	400a7140 	call	400a714 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 4010ce4:	100b883a 	mov	r5,r2
 4010ce8:	01200034 	movhi	r4,32768
 4010cec:	213fffc4 	addi	r4,r4,-1
 4010cf0:	400a7140 	call	400a714 <__udivsi3>
 4010cf4:	100b883a 	mov	r5,r2
 4010cf8:	e13fff17 	ldw	r4,-4(fp)
 4010cfc:	400a7140 	call	400a714 <__udivsi3>
 4010d00:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4010d04:	e0bffe17 	ldw	r2,-8(fp)
 4010d08:	10002a26 	beq	r2,zero,4010db4 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 4010d0c:	e03ffc15 	stw	zero,-16(fp)
 4010d10:	00001706 	br	4010d70 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4010d14:	00a00034 	movhi	r2,32768
 4010d18:	10bfffc4 	addi	r2,r2,-1
 4010d1c:	10bfffc4 	addi	r2,r2,-1
 4010d20:	103ffe1e 	bne	r2,zero,4010d1c <__alt_data_end+0xfc010d1c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 4010d24:	014003f4 	movhi	r5,15
 4010d28:	29509004 	addi	r5,r5,16960
 4010d2c:	e13ffd17 	ldw	r4,-12(fp)
 4010d30:	400a7d00 	call	400a7d0 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4010d34:	100b883a 	mov	r5,r2
 4010d38:	01017db4 	movhi	r4,1526
 4010d3c:	21384004 	addi	r4,r4,-7936
 4010d40:	400a7140 	call	400a714 <__udivsi3>
 4010d44:	100b883a 	mov	r5,r2
 4010d48:	01200034 	movhi	r4,32768
 4010d4c:	213fffc4 	addi	r4,r4,-1
 4010d50:	400a7140 	call	400a714 <__udivsi3>
 4010d54:	1007883a 	mov	r3,r2
 4010d58:	e0bfff17 	ldw	r2,-4(fp)
 4010d5c:	10c5c83a 	sub	r2,r2,r3
 4010d60:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4010d64:	e0bffc17 	ldw	r2,-16(fp)
 4010d68:	10800044 	addi	r2,r2,1
 4010d6c:	e0bffc15 	stw	r2,-16(fp)
 4010d70:	e0fffc17 	ldw	r3,-16(fp)
 4010d74:	e0bffe17 	ldw	r2,-8(fp)
 4010d78:	18bfe616 	blt	r3,r2,4010d14 <__alt_data_end+0xfc010d14>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4010d7c:	014003f4 	movhi	r5,15
 4010d80:	29509004 	addi	r5,r5,16960
 4010d84:	e13ffd17 	ldw	r4,-12(fp)
 4010d88:	400a7d00 	call	400a7d0 <__mulsi3>
 4010d8c:	100b883a 	mov	r5,r2
 4010d90:	01017db4 	movhi	r4,1526
 4010d94:	21384004 	addi	r4,r4,-7936
 4010d98:	400a7140 	call	400a714 <__udivsi3>
 4010d9c:	e17fff17 	ldw	r5,-4(fp)
 4010da0:	1009883a 	mov	r4,r2
 4010da4:	400a7d00 	call	400a7d0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4010da8:	10bfffc4 	addi	r2,r2,-1
 4010dac:	103ffe1e 	bne	r2,zero,4010da8 <__alt_data_end+0xfc010da8>
 4010db0:	00000d06 	br	4010de8 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4010db4:	014003f4 	movhi	r5,15
 4010db8:	29509004 	addi	r5,r5,16960
 4010dbc:	e13ffd17 	ldw	r4,-12(fp)
 4010dc0:	400a7d00 	call	400a7d0 <__mulsi3>
 4010dc4:	100b883a 	mov	r5,r2
 4010dc8:	01017db4 	movhi	r4,1526
 4010dcc:	21384004 	addi	r4,r4,-7936
 4010dd0:	400a7140 	call	400a714 <__udivsi3>
 4010dd4:	e17fff17 	ldw	r5,-4(fp)
 4010dd8:	1009883a 	mov	r4,r2
 4010ddc:	400a7d00 	call	400a7d0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4010de0:	10bfffc4 	addi	r2,r2,-1
 4010de4:	00bffe16 	blt	zero,r2,4010de0 <__alt_data_end+0xfc010de0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4010de8:	0005883a 	mov	r2,zero
}
 4010dec:	e037883a 	mov	sp,fp
 4010df0:	dfc00117 	ldw	ra,4(sp)
 4010df4:	df000017 	ldw	fp,0(sp)
 4010df8:	dec00204 	addi	sp,sp,8
 4010dfc:	f800283a 	ret

04010e00 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 4010e00:	deffff04 	addi	sp,sp,-4
 4010e04:	df000015 	stw	fp,0(sp)
 4010e08:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4010e0c:	0001883a 	nop
 4010e10:	e037883a 	mov	sp,fp
 4010e14:	df000017 	ldw	fp,0(sp)
 4010e18:	dec00104 	addi	sp,sp,4
 4010e1c:	f800283a 	ret

04010e20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010e20:	defffe04 	addi	sp,sp,-8
 4010e24:	dfc00115 	stw	ra,4(sp)
 4010e28:	df000015 	stw	fp,0(sp)
 4010e2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010e30:	d0a00b17 	ldw	r2,-32724(gp)
 4010e34:	10000326 	beq	r2,zero,4010e44 <alt_get_errno+0x24>
 4010e38:	d0a00b17 	ldw	r2,-32724(gp)
 4010e3c:	103ee83a 	callr	r2
 4010e40:	00000106 	br	4010e48 <alt_get_errno+0x28>
 4010e44:	d0a71404 	addi	r2,gp,-25520
}
 4010e48:	e037883a 	mov	sp,fp
 4010e4c:	dfc00117 	ldw	ra,4(sp)
 4010e50:	df000017 	ldw	fp,0(sp)
 4010e54:	dec00204 	addi	sp,sp,8
 4010e58:	f800283a 	ret

04010e5c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4010e5c:	defffa04 	addi	sp,sp,-24
 4010e60:	dfc00515 	stw	ra,20(sp)
 4010e64:	df000415 	stw	fp,16(sp)
 4010e68:	df000404 	addi	fp,sp,16
 4010e6c:	e13ffe15 	stw	r4,-8(fp)
 4010e70:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4010e74:	e0bffe17 	ldw	r2,-8(fp)
 4010e78:	10000326 	beq	r2,zero,4010e88 <alt_dev_llist_insert+0x2c>
 4010e7c:	e0bffe17 	ldw	r2,-8(fp)
 4010e80:	10800217 	ldw	r2,8(r2)
 4010e84:	1000061e 	bne	r2,zero,4010ea0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4010e88:	4010e200 	call	4010e20 <alt_get_errno>
 4010e8c:	1007883a 	mov	r3,r2
 4010e90:	00800584 	movi	r2,22
 4010e94:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4010e98:	00bffa84 	movi	r2,-22
 4010e9c:	00001306 	br	4010eec <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4010ea0:	e0bffe17 	ldw	r2,-8(fp)
 4010ea4:	e0ffff17 	ldw	r3,-4(fp)
 4010ea8:	e0fffc15 	stw	r3,-16(fp)
 4010eac:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4010eb0:	e0bffd17 	ldw	r2,-12(fp)
 4010eb4:	e0fffc17 	ldw	r3,-16(fp)
 4010eb8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4010ebc:	e0bffc17 	ldw	r2,-16(fp)
 4010ec0:	10c00017 	ldw	r3,0(r2)
 4010ec4:	e0bffd17 	ldw	r2,-12(fp)
 4010ec8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4010ecc:	e0bffc17 	ldw	r2,-16(fp)
 4010ed0:	10800017 	ldw	r2,0(r2)
 4010ed4:	e0fffd17 	ldw	r3,-12(fp)
 4010ed8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4010edc:	e0bffc17 	ldw	r2,-16(fp)
 4010ee0:	e0fffd17 	ldw	r3,-12(fp)
 4010ee4:	10c00015 	stw	r3,0(r2)

  return 0;  
 4010ee8:	0005883a 	mov	r2,zero
}
 4010eec:	e037883a 	mov	sp,fp
 4010ef0:	dfc00117 	ldw	ra,4(sp)
 4010ef4:	df000017 	ldw	fp,0(sp)
 4010ef8:	dec00204 	addi	sp,sp,8
 4010efc:	f800283a 	ret

04010f00 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4010f00:	defffd04 	addi	sp,sp,-12
 4010f04:	dfc00215 	stw	ra,8(sp)
 4010f08:	df000115 	stw	fp,4(sp)
 4010f0c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4010f10:	00810074 	movhi	r2,1025
 4010f14:	10887a04 	addi	r2,r2,8680
 4010f18:	e0bfff15 	stw	r2,-4(fp)
 4010f1c:	00000606 	br	4010f38 <_do_ctors+0x38>
        (*ctor) (); 
 4010f20:	e0bfff17 	ldw	r2,-4(fp)
 4010f24:	10800017 	ldw	r2,0(r2)
 4010f28:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4010f2c:	e0bfff17 	ldw	r2,-4(fp)
 4010f30:	10bfff04 	addi	r2,r2,-4
 4010f34:	e0bfff15 	stw	r2,-4(fp)
 4010f38:	e0ffff17 	ldw	r3,-4(fp)
 4010f3c:	00810074 	movhi	r2,1025
 4010f40:	10887b04 	addi	r2,r2,8684
 4010f44:	18bff62e 	bgeu	r3,r2,4010f20 <__alt_data_end+0xfc010f20>
        (*ctor) (); 
}
 4010f48:	0001883a 	nop
 4010f4c:	e037883a 	mov	sp,fp
 4010f50:	dfc00117 	ldw	ra,4(sp)
 4010f54:	df000017 	ldw	fp,0(sp)
 4010f58:	dec00204 	addi	sp,sp,8
 4010f5c:	f800283a 	ret

04010f60 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4010f60:	defffd04 	addi	sp,sp,-12
 4010f64:	dfc00215 	stw	ra,8(sp)
 4010f68:	df000115 	stw	fp,4(sp)
 4010f6c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4010f70:	00810074 	movhi	r2,1025
 4010f74:	10887a04 	addi	r2,r2,8680
 4010f78:	e0bfff15 	stw	r2,-4(fp)
 4010f7c:	00000606 	br	4010f98 <_do_dtors+0x38>
        (*dtor) (); 
 4010f80:	e0bfff17 	ldw	r2,-4(fp)
 4010f84:	10800017 	ldw	r2,0(r2)
 4010f88:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4010f8c:	e0bfff17 	ldw	r2,-4(fp)
 4010f90:	10bfff04 	addi	r2,r2,-4
 4010f94:	e0bfff15 	stw	r2,-4(fp)
 4010f98:	e0ffff17 	ldw	r3,-4(fp)
 4010f9c:	00810074 	movhi	r2,1025
 4010fa0:	10887b04 	addi	r2,r2,8684
 4010fa4:	18bff62e 	bgeu	r3,r2,4010f80 <__alt_data_end+0xfc010f80>
        (*dtor) (); 
}
 4010fa8:	0001883a 	nop
 4010fac:	e037883a 	mov	sp,fp
 4010fb0:	dfc00117 	ldw	ra,4(sp)
 4010fb4:	df000017 	ldw	fp,0(sp)
 4010fb8:	dec00204 	addi	sp,sp,8
 4010fbc:	f800283a 	ret

04010fc0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4010fc0:	defffa04 	addi	sp,sp,-24
 4010fc4:	dfc00515 	stw	ra,20(sp)
 4010fc8:	df000415 	stw	fp,16(sp)
 4010fcc:	df000404 	addi	fp,sp,16
 4010fd0:	e13ffe15 	stw	r4,-8(fp)
 4010fd4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4010fd8:	e0bfff17 	ldw	r2,-4(fp)
 4010fdc:	10800017 	ldw	r2,0(r2)
 4010fe0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4010fe4:	e13ffe17 	ldw	r4,-8(fp)
 4010fe8:	4006df80 	call	4006df8 <strlen>
 4010fec:	10800044 	addi	r2,r2,1
 4010ff0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4010ff4:	00000d06 	br	401102c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4010ff8:	e0bffc17 	ldw	r2,-16(fp)
 4010ffc:	10800217 	ldw	r2,8(r2)
 4011000:	e0fffd17 	ldw	r3,-12(fp)
 4011004:	180d883a 	mov	r6,r3
 4011008:	e17ffe17 	ldw	r5,-8(fp)
 401100c:	1009883a 	mov	r4,r2
 4011010:	4011d3c0 	call	4011d3c <memcmp>
 4011014:	1000021e 	bne	r2,zero,4011020 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4011018:	e0bffc17 	ldw	r2,-16(fp)
 401101c:	00000706 	br	401103c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4011020:	e0bffc17 	ldw	r2,-16(fp)
 4011024:	10800017 	ldw	r2,0(r2)
 4011028:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 401102c:	e0fffc17 	ldw	r3,-16(fp)
 4011030:	e0bfff17 	ldw	r2,-4(fp)
 4011034:	18bff01e 	bne	r3,r2,4010ff8 <__alt_data_end+0xfc010ff8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4011038:	0005883a 	mov	r2,zero
}
 401103c:	e037883a 	mov	sp,fp
 4011040:	dfc00117 	ldw	ra,4(sp)
 4011044:	df000017 	ldw	fp,0(sp)
 4011048:	dec00204 	addi	sp,sp,8
 401104c:	f800283a 	ret

04011050 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4011050:	deffff04 	addi	sp,sp,-4
 4011054:	df000015 	stw	fp,0(sp)
 4011058:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 401105c:	0001883a 	nop
 4011060:	e037883a 	mov	sp,fp
 4011064:	df000017 	ldw	fp,0(sp)
 4011068:	dec00104 	addi	sp,sp,4
 401106c:	f800283a 	ret

04011070 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4011070:	defff904 	addi	sp,sp,-28
 4011074:	dfc00615 	stw	ra,24(sp)
 4011078:	df000515 	stw	fp,20(sp)
 401107c:	df000504 	addi	fp,sp,20
 4011080:	e13ffc15 	stw	r4,-16(fp)
 4011084:	e17ffd15 	stw	r5,-12(fp)
 4011088:	e1bffe15 	stw	r6,-8(fp)
 401108c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4011090:	e0800217 	ldw	r2,8(fp)
 4011094:	d8800015 	stw	r2,0(sp)
 4011098:	e1ffff17 	ldw	r7,-4(fp)
 401109c:	e1bffe17 	ldw	r6,-8(fp)
 40110a0:	e17ffd17 	ldw	r5,-12(fp)
 40110a4:	e13ffc17 	ldw	r4,-16(fp)
 40110a8:	40112200 	call	4011220 <alt_iic_isr_register>
}  
 40110ac:	e037883a 	mov	sp,fp
 40110b0:	dfc00117 	ldw	ra,4(sp)
 40110b4:	df000017 	ldw	fp,0(sp)
 40110b8:	dec00204 	addi	sp,sp,8
 40110bc:	f800283a 	ret

040110c0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 40110c0:	defff904 	addi	sp,sp,-28
 40110c4:	df000615 	stw	fp,24(sp)
 40110c8:	df000604 	addi	fp,sp,24
 40110cc:	e13ffe15 	stw	r4,-8(fp)
 40110d0:	e17fff15 	stw	r5,-4(fp)
 40110d4:	e0bfff17 	ldw	r2,-4(fp)
 40110d8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40110dc:	0005303a 	rdctl	r2,status
 40110e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40110e4:	e0fffb17 	ldw	r3,-20(fp)
 40110e8:	00bfff84 	movi	r2,-2
 40110ec:	1884703a 	and	r2,r3,r2
 40110f0:	1001703a 	wrctl	status,r2
  
  return context;
 40110f4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 40110f8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 40110fc:	00c00044 	movi	r3,1
 4011100:	e0bffa17 	ldw	r2,-24(fp)
 4011104:	1884983a 	sll	r2,r3,r2
 4011108:	1007883a 	mov	r3,r2
 401110c:	d0a71817 	ldw	r2,-25504(gp)
 4011110:	1884b03a 	or	r2,r3,r2
 4011114:	d0a71815 	stw	r2,-25504(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4011118:	d0a71817 	ldw	r2,-25504(gp)
 401111c:	100170fa 	wrctl	ienable,r2
 4011120:	e0bffc17 	ldw	r2,-16(fp)
 4011124:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011128:	e0bffd17 	ldw	r2,-12(fp)
 401112c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4011130:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4011134:	0001883a 	nop
}
 4011138:	e037883a 	mov	sp,fp
 401113c:	df000017 	ldw	fp,0(sp)
 4011140:	dec00104 	addi	sp,sp,4
 4011144:	f800283a 	ret

04011148 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4011148:	defff904 	addi	sp,sp,-28
 401114c:	df000615 	stw	fp,24(sp)
 4011150:	df000604 	addi	fp,sp,24
 4011154:	e13ffe15 	stw	r4,-8(fp)
 4011158:	e17fff15 	stw	r5,-4(fp)
 401115c:	e0bfff17 	ldw	r2,-4(fp)
 4011160:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011164:	0005303a 	rdctl	r2,status
 4011168:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401116c:	e0fffb17 	ldw	r3,-20(fp)
 4011170:	00bfff84 	movi	r2,-2
 4011174:	1884703a 	and	r2,r3,r2
 4011178:	1001703a 	wrctl	status,r2
  
  return context;
 401117c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4011180:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4011184:	00c00044 	movi	r3,1
 4011188:	e0bffa17 	ldw	r2,-24(fp)
 401118c:	1884983a 	sll	r2,r3,r2
 4011190:	0084303a 	nor	r2,zero,r2
 4011194:	1007883a 	mov	r3,r2
 4011198:	d0a71817 	ldw	r2,-25504(gp)
 401119c:	1884703a 	and	r2,r3,r2
 40111a0:	d0a71815 	stw	r2,-25504(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40111a4:	d0a71817 	ldw	r2,-25504(gp)
 40111a8:	100170fa 	wrctl	ienable,r2
 40111ac:	e0bffc17 	ldw	r2,-16(fp)
 40111b0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40111b4:	e0bffd17 	ldw	r2,-12(fp)
 40111b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40111bc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 40111c0:	0001883a 	nop
}
 40111c4:	e037883a 	mov	sp,fp
 40111c8:	df000017 	ldw	fp,0(sp)
 40111cc:	dec00104 	addi	sp,sp,4
 40111d0:	f800283a 	ret

040111d4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 40111d4:	defffc04 	addi	sp,sp,-16
 40111d8:	df000315 	stw	fp,12(sp)
 40111dc:	df000304 	addi	fp,sp,12
 40111e0:	e13ffe15 	stw	r4,-8(fp)
 40111e4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 40111e8:	000530fa 	rdctl	r2,ienable
 40111ec:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 40111f0:	00c00044 	movi	r3,1
 40111f4:	e0bfff17 	ldw	r2,-4(fp)
 40111f8:	1884983a 	sll	r2,r3,r2
 40111fc:	1007883a 	mov	r3,r2
 4011200:	e0bffd17 	ldw	r2,-12(fp)
 4011204:	1884703a 	and	r2,r3,r2
 4011208:	1004c03a 	cmpne	r2,r2,zero
 401120c:	10803fcc 	andi	r2,r2,255
}
 4011210:	e037883a 	mov	sp,fp
 4011214:	df000017 	ldw	fp,0(sp)
 4011218:	dec00104 	addi	sp,sp,4
 401121c:	f800283a 	ret

04011220 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4011220:	defff504 	addi	sp,sp,-44
 4011224:	dfc00a15 	stw	ra,40(sp)
 4011228:	df000915 	stw	fp,36(sp)
 401122c:	df000904 	addi	fp,sp,36
 4011230:	e13ffc15 	stw	r4,-16(fp)
 4011234:	e17ffd15 	stw	r5,-12(fp)
 4011238:	e1bffe15 	stw	r6,-8(fp)
 401123c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4011240:	00bffa84 	movi	r2,-22
 4011244:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4011248:	e0bffd17 	ldw	r2,-12(fp)
 401124c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4011250:	e0bff817 	ldw	r2,-32(fp)
 4011254:	10800808 	cmpgei	r2,r2,32
 4011258:	1000271e 	bne	r2,zero,40112f8 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401125c:	0005303a 	rdctl	r2,status
 4011260:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011264:	e0fffb17 	ldw	r3,-20(fp)
 4011268:	00bfff84 	movi	r2,-2
 401126c:	1884703a 	and	r2,r3,r2
 4011270:	1001703a 	wrctl	status,r2
  
  return context;
 4011274:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4011278:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 401127c:	00810074 	movhi	r2,1025
 4011280:	10975b04 	addi	r2,r2,23916
 4011284:	e0fff817 	ldw	r3,-32(fp)
 4011288:	180690fa 	slli	r3,r3,3
 401128c:	10c5883a 	add	r2,r2,r3
 4011290:	e0fffe17 	ldw	r3,-8(fp)
 4011294:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 4011298:	00810074 	movhi	r2,1025
 401129c:	10975b04 	addi	r2,r2,23916
 40112a0:	e0fff817 	ldw	r3,-32(fp)
 40112a4:	180690fa 	slli	r3,r3,3
 40112a8:	10c5883a 	add	r2,r2,r3
 40112ac:	10800104 	addi	r2,r2,4
 40112b0:	e0ffff17 	ldw	r3,-4(fp)
 40112b4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40112b8:	e0bffe17 	ldw	r2,-8(fp)
 40112bc:	10000526 	beq	r2,zero,40112d4 <alt_iic_isr_register+0xb4>
 40112c0:	e0bff817 	ldw	r2,-32(fp)
 40112c4:	100b883a 	mov	r5,r2
 40112c8:	e13ffc17 	ldw	r4,-16(fp)
 40112cc:	40110c00 	call	40110c0 <alt_ic_irq_enable>
 40112d0:	00000406 	br	40112e4 <alt_iic_isr_register+0xc4>
 40112d4:	e0bff817 	ldw	r2,-32(fp)
 40112d8:	100b883a 	mov	r5,r2
 40112dc:	e13ffc17 	ldw	r4,-16(fp)
 40112e0:	40111480 	call	4011148 <alt_ic_irq_disable>
 40112e4:	e0bff715 	stw	r2,-36(fp)
 40112e8:	e0bffa17 	ldw	r2,-24(fp)
 40112ec:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40112f0:	e0bff917 	ldw	r2,-28(fp)
 40112f4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 40112f8:	e0bff717 	ldw	r2,-36(fp)
}
 40112fc:	e037883a 	mov	sp,fp
 4011300:	dfc00117 	ldw	ra,4(sp)
 4011304:	df000017 	ldw	fp,0(sp)
 4011308:	dec00204 	addi	sp,sp,8
 401130c:	f800283a 	ret

04011310 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4011310:	defff804 	addi	sp,sp,-32
 4011314:	dfc00715 	stw	ra,28(sp)
 4011318:	df000615 	stw	fp,24(sp)
 401131c:	dc000515 	stw	r16,20(sp)
 4011320:	df000604 	addi	fp,sp,24
 4011324:	e13ffb15 	stw	r4,-20(fp)
 4011328:	e17ffc15 	stw	r5,-16(fp)
 401132c:	e1bffd15 	stw	r6,-12(fp)
 4011330:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4011334:	e1bffe17 	ldw	r6,-8(fp)
 4011338:	e17ffd17 	ldw	r5,-12(fp)
 401133c:	e13ffc17 	ldw	r4,-16(fp)
 4011340:	40115980 	call	4011598 <open>
 4011344:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 4011348:	e0bffa17 	ldw	r2,-24(fp)
 401134c:	10002216 	blt	r2,zero,40113d8 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 4011350:	04010074 	movhi	r16,1025
 4011354:	840b7f04 	addi	r16,r16,11772
 4011358:	e0bffa17 	ldw	r2,-24(fp)
 401135c:	01400304 	movi	r5,12
 4011360:	1009883a 	mov	r4,r2
 4011364:	400a7d00 	call	400a7d0 <__mulsi3>
 4011368:	8085883a 	add	r2,r16,r2
 401136c:	10c00017 	ldw	r3,0(r2)
 4011370:	e0bffb17 	ldw	r2,-20(fp)
 4011374:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4011378:	04010074 	movhi	r16,1025
 401137c:	840b7f04 	addi	r16,r16,11772
 4011380:	e0bffa17 	ldw	r2,-24(fp)
 4011384:	01400304 	movi	r5,12
 4011388:	1009883a 	mov	r4,r2
 401138c:	400a7d00 	call	400a7d0 <__mulsi3>
 4011390:	8085883a 	add	r2,r16,r2
 4011394:	10800104 	addi	r2,r2,4
 4011398:	10c00017 	ldw	r3,0(r2)
 401139c:	e0bffb17 	ldw	r2,-20(fp)
 40113a0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 40113a4:	04010074 	movhi	r16,1025
 40113a8:	840b7f04 	addi	r16,r16,11772
 40113ac:	e0bffa17 	ldw	r2,-24(fp)
 40113b0:	01400304 	movi	r5,12
 40113b4:	1009883a 	mov	r4,r2
 40113b8:	400a7d00 	call	400a7d0 <__mulsi3>
 40113bc:	8085883a 	add	r2,r16,r2
 40113c0:	10800204 	addi	r2,r2,8
 40113c4:	10c00017 	ldw	r3,0(r2)
 40113c8:	e0bffb17 	ldw	r2,-20(fp)
 40113cc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40113d0:	e13ffa17 	ldw	r4,-24(fp)
 40113d4:	400d7c00 	call	400d7c0 <alt_release_fd>
  }
} 
 40113d8:	0001883a 	nop
 40113dc:	e6ffff04 	addi	sp,fp,-4
 40113e0:	dfc00217 	ldw	ra,8(sp)
 40113e4:	df000117 	ldw	fp,4(sp)
 40113e8:	dc000017 	ldw	r16,0(sp)
 40113ec:	dec00304 	addi	sp,sp,12
 40113f0:	f800283a 	ret

040113f4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40113f4:	defffb04 	addi	sp,sp,-20
 40113f8:	dfc00415 	stw	ra,16(sp)
 40113fc:	df000315 	stw	fp,12(sp)
 4011400:	df000304 	addi	fp,sp,12
 4011404:	e13ffd15 	stw	r4,-12(fp)
 4011408:	e17ffe15 	stw	r5,-8(fp)
 401140c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4011410:	01c07fc4 	movi	r7,511
 4011414:	01800044 	movi	r6,1
 4011418:	e17ffd17 	ldw	r5,-12(fp)
 401141c:	01010074 	movhi	r4,1025
 4011420:	210b8204 	addi	r4,r4,11784
 4011424:	40113100 	call	4011310 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4011428:	01c07fc4 	movi	r7,511
 401142c:	000d883a 	mov	r6,zero
 4011430:	e17ffe17 	ldw	r5,-8(fp)
 4011434:	01010074 	movhi	r4,1025
 4011438:	210b7f04 	addi	r4,r4,11772
 401143c:	40113100 	call	4011310 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4011440:	01c07fc4 	movi	r7,511
 4011444:	01800044 	movi	r6,1
 4011448:	e17fff17 	ldw	r5,-4(fp)
 401144c:	01010074 	movhi	r4,1025
 4011450:	210b8504 	addi	r4,r4,11796
 4011454:	40113100 	call	4011310 <alt_open_fd>
}  
 4011458:	0001883a 	nop
 401145c:	e037883a 	mov	sp,fp
 4011460:	dfc00117 	ldw	ra,4(sp)
 4011464:	df000017 	ldw	fp,0(sp)
 4011468:	dec00204 	addi	sp,sp,8
 401146c:	f800283a 	ret

04011470 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4011470:	defffe04 	addi	sp,sp,-8
 4011474:	dfc00115 	stw	ra,4(sp)
 4011478:	df000015 	stw	fp,0(sp)
 401147c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4011480:	d0a00b17 	ldw	r2,-32724(gp)
 4011484:	10000326 	beq	r2,zero,4011494 <alt_get_errno+0x24>
 4011488:	d0a00b17 	ldw	r2,-32724(gp)
 401148c:	103ee83a 	callr	r2
 4011490:	00000106 	br	4011498 <alt_get_errno+0x28>
 4011494:	d0a71404 	addi	r2,gp,-25520
}
 4011498:	e037883a 	mov	sp,fp
 401149c:	dfc00117 	ldw	ra,4(sp)
 40114a0:	df000017 	ldw	fp,0(sp)
 40114a4:	dec00204 	addi	sp,sp,8
 40114a8:	f800283a 	ret

040114ac <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 40114ac:	defffb04 	addi	sp,sp,-20
 40114b0:	dfc00415 	stw	ra,16(sp)
 40114b4:	df000315 	stw	fp,12(sp)
 40114b8:	dc000215 	stw	r16,8(sp)
 40114bc:	df000304 	addi	fp,sp,12
 40114c0:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40114c4:	e0bffe17 	ldw	r2,-8(fp)
 40114c8:	10800217 	ldw	r2,8(r2)
 40114cc:	10d00034 	orhi	r3,r2,16384
 40114d0:	e0bffe17 	ldw	r2,-8(fp)
 40114d4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40114d8:	e03ffd15 	stw	zero,-12(fp)
 40114dc:	00002306 	br	401156c <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40114e0:	04010074 	movhi	r16,1025
 40114e4:	840b7f04 	addi	r16,r16,11772
 40114e8:	e0bffd17 	ldw	r2,-12(fp)
 40114ec:	01400304 	movi	r5,12
 40114f0:	1009883a 	mov	r4,r2
 40114f4:	400a7d00 	call	400a7d0 <__mulsi3>
 40114f8:	8085883a 	add	r2,r16,r2
 40114fc:	10c00017 	ldw	r3,0(r2)
 4011500:	e0bffe17 	ldw	r2,-8(fp)
 4011504:	10800017 	ldw	r2,0(r2)
 4011508:	1880151e 	bne	r3,r2,4011560 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 401150c:	04010074 	movhi	r16,1025
 4011510:	840b7f04 	addi	r16,r16,11772
 4011514:	e0bffd17 	ldw	r2,-12(fp)
 4011518:	01400304 	movi	r5,12
 401151c:	1009883a 	mov	r4,r2
 4011520:	400a7d00 	call	400a7d0 <__mulsi3>
 4011524:	8085883a 	add	r2,r16,r2
 4011528:	10800204 	addi	r2,r2,8
 401152c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4011530:	10000b0e 	bge	r2,zero,4011560 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4011534:	01400304 	movi	r5,12
 4011538:	e13ffd17 	ldw	r4,-12(fp)
 401153c:	400a7d00 	call	400a7d0 <__mulsi3>
 4011540:	1007883a 	mov	r3,r2
 4011544:	00810074 	movhi	r2,1025
 4011548:	108b7f04 	addi	r2,r2,11772
 401154c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4011550:	e0bffe17 	ldw	r2,-8(fp)
 4011554:	18800226 	beq	r3,r2,4011560 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4011558:	00bffcc4 	movi	r2,-13
 401155c:	00000806 	br	4011580 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4011560:	e0bffd17 	ldw	r2,-12(fp)
 4011564:	10800044 	addi	r2,r2,1
 4011568:	e0bffd15 	stw	r2,-12(fp)
 401156c:	d0a00a17 	ldw	r2,-32728(gp)
 4011570:	1007883a 	mov	r3,r2
 4011574:	e0bffd17 	ldw	r2,-12(fp)
 4011578:	18bfd92e 	bgeu	r3,r2,40114e0 <__alt_data_end+0xfc0114e0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 401157c:	0005883a 	mov	r2,zero
}
 4011580:	e6ffff04 	addi	sp,fp,-4
 4011584:	dfc00217 	ldw	ra,8(sp)
 4011588:	df000117 	ldw	fp,4(sp)
 401158c:	dc000017 	ldw	r16,0(sp)
 4011590:	dec00304 	addi	sp,sp,12
 4011594:	f800283a 	ret

04011598 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4011598:	defff604 	addi	sp,sp,-40
 401159c:	dfc00915 	stw	ra,36(sp)
 40115a0:	df000815 	stw	fp,32(sp)
 40115a4:	df000804 	addi	fp,sp,32
 40115a8:	e13ffd15 	stw	r4,-12(fp)
 40115ac:	e17ffe15 	stw	r5,-8(fp)
 40115b0:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 40115b4:	00bfffc4 	movi	r2,-1
 40115b8:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 40115bc:	00bffb44 	movi	r2,-19
 40115c0:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 40115c4:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 40115c8:	d1600804 	addi	r5,gp,-32736
 40115cc:	e13ffd17 	ldw	r4,-12(fp)
 40115d0:	4010fc00 	call	4010fc0 <alt_find_dev>
 40115d4:	e0bff815 	stw	r2,-32(fp)
 40115d8:	e0bff817 	ldw	r2,-32(fp)
 40115dc:	1000051e 	bne	r2,zero,40115f4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40115e0:	e13ffd17 	ldw	r4,-12(fp)
 40115e4:	4011b240 	call	4011b24 <alt_find_file>
 40115e8:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 40115ec:	00800044 	movi	r2,1
 40115f0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40115f4:	e0bff817 	ldw	r2,-32(fp)
 40115f8:	10002b26 	beq	r2,zero,40116a8 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 40115fc:	e13ff817 	ldw	r4,-32(fp)
 4011600:	4011c2c0 	call	4011c2c <alt_get_fd>
 4011604:	e0bff915 	stw	r2,-28(fp)
 4011608:	e0bff917 	ldw	r2,-28(fp)
 401160c:	1000030e 	bge	r2,zero,401161c <open+0x84>
    {
      status = index;
 4011610:	e0bff917 	ldw	r2,-28(fp)
 4011614:	e0bffa15 	stw	r2,-24(fp)
 4011618:	00002506 	br	40116b0 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 401161c:	01400304 	movi	r5,12
 4011620:	e13ff917 	ldw	r4,-28(fp)
 4011624:	400a7d00 	call	400a7d0 <__mulsi3>
 4011628:	1007883a 	mov	r3,r2
 401162c:	00810074 	movhi	r2,1025
 4011630:	108b7f04 	addi	r2,r2,11772
 4011634:	1885883a 	add	r2,r3,r2
 4011638:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 401163c:	e0fffe17 	ldw	r3,-8(fp)
 4011640:	00900034 	movhi	r2,16384
 4011644:	10bfffc4 	addi	r2,r2,-1
 4011648:	1886703a 	and	r3,r3,r2
 401164c:	e0bffc17 	ldw	r2,-16(fp)
 4011650:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4011654:	e0bffb17 	ldw	r2,-20(fp)
 4011658:	1000051e 	bne	r2,zero,4011670 <open+0xd8>
 401165c:	e13ffc17 	ldw	r4,-16(fp)
 4011660:	40114ac0 	call	40114ac <alt_file_locked>
 4011664:	e0bffa15 	stw	r2,-24(fp)
 4011668:	e0bffa17 	ldw	r2,-24(fp)
 401166c:	10001016 	blt	r2,zero,40116b0 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4011670:	e0bff817 	ldw	r2,-32(fp)
 4011674:	10800317 	ldw	r2,12(r2)
 4011678:	10000826 	beq	r2,zero,401169c <open+0x104>
 401167c:	e0bff817 	ldw	r2,-32(fp)
 4011680:	10800317 	ldw	r2,12(r2)
 4011684:	e1ffff17 	ldw	r7,-4(fp)
 4011688:	e1bffe17 	ldw	r6,-8(fp)
 401168c:	e17ffd17 	ldw	r5,-12(fp)
 4011690:	e13ffc17 	ldw	r4,-16(fp)
 4011694:	103ee83a 	callr	r2
 4011698:	00000106 	br	40116a0 <open+0x108>
 401169c:	0005883a 	mov	r2,zero
 40116a0:	e0bffa15 	stw	r2,-24(fp)
 40116a4:	00000206 	br	40116b0 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 40116a8:	00bffb44 	movi	r2,-19
 40116ac:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 40116b0:	e0bffa17 	ldw	r2,-24(fp)
 40116b4:	1000090e 	bge	r2,zero,40116dc <open+0x144>
  {
    alt_release_fd (index);  
 40116b8:	e13ff917 	ldw	r4,-28(fp)
 40116bc:	400d7c00 	call	400d7c0 <alt_release_fd>
    ALT_ERRNO = -status;
 40116c0:	40114700 	call	4011470 <alt_get_errno>
 40116c4:	1007883a 	mov	r3,r2
 40116c8:	e0bffa17 	ldw	r2,-24(fp)
 40116cc:	0085c83a 	sub	r2,zero,r2
 40116d0:	18800015 	stw	r2,0(r3)
    return -1;
 40116d4:	00bfffc4 	movi	r2,-1
 40116d8:	00000106 	br	40116e0 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 40116dc:	e0bff917 	ldw	r2,-28(fp)
}
 40116e0:	e037883a 	mov	sp,fp
 40116e4:	dfc00117 	ldw	ra,4(sp)
 40116e8:	df000017 	ldw	fp,0(sp)
 40116ec:	dec00204 	addi	sp,sp,8
 40116f0:	f800283a 	ret

040116f4 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 40116f4:	defff204 	addi	sp,sp,-56
 40116f8:	dfc00a15 	stw	ra,40(sp)
 40116fc:	df000915 	stw	fp,36(sp)
 4011700:	df000904 	addi	fp,sp,36
 4011704:	e13fff15 	stw	r4,-4(fp)
 4011708:	e1400215 	stw	r5,8(fp)
 401170c:	e1800315 	stw	r6,12(fp)
 4011710:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
 4011714:	e0800204 	addi	r2,fp,8
 4011718:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
 401171c:	e0bfff17 	ldw	r2,-4(fp)
 4011720:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
 4011724:	00006f06 	br	40118e4 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4011728:	e0bff807 	ldb	r2,-32(fp)
 401172c:	10800960 	cmpeqi	r2,r2,37
 4011730:	1000041e 	bne	r2,zero,4011744 <alt_printf+0x50>
        {
            alt_putchar(c);
 4011734:	e0bff807 	ldb	r2,-32(fp)
 4011738:	1009883a 	mov	r4,r2
 401173c:	40119200 	call	4011920 <alt_putchar>
 4011740:	00006806 	br	40118e4 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4011744:	e0bff717 	ldw	r2,-36(fp)
 4011748:	10c00044 	addi	r3,r2,1
 401174c:	e0fff715 	stw	r3,-36(fp)
 4011750:	10800003 	ldbu	r2,0(r2)
 4011754:	e0bff805 	stb	r2,-32(fp)
 4011758:	e0bff807 	ldb	r2,-32(fp)
 401175c:	10006926 	beq	r2,zero,4011904 <alt_printf+0x210>
            {
                if (c == '%')
 4011760:	e0bff807 	ldb	r2,-32(fp)
 4011764:	10800958 	cmpnei	r2,r2,37
 4011768:	1000041e 	bne	r2,zero,401177c <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 401176c:	e0bff807 	ldb	r2,-32(fp)
 4011770:	1009883a 	mov	r4,r2
 4011774:	40119200 	call	4011920 <alt_putchar>
 4011778:	00005a06 	br	40118e4 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
 401177c:	e0bff807 	ldb	r2,-32(fp)
 4011780:	108018d8 	cmpnei	r2,r2,99
 4011784:	1000081e 	bne	r2,zero,40117a8 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
 4011788:	e0bffe17 	ldw	r2,-8(fp)
 401178c:	10c00104 	addi	r3,r2,4
 4011790:	e0fffe15 	stw	r3,-8(fp)
 4011794:	10800017 	ldw	r2,0(r2)
 4011798:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
 401179c:	e13ffd17 	ldw	r4,-12(fp)
 40117a0:	40119200 	call	4011920 <alt_putchar>
 40117a4:	00004f06 	br	40118e4 <alt_printf+0x1f0>
                }
                else if (c == 'x')
 40117a8:	e0bff807 	ldb	r2,-32(fp)
 40117ac:	10801e18 	cmpnei	r2,r2,120
 40117b0:	1000341e 	bne	r2,zero,4011884 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 40117b4:	e0bffe17 	ldw	r2,-8(fp)
 40117b8:	10c00104 	addi	r3,r2,4
 40117bc:	e0fffe15 	stw	r3,-8(fp)
 40117c0:	10800017 	ldw	r2,0(r2)
 40117c4:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 40117c8:	e0bffb17 	ldw	r2,-20(fp)
 40117cc:	1000031e 	bne	r2,zero,40117dc <alt_printf+0xe8>
                    {
                        alt_putchar('0');
 40117d0:	01000c04 	movi	r4,48
 40117d4:	40119200 	call	4011920 <alt_putchar>
                        continue;
 40117d8:	00004206 	br	40118e4 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
 40117dc:	00800704 	movi	r2,28
 40117e0:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
 40117e4:	00000306 	br	40117f4 <alt_printf+0x100>
                        digit_shift -= 4;
 40117e8:	e0bff917 	ldw	r2,-28(fp)
 40117ec:	10bfff04 	addi	r2,r2,-4
 40117f0:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 40117f4:	00c003c4 	movi	r3,15
 40117f8:	e0bff917 	ldw	r2,-28(fp)
 40117fc:	1884983a 	sll	r2,r3,r2
 4011800:	1007883a 	mov	r3,r2
 4011804:	e0bffb17 	ldw	r2,-20(fp)
 4011808:	1884703a 	and	r2,r3,r2
 401180c:	103ff626 	beq	r2,zero,40117e8 <__alt_data_end+0xfc0117e8>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4011810:	00001906 	br	4011878 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4011814:	00c003c4 	movi	r3,15
 4011818:	e0bff917 	ldw	r2,-28(fp)
 401181c:	1884983a 	sll	r2,r3,r2
 4011820:	1007883a 	mov	r3,r2
 4011824:	e0bffb17 	ldw	r2,-20(fp)
 4011828:	1886703a 	and	r3,r3,r2
 401182c:	e0bff917 	ldw	r2,-28(fp)
 4011830:	1884d83a 	srl	r2,r3,r2
 4011834:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
 4011838:	e0bffc17 	ldw	r2,-16(fp)
 401183c:	108002a8 	cmpgeui	r2,r2,10
 4011840:	1000041e 	bne	r2,zero,4011854 <alt_printf+0x160>
                            c = '0' + digit;
 4011844:	e0bffc17 	ldw	r2,-16(fp)
 4011848:	10800c04 	addi	r2,r2,48
 401184c:	e0bff805 	stb	r2,-32(fp)
 4011850:	00000306 	br	4011860 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
 4011854:	e0bffc17 	ldw	r2,-16(fp)
 4011858:	108015c4 	addi	r2,r2,87
 401185c:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
 4011860:	e0bff807 	ldb	r2,-32(fp)
 4011864:	1009883a 	mov	r4,r2
 4011868:	40119200 	call	4011920 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 401186c:	e0bff917 	ldw	r2,-28(fp)
 4011870:	10bfff04 	addi	r2,r2,-4
 4011874:	e0bff915 	stw	r2,-28(fp)
 4011878:	e0bff917 	ldw	r2,-28(fp)
 401187c:	103fe50e 	bge	r2,zero,4011814 <__alt_data_end+0xfc011814>
 4011880:	00001806 	br	40118e4 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 4011884:	e0bff807 	ldb	r2,-32(fp)
 4011888:	10801cd8 	cmpnei	r2,r2,115
 401188c:	1000151e 	bne	r2,zero,40118e4 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4011890:	e0bffe17 	ldw	r2,-8(fp)
 4011894:	10c00104 	addi	r3,r2,4
 4011898:	e0fffe15 	stw	r3,-8(fp)
 401189c:	10800017 	ldw	r2,0(r2)
 40118a0:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
 40118a4:	00000906 	br	40118cc <alt_printf+0x1d8>
                      alt_putchar(*s++);
 40118a8:	e0bffa17 	ldw	r2,-24(fp)
 40118ac:	10c00044 	addi	r3,r2,1
 40118b0:	e0fffa15 	stw	r3,-24(fp)
 40118b4:	10800003 	ldbu	r2,0(r2)
 40118b8:	10803fcc 	andi	r2,r2,255
 40118bc:	1080201c 	xori	r2,r2,128
 40118c0:	10bfe004 	addi	r2,r2,-128
 40118c4:	1009883a 	mov	r4,r2
 40118c8:	40119200 	call	4011920 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 40118cc:	e0bffa17 	ldw	r2,-24(fp)
 40118d0:	10800003 	ldbu	r2,0(r2)
 40118d4:	10803fcc 	andi	r2,r2,255
 40118d8:	1080201c 	xori	r2,r2,128
 40118dc:	10bfe004 	addi	r2,r2,-128
 40118e0:	103ff11e 	bne	r2,zero,40118a8 <__alt_data_end+0xfc0118a8>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 40118e4:	e0bff717 	ldw	r2,-36(fp)
 40118e8:	10c00044 	addi	r3,r2,1
 40118ec:	e0fff715 	stw	r3,-36(fp)
 40118f0:	10800003 	ldbu	r2,0(r2)
 40118f4:	e0bff805 	stb	r2,-32(fp)
 40118f8:	e0bff807 	ldb	r2,-32(fp)
 40118fc:	103f8a1e 	bne	r2,zero,4011728 <__alt_data_end+0xfc011728>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4011900:	00000106 	br	4011908 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
 4011904:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4011908:	0001883a 	nop
 401190c:	e037883a 	mov	sp,fp
 4011910:	dfc00117 	ldw	ra,4(sp)
 4011914:	df000017 	ldw	fp,0(sp)
 4011918:	dec00504 	addi	sp,sp,20
 401191c:	f800283a 	ret

04011920 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
 4011920:	defffd04 	addi	sp,sp,-12
 4011924:	dfc00215 	stw	ra,8(sp)
 4011928:	df000115 	stw	fp,4(sp)
 401192c:	df000104 	addi	fp,sp,4
 4011930:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 4011934:	d0a00117 	ldw	r2,-32764(gp)
 4011938:	10800217 	ldw	r2,8(r2)
 401193c:	100b883a 	mov	r5,r2
 4011940:	e13fff17 	ldw	r4,-4(fp)
 4011944:	4011e580 	call	4011e58 <putc>
#endif
#endif
}
 4011948:	e037883a 	mov	sp,fp
 401194c:	dfc00117 	ldw	ra,4(sp)
 4011950:	df000017 	ldw	fp,0(sp)
 4011954:	dec00204 	addi	sp,sp,8
 4011958:	f800283a 	ret

0401195c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 401195c:	defffa04 	addi	sp,sp,-24
 4011960:	df000515 	stw	fp,20(sp)
 4011964:	df000504 	addi	fp,sp,20
 4011968:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401196c:	0005303a 	rdctl	r2,status
 4011970:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011974:	e0fffc17 	ldw	r3,-16(fp)
 4011978:	00bfff84 	movi	r2,-2
 401197c:	1884703a 	and	r2,r3,r2
 4011980:	1001703a 	wrctl	status,r2
  
  return context;
 4011984:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4011988:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 401198c:	e0bfff17 	ldw	r2,-4(fp)
 4011990:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4011994:	e0bffd17 	ldw	r2,-12(fp)
 4011998:	10800017 	ldw	r2,0(r2)
 401199c:	e0fffd17 	ldw	r3,-12(fp)
 40119a0:	18c00117 	ldw	r3,4(r3)
 40119a4:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 40119a8:	e0bffd17 	ldw	r2,-12(fp)
 40119ac:	10800117 	ldw	r2,4(r2)
 40119b0:	e0fffd17 	ldw	r3,-12(fp)
 40119b4:	18c00017 	ldw	r3,0(r3)
 40119b8:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 40119bc:	e0bffd17 	ldw	r2,-12(fp)
 40119c0:	e0fffd17 	ldw	r3,-12(fp)
 40119c4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 40119c8:	e0bffd17 	ldw	r2,-12(fp)
 40119cc:	e0fffd17 	ldw	r3,-12(fp)
 40119d0:	10c00015 	stw	r3,0(r2)
 40119d4:	e0bffb17 	ldw	r2,-20(fp)
 40119d8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40119dc:	e0bffe17 	ldw	r2,-8(fp)
 40119e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 40119e4:	0001883a 	nop
 40119e8:	e037883a 	mov	sp,fp
 40119ec:	df000017 	ldw	fp,0(sp)
 40119f0:	dec00104 	addi	sp,sp,4
 40119f4:	f800283a 	ret

040119f8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 40119f8:	defffb04 	addi	sp,sp,-20
 40119fc:	dfc00415 	stw	ra,16(sp)
 4011a00:	df000315 	stw	fp,12(sp)
 4011a04:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4011a08:	d0a01017 	ldw	r2,-32704(gp)
 4011a0c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4011a10:	d0a71a17 	ldw	r2,-25496(gp)
 4011a14:	10800044 	addi	r2,r2,1
 4011a18:	d0a71a15 	stw	r2,-25496(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011a1c:	00002e06 	br	4011ad8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4011a20:	e0bffd17 	ldw	r2,-12(fp)
 4011a24:	10800017 	ldw	r2,0(r2)
 4011a28:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4011a2c:	e0bffd17 	ldw	r2,-12(fp)
 4011a30:	10800403 	ldbu	r2,16(r2)
 4011a34:	10803fcc 	andi	r2,r2,255
 4011a38:	10000426 	beq	r2,zero,4011a4c <alt_tick+0x54>
 4011a3c:	d0a71a17 	ldw	r2,-25496(gp)
 4011a40:	1000021e 	bne	r2,zero,4011a4c <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4011a44:	e0bffd17 	ldw	r2,-12(fp)
 4011a48:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4011a4c:	e0bffd17 	ldw	r2,-12(fp)
 4011a50:	10800217 	ldw	r2,8(r2)
 4011a54:	d0e71a17 	ldw	r3,-25496(gp)
 4011a58:	18801d36 	bltu	r3,r2,4011ad0 <alt_tick+0xd8>
 4011a5c:	e0bffd17 	ldw	r2,-12(fp)
 4011a60:	10800403 	ldbu	r2,16(r2)
 4011a64:	10803fcc 	andi	r2,r2,255
 4011a68:	1000191e 	bne	r2,zero,4011ad0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4011a6c:	e0bffd17 	ldw	r2,-12(fp)
 4011a70:	10800317 	ldw	r2,12(r2)
 4011a74:	e0fffd17 	ldw	r3,-12(fp)
 4011a78:	18c00517 	ldw	r3,20(r3)
 4011a7c:	1809883a 	mov	r4,r3
 4011a80:	103ee83a 	callr	r2
 4011a84:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4011a88:	e0bfff17 	ldw	r2,-4(fp)
 4011a8c:	1000031e 	bne	r2,zero,4011a9c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 4011a90:	e13ffd17 	ldw	r4,-12(fp)
 4011a94:	401195c0 	call	401195c <alt_alarm_stop>
 4011a98:	00000d06 	br	4011ad0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4011a9c:	e0bffd17 	ldw	r2,-12(fp)
 4011aa0:	10c00217 	ldw	r3,8(r2)
 4011aa4:	e0bfff17 	ldw	r2,-4(fp)
 4011aa8:	1887883a 	add	r3,r3,r2
 4011aac:	e0bffd17 	ldw	r2,-12(fp)
 4011ab0:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4011ab4:	e0bffd17 	ldw	r2,-12(fp)
 4011ab8:	10c00217 	ldw	r3,8(r2)
 4011abc:	d0a71a17 	ldw	r2,-25496(gp)
 4011ac0:	1880032e 	bgeu	r3,r2,4011ad0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4011ac4:	e0bffd17 	ldw	r2,-12(fp)
 4011ac8:	00c00044 	movi	r3,1
 4011acc:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4011ad0:	e0bffe17 	ldw	r2,-8(fp)
 4011ad4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011ad8:	e0fffd17 	ldw	r3,-12(fp)
 4011adc:	d0a01004 	addi	r2,gp,-32704
 4011ae0:	18bfcf1e 	bne	r3,r2,4011a20 <__alt_data_end+0xfc011a20>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4011ae4:	0001883a 	nop
}
 4011ae8:	0001883a 	nop
 4011aec:	e037883a 	mov	sp,fp
 4011af0:	dfc00117 	ldw	ra,4(sp)
 4011af4:	df000017 	ldw	fp,0(sp)
 4011af8:	dec00204 	addi	sp,sp,8
 4011afc:	f800283a 	ret

04011b00 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 4011b00:	deffff04 	addi	sp,sp,-4
 4011b04:	df000015 	stw	fp,0(sp)
 4011b08:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4011b0c:	000170fa 	wrctl	ienable,zero
}
 4011b10:	0001883a 	nop
 4011b14:	e037883a 	mov	sp,fp
 4011b18:	df000017 	ldw	fp,0(sp)
 4011b1c:	dec00104 	addi	sp,sp,4
 4011b20:	f800283a 	ret

04011b24 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4011b24:	defffb04 	addi	sp,sp,-20
 4011b28:	dfc00415 	stw	ra,16(sp)
 4011b2c:	df000315 	stw	fp,12(sp)
 4011b30:	df000304 	addi	fp,sp,12
 4011b34:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4011b38:	d0a00617 	ldw	r2,-32744(gp)
 4011b3c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4011b40:	00003106 	br	4011c08 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4011b44:	e0bffd17 	ldw	r2,-12(fp)
 4011b48:	10800217 	ldw	r2,8(r2)
 4011b4c:	1009883a 	mov	r4,r2
 4011b50:	4006df80 	call	4006df8 <strlen>
 4011b54:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4011b58:	e0bffd17 	ldw	r2,-12(fp)
 4011b5c:	10c00217 	ldw	r3,8(r2)
 4011b60:	e0bffe17 	ldw	r2,-8(fp)
 4011b64:	10bfffc4 	addi	r2,r2,-1
 4011b68:	1885883a 	add	r2,r3,r2
 4011b6c:	10800003 	ldbu	r2,0(r2)
 4011b70:	10803fcc 	andi	r2,r2,255
 4011b74:	1080201c 	xori	r2,r2,128
 4011b78:	10bfe004 	addi	r2,r2,-128
 4011b7c:	10800bd8 	cmpnei	r2,r2,47
 4011b80:	1000031e 	bne	r2,zero,4011b90 <alt_find_file+0x6c>
    {
      len -= 1;
 4011b84:	e0bffe17 	ldw	r2,-8(fp)
 4011b88:	10bfffc4 	addi	r2,r2,-1
 4011b8c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4011b90:	e0bffe17 	ldw	r2,-8(fp)
 4011b94:	e0ffff17 	ldw	r3,-4(fp)
 4011b98:	1885883a 	add	r2,r3,r2
 4011b9c:	10800003 	ldbu	r2,0(r2)
 4011ba0:	10803fcc 	andi	r2,r2,255
 4011ba4:	1080201c 	xori	r2,r2,128
 4011ba8:	10bfe004 	addi	r2,r2,-128
 4011bac:	10800be0 	cmpeqi	r2,r2,47
 4011bb0:	1000081e 	bne	r2,zero,4011bd4 <alt_find_file+0xb0>
 4011bb4:	e0bffe17 	ldw	r2,-8(fp)
 4011bb8:	e0ffff17 	ldw	r3,-4(fp)
 4011bbc:	1885883a 	add	r2,r3,r2
 4011bc0:	10800003 	ldbu	r2,0(r2)
 4011bc4:	10803fcc 	andi	r2,r2,255
 4011bc8:	1080201c 	xori	r2,r2,128
 4011bcc:	10bfe004 	addi	r2,r2,-128
 4011bd0:	10000a1e 	bne	r2,zero,4011bfc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4011bd4:	e0bffd17 	ldw	r2,-12(fp)
 4011bd8:	10800217 	ldw	r2,8(r2)
 4011bdc:	e0fffe17 	ldw	r3,-8(fp)
 4011be0:	180d883a 	mov	r6,r3
 4011be4:	e17fff17 	ldw	r5,-4(fp)
 4011be8:	1009883a 	mov	r4,r2
 4011bec:	4011d3c0 	call	4011d3c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4011bf0:	1000021e 	bne	r2,zero,4011bfc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4011bf4:	e0bffd17 	ldw	r2,-12(fp)
 4011bf8:	00000706 	br	4011c18 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4011bfc:	e0bffd17 	ldw	r2,-12(fp)
 4011c00:	10800017 	ldw	r2,0(r2)
 4011c04:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4011c08:	e0fffd17 	ldw	r3,-12(fp)
 4011c0c:	d0a00604 	addi	r2,gp,-32744
 4011c10:	18bfcc1e 	bne	r3,r2,4011b44 <__alt_data_end+0xfc011b44>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4011c14:	0005883a 	mov	r2,zero
}
 4011c18:	e037883a 	mov	sp,fp
 4011c1c:	dfc00117 	ldw	ra,4(sp)
 4011c20:	df000017 	ldw	fp,0(sp)
 4011c24:	dec00204 	addi	sp,sp,8
 4011c28:	f800283a 	ret

04011c2c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4011c2c:	defffa04 	addi	sp,sp,-24
 4011c30:	dfc00515 	stw	ra,20(sp)
 4011c34:	df000415 	stw	fp,16(sp)
 4011c38:	dc000315 	stw	r16,12(sp)
 4011c3c:	df000404 	addi	fp,sp,16
 4011c40:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 4011c44:	00bffa04 	movi	r2,-24
 4011c48:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011c4c:	e03ffc15 	stw	zero,-16(fp)
 4011c50:	00001d06 	br	4011cc8 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 4011c54:	04010074 	movhi	r16,1025
 4011c58:	840b7f04 	addi	r16,r16,11772
 4011c5c:	e0bffc17 	ldw	r2,-16(fp)
 4011c60:	01400304 	movi	r5,12
 4011c64:	1009883a 	mov	r4,r2
 4011c68:	400a7d00 	call	400a7d0 <__mulsi3>
 4011c6c:	8085883a 	add	r2,r16,r2
 4011c70:	10800017 	ldw	r2,0(r2)
 4011c74:	1000111e 	bne	r2,zero,4011cbc <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 4011c78:	04010074 	movhi	r16,1025
 4011c7c:	840b7f04 	addi	r16,r16,11772
 4011c80:	e0bffc17 	ldw	r2,-16(fp)
 4011c84:	01400304 	movi	r5,12
 4011c88:	1009883a 	mov	r4,r2
 4011c8c:	400a7d00 	call	400a7d0 <__mulsi3>
 4011c90:	8085883a 	add	r2,r16,r2
 4011c94:	e0fffe17 	ldw	r3,-8(fp)
 4011c98:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4011c9c:	d0e00a17 	ldw	r3,-32728(gp)
 4011ca0:	e0bffc17 	ldw	r2,-16(fp)
 4011ca4:	1880020e 	bge	r3,r2,4011cb0 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 4011ca8:	e0bffc17 	ldw	r2,-16(fp)
 4011cac:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
 4011cb0:	e0bffc17 	ldw	r2,-16(fp)
 4011cb4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 4011cb8:	00000606 	br	4011cd4 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4011cbc:	e0bffc17 	ldw	r2,-16(fp)
 4011cc0:	10800044 	addi	r2,r2,1
 4011cc4:	e0bffc15 	stw	r2,-16(fp)
 4011cc8:	e0bffc17 	ldw	r2,-16(fp)
 4011ccc:	10800810 	cmplti	r2,r2,32
 4011cd0:	103fe01e 	bne	r2,zero,4011c54 <__alt_data_end+0xfc011c54>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4011cd4:	e0bffd17 	ldw	r2,-12(fp)
}
 4011cd8:	e6ffff04 	addi	sp,fp,-4
 4011cdc:	dfc00217 	ldw	ra,8(sp)
 4011ce0:	df000117 	ldw	fp,4(sp)
 4011ce4:	dc000017 	ldw	r16,0(sp)
 4011ce8:	dec00304 	addi	sp,sp,12
 4011cec:	f800283a 	ret

04011cf0 <atexit>:
 4011cf0:	200b883a 	mov	r5,r4
 4011cf4:	000f883a 	mov	r7,zero
 4011cf8:	000d883a 	mov	r6,zero
 4011cfc:	0009883a 	mov	r4,zero
 4011d00:	4011f201 	jmpi	4011f20 <__register_exitproc>

04011d04 <exit>:
 4011d04:	defffe04 	addi	sp,sp,-8
 4011d08:	000b883a 	mov	r5,zero
 4011d0c:	dc000015 	stw	r16,0(sp)
 4011d10:	dfc00115 	stw	ra,4(sp)
 4011d14:	2021883a 	mov	r16,r4
 4011d18:	40120380 	call	4012038 <__call_exitprocs>
 4011d1c:	00810074 	movhi	r2,1025
 4011d20:	10903604 	addi	r2,r2,16600
 4011d24:	11000017 	ldw	r4,0(r2)
 4011d28:	20800f17 	ldw	r2,60(r4)
 4011d2c:	10000126 	beq	r2,zero,4011d34 <exit+0x30>
 4011d30:	103ee83a 	callr	r2
 4011d34:	8009883a 	mov	r4,r16
 4011d38:	40121b80 	call	40121b8 <_exit>

04011d3c <memcmp>:
 4011d3c:	01c000c4 	movi	r7,3
 4011d40:	3980192e 	bgeu	r7,r6,4011da8 <memcmp+0x6c>
 4011d44:	2144b03a 	or	r2,r4,r5
 4011d48:	11c4703a 	and	r2,r2,r7
 4011d4c:	10000f26 	beq	r2,zero,4011d8c <memcmp+0x50>
 4011d50:	20800003 	ldbu	r2,0(r4)
 4011d54:	28c00003 	ldbu	r3,0(r5)
 4011d58:	10c0151e 	bne	r2,r3,4011db0 <memcmp+0x74>
 4011d5c:	31bfff84 	addi	r6,r6,-2
 4011d60:	01ffffc4 	movi	r7,-1
 4011d64:	00000406 	br	4011d78 <memcmp+0x3c>
 4011d68:	20800003 	ldbu	r2,0(r4)
 4011d6c:	28c00003 	ldbu	r3,0(r5)
 4011d70:	31bfffc4 	addi	r6,r6,-1
 4011d74:	10c00e1e 	bne	r2,r3,4011db0 <memcmp+0x74>
 4011d78:	21000044 	addi	r4,r4,1
 4011d7c:	29400044 	addi	r5,r5,1
 4011d80:	31fff91e 	bne	r6,r7,4011d68 <__alt_data_end+0xfc011d68>
 4011d84:	0005883a 	mov	r2,zero
 4011d88:	f800283a 	ret
 4011d8c:	20c00017 	ldw	r3,0(r4)
 4011d90:	28800017 	ldw	r2,0(r5)
 4011d94:	18bfee1e 	bne	r3,r2,4011d50 <__alt_data_end+0xfc011d50>
 4011d98:	31bfff04 	addi	r6,r6,-4
 4011d9c:	21000104 	addi	r4,r4,4
 4011da0:	29400104 	addi	r5,r5,4
 4011da4:	39bff936 	bltu	r7,r6,4011d8c <__alt_data_end+0xfc011d8c>
 4011da8:	303fe91e 	bne	r6,zero,4011d50 <__alt_data_end+0xfc011d50>
 4011dac:	003ff506 	br	4011d84 <__alt_data_end+0xfc011d84>
 4011db0:	10c5c83a 	sub	r2,r2,r3
 4011db4:	f800283a 	ret

04011db8 <_putc_r>:
 4011db8:	defffc04 	addi	sp,sp,-16
 4011dbc:	dc000215 	stw	r16,8(sp)
 4011dc0:	dfc00315 	stw	ra,12(sp)
 4011dc4:	2021883a 	mov	r16,r4
 4011dc8:	20000226 	beq	r4,zero,4011dd4 <_putc_r+0x1c>
 4011dcc:	20800e17 	ldw	r2,56(r4)
 4011dd0:	10001b26 	beq	r2,zero,4011e40 <_putc_r+0x88>
 4011dd4:	30800217 	ldw	r2,8(r6)
 4011dd8:	10bfffc4 	addi	r2,r2,-1
 4011ddc:	30800215 	stw	r2,8(r6)
 4011de0:	10000a16 	blt	r2,zero,4011e0c <_putc_r+0x54>
 4011de4:	30800017 	ldw	r2,0(r6)
 4011de8:	11400005 	stb	r5,0(r2)
 4011dec:	30800017 	ldw	r2,0(r6)
 4011df0:	10c00044 	addi	r3,r2,1
 4011df4:	30c00015 	stw	r3,0(r6)
 4011df8:	10800003 	ldbu	r2,0(r2)
 4011dfc:	dfc00317 	ldw	ra,12(sp)
 4011e00:	dc000217 	ldw	r16,8(sp)
 4011e04:	dec00404 	addi	sp,sp,16
 4011e08:	f800283a 	ret
 4011e0c:	30c00617 	ldw	r3,24(r6)
 4011e10:	10c00616 	blt	r2,r3,4011e2c <_putc_r+0x74>
 4011e14:	30800017 	ldw	r2,0(r6)
 4011e18:	00c00284 	movi	r3,10
 4011e1c:	11400005 	stb	r5,0(r2)
 4011e20:	30800017 	ldw	r2,0(r6)
 4011e24:	11400003 	ldbu	r5,0(r2)
 4011e28:	28fff11e 	bne	r5,r3,4011df0 <__alt_data_end+0xfc011df0>
 4011e2c:	8009883a 	mov	r4,r16
 4011e30:	dfc00317 	ldw	ra,12(sp)
 4011e34:	dc000217 	ldw	r16,8(sp)
 4011e38:	dec00404 	addi	sp,sp,16
 4011e3c:	400971c1 	jmpi	400971c <__swbuf_r>
 4011e40:	d9400015 	stw	r5,0(sp)
 4011e44:	d9800115 	stw	r6,4(sp)
 4011e48:	400465c0 	call	400465c <__sinit>
 4011e4c:	d9800117 	ldw	r6,4(sp)
 4011e50:	d9400017 	ldw	r5,0(sp)
 4011e54:	003fdf06 	br	4011dd4 <__alt_data_end+0xfc011dd4>

04011e58 <putc>:
 4011e58:	00810074 	movhi	r2,1025
 4011e5c:	defffc04 	addi	sp,sp,-16
 4011e60:	10903704 	addi	r2,r2,16604
 4011e64:	dc000115 	stw	r16,4(sp)
 4011e68:	14000017 	ldw	r16,0(r2)
 4011e6c:	dc400215 	stw	r17,8(sp)
 4011e70:	dfc00315 	stw	ra,12(sp)
 4011e74:	2023883a 	mov	r17,r4
 4011e78:	80000226 	beq	r16,zero,4011e84 <putc+0x2c>
 4011e7c:	80800e17 	ldw	r2,56(r16)
 4011e80:	10001a26 	beq	r2,zero,4011eec <putc+0x94>
 4011e84:	28800217 	ldw	r2,8(r5)
 4011e88:	10bfffc4 	addi	r2,r2,-1
 4011e8c:	28800215 	stw	r2,8(r5)
 4011e90:	10000b16 	blt	r2,zero,4011ec0 <putc+0x68>
 4011e94:	28800017 	ldw	r2,0(r5)
 4011e98:	14400005 	stb	r17,0(r2)
 4011e9c:	28800017 	ldw	r2,0(r5)
 4011ea0:	10c00044 	addi	r3,r2,1
 4011ea4:	28c00015 	stw	r3,0(r5)
 4011ea8:	10800003 	ldbu	r2,0(r2)
 4011eac:	dfc00317 	ldw	ra,12(sp)
 4011eb0:	dc400217 	ldw	r17,8(sp)
 4011eb4:	dc000117 	ldw	r16,4(sp)
 4011eb8:	dec00404 	addi	sp,sp,16
 4011ebc:	f800283a 	ret
 4011ec0:	28c00617 	ldw	r3,24(r5)
 4011ec4:	10c00e16 	blt	r2,r3,4011f00 <putc+0xa8>
 4011ec8:	28800017 	ldw	r2,0(r5)
 4011ecc:	01000284 	movi	r4,10
 4011ed0:	14400005 	stb	r17,0(r2)
 4011ed4:	28800017 	ldw	r2,0(r5)
 4011ed8:	10c00003 	ldbu	r3,0(r2)
 4011edc:	193ff01e 	bne	r3,r4,4011ea0 <__alt_data_end+0xfc011ea0>
 4011ee0:	280d883a 	mov	r6,r5
 4011ee4:	180b883a 	mov	r5,r3
 4011ee8:	00000706 	br	4011f08 <putc+0xb0>
 4011eec:	8009883a 	mov	r4,r16
 4011ef0:	d9400015 	stw	r5,0(sp)
 4011ef4:	400465c0 	call	400465c <__sinit>
 4011ef8:	d9400017 	ldw	r5,0(sp)
 4011efc:	003fe106 	br	4011e84 <__alt_data_end+0xfc011e84>
 4011f00:	280d883a 	mov	r6,r5
 4011f04:	880b883a 	mov	r5,r17
 4011f08:	8009883a 	mov	r4,r16
 4011f0c:	dfc00317 	ldw	ra,12(sp)
 4011f10:	dc400217 	ldw	r17,8(sp)
 4011f14:	dc000117 	ldw	r16,4(sp)
 4011f18:	dec00404 	addi	sp,sp,16
 4011f1c:	400971c1 	jmpi	400971c <__swbuf_r>

04011f20 <__register_exitproc>:
 4011f20:	defffa04 	addi	sp,sp,-24
 4011f24:	dc000315 	stw	r16,12(sp)
 4011f28:	04010074 	movhi	r16,1025
 4011f2c:	84103604 	addi	r16,r16,16600
 4011f30:	80c00017 	ldw	r3,0(r16)
 4011f34:	dc400415 	stw	r17,16(sp)
 4011f38:	dfc00515 	stw	ra,20(sp)
 4011f3c:	18805217 	ldw	r2,328(r3)
 4011f40:	2023883a 	mov	r17,r4
 4011f44:	10003726 	beq	r2,zero,4012024 <__register_exitproc+0x104>
 4011f48:	10c00117 	ldw	r3,4(r2)
 4011f4c:	010007c4 	movi	r4,31
 4011f50:	20c00e16 	blt	r4,r3,4011f8c <__register_exitproc+0x6c>
 4011f54:	1a000044 	addi	r8,r3,1
 4011f58:	8800221e 	bne	r17,zero,4011fe4 <__register_exitproc+0xc4>
 4011f5c:	18c00084 	addi	r3,r3,2
 4011f60:	18c7883a 	add	r3,r3,r3
 4011f64:	18c7883a 	add	r3,r3,r3
 4011f68:	12000115 	stw	r8,4(r2)
 4011f6c:	10c7883a 	add	r3,r2,r3
 4011f70:	19400015 	stw	r5,0(r3)
 4011f74:	0005883a 	mov	r2,zero
 4011f78:	dfc00517 	ldw	ra,20(sp)
 4011f7c:	dc400417 	ldw	r17,16(sp)
 4011f80:	dc000317 	ldw	r16,12(sp)
 4011f84:	dec00604 	addi	sp,sp,24
 4011f88:	f800283a 	ret
 4011f8c:	00800034 	movhi	r2,0
 4011f90:	10800004 	addi	r2,r2,0
 4011f94:	10002626 	beq	r2,zero,4012030 <__register_exitproc+0x110>
 4011f98:	01006404 	movi	r4,400
 4011f9c:	d9400015 	stw	r5,0(sp)
 4011fa0:	d9800115 	stw	r6,4(sp)
 4011fa4:	d9c00215 	stw	r7,8(sp)
 4011fa8:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 4011fac:	d9400017 	ldw	r5,0(sp)
 4011fb0:	d9800117 	ldw	r6,4(sp)
 4011fb4:	d9c00217 	ldw	r7,8(sp)
 4011fb8:	10001d26 	beq	r2,zero,4012030 <__register_exitproc+0x110>
 4011fbc:	81000017 	ldw	r4,0(r16)
 4011fc0:	10000115 	stw	zero,4(r2)
 4011fc4:	02000044 	movi	r8,1
 4011fc8:	22405217 	ldw	r9,328(r4)
 4011fcc:	0007883a 	mov	r3,zero
 4011fd0:	12400015 	stw	r9,0(r2)
 4011fd4:	20805215 	stw	r2,328(r4)
 4011fd8:	10006215 	stw	zero,392(r2)
 4011fdc:	10006315 	stw	zero,396(r2)
 4011fe0:	883fde26 	beq	r17,zero,4011f5c <__alt_data_end+0xfc011f5c>
 4011fe4:	18c9883a 	add	r4,r3,r3
 4011fe8:	2109883a 	add	r4,r4,r4
 4011fec:	1109883a 	add	r4,r2,r4
 4011ff0:	21802215 	stw	r6,136(r4)
 4011ff4:	01800044 	movi	r6,1
 4011ff8:	12406217 	ldw	r9,392(r2)
 4011ffc:	30cc983a 	sll	r6,r6,r3
 4012000:	4992b03a 	or	r9,r9,r6
 4012004:	12406215 	stw	r9,392(r2)
 4012008:	21c04215 	stw	r7,264(r4)
 401200c:	01000084 	movi	r4,2
 4012010:	893fd21e 	bne	r17,r4,4011f5c <__alt_data_end+0xfc011f5c>
 4012014:	11006317 	ldw	r4,396(r2)
 4012018:	218cb03a 	or	r6,r4,r6
 401201c:	11806315 	stw	r6,396(r2)
 4012020:	003fce06 	br	4011f5c <__alt_data_end+0xfc011f5c>
 4012024:	18805304 	addi	r2,r3,332
 4012028:	18805215 	stw	r2,328(r3)
 401202c:	003fc606 	br	4011f48 <__alt_data_end+0xfc011f48>
 4012030:	00bfffc4 	movi	r2,-1
 4012034:	003fd006 	br	4011f78 <__alt_data_end+0xfc011f78>

04012038 <__call_exitprocs>:
 4012038:	defff504 	addi	sp,sp,-44
 401203c:	df000915 	stw	fp,36(sp)
 4012040:	dd400615 	stw	r21,24(sp)
 4012044:	dc800315 	stw	r18,12(sp)
 4012048:	dfc00a15 	stw	ra,40(sp)
 401204c:	ddc00815 	stw	r23,32(sp)
 4012050:	dd800715 	stw	r22,28(sp)
 4012054:	dd000515 	stw	r20,20(sp)
 4012058:	dcc00415 	stw	r19,16(sp)
 401205c:	dc400215 	stw	r17,8(sp)
 4012060:	dc000115 	stw	r16,4(sp)
 4012064:	d9000015 	stw	r4,0(sp)
 4012068:	2839883a 	mov	fp,r5
 401206c:	04800044 	movi	r18,1
 4012070:	057fffc4 	movi	r21,-1
 4012074:	00810074 	movhi	r2,1025
 4012078:	10903604 	addi	r2,r2,16600
 401207c:	12000017 	ldw	r8,0(r2)
 4012080:	45005217 	ldw	r20,328(r8)
 4012084:	44c05204 	addi	r19,r8,328
 4012088:	a0001c26 	beq	r20,zero,40120fc <__call_exitprocs+0xc4>
 401208c:	a0800117 	ldw	r2,4(r20)
 4012090:	15ffffc4 	addi	r23,r2,-1
 4012094:	b8000d16 	blt	r23,zero,40120cc <__call_exitprocs+0x94>
 4012098:	14000044 	addi	r16,r2,1
 401209c:	8421883a 	add	r16,r16,r16
 40120a0:	8421883a 	add	r16,r16,r16
 40120a4:	84402004 	addi	r17,r16,128
 40120a8:	a463883a 	add	r17,r20,r17
 40120ac:	a421883a 	add	r16,r20,r16
 40120b0:	e0001e26 	beq	fp,zero,401212c <__call_exitprocs+0xf4>
 40120b4:	80804017 	ldw	r2,256(r16)
 40120b8:	e0801c26 	beq	fp,r2,401212c <__call_exitprocs+0xf4>
 40120bc:	bdffffc4 	addi	r23,r23,-1
 40120c0:	843fff04 	addi	r16,r16,-4
 40120c4:	8c7fff04 	addi	r17,r17,-4
 40120c8:	bd7ff91e 	bne	r23,r21,40120b0 <__alt_data_end+0xfc0120b0>
 40120cc:	00800034 	movhi	r2,0
 40120d0:	10800004 	addi	r2,r2,0
 40120d4:	10000926 	beq	r2,zero,40120fc <__call_exitprocs+0xc4>
 40120d8:	a0800117 	ldw	r2,4(r20)
 40120dc:	1000301e 	bne	r2,zero,40121a0 <__call_exitprocs+0x168>
 40120e0:	a0800017 	ldw	r2,0(r20)
 40120e4:	10003226 	beq	r2,zero,40121b0 <__call_exitprocs+0x178>
 40120e8:	a009883a 	mov	r4,r20
 40120ec:	98800015 	stw	r2,0(r19)
 40120f0:	00000000 	call	0 <__alt_mem_sdram_controller_0-0x4000000>
 40120f4:	9d000017 	ldw	r20,0(r19)
 40120f8:	a03fe41e 	bne	r20,zero,401208c <__alt_data_end+0xfc01208c>
 40120fc:	dfc00a17 	ldw	ra,40(sp)
 4012100:	df000917 	ldw	fp,36(sp)
 4012104:	ddc00817 	ldw	r23,32(sp)
 4012108:	dd800717 	ldw	r22,28(sp)
 401210c:	dd400617 	ldw	r21,24(sp)
 4012110:	dd000517 	ldw	r20,20(sp)
 4012114:	dcc00417 	ldw	r19,16(sp)
 4012118:	dc800317 	ldw	r18,12(sp)
 401211c:	dc400217 	ldw	r17,8(sp)
 4012120:	dc000117 	ldw	r16,4(sp)
 4012124:	dec00b04 	addi	sp,sp,44
 4012128:	f800283a 	ret
 401212c:	a0800117 	ldw	r2,4(r20)
 4012130:	80c00017 	ldw	r3,0(r16)
 4012134:	10bfffc4 	addi	r2,r2,-1
 4012138:	15c01426 	beq	r2,r23,401218c <__call_exitprocs+0x154>
 401213c:	80000015 	stw	zero,0(r16)
 4012140:	183fde26 	beq	r3,zero,40120bc <__alt_data_end+0xfc0120bc>
 4012144:	95c8983a 	sll	r4,r18,r23
 4012148:	a0806217 	ldw	r2,392(r20)
 401214c:	a5800117 	ldw	r22,4(r20)
 4012150:	2084703a 	and	r2,r4,r2
 4012154:	10000b26 	beq	r2,zero,4012184 <__call_exitprocs+0x14c>
 4012158:	a0806317 	ldw	r2,396(r20)
 401215c:	2088703a 	and	r4,r4,r2
 4012160:	20000c1e 	bne	r4,zero,4012194 <__call_exitprocs+0x15c>
 4012164:	89400017 	ldw	r5,0(r17)
 4012168:	d9000017 	ldw	r4,0(sp)
 401216c:	183ee83a 	callr	r3
 4012170:	a0800117 	ldw	r2,4(r20)
 4012174:	15bfbf1e 	bne	r2,r22,4012074 <__alt_data_end+0xfc012074>
 4012178:	98800017 	ldw	r2,0(r19)
 401217c:	153fcf26 	beq	r2,r20,40120bc <__alt_data_end+0xfc0120bc>
 4012180:	003fbc06 	br	4012074 <__alt_data_end+0xfc012074>
 4012184:	183ee83a 	callr	r3
 4012188:	003ff906 	br	4012170 <__alt_data_end+0xfc012170>
 401218c:	a5c00115 	stw	r23,4(r20)
 4012190:	003feb06 	br	4012140 <__alt_data_end+0xfc012140>
 4012194:	89000017 	ldw	r4,0(r17)
 4012198:	183ee83a 	callr	r3
 401219c:	003ff406 	br	4012170 <__alt_data_end+0xfc012170>
 40121a0:	a0800017 	ldw	r2,0(r20)
 40121a4:	a027883a 	mov	r19,r20
 40121a8:	1029883a 	mov	r20,r2
 40121ac:	003fb606 	br	4012088 <__alt_data_end+0xfc012088>
 40121b0:	0005883a 	mov	r2,zero
 40121b4:	003ffb06 	br	40121a4 <__alt_data_end+0xfc0121a4>

040121b8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40121b8:	defffd04 	addi	sp,sp,-12
 40121bc:	df000215 	stw	fp,8(sp)
 40121c0:	df000204 	addi	fp,sp,8
 40121c4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40121c8:	0001883a 	nop
 40121cc:	e0bfff17 	ldw	r2,-4(fp)
 40121d0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 40121d4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 40121d8:	10000226 	beq	r2,zero,40121e4 <_exit+0x2c>
    ALT_SIM_FAIL();
 40121dc:	002af070 	cmpltui	zero,zero,43969
 40121e0:	00000106 	br	40121e8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 40121e4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 40121e8:	003fff06 	br	40121e8 <__alt_data_end+0xfc0121e8>
