{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746855044945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746855044946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 12:30:44 2025 " "Processing started: Sat May 10 12:30:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746855044946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855044946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855044946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746855045440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746855045440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "parallel_serial.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "i2c_protocol.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "config_codec.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trianglelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file trianglelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangleLUT " "Found entity 1: triangleLUT" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file squarelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareLUT " "Found entity 1: squareLUT" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinelut.sv 1 1 " "Found 1 design units, including 1 entities, in source file sinelut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sineLUT " "Found entity 1: sineLUT" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawtoothlut.sv 1 1 " "Found 1 design units, including 1 entities, in source file sawtoothlut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtoothLUT " "Found entity 1: sawtoothLUT" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/phase_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_wave_sel " "Found entity 1: frequency_wave_sel" {  } { { "frequency_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/frequency_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiselut.sv 1 1 " "Found 1 design units, including 1 entities, in source file noiselut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noiseLUT " "Found entity 1: noiseLUT" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_noise_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_noise_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_noise_sel " "Found entity 1: frequency_noise_sel" {  } { { "frequency_noise_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/frequency_noise_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitude_wave_sel " "Found entity 1: amplitude_wave_sel" {  } { { "amplitude_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/amplitude_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generator " "Found entity 1: wave_generator" {  } { { "wave_generator.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_wave_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_wave_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_wave_sel " "Found entity 1: button_counter_wave_sel" {  } { { "button_counter_wave_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button_counter_wave_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_dutycycle_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_dutycycle_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_dutycycle_sel " "Found entity 1: button_counter_dutycycle_sel" {  } { { "button_counter_dutycycle_sel.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/button_counter_dutycycle_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecglut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ecglut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecgLUT " "Found entity 1: ecgLUT" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_57tap_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_57tap_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_57tap_lowpass " "Found entity 1: fir_57tap_lowpass" {  } { { "fir_57tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_57tap_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_151tap_highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_151tap_highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_151tap_highpass " "Found entity 1: fir_151tap_highpass" {  } { { "fir_151tap_highpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_151tap_highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_89tap_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_89tap_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_89tap_lowpass " "Found entity 1: fir_89tap_lowpass" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855051882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855051882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746855051986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.sv" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052061 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746855052068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746855052069 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746855052069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_generator wave_generator:w_generator " "Elaborating entity \"wave_generator\" for hierarchy \"wave_generator:w_generator\"" {  } { { "top.sv" "w_generator" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button wave_generator:w_generator\|button:button_debounce_1 " "Elaborating entity \"button\" for hierarchy \"wave_generator:w_generator\|button:button_debounce_1\"" {  } { { "wave_generator.sv" "button_debounce_1" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter_wave_sel wave_generator:w_generator\|button_counter_wave_sel:counter_wave_sel " "Elaborating entity \"button_counter_wave_sel\" for hierarchy \"wave_generator:w_generator\|button_counter_wave_sel:counter_wave_sel\"" {  } { { "wave_generator.sv" "counter_wave_sel" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter_dutycycle_sel wave_generator:w_generator\|button_counter_dutycycle_sel:counter_dutycycle_sel " "Elaborating entity \"button_counter_dutycycle_sel\" for hierarchy \"wave_generator:w_generator\|button_counter_dutycycle_sel:counter_dutycycle_sel\"" {  } { { "wave_generator.sv" "counter_dutycycle_sel" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_wave_sel wave_generator:w_generator\|frequency_wave_sel:wave_sel_freq " "Elaborating entity \"frequency_wave_sel\" for hierarchy \"wave_generator:w_generator\|frequency_wave_sel:wave_sel_freq\"" {  } { { "wave_generator.sv" "wave_sel_freq" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator wave_generator:w_generator\|phase_accumulator:freq_divide " "Elaborating entity \"phase_accumulator\" for hierarchy \"wave_generator:w_generator\|phase_accumulator:freq_divide\"" {  } { { "wave_generator.sv" "freq_divide" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineLUT wave_generator:w_generator\|sineLUT:sine_lut " "Elaborating entity \"sineLUT\" for hierarchy \"wave_generator:w_generator\|sineLUT:sine_lut\"" {  } { { "wave_generator.sv" "sine_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052084 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.data_a 0 sineLUT.sv(6) " "Net \"LUT_sine.data_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052085 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.waddr_a 0 sineLUT.sv(6) " "Net \"LUT_sine.waddr_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052085 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sine.we_a 0 sineLUT.sv(6) " "Net \"LUT_sine.we_a\" at sineLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "sineLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sineLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052085 "|top|wave_generator:comb_4|sineLUT:sine_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareLUT wave_generator:w_generator\|squareLUT:square_lut " "Elaborating entity \"squareLUT\" for hierarchy \"wave_generator:w_generator\|squareLUT:square_lut\"" {  } { { "wave_generator.sv" "square_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052087 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.data_a 0 squareLUT.sv(7) " "Net \"LUT_square10.data_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052089 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.waddr_a 0 squareLUT.sv(7) " "Net \"LUT_square10.waddr_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052089 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.data_a 0 squareLUT.sv(8) " "Net \"LUT_square20.data_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052089 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.waddr_a 0 squareLUT.sv(8) " "Net \"LUT_square20.waddr_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052089 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.data_a 0 squareLUT.sv(9) " "Net \"LUT_square30.data_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052089 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.waddr_a 0 squareLUT.sv(9) " "Net \"LUT_square30.waddr_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.data_a 0 squareLUT.sv(10) " "Net \"LUT_square40.data_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.waddr_a 0 squareLUT.sv(10) " "Net \"LUT_square40.waddr_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.data_a 0 squareLUT.sv(11) " "Net \"LUT_square50.data_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.waddr_a 0 squareLUT.sv(11) " "Net \"LUT_square50.waddr_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.data_a 0 squareLUT.sv(12) " "Net \"LUT_square60.data_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.waddr_a 0 squareLUT.sv(12) " "Net \"LUT_square60.waddr_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.data_a 0 squareLUT.sv(13) " "Net \"LUT_square70.data_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.waddr_a 0 squareLUT.sv(13) " "Net \"LUT_square70.waddr_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.data_a 0 squareLUT.sv(14) " "Net \"LUT_square80.data_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.waddr_a 0 squareLUT.sv(14) " "Net \"LUT_square80.waddr_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.data_a 0 squareLUT.sv(15) " "Net \"LUT_square90.data_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.waddr_a 0 squareLUT.sv(15) " "Net \"LUT_square90.waddr_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square10.we_a 0 squareLUT.sv(7) " "Net \"LUT_square10.we_a\" at squareLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square20.we_a 0 squareLUT.sv(8) " "Net \"LUT_square20.we_a\" at squareLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square30.we_a 0 squareLUT.sv(9) " "Net \"LUT_square30.we_a\" at squareLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square40.we_a 0 squareLUT.sv(10) " "Net \"LUT_square40.we_a\" at squareLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square50.we_a 0 squareLUT.sv(11) " "Net \"LUT_square50.we_a\" at squareLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square60.we_a 0 squareLUT.sv(12) " "Net \"LUT_square60.we_a\" at squareLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square70.we_a 0 squareLUT.sv(13) " "Net \"LUT_square70.we_a\" at squareLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square80.we_a 0 squareLUT.sv(14) " "Net \"LUT_square80.we_a\" at squareLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_square90.we_a 0 squareLUT.sv(15) " "Net \"LUT_square90.we_a\" at squareLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "squareLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/squareLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052090 "|top|wave_generator:comb_4|squareLUT:square_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangleLUT wave_generator:w_generator\|triangleLUT:triangle_lut " "Elaborating entity \"triangleLUT\" for hierarchy \"wave_generator:w_generator\|triangleLUT:triangle_lut\"" {  } { { "wave_generator.sv" "triangle_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052093 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.data_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.data_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.waddr_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.waddr_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.data_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.data_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.waddr_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.waddr_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.data_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.data_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.waddr_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.waddr_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.data_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.data_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.waddr_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.waddr_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.data_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.data_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.waddr_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.waddr_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.data_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.data_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.waddr_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.waddr_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.data_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.data_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.waddr_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.waddr_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.data_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.data_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.waddr_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.waddr_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.data_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.data_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.waddr_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.waddr_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.data_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.data_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.waddr_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.waddr_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.data_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.data_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.waddr_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.waddr_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle0.we_a 0 triangleLUT.sv(7) " "Net \"LUT_triangle0.we_a\" at triangleLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle10.we_a 0 triangleLUT.sv(8) " "Net \"LUT_triangle10.we_a\" at triangleLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle20.we_a 0 triangleLUT.sv(9) " "Net \"LUT_triangle20.we_a\" at triangleLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052095 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle30.we_a 0 triangleLUT.sv(10) " "Net \"LUT_triangle30.we_a\" at triangleLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle40.we_a 0 triangleLUT.sv(11) " "Net \"LUT_triangle40.we_a\" at triangleLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle50.we_a 0 triangleLUT.sv(12) " "Net \"LUT_triangle50.we_a\" at triangleLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle60.we_a 0 triangleLUT.sv(13) " "Net \"LUT_triangle60.we_a\" at triangleLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle70.we_a 0 triangleLUT.sv(14) " "Net \"LUT_triangle70.we_a\" at triangleLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle80.we_a 0 triangleLUT.sv(15) " "Net \"LUT_triangle80.we_a\" at triangleLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle90.we_a 0 triangleLUT.sv(16) " "Net \"LUT_triangle90.we_a\" at triangleLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_triangle100.we_a 0 triangleLUT.sv(17) " "Net \"LUT_triangle100.we_a\" at triangleLUT.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "triangleLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/triangleLUT.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052096 "|top|wave_generator:w_generator|triangleLUT:triangle_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtoothLUT wave_generator:w_generator\|sawtoothLUT:sawtooth_lut " "Elaborating entity \"sawtoothLUT\" for hierarchy \"wave_generator:w_generator\|sawtoothLUT:sawtooth_lut\"" {  } { { "wave_generator.sv" "sawtooth_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052098 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.data_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.data_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052100 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.waddr_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.waddr_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.data_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.data_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.waddr_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.waddr_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.data_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.data_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.waddr_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.waddr_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.data_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.data_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.waddr_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.waddr_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.data_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.data_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.waddr_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.waddr_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.data_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.data_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.waddr_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.waddr_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.data_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.data_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.waddr_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.waddr_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.data_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.data_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.waddr_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.waddr_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.data_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.data_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.waddr_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.waddr_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.data_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.data_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.waddr_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.waddr_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth10.we_a 0 sawtoothLUT.sv(7) " "Net \"LUT_sawtooth10.we_a\" at sawtoothLUT.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth20.we_a 0 sawtoothLUT.sv(8) " "Net \"LUT_sawtooth20.we_a\" at sawtoothLUT.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth30.we_a 0 sawtoothLUT.sv(9) " "Net \"LUT_sawtooth30.we_a\" at sawtoothLUT.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth40.we_a 0 sawtoothLUT.sv(10) " "Net \"LUT_sawtooth40.we_a\" at sawtoothLUT.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth50.we_a 0 sawtoothLUT.sv(11) " "Net \"LUT_sawtooth50.we_a\" at sawtoothLUT.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth60.we_a 0 sawtoothLUT.sv(12) " "Net \"LUT_sawtooth60.we_a\" at sawtoothLUT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth70.we_a 0 sawtoothLUT.sv(13) " "Net \"LUT_sawtooth70.we_a\" at sawtoothLUT.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth80.we_a 0 sawtoothLUT.sv(14) " "Net \"LUT_sawtooth80.we_a\" at sawtoothLUT.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth90.we_a 0 sawtoothLUT.sv(15) " "Net \"LUT_sawtooth90.we_a\" at sawtoothLUT.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_sawtooth100.we_a 0 sawtoothLUT.sv(16) " "Net \"LUT_sawtooth100.we_a\" at sawtoothLUT.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "sawtoothLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/sawtoothLUT.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052101 "|top|wave_generator:comb_4|sawtoothLUT:sawtooth_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecgLUT wave_generator:w_generator\|ecgLUT:ecg_lut " "Elaborating entity \"ecgLUT\" for hierarchy \"wave_generator:w_generator\|ecgLUT:ecg_lut\"" {  } { { "wave_generator.sv" "ecg_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052102 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.data_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.data_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052103 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.waddr_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.waddr_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052103 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_ecg.we_a 0 ecgLUT.sv(6) " "Net \"LUT_ecg.we_a\" at ecgLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ecgLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/ecgLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052103 "|top|wave_generator:w_generator|ecgLUT:ecg_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_noise_sel wave_generator:w_generator\|frequency_noise_sel:noise_sel_freq " "Elaborating entity \"frequency_noise_sel\" for hierarchy \"wave_generator:w_generator\|frequency_noise_sel:noise_sel_freq\"" {  } { { "wave_generator.sv" "noise_sel_freq" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noiseLUT wave_generator:w_generator\|noiseLUT:noise_lut " "Elaborating entity \"noiseLUT\" for hierarchy \"wave_generator:w_generator\|noiseLUT:noise_lut\"" {  } { { "wave_generator.sv" "noise_lut" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052106 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.data_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.data_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052107 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.waddr_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.waddr_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052107 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LUT_noise.we_a 0 noiseLUT.sv(6) " "Net \"LUT_noise.we_a\" at noiseLUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "noiseLUT.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746855052107 "|top|wave_generator:comb_4|noiseLUT:noise_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitude_wave_sel wave_generator:w_generator\|amplitude_wave_sel:ampli_noise " "Elaborating entity \"amplitude_wave_sel\" for hierarchy \"wave_generator:w_generator\|amplitude_wave_sel:ampli_noise\"" {  } { { "wave_generator.sv" "ampli_noise" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/wave_generator.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_89tap_lowpass fir_89tap_lowpass:fir_fillter " "Elaborating entity \"fir_89tap_lowpass\" for hierarchy \"fir_89tap_lowpass:fir_fillter\"" {  } { { "top.sv" "fir_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(12) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(13) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(14) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(15) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(16) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(17) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(17): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(18) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052115 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(19) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(20) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(21) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(22) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(23) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(24) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(25) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(26) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(27) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(28) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(29) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(30) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052116 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(82) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(83) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(83): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(84) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(85) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(86) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(87) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(87): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(88) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(88): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(89) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052117 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(90) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(91) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(92) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(93) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(94) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(95) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(96) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(96): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(97) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(98) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(98): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(99) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(100) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052118 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_89tap_lowpass.sv(383) " "Verilog HDL assignment warning at fir_89tap_lowpass.sv(383): truncated value with size 32 to match size of target (16)" {  } { { "fir_89tap_lowpass.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir_89tap_lowpass.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052148 "|top|fir_89tap_lowpass:fir_fillter"}
{ "Warning" "WSGN_SEARCH_FILE" "iir2.sv 1 1 " "Using design file iir2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IIR2 " "Found entity 1: IIR2" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746855052355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746855052355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR2 IIR2:iir_fillter " "Elaborating entity \"IIR2\" for hierarchy \"IIR2:iir_fillter\"" {  } { { "top.sv" "iir_fillter" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(8) " "Verilog HDL assignment warning at iir2.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052358 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(10) " "Verilog HDL assignment warning at iir2.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052359 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(42) " "Verilog HDL assignment warning at iir2.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052359 "|top|IIR2:iir_fillter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iir2.sv(45) " "Verilog HDL assignment warning at iir2.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "iir2.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/iir2.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052359 "|top|IIR2:iir_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_fillter_long " "Elaborating entity \"fir\" for hierarchy \"fir:fir_fillter_long\"" {  } { { "top.sv" "fir_fillter_long" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 16 fir.v(46) " "Verilog HDL assignment warning at fir.v(46): truncated value with size 22 to match size of target (16)" {  } { { "fir.v" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/fir.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746855052363 "|top|fir:fir_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:mux_4 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:mux_4\"" {  } { { "top.sv" "mux_4" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_codec config_codec:confic_i2c " "Elaborating entity \"config_codec\" for hierarchy \"config_codec:confic_i2c\"" {  } { { "top.sv" "confic_i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_protocol i2c_protocol:i2c " "Elaborating entity \"i2c_protocol\" for hierarchy \"i2c_protocol:i2c\"" {  } { { "top.sv" "i2c" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_serial parallel_serial:send_data " "Elaborating entity \"parallel_serial\" for hierarchy \"parallel_serial:send_data\"" {  } { { "top.sv" "send_data" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855052370 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "wave_generator:w_generator\|noiseLUT:noise_lut\|LUT_noise " "RAM logic \"wave_generator:w_generator\|noiseLUT:noise_lut\|LUT_noise\" is uninferred due to asynchronous read logic" {  } { { "noiseLUT.sv" "LUT_noise" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/noiseLUT.sv" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1746855053731 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1746855053731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746855072349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "461 " "461 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746855077138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 1 0 0 " "Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746855078372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746855078372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_KEY\[3\] " "No output dependent on input pin \"i_KEY\[3\]\"" {  } { { "top.sv" "" { Text "C:/Users/TUAN/tailieuhocbk/nam4ki1/DSPonFPGA/HK242/lab2/project_2/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746855079201 "|top|i_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746855079201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8580 " "Implemented 8580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746855079225 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746855079225 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746855079225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8493 " "Implemented 8493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746855079225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746855079225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "65 " "Implemented 65 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746855079225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746855079225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746855079279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 10 12:31:19 2025 " "Processing ended: Sat May 10 12:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746855079279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746855079279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746855079279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746855079279 ""}
