Analysis & Synthesis report for MSP430x2xx
Thu Dec 01 18:30:53 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3
 16. Parameter Settings for User Entity Instance: MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 01 18:30:53 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; MSP430x2xx                                  ;
; Top-level Entity Name           ; MSP430x2xx_top                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4487                                        ;
; Total pins                      ; 48                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MSP430x2xx_top     ; MSP430x2xx         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; ALU16bit.v                       ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/ALU16bit.v                   ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/control_unit.v               ;         ;
; bank_register.v                  ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/bank_register.v              ;         ;
; MSP430x2xx_block_diagram.bdf     ; yes             ; User Block Diagram/Schematic File  ; C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf ;         ;
; instruction_mem.v                ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/instruction_mem.v            ;         ;
; adder16bits.v                    ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/adder16bits.v                ;         ;
; adderpc.v                        ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/adderpc.v                    ;         ;
; mult_by_2.v                      ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/mult_by_2.v                  ;         ;
; mux16bits.v                      ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/mux16bits.v                  ;         ;
; adder16bits_full.v               ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/adder16bits_full.v           ;         ;
; seven_seg.v                      ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/seven_seg.v                  ;         ;
; MSP430x2xx_top.v                 ; yes             ; User Verilog HDL File              ; C:/Computer_Architecture/Ramses/MSP430x2xx_top.v             ;         ;
; imem.data                        ; yes             ; Auto-Found Unspecified File        ; C:/Computer_Architecture/Ramses/imem.data                    ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 6274      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 5895      ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 5391      ;
;     -- 5 input functions                    ; 161       ;
;     -- 4 input functions                    ; 66        ;
;     -- <=3 input functions                  ; 274       ;
;                                             ;           ;
; Dedicated logic registers                   ; 4487      ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 4487      ;
; Total fan-out                               ; 47601     ;
; Average fan-out                             ; 4.54      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name              ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------------------+--------------+
; |MSP430x2xx_top                          ; 5895 (0)          ; 4487 (0)     ; 0                 ; 0          ; 48   ; 0            ; |MSP430x2xx_top                                                            ; MSP430x2xx_top           ; work         ;
;    |MSP430x2xx_block_diagram:MSP430x2xx| ; 5895 (0)          ; 4487 (0)     ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx                        ; MSP430x2xx_block_diagram ; work         ;
;       |ALU16bit:inst|                    ; 164 (164)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst          ; ALU16bit                 ; work         ;
;       |adder16bits:inst6|                ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|adder16bits:inst6      ; adder16bits              ; work         ;
;       |adder16bits_full:inst7|           ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|adder16bits_full:inst7 ; adder16bits_full         ; work         ;
;       |adder16bits_full:inst9|           ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|adder16bits_full:inst9 ; adder16bits_full         ; work         ;
;       |adderpc:inst11|                   ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|adderpc:inst11         ; adderpc                  ; work         ;
;       |adderpc:inst5|                    ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|adderpc:inst5          ; adderpc                  ; work         ;
;       |bank_register:inst2|              ; 327 (327)         ; 320 (320)    ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2    ; bank_register            ; work         ;
;       |control_unit:inst3|               ; 81 (81)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3     ; control_unit             ; work         ;
;       |instruction_mem:inst1|            ; 5207 (5207)       ; 4153 (4153)  ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1  ; instruction_mem          ; work         ;
;       |mult_by_2:inst4|                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|mult_by_2:inst4        ; mult_by_2                ; work         ;
;       |mux_16_bits:inst12|               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|mux_16_bits:inst12     ; mux_16_bits              ; work         ;
;       |mux_16_bits:inst13|               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|mux_16_bits:inst13     ; mux_16_bits              ; work         ;
;       |mux_16_bits:inst8|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|mux_16_bits:inst8      ; mux_16_bits              ; work         ;
;       |seven_seg:inst15|                 ; 28 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15       ; seven_seg                ; work         ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state ;
+---------------+---------------+---------------+---------------+---------------+-------------------+
; Name          ; _fsm_state.f3 ; _fsm_state.f2 ; _fsm_state.f1 ; _fsm_state.f0 ; _fsm_state.f4     ;
+---------------+---------------+---------------+---------------+---------------+-------------------+
; _fsm_state.f0 ; 0             ; 0             ; 0             ; 0             ; 0                 ;
; _fsm_state.f1 ; 0             ; 0             ; 1             ; 1             ; 0                 ;
; _fsm_state.f2 ; 0             ; 1             ; 0             ; 1             ; 0                 ;
; _fsm_state.f3 ; 1             ; 0             ; 0             ; 1             ; 0                 ;
; _fsm_state.f4 ; 0             ; 0             ; 0             ; 1             ; 1                 ;
+---------------+---------------+---------------+---------------+---------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                         ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; Latch Name                                                                  ; Latch Enable Signal                                                  ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[0]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|branch_en[0]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|en_pc_2       ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|branch_en[1]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|en_pc_2       ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[1]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_en                ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_en         ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_inc               ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_inc        ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_reg[3]            ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector0     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_reg[2]            ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector0     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_reg[1]            ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector0     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_reg[0]            ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector0     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[3]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[2]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[0]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[2]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[1]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[5]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[4]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[7]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[6]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[4]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[3]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[6]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[5]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[1]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[0]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[4]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[3]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[3]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|fsm_state[0]  ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[2]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|fsm_state[0]  ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[1]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|fsm_state[0]  ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[0]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|fsm_state[0]  ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[9]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[8]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[11]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[8]                 ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset[7]         ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|pc_offset     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[10]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[13]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[15]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[12]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[14]                ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux16              ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|flags[1]                  ; MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Selector1          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|type_operaton[0]     ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|type_operaton[1]     ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux5          ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[14] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[15] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[10] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[12] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[13] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[6]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[7]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[8]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[9]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[4]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[5]  ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|dst_reg[2]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector10    ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|dst_reg[3]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector10    ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|dst_reg[0]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector10    ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|dst_reg[1]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector10    ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[2]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector5     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[3]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector5     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[0]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector5     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[1]           ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector5     ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[11] ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state.f1 ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|wr_rom_en            ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Decoder1      ; yes                    ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|addr_mode_sel[0]     ; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Decoder1      ; yes                    ;
; Number of user-specified and inferred latches = 67                          ;                                                                      ;                        ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                              ;
+----------------------------------------------------------------------+----+
; Logic Cell Name                                                      ;    ;
+----------------------------------------------------------------------+----+
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[14] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[15] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[16] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[17] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[18] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[19] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[20] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[21] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[22] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[23] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[24] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[25] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[26] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[27] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[0]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[1]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[2]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[3]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[4]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[5]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[6]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[7]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[8]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[9]  ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[10] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[11] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[12] ;    ;
; MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|data_output[13] ;    ;
; Number of logic cells representing combinational loops               ; 28 ;
+----------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+-----------------------------------------------------------------------------+----------------------------------------+
; Register name                                                               ; Reason for Removal                     ;
+-----------------------------------------------------------------------------+----------------------------------------+
; MSP430x2xx_block_diagram:MSP430x2xx|mult_by_2:inst4|out[0]                  ; Stuck at GND due to stuck port data_in ;
; MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Inst_1_reg[9..15] ; Lost fanout                            ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state~4         ; Lost fanout                            ;
; MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_fsm_state~5         ; Lost fanout                            ;
; Total Number of Removed Registers = 10                                      ;                                        ;
+-----------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4487  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4368  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[11][8]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][8]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][8]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][10] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][9]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][9]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][11] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][12] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][14] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][13] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][15] ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[5][0]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[6][0]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[10][0]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[14][0]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[4][2]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[5][2]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[9][2]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[13][2]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[14][2]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[11][2]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][2]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[5][1]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[7][1]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[8][1]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[10][1]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[11][1]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][1]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][3]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[5][3]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[6][3]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[7][3]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][3]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[4][4]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[10][4]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[13][4]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[14][4]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][4]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[8][6]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][6]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[9][6]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][6]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[6][5]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[7][5]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[8][5]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[9][5]   ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[10][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[11][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[12][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[13][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[14][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][5]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[11][7]  ; 3       ;
; MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[15][7]  ; 3       ;
; Total number of inverted registers = 54                                ;         ;
+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 257:1              ; 16 bits   ; 2736 LEs      ; 2720 LEs             ; 16 LEs                 ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Inst_2_reg[0] ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 2720 LEs             ; 16 LEs                 ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Inst_reg[0]   ;
; 257:1              ; 9 bits    ; 1539 LEs      ; 1530 LEs             ; 9 LEs                  ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Inst_1_reg[0] ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux60         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux58         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux56         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux54         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux52         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux50         ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux48         ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|Mux20              ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|Mux27              ;
; 257:1              ; 2 bits    ; 342 LEs       ; 342 LEs              ; 0 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1|Mux62         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Selector0        ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|Mux3             ;
; 14:1               ; 15 bits   ; 135 LEs       ; 90 LEs               ; 45 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|Mux2                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|user_out[12]    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|b[12]           ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|a[14]           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2|regmem[0][9]    ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|Mux4               ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; No         ; |MSP430x2xx_top|MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15|Mux11              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; f0             ; 0     ; Signed Integer                                                             ;
; f1             ; 1     ; Signed Integer                                                             ;
; f2             ; 2     ; Signed Integer                                                             ;
; f3             ; 3     ; Signed Integer                                                             ;
; f4             ; 4     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; pc             ; 0     ; Signed Integer                                                              ;
; sp             ; 1     ; Signed Integer                                                              ;
; sr             ; 2     ; Signed Integer                                                              ;
; cg2            ; 3     ; Signed Integer                                                              ;
; r4             ; 4     ; Signed Integer                                                              ;
; r5             ; 5     ; Signed Integer                                                              ;
; r6             ; 6     ; Signed Integer                                                              ;
; r7             ; 7     ; Signed Integer                                                              ;
; r8             ; 8     ; Signed Integer                                                              ;
; r9             ; 9     ; Signed Integer                                                              ;
; r10            ; 10    ; Signed Integer                                                              ;
; r11            ; 11    ; Signed Integer                                                              ;
; r12            ; 12    ; Signed Integer                                                              ;
; r13            ; 13    ; Signed Integer                                                              ;
; r14            ; 14    ; Signed Integer                                                              ;
; r15            ; 15    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4487                        ;
;     CLR               ; 5                           ;
;     ENA               ; 4367                        ;
;     ENA SLD           ; 1                           ;
;     SLD               ; 41                          ;
;     plain             ; 73                          ;
; arriav_lcell_comb     ; 5896                        ;
;     arith             ; 117                         ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 53                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 15                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 5759                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 65                          ;
;         5 data inputs ; 146                         ;
;         6 data inputs ; 5391                        ;
;     shared            ; 17                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 16                          ;
; boundary_port         ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 4.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 01 18:30:14 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file alu16bit_tb.v
    Info (12023): Found entity 1: ALU16bit_tb File: C:/Computer_Architecture/Ramses/ALU16bit_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu16bit.v
    Info (12023): Found entity 1: ALU16bit File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Computer_Architecture/Ramses/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bank_register.v
    Info (12023): Found entity 1: bank_register File: C:/Computer_Architecture/Ramses/bank_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_1_bit.v
    Info (12023): Found entity 1: mux_1_bit File: C:/Computer_Architecture/Ramses/mux_1_bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file msp430x2xx.v
    Info (12023): Found entity 1: MSP430x2xx File: C:/Computer_Architecture/Ramses/MSP430x2xx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf
    Info (12023): Found entity 1: MSP430x2xx_block_diagram
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: instruction_mem File: C:/Computer_Architecture/Ramses/instruction_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder16bits.v
    Info (12023): Found entity 1: adder16bits File: C:/Computer_Architecture/Ramses/adder16bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adderpc.v
    Info (12023): Found entity 1: adderpc File: C:/Computer_Architecture/Ramses/adderpc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adderpc_tb.v
    Info (12023): Found entity 1: adderpc_tb File: C:/Computer_Architecture/Ramses/adderpc_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: C:/Computer_Architecture/Ramses/control_unit_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem_tb.v
    Info (12023): Found entity 1: instruction_mem_tb File: C:/Computer_Architecture/Ramses/instruction_mem_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mult_by_2.v
    Info (12023): Found entity 1: mult_by_2 File: C:/Computer_Architecture/Ramses/mult_by_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_by_2_tb.v
    Info (12023): Found entity 1: mult_by_2_tb File: C:/Computer_Architecture/Ramses/mult_by_2_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file double_op_tb.v
    Info (12023): Found entity 1: double_op_tb File: C:/Computer_Architecture/Ramses/double_op_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux16bits.v
    Info (12023): Found entity 1: mux_16_bits File: C:/Computer_Architecture/Ramses/mux16bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder16bits_full.v
    Info (12023): Found entity 1: adder16bits_full File: C:/Computer_Architecture/Ramses/adder16bits_full.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.v
    Info (12023): Found entity 1: seven_seg File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msp430x2xx_top.v
    Info (12023): Found entity 1: MSP430x2xx_top File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 1
Info (12127): Elaborating entity "MSP430x2xx_top" for the top level hierarchy
Info (12128): Elaborating entity "MSP430x2xx_block_diagram" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx" File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 18
Info (12128): Elaborating entity "control_unit" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(139): variable "instruction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(142): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(147): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 147
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(168): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 168
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(173): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 173
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(186): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(187): variable "type_operaton" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/control_unit.v Line: 187
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable "en_pc_2", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable "wr_en", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable "branch_en", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable "pc_inc", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable "_instruction_reg", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (10230): Verilog HDL assignment warning at control_unit.v(231): truncated value with size 6 to match size of target (5) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 231
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(237): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/control_unit.v Line: 237
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(232): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/control_unit.v Line: 232
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "type_operaton", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "op_code", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "_inst_doub_flags", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "wr_reg", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "src_reg", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "dst_reg", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "wr_rom_en", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "addr_mode_sel", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable "pc_offset", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[4]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[5]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[6]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[7]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[8]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "pc_offset[9]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "addr_mode_sel[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "addr_mode_sel[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "wr_rom_en" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "dst_reg[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "dst_reg[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "dst_reg[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "dst_reg[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "src_reg[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "src_reg[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "src_reg[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "src_reg[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "wr_reg[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "wr_reg[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "wr_reg[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "wr_reg[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "op_code[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "op_code[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "op_code[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "op_code[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "op_code[4]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[0]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[1]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[2]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[3]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[4]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[5]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[6]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[7]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[8]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[9]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[10]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[11]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[12]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[13]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[14]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[15]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[16]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[17]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[18]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[19]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[20]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[21]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[22]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[23]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[24]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[25]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[26]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[27]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[28]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[29]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[30]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "type_operaton[31]" at control_unit.v(227) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Info (10041): Inferred latch for "_instruction_reg[0]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[1]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[2]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[3]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[4]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[5]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[6]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[7]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[8]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[9]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[10]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[11]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[12]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[13]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[14]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "_instruction_reg[15]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "pc_inc" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "branch_en[0]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "branch_en[1]" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "wr_en" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (10041): Inferred latch for "en_pc_2" at control_unit.v(121) File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Info (12128): Elaborating entity "instruction_mem" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"
Warning (10850): Verilog HDL warning at instruction_mem.v(29): number of words (14) in memory file does not match the number of elements in the address range [0:256] File: C:/Computer_Architecture/Ramses/instruction_mem.v Line: 29
Warning (10855): Verilog HDL warning at instruction_mem.v(28): initial value for variable Inst_mem should be constant File: C:/Computer_Architecture/Ramses/instruction_mem.v Line: 28
Info (12128): Elaborating entity "bank_register" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|bank_register:inst2"
Info (12128): Elaborating entity "mux_16_bits" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|mux_16_bits:inst8"
Info (12128): Elaborating entity "adderpc" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|adderpc:inst5"
Info (12128): Elaborating entity "adder16bits" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|adder16bits:inst6"
Info (12128): Elaborating entity "mult_by_2" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|mult_by_2:inst4"
Info (12128): Elaborating entity "ALU16bit" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(31): variable "flags" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(33): variable "flags" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(44): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(47): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(50): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(53): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(54): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at ALU16bit.v(69): variable "flags" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 69
Warning (10230): Verilog HDL assignment warning at ALU16bit.v(72): truncated value with size 32 to match size of target (16) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 72
Warning (10230): Verilog HDL assignment warning at ALU16bit.v(77): truncated value with size 32 to match size of target (16) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 77
Warning (10240): Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable "flags", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "flags[1]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "flags[2]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "flags[3]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[0]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[1]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[2]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[3]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[4]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[5]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[6]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[7]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[8]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[9]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[10]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[11]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[12]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[13]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[14]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (10041): Inferred latch for "result[15]" at ALU16bit.v(22) File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
Info (12128): Elaborating entity "adder16bits_full" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|adder16bits_full:inst9"
Info (12128): Elaborating entity "seven_seg" for hierarchy "MSP430x2xx_block_diagram:MSP430x2xx|seven_seg:inst15"
Warning (10270): Verilog HDL Case Statement warning at seven_seg.v(23): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at seven_seg.v(35): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 35
Warning (10270): Verilog HDL Case Statement warning at seven_seg.v(47): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 47
Warning (10270): Verilog HDL Case Statement warning at seven_seg.v(59): incomplete case statement has no default case item File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 59
Warning (10240): Verilog HDL Always Construct warning at seven_seg.v(17): inferring latch(es) for variable "data_output_1", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at seven_seg.v(17): inferring latch(es) for variable "data_output_2", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at seven_seg.v(17): inferring latch(es) for variable "data_output_3", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at seven_seg.v(17): inferring latch(es) for variable "data_output_4", which holds its previous value in one or more paths through the always construct File: C:/Computer_Architecture/Ramses/seven_seg.v Line: 17
Warning (12030): Port "Seven_seg" on the entity instantiation of "MSP430x2xx" is connected to a signal of width 42. The formal width of the signal in the module is 28.  The extra bits will be left dangling without any fan-out logic. File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 18
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[1] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[3] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[0] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[3] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[2] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[5] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[7] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[4] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[6] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[9] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[11] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[8] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[10] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[13] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[15] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[12] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|result[14] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|type_operaton[0] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[12]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|type_operaton[1] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[14]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[2] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[10]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[3] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[12]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[0] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[8]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|src_reg[1] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[9]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[1] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[13]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[0] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[12]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[4] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[14]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[2] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[14]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[3] has unsafe behavior File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|_instruction_reg[14]~synth File: C:/Computer_Architecture/Ramses/control_unit.v Line: 121
Warning (13012): Latch MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst|flags[1] has unsafe behavior File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3|op_code[3] File: C:/Computer_Architecture/Ramses/control_unit.v Line: 227
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Seven_seg[28]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[29]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[30]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[31]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[32]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[33]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[34]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[35]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[36]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[37]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[38]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[39]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[40]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
    Warning (13410): Pin "Seven_seg[41]" is stuck at GND File: C:/Computer_Architecture/Ramses/MSP430x2xx_top.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 10221 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 977 megabytes
    Info: Processing ended: Thu Dec 01 18:30:53 2016
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg.


