Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 14:04:44 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/report/utilization.txt
| Design       : Arty100TDDRHarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                           Instance                          |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| Arty100TDDRHarness                                          |                                                                         (top) |      24318 |      22551 |    1750 |   17 | 11809 |      0 |     18 |         15 |
|   (Arty100TDDRHarness)                                      |                                                                         (top) |          0 |          0 |       0 |    0 |    37 |      0 |      0 |          0 |
|   chiptop0                                                  |                                                                       ChipTop |      23512 |      21997 |    1502 |   13 | 11173 |      0 |     10 |         15 |
|     debug_reset_syncd_debug_reset_sync                      |                                       AsyncResetSynchronizerShiftReg_w1_d3_i0 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_190 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|     system                                                  |                                                                    DigitalTop |      23509 |      21994 |    1502 |   13 | 11167 |      0 |     10 |         15 |
|       (system)                                              |                                                                    DigitalTop |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|       aes                                                   |                                                                         AESTL |       2777 |       2777 |       0 |    0 |  2108 |      0 |      0 |          0 |
|         (aes)                                               |                                                                         AESTL |          6 |          6 |       0 |    0 |   272 |      0 |      0 |          0 |
|         impl                                                |                                                                        aes_bb |       2771 |       2771 |       0 |    0 |  1836 |      0 |      0 |          0 |
|           (impl)                                            |                                                                        aes_bb |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|           Controller                                        |                                                                AES_Controller |         16 |         16 |       0 |    0 |    15 |      0 |      0 |          0 |
|           Expand_Key                                        |                                                                     ExpandKey |       1162 |       1162 |       0 |    0 |  1560 |      0 |      0 |          0 |
|             (Expand_Key)                                    |                                                                     ExpandKey |        873 |        873 |       0 |    0 |  1424 |      0 |      0 |          0 |
|             Key_Schedule                                    |                                                                   KeySchedule |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|               U_function_g                                  |                                                                    function_g |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 genblk1[0].Sbox_func                        |                                                                  S_box_single |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 genblk1[1].Sbox_func                        |                                                              S_box_single_187 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 genblk1[2].Sbox_func                        |                                                              S_box_single_188 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 genblk1[3].Sbox_func                        |                                                              S_box_single_189 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          0 |
|             REG_KS                                          |                                                      RegN__parameterized0_186 |        220 |        220 |       0 |    0 |   128 |      0 |      0 |          0 |
|             REG_RC                                          |                                                                          RegN |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|           REG_ARK                                           |                                                          RegN__parameterized0 |        626 |        626 |       0 |    0 |   128 |      0 |      0 |          0 |
|           REG_FINAL                                         |                                                      RegN__parameterized0_185 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|           Sub_Bytes                                         |                                                                  SubBytesDual |        958 |        958 |       0 |    0 |     0 |      0 |      0 |          0 |
|       bootROMDomainWrapper                                  |                                                             ClockSinkDomain_1 |        910 |        910 |       0 |    0 |     0 |      0 |      0 |          0 |
|         bootrom                                             |                                                                         TLROM |        910 |        910 |       0 |    0 |     0 |      0 |      0 |          0 |
|       clint                                                 |                                                                         CLINT |         33 |         33 |       0 |    0 |   129 |      0 |      0 |          0 |
|       dtm                                                   |                                                      DebugTransportModuleJTAG |        115 |        115 |       0 |    0 |   167 |      0 |      0 |          0 |
|         (dtm)                                               |                                                      DebugTransportModuleJTAG |          9 |          9 |       0 |    0 |    46 |      0 |      0 |          0 |
|         dmiAccessChain                                      |                                                          CaptureUpdateChain_1 |         10 |         10 |       0 |    0 |    41 |      0 |      0 |          0 |
|         dtmInfoChain                                        |                                                            CaptureUpdateChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|         tapIO_bypassChain                                   |                                                               JtagBypassChain |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         tapIO_controllerInternal                            |                                                             JtagTapController |         99 |         99 |       0 |    0 |    15 |      0 |      0 |          0 |
|           (tapIO_controllerInternal)                        |                                                             JtagTapController |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|           irChain                                           |                                                          CaptureUpdateChain_2 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|           stateMachine                                      |                                                              JtagStateMachine |         93 |         93 |       0 |    0 |     4 |      0 |      0 |          0 |
|         tapIO_idcodeChain                                   |                                                                  CaptureChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|       gpioClockDomainWrapper                                |                                                             ClockSinkDomain_4 |         79 |         71 |       0 |    8 |   152 |      0 |      0 |          0 |
|         gpio_0                                              |                                                                        TLGPIO |         79 |         71 |       0 |    8 |   152 |      0 |      0 |          0 |
|           (gpio_0)                                          |                                                                        TLGPIO |         21 |         21 |       0 |    0 |   112 |      0 |      0 |          0 |
|           ieReg                                             |                                                        AsyncResetRegVec_w8_i0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|           inSyncReg_inSyncReg                               |                                                    SynchronizerShiftReg_w8_d3 |         15 |          7 |       0 |    8 |     8 |      0 |      0 |          0 |
|             output_chain                                    |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_177 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_1                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_178 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_2                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_179 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_3                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_180 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_4                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_181 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_5                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_182 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_6                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_183 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_7                                  |                              NonSyncResetSynchronizerPrimitiveShiftReg_d3_184 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|           intsource                                         |                                                       IntSyncCrossingSource_9 |         30 |         30 |       0 |    0 |     8 |      0 |      0 |          0 |
|             reg_0                                           |                                                    AsyncResetRegVec_w8_i0_176 |         30 |         30 |       0 |    0 |     8 |      0 |      0 |          0 |
|           oeReg                                             |                                             AsyncResetRegVec_w8_i0__xdcDup__1 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|           pueReg                                            |                                                    AsyncResetRegVec_w8_i0_175 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|       intsource                                             |                                                       IntSyncCrossingSource_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                        AsyncResetRegVec_w2_i0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_1                                           |                                                       IntSyncCrossingSource_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                    AsyncResetRegVec_w1_i0_174 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       plicDomainWrapper                                     |                                                               ClockSinkDomain |        213 |        213 |       0 |    0 |   140 |      0 |      0 |          0 |
|         plic                                                |                                                                        TLPLIC |        213 |        213 |       0 |    0 |   140 |      0 |      0 |          0 |
|           (plic)                                            |                                                                        TLPLIC |        110 |        110 |       0 |    0 |    70 |      0 |      0 |          0 |
|           gateways_gateway                                  |                                                                  LevelGateway |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_1                                |                                                              LevelGateway_163 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_10                               |                                                              LevelGateway_164 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_11                               |                                                              LevelGateway_165 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_2                                |                                                              LevelGateway_166 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_3                                |                                                              LevelGateway_167 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_4                                |                                                              LevelGateway_168 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_5                                |                                                              LevelGateway_169 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_6                                |                                                              LevelGateway_170 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_7                                |                                                              LevelGateway_171 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_8                                |                                                              LevelGateway_172 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_9                                |                                                              LevelGateway_173 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           out_back                                          |                                                                      Queue_26 |        103 |        103 |       0 |    0 |    58 |      0 |      0 |          0 |
|             (out_back)                                      |                                                                      Queue_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                 ram_combMem_9 |        103 |        103 |       0 |    0 |    57 |      0 |      0 |          0 |
|       prci_ctrl_domain                                      |                                                             ClockSinkDomain_7 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         clock_gater                                         |                                                                TileClockGater |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           regs_0                                            |                                                        AsyncResetRegVec_w1_i1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         resetSynchronizer                                   |                                                   ClockGroupResetSynchronizer |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           x1_member_allClocks_uncore_reset_catcher          |                                                      ResetCatchAndSync_d3_160 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_sync_reset_chain                             |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_161 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_162 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       qspiClockDomainWrapper                                |                                                             ClockSinkDomain_5 |        356 |        344 |      12 |    0 |   272 |      0 |      0 |          0 |
|         qspi_0                                              |                                                                    TLSPIFlash |        356 |        344 |      12 |    0 |   272 |      0 |      0 |          0 |
|           (qspi_0)                                          |                                                                    TLSPIFlash |         15 |         15 |       0 |    0 |   152 |      0 |      0 |          0 |
|           arb                                               |                                                                    SPIArbiter |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|           fifo                                              |                                                                   SPIFIFO_153 |         49 |         37 |      12 |    0 |    17 |      0 |      0 |          0 |
|             (fifo)                                          |                                                                   SPIFIFO_153 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rxq                                             |                                                                  Queue_27_156 |         18 |         12 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (rxq)                                         |                                                                  Queue_27_156 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                               ram_combMem_159 |         12 |          6 |       6 |    0 |     0 |      0 |      0 |          0 |
|             txq                                             |                                                                  Queue_27_157 |         29 |         23 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (txq)                                         |                                                                  Queue_27_157 |         16 |         16 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                               ram_combMem_158 |         13 |          7 |       6 |    0 |     0 |      0 |      0 |          0 |
|           flash                                             |                                                                   SPIFlashMap |         52 |         52 |       0 |    0 |    11 |      0 |      0 |          0 |
|           intsource                                         |                                                   IntSyncCrossingSource_1_154 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                    AsyncResetRegVec_w1_i0_155 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           mac                                               |                                                                      SPIMedia |        227 |        227 |       0 |    0 |    89 |      0 |      0 |          0 |
|             (mac)                                           |                                                                      SPIMedia |          3 |          3 |       0 |    0 |     7 |      0 |      0 |          0 |
|             phy                                             |                                                                   SPIPhysical |        225 |        225 |       0 |    0 |    82 |      0 |      0 |          0 |
|       spiClockDomainWrapper                                 |                                                             ClockSinkDomain_6 |        217 |        205 |      12 |    0 |   185 |      0 |      0 |          0 |
|         spi_0                                               |                                                                         TLSPI |        217 |        205 |      12 |    0 |   185 |      0 |      0 |          0 |
|           (spi_0)                                           |                                                                         TLSPI |          5 |          5 |       0 |    0 |    85 |      0 |      0 |          0 |
|           fifo                                              |                                                                       SPIFIFO |         37 |         25 |      12 |    0 |    17 |      0 |      0 |          0 |
|             (fifo)                                          |                                                                       SPIFIFO |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rxq                                             |                                                                  Queue_27_149 |         15 |          9 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (rxq)                                         |                                                                  Queue_27_149 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                               ram_combMem_152 |          9 |          3 |       6 |    0 |     0 |      0 |      0 |          0 |
|             txq                                             |                                                                  Queue_27_150 |         22 |         16 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (txq)                                         |                                                                  Queue_27_150 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                               ram_combMem_151 |         11 |          5 |       6 |    0 |     0 |      0 |      0 |          0 |
|           intsource                                         |                                                   IntSyncCrossingSource_1_147 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                    AsyncResetRegVec_w1_i0_148 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           mac                                               |                                                           SPIMedia__xdcDup__1 |        174 |        174 |       0 |    0 |    82 |      0 |      0 |          0 |
|             (mac)                                           |                                                           SPIMedia__xdcDup__1 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|             phy                                             |                                                        SPIPhysical__xdcDup__1 |        172 |        172 |       0 |    0 |    75 |      0 |      0 |          0 |
|       subsystem_cbus                                        |                                                                PeripheryBus_1 |       3018 |       2818 |     200 |    0 |   753 |      0 |      0 |          0 |
|         atomics                                             |                                                            TLAtomicAutomata_1 |        406 |        406 |       0 |    0 |   210 |      0 |      0 |          0 |
|         buffer                                              |                                                                    TLBuffer_6 |        782 |        646 |     136 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_12_145 |        131 |         75 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_12_145 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                             ram_combMem_4_146 |        120 |         64 |      56 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_11 |        651 |        571 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_14 |        648 |        568 |      80 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootrom                                  |                                                      TLInterconnectCoupler_18 |        114 |        114 |       0 |    0 |    31 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_11 |        114 |        114 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_11 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_12 |        110 |        110 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_clint                                    |                                                      TLInterconnectCoupler_15 |        123 |        123 |       0 |    0 |    34 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                TLFragmenter_9 |        123 |        123 |       0 |    0 |    34 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                TLFragmenter_9 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_10 |        120 |        120 |       0 |    0 |    25 |      0 |      0 |          0 |
|         coupler_to_debug                                    |                                                      TLInterconnectCoupler_17 |        719 |        719 |       0 |    0 |    37 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_10 |        719 |        719 |       0 |    0 |    37 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_10 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_11 |        716 |        716 |       0 |    0 |    28 |      0 |      0 |          0 |
|         coupler_to_plic                                     |                                                      TLInterconnectCoupler_14 |         33 |         33 |       0 |    0 |    44 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                TLFragmenter_8 |         33 |         33 |       0 |    0 |    44 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                TLFragmenter_8 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                    Repeater_9 |         24 |         24 |       0 |    0 |    35 |      0 |      0 |          0 |
|         coupler_to_prci_ctrl                                |                                                      TLInterconnectCoupler_19 |        571 |        531 |      40 |    0 |   329 |      0 |      0 |          0 |
|           buffer                                            |                                                                    TLBuffer_9 |         54 |         14 |      40 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                   Queue_1_143 |         22 |         10 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                   Queue_1_143 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                             ram_combMem_3_144 |         16 |          4 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                      Queue_16 |         32 |          4 |      28 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                      Queue_16 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_10 |         29 |          1 |      28 |    0 |     0 |      0 |      0 |          0 |
|           fixer                                             |                                                                 TLFIFOFixer_3 |         95 |         95 |       0 |    0 |   290 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_12 |        424 |        424 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_12 |          2 |          2 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_13 |        422 |        422 |       0 |    0 |    22 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                      TLXbar_5 |        185 |        185 |       0 |    0 |    25 |      0 |      0 |          0 |
|         wrapped_error_device                                |                                                            ErrorDeviceWrapper |         92 |         68 |      24 |    0 |    37 |      0 |      0 |          0 |
|           buffer                                            |                                                                    TLBuffer_7 |         53 |         29 |      24 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                      Queue_12 |         37 |         25 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                      Queue_12 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                             ram_combMem_4_142 |         28 |         16 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                      Queue_14 |         16 |          4 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                      Queue_14 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                 ram_combMem_8 |         13 |          1 |      12 |    0 |     0 |      0 |      0 |          0 |
|           error                                             |                                                                       TLError |         39 |         39 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (error)                                         |                                                                       TLError |         11 |         11 |       0 |    0 |    18 |      0 |      0 |          0 |
|             a                                               |                                                                      Queue_13 |         28 |         28 |       0 |    0 |    13 |      0 |      0 |          0 |
|               (a)                                           |                                                                      Queue_13 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                 ram_combMem_7 |         26 |         26 |       0 |    0 |    12 |      0 |      0 |          0 |
|       subsystem_fbus_buffer                                 |                                                                    TLBuffer_3 |        172 |         36 |     136 |    0 |     6 |      0 |      0 |          0 |
|         bundleIn_0_d_q                                      |                                                                   Queue_6_138 |         62 |          6 |      56 |    0 |     3 |      0 |      0 |          0 |
|           (bundleIn_0_d_q)                                  |                                                                   Queue_6_138 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                             ram_combMem_4_141 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|         x1_a_q                                              |                                                                   Queue_5_139 |        110 |         30 |      80 |    0 |     3 |      0 |      0 |          0 |
|           (x1_a_q)                                          |                                                                   Queue_5_139 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_13_140 |        109 |         29 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_buffer_1                               |                                                                    TLBuffer_4 |        170 |         34 |     136 |    0 |     6 |      0 |      0 |          0 |
|         bundleIn_0_d_q                                      |                                                                       Queue_8 |         82 |         26 |      56 |    0 |     3 |      0 |      0 |          0 |
|           (bundleIn_0_d_q)                                  |                                                                       Queue_8 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                                 ram_combMem_5 |         80 |         24 |      56 |    0 |     0 |      0 |      0 |          0 |
|         x1_a_q                                              |                                                                       Queue_7 |         88 |          8 |      80 |    0 |     3 |      0 |      0 |          0 |
|           (x1_a_q)                                          |                                                                       Queue_7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_15_137 |         84 |          4 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_coupler_from_port_named_serial_tl_ctrl |                                                      TLInterconnectCoupler_12 |        153 |         17 |     136 |    0 |     6 |      0 |      0 |          0 |
|         buffer                                              |                                                                TLBuffer_3_135 |        153 |         17 |     136 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                       Queue_6 |         68 |         12 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                       Queue_6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                 ram_combMem_4 |         66 |         10 |      56 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                       Queue_5 |         85 |          5 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                       Queue_5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_13_136 |         81 |          1 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_in_async                               |                                                                    AsyncQueue |         36 |         36 |       0 |    0 |    91 |      0 |      0 |          0 |
|         sink                                                |                                                            AsyncQueueSink_107 |         12 |         12 |       0 |    0 |    30 |      0 |      0 |          0 |
|           (sink)                                            |                                                            AsyncQueueSink_107 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                       ClockCrossingReg_w4_123 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           source_extend                                     |                                                            AsyncValidSync_124 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_133 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_134 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid                                      |                                                            AsyncValidSync_125 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_131 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_132 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_126 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_127 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_128 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_129 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_130 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                          AsyncQueueSource_108 |         24 |         24 |       0 |    0 |    61 |      0 |      0 |          0 |
|           (source)                                          |                                                          AsyncQueueSource_108 |          8 |          8 |       0 |    0 |    40 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_109 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_119 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_120 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_121 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_122 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid                                        |                                                            AsyncValidSync_110 |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_117 |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118 |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_0                                    |                                                            AsyncValidSync_111 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_115 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_1                                    |                                                            AsyncValidSync_112 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_113 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_114 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_out_async                              |                                                                 AsyncQueue_11 |         34 |         34 |       0 |    0 |    76 |      0 |      0 |          0 |
|         sink                                                |                                                                AsyncQueueSink |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|           (sink)                                            |                                                                AsyncQueueSink |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                           ClockCrossingReg_w4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                   AsyncResetSynchronizerShiftReg_w4_d3_i0_102 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                              AsyncQueueSource |         23 |         23 |       0 |    0 |    52 |      0 |      0 |          0 |
|           (source)                                          |                                                              AsyncQueueSource |         19 |         19 |       0 |    0 |    40 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                       AsyncResetSynchronizerShiftReg_w4_d3_i0 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_99 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_101 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_outer_reset_catcher                    |                                                       ResetCatchAndSync_d3_12 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         io_sync_reset_chain                                 |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_96 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain                                      |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_97 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_serdesser                              |                                                                   TLSerdesser |        209 |        205 |       0 |    4 |   306 |      0 |      0 |          0 |
|         (subsystem_fbus_serdesser)                          |                                                                   TLSerdesser |         16 |         16 |       0 |    0 |    18 |      0 |      0 |          0 |
|         inDes                                               |                                                           GenericDeserializer |         42 |         42 |       0 |    0 |   132 |      0 |      0 |          0 |
|         outArb                                              |                                                           HellaPeekingArbiter |         91 |         91 |       0 |    0 |     3 |      0 |      0 |          0 |
|         outSer                                              |                                                             GenericSerializer |         60 |         56 |       0 |    4 |   153 |      0 |      0 |          0 |
|       subsystem_l2_wrapper                                  |                                                       CoherenceManagerWrapper |        506 |        314 |     192 |    0 |   245 |      0 |      0 |          0 |
|         broadcast_1                                         |                                                                   TLBroadcast |        506 |        314 |     192 |    0 |   245 |      0 |      0 |          0 |
|           (broadcast_1)                                     |                                                                   TLBroadcast |         10 |         10 |       0 |    0 |    21 |      0 |      0 |          0 |
|           TLBroadcastTracker                                |                                                            TLBroadcastTracker |        200 |        152 |      48 |    0 |    56 |      0 |      0 |          0 |
|             (TLBroadcastTracker)                            |                                                            TLBroadcastTracker |         10 |         10 |       0 |    0 |    49 |      0 |      0 |          0 |
|             o_data                                          |                                                                   Queue_18_94 |        190 |        142 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data)                                      |                                                                   Queue_18_94 |         65 |         65 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_1_95 |        125 |         77 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_1                              |                                                          TLBroadcastTracker_1 |         78 |         30 |      48 |    0 |    56 |      0 |      0 |          0 |
|             (TLBroadcastTracker_1)                          |                                                          TLBroadcastTracker_1 |         14 |         14 |       0 |    0 |    49 |      0 |      0 |          0 |
|             o_data                                          |                                                                   Queue_18_92 |         64 |         16 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data)                                      |                                                                   Queue_18_92 |         12 |         12 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_1_93 |         52 |          4 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_2                              |                                                          TLBroadcastTracker_2 |         76 |         28 |      48 |    0 |    56 |      0 |      0 |          0 |
|             (TLBroadcastTracker_2)                          |                                                          TLBroadcastTracker_2 |         13 |         13 |       0 |    0 |    49 |      0 |      0 |          0 |
|             o_data                                          |                                                                   Queue_18_90 |         63 |         15 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data)                                      |                                                                   Queue_18_90 |         12 |         12 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_1_91 |         51 |          3 |      48 |    0 |     0 |      0 |      0 |          0 |
|           TLBroadcastTracker_3                              |                                                          TLBroadcastTracker_3 |        145 |         97 |      48 |    0 |    56 |      0 |      0 |          0 |
|             (TLBroadcastTracker_3)                          |                                                          TLBroadcastTracker_3 |         10 |         10 |       0 |    0 |    49 |      0 |      0 |          0 |
|             o_data                                          |                                                                      Queue_18 |        135 |         87 |      48 |    0 |     7 |      0 |      0 |          0 |
|               (o_data)                                      |                                                                      Queue_18 |         48 |         48 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                 ram_combMem_1 |         89 |         41 |      48 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_pbus                                        |                                                                  PeripheryBus |       1863 |       1575 |     288 |    0 |   617 |      0 |      0 |          0 |
|         (subsystem_pbus)                                    |                                                                  PeripheryBus |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         atomics                                             |                                                              TLAtomicAutomata |        424 |        424 |       0 |    0 |   196 |      0 |      0 |          0 |
|         buffer                                              |                                                                      TLBuffer |        333 |        201 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                    Queue_1_86 |        145 |         93 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                    Queue_1_86 |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                              ram_combMem_3_89 |        131 |         79 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_87 |        188 |        108 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_87 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                             ram_combMem_12_88 |        182 |        102 |      80 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                   TLBuffer_72 |        158 |         26 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                    Queue_1_84 |         66 |         14 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                    Queue_1_84 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                              ram_combMem_3_85 |         62 |         10 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                         Queue |         92 |         12 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                         Queue |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_12 |         88 |          8 |      80 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_aes                                      |                                                      TLInterconnectCoupler_11 |        125 |        125 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                             TLFragmenter_1_82 |        125 |        125 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                             TLFragmenter_1_82 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                 Repeater_1_83 |        118 |        118 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_bootaddressreg                           |                                                       TLInterconnectCoupler_4 |         42 |         42 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                  TLFragmenter |         42 |         42 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                  TLFragmenter |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                      Repeater |         39 |         39 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_gpio_0                      |                                                       TLInterconnectCoupler_5 |         89 |         89 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                             TLFragmenter_1_80 |         89 |         89 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                             TLFragmenter_1_80 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                 Repeater_1_81 |         86 |         86 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_qspi_0                      |                                                       TLInterconnectCoupler_8 |        106 |        106 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                TLFragmenter_4 |        106 |        106 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                TLFragmenter_4 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                    Repeater_4 |        103 |        103 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_qspi_0_1                    |                                                       TLInterconnectCoupler_9 |        122 |         98 |      24 |    0 |   116 |      0 |      0 |          0 |
|           buffer                                            |                                                                    TLBuffer_2 |         33 |          9 |      24 |    0 |     7 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                       Queue_4 |         33 |          9 |      24 |    0 |     7 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                       Queue_4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                 ram_combMem_0 |         28 |          4 |      24 |    0 |     0 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                TLFragmenter_5 |         43 |         43 |       0 |    0 |    49 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                TLFragmenter_5 |         11 |         11 |       0 |    0 |    15 |      0 |      0 |          0 |
|             repeater                                        |                                                                    Repeater_5 |         33 |         33 |       0 |    0 |    34 |      0 |      0 |          0 |
|           widget                                            |                                                               TLWidthWidget_3 |         46 |         46 |       0 |    0 |    60 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_0                       |                                                    TLInterconnectCoupler_5_73 |        110 |        110 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                             TLFragmenter_1_78 |        110 |        110 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                             TLFragmenter_1_78 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                 Repeater_1_79 |        107 |        107 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_uart_0                      |                                                    TLInterconnectCoupler_5_74 |         65 |         65 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                             TLFragmenter_1_76 |         65 |         65 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                             TLFragmenter_1_76 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                 Repeater_1_77 |         56 |         56 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_uart_1                      |                                                    TLInterconnectCoupler_5_75 |         71 |         71 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                TLFragmenter_1 |         71 |         71 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                TLFragmenter_1 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                    Repeater_1 |         68 |         68 |       0 |    0 |    21 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                      TLXbar_2 |        226 |        226 |       0 |    0 |    19 |      0 |      0 |          0 |
|       subsystem_sbus                                        |                                                                     SystemBus |        484 |        484 |       0 |    0 |    52 |      0 |      0 |          0 |
|         system_bus_xbar                                     |                                                                        TLXbar |        484 |        484 |       0 |    0 |    52 |      0 |      0 |          0 |
|       tile_prci_domain                                      |                                                                TilePRCIDomain |      11240 |      10873 |     366 |    1 |  4530 |      0 |     10 |         15 |
|         buffer                                              |                                                                   TLBuffer_14 |        199 |         69 |     130 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                      Queue_23 |         95 |         43 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                      Queue_23 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                 ram_combMem_2 |         93 |         41 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_22 |        104 |         26 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_22 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_11 |        101 |         23 |      78 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                   TLBuffer_15 |        162 |         30 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                       Queue_1 |         62 |         10 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                       Queue_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                 ram_combMem_3 |         60 |          8 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_24 |        100 |         20 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_24 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_13 |         97 |         17 |      80 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                      IntSyncAsyncCrossingSink |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                                    SynchronizerShiftReg_w1_d3 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                                  NonSyncResetSynchronizerPrimitiveShiftReg_d3 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                                    RocketTile |      10880 |      10776 |     104 |    0 |  4517 |      0 |     10 |         15 |
|           core                                              |                                                                        Rocket |       3798 |       3710 |      88 |    0 |  1659 |      0 |      0 |         13 |
|             (core)                                          |                                                                        Rocket |       1036 |       1036 |       0 |    0 |   643 |      0 |      0 |          0 |
|             csr                                             |                                                                       CSRFile |       1778 |       1778 |       0 |    0 |   750 |      0 |      0 |          0 |
|             div                                             |                                                                        MulDiv |        876 |        876 |       0 |    0 |   214 |      0 |      0 |         13 |
|             ibuf                                            |                                                                          IBuf |         22 |         22 |       0 |    0 |    52 |      0 |      0 |          0 |
|             rf_ext                                          |                                                                    rf_combMem |         89 |          1 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                        DCache |        910 |        910 |       0 |    0 |   371 |      0 |      8 |          0 |
|             (dcache)                                        |                                                                        DCache |        773 |        773 |       0 |    0 |   371 |      0 |      0 |          0 |
|             data                                            |                                                               DCacheDataArray |        138 |        138 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                 |                                                                 data_arrays_0 |        138 |        138 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                           |                                                             data_arrays_0_ext |        138 |        138 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                   |                                                       split_data_arrays_0_ext |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                    split_data_arrays_0_ext_65 |         18 |         18 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                    split_data_arrays_0_ext_66 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                    split_data_arrays_0_ext_67 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                   |                                                    split_data_arrays_0_ext_68 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                   |                                                    split_data_arrays_0_ext_69 |         42 |         42 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                   |                                                    split_data_arrays_0_ext_70 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                   |                                                    split_data_arrays_0_ext_71 |         14 |         14 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                             HellaCacheArbiter |        102 |        102 |       0 |    0 |     2 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                           ScratchpadSlavePort |        112 |        112 |       0 |    0 |   188 |      0 |      0 |          0 |
|           fpuOpt                                            |                                                                           FPU |       4683 |       4683 |       0 |    0 |  1703 |      0 |      0 |          2 |
|             (fpuOpt)                                        |                                                                           FPU |         21 |         21 |       0 |    0 |   123 |      0 |      0 |          0 |
|             fpiu                                            |                                                                       FPToInt |        532 |        532 |       0 |    0 |    74 |      0 |      0 |          0 |
|               (fpiu)                                        |                                                                       FPToInt |        323 |        323 |       0 |    0 |    74 |      0 |      0 |          0 |
|               conv                                          |                                                                     RecFNToIN |        189 |        189 |       0 |    0 |     0 |      0 |      0 |          0 |
|               dcmp                                          |                                                                  CompareRecFN |         21 |         21 |       0 |    0 |     0 |      0 |      0 |          0 |
|             fpmu                                            |                                                                        FPToFP |         41 |         41 |       0 |    0 |   104 |      0 |      0 |          0 |
|             ifpu                                            |                                                                       IntToFP |        565 |        565 |       0 |    0 |   105 |      0 |      0 |          0 |
|               (ifpu)                                        |                                                                       IntToFP |        207 |        207 |       0 |    0 |   105 |      0 |      0 |          0 |
|               i2f                                           |                                                                     INToRecFN |        360 |        360 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 roundAnyRawFNToRecFN                        |                                                        RoundAnyRawFNToRecFN_1 |        360 |        360 |       0 |    0 |     0 |      0 |      0 |          0 |
|             regfile_ext                                     |                                                               regfile_combMem |       2568 |       2568 |       0 |    0 |  1056 |      0 |      0 |          0 |
|             sfma                                            |                                                                    FPUFMAPipe |        959 |        959 |       0 |    0 |   241 |      0 |      0 |          2 |
|               (sfma)                                        |                                                                    FPUFMAPipe |          3 |          3 |       0 |    0 |    88 |      0 |      0 |          0 |
|               fma                                           |                                                               MulAddRecFNPipe |        956 |        956 |       0 |    0 |   153 |      0 |      0 |          2 |
|                 (fma)                                       |                                                               MulAddRecFNPipe |        445 |        445 |       0 |    0 |   153 |      0 |      0 |          2 |
|                 mulAddRecFNToRaw_postMul                    |                                                      MulAddRecFNToRaw_postMul |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 mulAddRecFNToRaw_preMul                     |                                                       MulAddRecFNToRaw_preMul |        288 |        288 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 roundRawFNToRecFN                           |                                                             RoundRawFNToRecFN |        162 |        162 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   roundAnyRawFNToRecFN                      |                                                          RoundAnyRawFNToRecFN |        162 |        162 |       0 |    0 |     0 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                               TLFragmenter_14 |         70 |         70 |       0 |    0 |    56 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                               TLFragmenter_14 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_14 |         60 |         60 |       0 |    0 |    47 |      0 |      0 |          0 |
|           frontend                                          |                                                                      Frontend |       1404 |       1388 |      16 |    0 |   526 |      0 |      2 |          0 |
|             (frontend)                                      |                                                                      Frontend |        122 |        122 |       0 |    0 |    74 |      0 |      0 |          0 |
|             fq                                              |                                                                    ShiftQueue |       1021 |       1021 |       0 |    0 |   340 |      0 |      0 |          0 |
|             icache                                          |                                                                        ICache |        165 |        149 |      16 |    0 |   112 |      0 |      2 |          0 |
|               (icache)                                      |                                                                        ICache |         89 |         89 |       0 |    0 |   107 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                               data_arrays_0_0 |          7 |          7 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                        data_arrays_0_0_ext_63 |          7 |          7 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_0_ext_64 |          7 |          7 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                               |                                                               data_arrays_1_0 |         31 |         31 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                           data_arrays_0_0_ext |         31 |         31 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                     split_data_arrays_0_0_ext |         31 |         31 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                                   tag_array_0 |         42 |         26 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                               tag_array_0_ext |         42 |         26 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                         split_tag_array_0_ext |         42 |         26 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                         TLB_1 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |          0 |
|               pmp                                           |                                                                  PMPChecker_2 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                      TLXbar_7 |         48 |         48 |       0 |    0 |    12 |      0 |      0 |          0 |
|       tlDM                                                  |                                                                 TLDebugModule |        733 |        733 |       0 |    0 |  1086 |      0 |      0 |          0 |
|         dmInner                                             |                                                       TLDebugModuleInnerAsync |        704 |        704 |       0 |    0 |   965 |      0 |      0 |          0 |
|           dmInner                                           |                                                            TLDebugModuleInner |        457 |        457 |       0 |    0 |   855 |      0 |      0 |          0 |
|             (dmInner)                                       |                                                            TLDebugModuleInner |        453 |        453 |       0 |    0 |   852 |      0 |      0 |          0 |
|             hartIsInResetSync_0_debug_hartReset_0           |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_61 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmInner_io_innerCtrl_sink         |                                                              AsyncQueueSink_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|             (dmactive_synced_dmInner_io_innerCtrl_sink)     |                                                              AsyncQueueSink_4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             io_deq_bits_deq_bits_reg                        |                                                          ClockCrossingReg_w15 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             widx_widx_gray                                  |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_59 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmactive_synced_dmactiveSync      |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_41 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|             output_chain                                    |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|           dmiXing                                           |                                                           TLAsyncCrossingSink |        236 |        236 |       0 |    0 |    96 |      0 |      0 |          0 |
|             bundleIn_0_d_source                             |                                                            AsyncQueueSource_4 |          6 |          6 |       0 |    0 |    51 |      0 |      0 |          0 |
|               (bundleIn_0_d_source)                         |                                                            AsyncQueueSource_4 |          2 |          2 |       0 |    0 |    36 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_extend                                   |                                                             AsyncValidSync_45 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_55 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                    |                                                             AsyncValidSync_46 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_53 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_0                                |                                                             AsyncValidSync_47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_51 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_1                                |                                                             AsyncValidSync_48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_49 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_sink                                       |                                                              AsyncQueueSink_3 |        230 |        230 |       0 |    0 |    45 |      0 |      0 |          0 |
|               (x1_a_sink)                                   |                                                              AsyncQueueSink_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                          ClockCrossingReg_w55 |        229 |        229 |       0 |    0 |    40 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_42 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmOuter                                             |                                                       TLDebugModuleOuterAsync |         29 |         29 |       0 |    0 |   121 |      0 |      0 |          0 |
|           asource                                           |                                                         TLAsyncCrossingSource |          7 |          7 |       0 |    0 |    96 |      0 |      0 |          0 |
|             bundleIn_0_d_sink                               |                                                              AsyncQueueSink_2 |          5 |          5 |       0 |    0 |    51 |      0 |      0 |          0 |
|               (bundleIn_0_d_sink)                           |                                                              AsyncQueueSink_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                          ClockCrossingReg_w43 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               sink_valid_0                                  |                                                                AsyncValidSync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid_1                                  |                                                             AsyncValidSync_29 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_37 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_extend                                 |                                                             AsyncValidSync_30 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_2_35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid                                  |                                                             AsyncValidSync_31 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                     AsyncResetSynchronizerShiftReg_w1_d3_i0_2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_source                                     |                                                            AsyncQueueSource_2 |          2 |          2 |       0 |    0 |    45 |      0 |      0 |          0 |
|               (x1_a_source)                                 |                                                            AsyncQueueSource_2 |          1 |          1 |       0 |    0 |    42 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_27 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmOuter                                           |                                                            TLDebugModuleOuter |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|           dmactiveAck_dmactiveAckSync                       |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_23 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                    |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiBypass                                         |                                                                   TLBusBypass |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|             bar                                             |                                                                TLBusBypassBar |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dmiXbar                                           |                                                                      TLXbar_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           io_innerCtrl_source                               |                                                            AsyncQueueSource_3 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|             (io_innerCtrl_source)                           |                                                            AsyncQueueSource_3 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|             ridx_ridx_gray                                  |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_24 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       uartClockDomainWrapper                                |                                                  ClockSinkDomain_2__xdcDup__1 |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|         uart_0                                              |                                                             TLUART__xdcDup__1 |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|           (uart_0)                                          |                                                             TLUART__xdcDup__1 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |          0 |
|           intsource                                         |                                                    IntSyncCrossingSource_1_16 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                     AsyncResetRegVec_w1_i0_22 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                               |                                                                     UARTRx_17 |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                               |                                                                   Queue_27_18 |         16 |         10 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                           |                                                                   Queue_27_18 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_21 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                               |                                                             UARTTx__xdcDup__1 |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                               |                                                                   Queue_27_19 |         14 |          8 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                           |                                                                   Queue_27_19 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_20 |          6 |          0 |       6 |    0 |     0 |      0 |      0 |          0 |
|       uartClockDomainWrapper_1                              |                                                             ClockSinkDomain_2 |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|         uart_0                                              |                                                                        TLUART |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|           (uart_0)                                          |                                                                        TLUART |          0 |          0 |       0 |    0 |    29 |      0 |      0 |          0 |
|           intsource                                         |                                                    IntSyncCrossingSource_1_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                        AsyncResetRegVec_w1_i0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                               |                                                                        UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                               |                                                                      Queue_27 |         16 |         10 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                           |                                                                      Queue_27 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_15 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                               |                                                                        UARTTx |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                               |                                                                   Queue_27_14 |         14 |          8 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                           |                                                                   Queue_27_14 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                   ram_combMem |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|     system_debug_systemjtag_reset_catcher                   |                                                          ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_10 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        |                                 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   dutWrangler                                               |                                                                 ResetWrangler |          6 |          6 |       0 |    0 |    17 |      0 |      0 |          0 |
|     debounced_debounce                                      |                                                       AsyncResetRegVec_w13_i0 |          5 |          5 |       0 |    0 |    13 |      0 |      0 |          0 |
|     deglitched_deglitch                                     |                                                                 AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     x1_reset_catcher                                        |                          ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED_7 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |       AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED_8 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED_9 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessBinderReset_catcher                                |                            ResetCatchAndSync_d3_Arty100TDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|     io_sync_reset_chain                                     |         AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100TDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |   AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100TDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessSysPLL                                             |                                                                 harnessSysPLL |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                    |                                                         harnessSysPLL_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   ram                                                       |                                                                     SerialRAM |        800 |        548 |     248 |    4 |   579 |      0 |      8 |          0 |
|     buffer                                                  |                                                                   TLBuffer_22 |        163 |         31 |     132 |    0 |     6 |      0 |      0 |          0 |
|       bundleIn_0_d_q                                        |                                                                      Queue_32 |         70 |         14 |      56 |    0 |     3 |      0 |      0 |          0 |
|         (bundleIn_0_d_q)                                    |                                                                      Queue_32 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                                                 ram_combMem_6 |         69 |         13 |      56 |    0 |     0 |      0 |      0 |          0 |
|       x1_a_q                                                |                                                                      Queue_31 |         93 |         17 |      76 |    0 |     3 |      0 |      0 |          0 |
|         (x1_a_q)                                            |                                                                      Queue_31 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                                                ram_combMem_16 |         88 |         12 |      76 |    0 |     0 |      0 |      0 |          0 |
|     buffer_1                                                |                                     TLBuffer_14_Arty100TDDRHarness_UNIQUIFIED |        125 |          9 |     116 |    0 |     6 |      0 |      0 |          0 |
|       bundleIn_0_d_q                                        |                                        Queue_23_Arty100TDDRHarness_UNIQUIFIED |         48 |          4 |      44 |    0 |     3 |      0 |      0 |          0 |
|         (bundleIn_0_d_q)                                    |                                        Queue_23_Arty100TDDRHarness_UNIQUIFIED |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                   ram_combMem_2_Arty100TDDRHarness_UNIQUIFIED |         46 |          2 |      44 |    0 |     0 |      0 |      0 |          0 |
|       x1_a_q                                                |                                        Queue_22_Arty100TDDRHarness_UNIQUIFIED |         77 |          5 |      72 |    0 |     3 |      0 |      0 |          0 |
|         (x1_a_q)                                            |                                        Queue_22_Arty100TDDRHarness_UNIQUIFIED |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                  ram_combMem_11_Arty100TDDRHarness_UNIQUIFIED |         74 |          2 |      72 |    0 |     0 |      0 |      0 |          0 |
|     fragmenter                                              |                                                               TLFragmenter_15 |         39 |         39 |       0 |    0 |    48 |      0 |      0 |          0 |
|       (fragmenter)                                          |                                                               TLFragmenter_15 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |          0 |
|       repeater                                              |                                                                   Repeater_15 |         31 |         31 |       0 |    0 |    37 |      0 |      0 |          0 |
|     serdesser                                               |                                                                 TLSerdesser_1 |        192 |        188 |       0 |    4 |   277 |      0 |      0 |          0 |
|       (serdesser)                                           |                                                                 TLSerdesser_1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       inDes                                                 |                             GenericDeserializer_Arty100TDDRHarness_UNIQUIFIED |         52 |         52 |       0 |    0 |   118 |      0 |      0 |          0 |
|       outArb                                                |                             HellaPeekingArbiter_Arty100TDDRHarness_UNIQUIFIED |        127 |        127 |       0 |    0 |     3 |      0 |      0 |          0 |
|       outSer                                                |                               GenericSerializer_Arty100TDDRHarness_UNIQUIFIED |         13 |          9 |       0 |    4 |   153 |      0 |      0 |          0 |
|     srams                                                   |                                                                         TLRAM |         40 |         40 |       0 |    0 |    80 |      0 |      8 |          0 |
|       (srams)                                               |                                                                         TLRAM |          0 |          0 |       0 |    0 |    80 |      0 |      0 |          0 |
|       mem                                                   |                                                                           mem |         40 |         40 |       0 |    0 |     0 |      0 |      8 |          0 |
|         mem_ext                                             |                                                                       mem_ext |         40 |         40 |       0 |    0 |     0 |      0 |      8 |          0 |
|           mem_0_0                                           |                                                                 split_mem_ext |          7 |          7 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_1                                           |                                                               split_mem_ext_0 |          7 |          7 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_2                                           |                                                               split_mem_ext_1 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_3                                           |                                                               split_mem_ext_2 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_4                                           |                                                               split_mem_ext_3 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_5                                           |                                                               split_mem_ext_4 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_6                                           |                                                               split_mem_ext_5 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|           mem_0_7                                           |                                                               split_mem_ext_6 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|     tsi2tl                                                  |                                                                 TSIToTileLink |        241 |        241 |       0 |    0 |   162 |      0 |      0 |          0 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 14:04:46 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_clock_utilization -file /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/report/utilization.txt -append
| Design       : Arty100TDDRHarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Clock Region Cell Placement per Global Clock: Region X0Y1
10. Clock Region Cell Placement per Global Clock: Region X1Y1
11. Clock Region Cell Placement per Global Clock: Region X0Y2
12. Clock Region Cell Placement per Global Clock: Region X1Y2
13. Clock Region Cell Placement per Global Clock: Region X0Y3
14. Clock Region Cell Placement per Global Clock: Region X1Y3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    3 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    1 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+----------------------------------+-----------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                  | Driver Pin                       | Net                                           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+----------------------------------+-----------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 6 |       12030 |               0 |       20.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf/O | harnessSysPLL/inst/clk_out1                   |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 1 |         291 |               0 |      100.000 | JTCK                   | jtag_jtag_TCK_IBUF_BUFG_inst/O   | jtag_jtag_TCK_IBUF_BUFG                       |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |                 1 |           1 |               0 |       10.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/clkf_buf/O    | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+----------------------------------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock           | Driver Pin                                | Net                                       |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
| src0      | g0        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              20.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0  | harnessSysPLL/inst/clk_out1_harnessSysPLL |
| src1      | g1        | IBUF/O              | IOB_X1Y124 | IOB_X1Y124      | X1Y2         |           1 |               0 |             100.000 | JTCK                   | jtag_jtag_TCK_IBUF_inst/O                 | jtag_jtag_TCK_IBUF                        |
| src2      | g2        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              10.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT | harnessSysPLL/inst/clkfbout_harnessSysPLL |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1500 |    0 |   550 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1147 |  2000 |  322 |   600 |    4 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  349 |  1900 |  111 |   650 |    0 |    60 |    0 |    30 |    1 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    3 |    50 | 1911 |  2000 |  410 |   600 |    4 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 | 2142 |  1900 |  785 |   650 |    1 |    60 |    0 |    30 |   13 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 | 3756 |  2600 |  700 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 | 2516 |  1350 |  900 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------+
| g0        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |      20.000 | {0.000 10.000} |       11579 |        0 |              0 |        0 | harnessSysPLL/inst/clk_out1 |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-----------------------+
|    | X0    | X1    | HORIZONTAL PROG DELAY |
+----+-------+-------+-----------------------+
| Y3 |  3768 |  2225 |                     0 |
| Y2 |  1920 |  2158 |                     0 |
| Y1 |  1158 |   350 |                     0 |
| Y0 |     0 |     0 |                     - |
+----+-------+-------+-----------------------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| g1        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         291 |        0 |              0 |        0 | jtag_jtag_TCK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-----------------------+
|    | X0 | X1   | HORIZONTAL PROG DELAY |
+----+----+------+-----------------------+
| Y3 |  0 |  291 |                     0 |
| Y2 |  0 |    0 |                     - |
| Y1 |  0 |    0 |                     - |
| Y0 |  0 |    0 |                     - |
+----+----+------+-----------------------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
| g2        | BUFG/O          | n/a               | clkfbout_harnessSysPLL |      10.000 | {0.000 5.000} |           0 |        0 |              1 |        0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  1 |                     0 |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


9. Clock Region Cell Placement per Global Clock: Region X0Y1
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        1158 |               0 | 1147 |           3 |    4 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |         350 |               0 | 349 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        1920 |               0 | 1911 |           1 |    4 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2158 |               0 | 2142 |           1 |    1 |  13 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1                   |
| g2        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        3768 |               0 | 3756 |          12 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        2225 |               0 | 2225 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
| g1        | n/a   | BUFG/O          | None       |         291 |               0 |  291 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | jtag_jtag_TCK_IBUF_BUFG     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells jtag_jtag_TCK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y18 [get_cells harnessSysPLL/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells harnessSysPLL/inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports sys_clock]

# Clock net "jtag_jtag_TCK_IBUF_BUFG" driven by instance "jtag_jtag_TCK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_jtag_jtag_TCK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="jtag_jtag_TCK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1" driven by instance "harnessSysPLL/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 14:04:46 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ram_utilization -file /home/binhkieudo/Workspace/tmp/HCMUSTProject/framework/generated-src/framework.fpga.arty100t.Arty100TDDRHarness.Arty100TRocketConfig/obj/report/utilization.txt -append -detail
| Design       : Arty100TDDRHarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization - Inferred
4. Memory Performance - Inferred
5. Block Ram / URAM Memory Power - Inferred

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |          9 |       135 |  6.67 |    100.00 |
|  RAMB18E1                |         18 |           |       |    100.00 |
| LUTMs as Distributed RAM |       1750 |     19000 |  9.21 |    100.00 |
|  LUTMs as RAM32X1D       |         18 |           |       |    100.00 |
|  LUTMs as RAM32M         |       1732 |           |       |    100.00 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


2. Memory Description
---------------------

+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| Memory Name                                                                                                                  | Array Size | Memory Type | Port 1 Dimension / Map | Port 2 Dimension / Map |
+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| ram/srams/mem/mem_ext/mem_0_0/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_0/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_1/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_1/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_2/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_2/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_3/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_3/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_4/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_4/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_5/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_5/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_6/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_6/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| ram/srams/mem/mem_ext/mem_0_7/ram                                                                                            |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  ram/srams/mem/mem_ext/mem_0_7/ram_reg                                                                                       |       8192 |             |  A:A:512x8             |  B:B:512x8             |
+------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+


3. Memory Utilization - Inferred
--------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| Memory Name                                                                                                                  | Primitive | Available Bits | Used Bits | Bit Util% | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util% | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util% |
+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| ram/srams/mem/mem_ext/mem_0_0/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_0/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_1/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_1/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_2/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_2/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_3/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_3/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_4/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_4/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_5/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_5/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_6/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_6/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| ram/srams/mem/mem_ext/mem_0_7/ram                                                                                            |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  ram/srams/mem/mem_ext/mem_0_7/ram_reg                                                                                       | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+


4. Memory Performance - Inferred
--------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                                                                                  | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Type | Port A Requirement (ns) | Port B Type | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    20.0 |       Write |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_0/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_0/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_1/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_1/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_2/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_2/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_3/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_3/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_4/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_4/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_5/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_5/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_6/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_6/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
| ram/srams/mem/mem_ext/mem_0_7/ram                                                                                            |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  ram/srams/mem/mem_ext/mem_0_7/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    20.0 |        Read |                    20.0 |           |        |        |       0 |           |        |        |       0 |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power - Inferred
-------------------------------------------

+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| Memory Name                                                                                                                  | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Power Gated      | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Power Gated      | Port B Enable | Port B WRITE_MODE | B Cascade |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_0/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_0/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_1/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_1/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_2/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_2/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_3/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_3/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_4/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_4/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_5/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_5/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_6/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_6/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| ram/srams/mem/mem_ext/mem_0_7/ram                                                                                            |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  ram/srams/mem/mem_ext/mem_0_7/ram_reg                                                                                       | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
+------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+


