#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 07 13:28:27 2018
# Process ID: 9164
# Log file: E:/CPU_Design/The_redirect_line_CPU_FPGA/vivado.log
# Journal file: E:/CPU_Design/The_redirect_line_CPU_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 703.395 ; gain = 154.316
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:29:57 2018...
