$date
	Sun Oct 18 21:07:48 2015
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module oper1 $end
$var wire 1 ! clk $end
$var wire 8 " constant [7:0] $end
$var wire 1 # rst $end
$var wire 32 $ wordIn [31:0] $end
$var wire 24 % zeros [23:0] $end
$var reg 8 & temporal [7:0] $end
$var reg 32 ' wordOut [31:0] $end
$upscope $end
$scope module tester $end
$var wire 32 ( Qw [31:0] $end
$var wire 1 ) clk $end
$var wire 128 * key [127:0] $end
$var wire 32 + out0 [31:0] $end
$var wire 32 , out1 [31:0] $end
$var wire 32 - out2 [31:0] $end
$var wire 32 . out3 [31:0] $end
$var wire 32 / pW [31:0] $end
$var wire 1 0 rst $end
$scope module test $end
$var reg 1 1 clk $end
$var reg 128 2 key [127:0] $end
$var reg 32 3 pW [31:0] $end
$var reg 32 4 qW [31:0] $end
$var reg 1 5 rst $end
$upscope $end
$scope module pegado $end
$var wire 1 ) clk $end
$var wire 128 6 key [127:0] $end
$var wire 32 7 out0 [31:0] $end
$var wire 32 8 out1 [31:0] $end
$var wire 32 9 out2 [31:0] $end
$var wire 32 : out3 [31:0] $end
$var wire 32 ; pW [31:0] $end
$var wire 32 < qW [31:0] $end
$var wire 1 0 rst $end
$var reg 17 = count [16:0] $end
$var reg 1 > done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
bx =
b101 <
b1010 ;
bz :
bz 9
bz 8
bz 7
b11111111111111101110111011100101100001101000010011111111111100000101111111111110010010010011100001010011000000000000010000110100 6
05
b101 4
b1010 3
b11111111111111101110111011100101100001101000010011111111111100000101111111111110010010010011100001010011000000000000010000110100 2
01
00
b1010 /
bz .
bz -
bz ,
bz +
b11111111111111101110111011100101100001101000010011111111111100000101111111111110010010010011100001010011000000000000010000110100 *
0)
b101 (
bx '
bx &
b0 %
bz $
z#
bz "
z!
$end
#200
b0 .
b0 :
b0 -
b0 9
b0 ,
b0 8
b0 +
b0 7
0>
b10000 =
15
10
#400
05
00
#500
11
1)
#1000
01
0)
#1500
11
1)
#2000
01
0)
#2500
11
1)
#3000
01
0)
#3500
11
1)
#4000
01
0)
#4500
11
1)
#5000
01
0)
#5500
11
1)
#6000
01
0)
#6500
11
1)
#7000
01
0)
#7500
11
1)
#8000
01
0)
#8500
11
1)
#9000
01
0)
#9500
11
1)
#10000
01
0)
#10500
11
1)
#11000
01
0)
#11500
11
1)
#12000
01
0)
#12500
11
1)
#13000
01
0)
#13500
11
1)
#14000
01
0)
#14500
11
1)
#15000
01
0)
#15500
11
1)
#16000
01
0)
#16500
11
1)
#17000
01
0)
#17400
