<stg><name>compute_tile_Pipeline_VITIS_LOOP_147_8</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n2_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %n2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body75.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body75.i.i:0 %n2 = load i6 %n2_1

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body75.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body75.i.i:2 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75.i.i:3 %br_ln147 = br i1 %tmp_15, void %for.body75.split.i.i, void %VITIS_LOOP_157_9.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:2 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:3 %zext_ln147 = zext i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:4 %acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:5 %t = load i2 %acc2_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:16 %acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:18 %acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:20 %acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:22 %acc2_4_addr = getelementptr i32 %acc2_4, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:24 %acc2_5_addr = getelementptr i32 %acc2_5, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:26 %acc2_6_addr = getelementptr i32 %acc2_6, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_6_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:28 %acc2_7_addr = getelementptr i32 %acc2_7, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="acc2_7_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:29 %acc2_1_load = load i2 %acc2_1_addr

]]></Node>
<StgValue><ssdm name="acc2_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:39 %acc2_2_load = load i2 %acc2_2_addr

]]></Node>
<StgValue><ssdm name="acc2_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:49 %acc2_3_load = load i2 %acc2_3_addr

]]></Node>
<StgValue><ssdm name="acc2_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:59 %acc2_4_load = load i2 %acc2_4_addr

]]></Node>
<StgValue><ssdm name="acc2_4_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:69 %acc2_5_load = load i2 %acc2_5_addr

]]></Node>
<StgValue><ssdm name="acc2_5_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:79 %acc2_6_load = load i2 %acc2_6_addr

]]></Node>
<StgValue><ssdm name="acc2_6_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:89 %t_1 = load i2 %acc2_7_addr

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body75.split.i.i:108 %add_ln147 = add i6 %n2, i6 8

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body75.split.i.i:109 %store_ln147 = store i6 %add_ln147, i6 %n2_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:5 %t = load i2 %acc2_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:12 %tmp_1 = fcmp_ogt  i32 %t, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:29 %acc2_1_load = load i2 %acc2_1_addr

]]></Node>
<StgValue><ssdm name="acc2_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:36 %tmp_3 = fcmp_ogt  i32 %acc2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:39 %acc2_2_load = load i2 %acc2_2_addr

]]></Node>
<StgValue><ssdm name="acc2_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:46 %tmp_5 = fcmp_ogt  i32 %acc2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:49 %acc2_3_load = load i2 %acc2_3_addr

]]></Node>
<StgValue><ssdm name="acc2_3_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:56 %tmp_7 = fcmp_ogt  i32 %acc2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:59 %acc2_4_load = load i2 %acc2_4_addr

]]></Node>
<StgValue><ssdm name="acc2_4_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:66 %tmp_9 = fcmp_ogt  i32 %acc2_4_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:69 %acc2_5_load = load i2 %acc2_5_addr

]]></Node>
<StgValue><ssdm name="acc2_5_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:76 %tmp_10 = fcmp_ogt  i32 %acc2_5_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:79 %acc2_6_load = load i2 %acc2_6_addr

]]></Node>
<StgValue><ssdm name="acc2_6_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:86 %tmp_12 = fcmp_ogt  i32 %acc2_6_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
for.body75.split.i.i:89 %t_1 = load i2 %acc2_7_addr

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:96 %tmp_14 = fcmp_ogt  i32 %t_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
VITIS_LOOP_157_9.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body75.split.i.i:0 %speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln147"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body75.split.i.i:1 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:6 %bitcast_ln150 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln150"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:7 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:8 %trunc_ln150 = trunc i32 %bitcast_ln150

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:9 %icmp_ln150 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:10 %icmp_ln150_1 = icmp_eq  i23 %trunc_ln150, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:11 %or_ln150 = or i1 %icmp_ln150_1, i1 %icmp_ln150

]]></Node>
<StgValue><ssdm name="or_ln150"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:12 %tmp_1 = fcmp_ogt  i32 %t, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:13 %and_ln150 = and i1 %or_ln150, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln150"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:14 %select_ln150 = select i1 %and_ln150, i32 %t, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:15 %f2_addr = getelementptr i32 %f2, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:17 %f2_1_addr = getelementptr i32 %f2_1, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:19 %f2_2_addr = getelementptr i32 %f2_2, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:21 %f2_3_addr = getelementptr i32 %f2_3, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:23 %f2_4_addr = getelementptr i32 %f2_4, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_4_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:25 %f2_5_addr = getelementptr i32 %f2_5, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:27 %f2_6_addr = getelementptr i32 %f2_6, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_6_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:30 %bitcast_ln150_1 = bitcast i32 %acc2_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:31 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:32 %trunc_ln150_1 = trunc i32 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:33 %icmp_ln150_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:34 %icmp_ln150_3 = icmp_eq  i23 %trunc_ln150_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:35 %or_ln150_1 = or i1 %icmp_ln150_3, i1 %icmp_ln150_2

]]></Node>
<StgValue><ssdm name="or_ln150_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:36 %tmp_3 = fcmp_ogt  i32 %acc2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:37 %and_ln150_1 = and i1 %or_ln150_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln150_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:38 %select_ln150_1 = select i1 %and_ln150_1, i32 %acc2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:40 %bitcast_ln150_2 = bitcast i32 %acc2_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:41 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:42 %trunc_ln150_2 = trunc i32 %bitcast_ln150_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:43 %icmp_ln150_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:44 %icmp_ln150_5 = icmp_eq  i23 %trunc_ln150_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:45 %or_ln150_2 = or i1 %icmp_ln150_5, i1 %icmp_ln150_4

]]></Node>
<StgValue><ssdm name="or_ln150_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:46 %tmp_5 = fcmp_ogt  i32 %acc2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:47 %and_ln150_2 = and i1 %or_ln150_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln150_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:48 %select_ln150_2 = select i1 %and_ln150_2, i32 %acc2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:50 %bitcast_ln150_3 = bitcast i32 %acc2_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:51 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:52 %trunc_ln150_3 = trunc i32 %bitcast_ln150_3

]]></Node>
<StgValue><ssdm name="trunc_ln150_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:53 %icmp_ln150_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:54 %icmp_ln150_7 = icmp_eq  i23 %trunc_ln150_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:55 %or_ln150_3 = or i1 %icmp_ln150_7, i1 %icmp_ln150_6

]]></Node>
<StgValue><ssdm name="or_ln150_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:56 %tmp_7 = fcmp_ogt  i32 %acc2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:57 %and_ln150_3 = and i1 %or_ln150_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln150_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:58 %select_ln150_3 = select i1 %and_ln150_3, i32 %acc2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:60 %bitcast_ln150_4 = bitcast i32 %acc2_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:61 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:62 %trunc_ln150_4 = trunc i32 %bitcast_ln150_4

]]></Node>
<StgValue><ssdm name="trunc_ln150_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:63 %icmp_ln150_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_8"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:64 %icmp_ln150_9 = icmp_eq  i23 %trunc_ln150_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:65 %or_ln150_4 = or i1 %icmp_ln150_9, i1 %icmp_ln150_8

]]></Node>
<StgValue><ssdm name="or_ln150_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:66 %tmp_9 = fcmp_ogt  i32 %acc2_4_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:67 %and_ln150_4 = and i1 %or_ln150_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln150_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:68 %select_ln150_4 = select i1 %and_ln150_4, i32 %acc2_4_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:70 %bitcast_ln150_5 = bitcast i32 %acc2_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_5"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:71 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:72 %trunc_ln150_5 = trunc i32 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="trunc_ln150_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:73 %icmp_ln150_10 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:74 %icmp_ln150_11 = icmp_eq  i23 %trunc_ln150_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_11"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:75 %or_ln150_5 = or i1 %icmp_ln150_11, i1 %icmp_ln150_10

]]></Node>
<StgValue><ssdm name="or_ln150_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:76 %tmp_10 = fcmp_ogt  i32 %acc2_5_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:77 %and_ln150_5 = and i1 %or_ln150_5, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln150_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:78 %select_ln150_5 = select i1 %and_ln150_5, i32 %acc2_5_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:80 %bitcast_ln150_6 = bitcast i32 %acc2_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln150_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:81 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:82 %trunc_ln150_6 = trunc i32 %bitcast_ln150_6

]]></Node>
<StgValue><ssdm name="trunc_ln150_6"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:83 %icmp_ln150_12 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_12"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:84 %icmp_ln150_13 = icmp_eq  i23 %trunc_ln150_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:85 %or_ln150_6 = or i1 %icmp_ln150_13, i1 %icmp_ln150_12

]]></Node>
<StgValue><ssdm name="or_ln150_6"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:86 %tmp_12 = fcmp_ogt  i32 %acc2_6_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:87 %and_ln150_6 = and i1 %or_ln150_6, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln150_6"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:88 %select_ln150_6 = select i1 %and_ln150_6, i32 %acc2_6_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:90 %bitcast_ln150_7 = bitcast i32 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body75.split.i.i:91 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln150_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="23" op_0_bw="32">
<![CDATA[
for.body75.split.i.i:92 %trunc_ln150_7 = trunc i32 %bitcast_ln150_7

]]></Node>
<StgValue><ssdm name="trunc_ln150_7"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body75.split.i.i:93 %icmp_ln150_14 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln150_14"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body75.split.i.i:94 %icmp_ln150_15 = icmp_eq  i23 %trunc_ln150_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln150_15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:95 %or_ln150_7 = or i1 %icmp_ln150_15, i1 %icmp_ln150_14

]]></Node>
<StgValue><ssdm name="or_ln150_7"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body75.split.i.i:96 %tmp_14 = fcmp_ogt  i32 %t_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body75.split.i.i:97 %and_ln150_7 = and i1 %or_ln150_7, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln150_7"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body75.split.i.i:98 %select_ln150_7 = select i1 %and_ln150_7, i32 %t_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln150_7"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body75.split.i.i:99 %f2_7_addr = getelementptr i32 %f2_7, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="f2_7_addr"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:100 %store_ln150 = store i32 %select_ln150, i2 %f2_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:101 %store_ln150 = store i32 %select_ln150_1, i2 %f2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:102 %store_ln150 = store i32 %select_ln150_2, i2 %f2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:103 %store_ln150 = store i32 %select_ln150_3, i2 %f2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:104 %store_ln150 = store i32 %select_ln150_4, i2 %f2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:105 %store_ln150 = store i32 %select_ln150_5, i2 %f2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:106 %store_ln150 = store i32 %select_ln150_6, i2 %f2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body75.split.i.i:107 %store_ln150 = store i32 %select_ln150_7, i2 %f2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.body75.split.i.i:110 %br_ln147 = br void %for.body75.i.i

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
