-- VHDL for IBM SMS ALD page 13.14.02.1
-- Title: OP CODE GROUPING
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:31 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_02_1_OP_CODE_GROUPING is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_POUND_SIGN_OP_CODE:	 in STD_LOGIC;
		MS_RESET_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_ADD_OR_SUBT_OP_CODES:	 in STD_LOGIC;
		MS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		MS_ADD_TYPE_OP_CODES:	 out STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES:	 out STD_LOGIC;
		PS_ADD_TYPE_OP_CODES:	 out STD_LOGIC);
end ALD_13_14_02_1_OP_CODE_GROUPING;

architecture behavioral of ALD_13_14_02_1_OP_CODE_GROUPING is 

	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_1C_D: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;

begin

	OUT_5C_NoPin <= NOT(MS_RESET_TYPE_OP_CODES AND MS_ADD_OR_SUBT_OP_CODES );
	OUT_4C_R <= NOT OUT_5C_NoPin;
	OUT_2C_NoPin <= NOT(OUT_4C_R AND MS_1401_POUND_SIGN_OP_CODE AND MS_MPLY_OR_DIV_OP_CODES );
	OUT_1C_D <= NOT OUT_2C_NoPin;
	OUT_3D_D <= NOT OUT_4C_R;
	OUT_1D_C <= NOT OUT_1C_D;

	MS_ADD_TYPE_OP_CODES <= OUT_4C_R;
	PS_ADD_TYPE_OP_CODES <= OUT_3D_D;
	PS_ARITH_TYPE_OP_CODES <= OUT_1D_C;


end;
