==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:53:36) to (Sobel_class.cpp:53:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:41:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:78:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[102] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [100]  (3.36 ns)
	'add' operation of DSP[102] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [102]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln78', Sobel_class.cpp:78) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:60 on array 'line0_V' [110]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.482 seconds; current allocated memory: 116.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 117.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 118.111 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 186.312 ; gain = 93.625
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 26.425 seconds; peak allocated memory: 118.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:53:36) to (Sobel_class.cpp:53:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (Sobel_class.cpp:46:33) in function 'sobel_rgb_axis'.
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:41:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:78:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[113] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [111]  (3.36 ns)
	'add' operation of DSP[113] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [113]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln78', Sobel_class.cpp:78) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:60 on array 'line0_V' [121]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.078 seconds; current allocated memory: 116.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 117.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 118.731 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 186.758 ; gain = 94.184
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 22.927 seconds; peak allocated memory: 118.731 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:54:36) to (Sobel_class.cpp:54:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:41:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:79:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[105] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:61) [103]  (3.36 ns)
	'add' operation of DSP[105] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:61) [105]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln79', Sobel_class.cpp:79) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:61 on array 'line0_V' [113]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.931 seconds; current allocated memory: 116.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 117.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 118.143 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 186.934 ; gain = 94.332
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 22.439 seconds; peak allocated memory: 118.143 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:62) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:54:36) to (Sobel_class.cpp:54:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (Sobel_class.cpp:46:33) in function 'sobel_rgb_axis'.
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:41:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:80:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[114] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:62) [112]  (3.36 ns)
	'add' operation of DSP[114] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:62) [114]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln80', Sobel_class.cpp:80) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:62 on array 'line0_V' [122]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.344 seconds; current allocated memory: 116.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 117.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 118.699 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 187.234 ; gain = 94.730
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 23.242 seconds; peak allocated memory: 118.699 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:58:36) to (Sobel_class.cpp:58:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (Sobel_class.cpp:50:33) in function 'sobel_rgb_axis'.
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:45:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:84:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[117] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:66) [115]  (3.36 ns)
	'add' operation of DSP[117] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:66) [117]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln84', Sobel_class.cpp:84) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:66 on array 'line0_V' [125]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.56 seconds; current allocated memory: 116.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 117.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'width' and 'height' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 118.832 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 186.926 ; gain = 94.391
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 23.765 seconds; peak allocated memory: 118.832 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'row_loop' (Sobel_class.cpp:51) in function 'sobel_rgb_axis' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'col_loop' (Sobel_class.cpp:60) in function 'sobel_rgb_axis': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:38) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:60:36) to (Sobel_class.cpp:60:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (Sobel_class.cpp:51:33) in function 'sobel_rgb_axis'.
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:45:14)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:84:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[121] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:66) [119]  (3.36 ns)
	'add' operation of DSP[121] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:66) [121]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln84', Sobel_class.cpp:84) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:66 on array 'line0_V' [129]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.735 seconds; current allocated memory: 116.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 117.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'width' and 'height' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 118.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 186.898 ; gain = 94.367
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 23.887 seconds; peak allocated memory: 118.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:72) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sobel_rgb_axis' (Sobel_class.cpp:22).
WARNING: [XFORM 203-503] Cannot unroll loop 'init_cols' (Sobel_class.cpp:45) in function 'sobel_rgb_axis': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'pixel_loop' (Sobel_class.cpp:54) in function 'sobel_rgb_axis': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:37) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:72) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:54:45) to (Sobel_class.cpp:54:40) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:47:14)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:89:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:90:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[110] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:72) [108]  (3.36 ns)
	'add' operation of DSP[110] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:72) [110]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln90', Sobel_class.cpp:90) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:72 on array 'line0_V' [118]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.606 seconds; current allocated memory: 116.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 117.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'width' and 'height' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 118.528 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.840 ; gain = 94.250
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 13.028 seconds; peak allocated memory: 118.528 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Sobel_class.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [XFORM 203-102] Partitioning array 'w0.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w1.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'w2.V' (Sobel_class.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb_to_gray' into 'sobel_rgb_axis' (Sobel_class.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Sobel_class.cpp:53:36) to (Sobel_class.cpp:53:31) in function 'sobel_rgb_axis'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (Sobel_class.cpp:46:33) in function 'sobel_rgb_axis'.
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:41:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line1.V' (Sobel_class.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'line0.V' (Sobel_class.cpp:78:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_rgb_axis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'sobel_rgb_axis' consists of the following:
	'mul' operation of DSP[113] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [111]  (3.36 ns)
	'add' operation of DSP[113] ('ret.V', Sobel_class.cpp:17->Sobel_class.cpp:60) [113]  (3.82 ns)
	'store' operation ('line0_V_addr_1_write_ln78', Sobel_class.cpp:78) of variable 'gray.V', Sobel_class.cpp:17->Sobel_class.cpp:60 on array 'line0_V' [121]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.019 seconds; current allocated memory: 116.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 117.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_rgb_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/in_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/out_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_rgb_axis/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_rgb_axis' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line0_V' to 'sobel_rgb_axis_libkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_line1_V' to 'sobel_rgb_axis_licud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_8ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_madEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_rgb_axis_mac_muladd_6ns_8ns_16ns_16_1_1' to 'sobel_rgb_axis_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_madEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_rgb_axis_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_rgb_axis'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 118.731 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'sobel_rgb_axis_libkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 186.141 ; gain = 93.418
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_rgb_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_rgb_axis.
INFO: [HLS 200-112] Total elapsed time: 12.353 seconds; peak allocated memory: 118.731 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
