
lab_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002828  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002934  08002934  00012934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002958  08002958  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002958  08002958  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002958  08002958  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002958  08002958  00012958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800295c  0800295c  0001295c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000003c  0800299c  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  0800299c  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009834  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c86  00000000  00000000  00029899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0002b520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002bf90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fc4  00000000  00000000  0002c8e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c69e  00000000  00000000  000438ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824f0  00000000  00000000  0004ff4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d243a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028dc  00000000  00000000  000d2490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800291c 	.word	0x0800291c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	0800291c 	.word	0x0800291c

0800014c <fsm_automatic>:
#include "timer.h"
#include "input_reading.h"
#include "seven_seg.h"

int counter_1 = 0, counter_2 = 0;
void fsm_automatic() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (status) {
 8000150:	4b92      	ldr	r3, [pc, #584]	; (800039c <fsm_automatic+0x250>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3301      	adds	r3, #1
 8000156:	2b05      	cmp	r3, #5
 8000158:	f200 8114 	bhi.w	8000384 <fsm_automatic+0x238>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <fsm_automatic+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800017d 	.word	0x0800017d
 8000168:	08000185 	.word	0x08000185
 800016c:	080001cb 	.word	0x080001cb
 8000170:	08000237 	.word	0x08000237
 8000174:	080002a9 	.word	0x080002a9
 8000178:	08000313 	.word	0x08000313
		case INIT:
			status = MODE1;
 800017c:	4b87      	ldr	r3, [pc, #540]	; (800039c <fsm_automatic+0x250>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
			break;
 8000182:	e108      	b.n	8000396 <fsm_automatic+0x24a>
		case MODE1:
			led_config();
 8000184:	f000 f9ee 	bl	8000564 <led_config>
			counter_1 = T_RED;
 8000188:	4b85      	ldr	r3, [pc, #532]	; (80003a0 <fsm_automatic+0x254>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4a85      	ldr	r2, [pc, #532]	; (80003a4 <fsm_automatic+0x258>)
 800018e:	6013      	str	r3, [r2, #0]
			counter_2 = T_GREEN;
 8000190:	4b85      	ldr	r3, [pc, #532]	; (80003a8 <fsm_automatic+0x25c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a85      	ldr	r2, [pc, #532]	; (80003ac <fsm_automatic+0x260>)
 8000196:	6013      	str	r3, [r2, #0]
			update7SEG_buffer_auto(counter_1, counter_2);
 8000198:	4b82      	ldr	r3, [pc, #520]	; (80003a4 <fsm_automatic+0x258>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a83      	ldr	r2, [pc, #524]	; (80003ac <fsm_automatic+0x260>)
 800019e:	6812      	ldr	r2, [r2, #0]
 80001a0:	4611      	mov	r1, r2
 80001a2:	4618      	mov	r0, r3
 80001a4:	f000 feb6 	bl	8000f14 <update7SEG_buffer_auto>
			setTimer0(T_GREEN*1000);
 80001a8:	4b7f      	ldr	r3, [pc, #508]	; (80003a8 <fsm_automatic+0x25c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001b0:	fb02 f303 	mul.w	r3, r2, r3
 80001b4:	4618      	mov	r0, r3
 80001b6:	f000 ff97 	bl	80010e8 <setTimer0>
			setTimer4(1000);
 80001ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001be:	f000 ffe1 	bl	8001184 <setTimer4>
			status = RED_GREEN;
 80001c2:	4b76      	ldr	r3, [pc, #472]	; (800039c <fsm_automatic+0x250>)
 80001c4:	2201      	movs	r2, #1
 80001c6:	601a      	str	r2, [r3, #0]
			break;
 80001c8:	e0e5      	b.n	8000396 <fsm_automatic+0x24a>
		case RED_GREEN:
			led_config();
 80001ca:	f000 f9cb 	bl	8000564 <led_config>
			if (timer4_flag == 1) {
 80001ce:	4b78      	ldr	r3, [pc, #480]	; (80003b0 <fsm_automatic+0x264>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	d11d      	bne.n	8000212 <fsm_automatic+0xc6>
				counter_1--;
 80001d6:	4b73      	ldr	r3, [pc, #460]	; (80003a4 <fsm_automatic+0x258>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	3b01      	subs	r3, #1
 80001dc:	4a71      	ldr	r2, [pc, #452]	; (80003a4 <fsm_automatic+0x258>)
 80001de:	6013      	str	r3, [r2, #0]
				counter_2--;
 80001e0:	4b72      	ldr	r3, [pc, #456]	; (80003ac <fsm_automatic+0x260>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	4a71      	ldr	r2, [pc, #452]	; (80003ac <fsm_automatic+0x260>)
 80001e8:	6013      	str	r3, [r2, #0]
				if (counter_2 <= 0) counter_2 = T_AMBER;
 80001ea:	4b70      	ldr	r3, [pc, #448]	; (80003ac <fsm_automatic+0x260>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	dc03      	bgt.n	80001fa <fsm_automatic+0xae>
 80001f2:	4b70      	ldr	r3, [pc, #448]	; (80003b4 <fsm_automatic+0x268>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a6d      	ldr	r2, [pc, #436]	; (80003ac <fsm_automatic+0x260>)
 80001f8:	6013      	str	r3, [r2, #0]
				update7SEG_buffer_auto(counter_1, counter_2);
 80001fa:	4b6a      	ldr	r3, [pc, #424]	; (80003a4 <fsm_automatic+0x258>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a6b      	ldr	r2, [pc, #428]	; (80003ac <fsm_automatic+0x260>)
 8000200:	6812      	ldr	r2, [r2, #0]
 8000202:	4611      	mov	r1, r2
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fe85 	bl	8000f14 <update7SEG_buffer_auto>
				setTimer4(1000);
 800020a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800020e:	f000 ffb9 	bl	8001184 <setTimer4>
			}
			if (timer0_flag == 1) {
 8000212:	4b69      	ldr	r3, [pc, #420]	; (80003b8 <fsm_automatic+0x26c>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	2b01      	cmp	r3, #1
 8000218:	f040 80b6 	bne.w	8000388 <fsm_automatic+0x23c>
				setTimer0(T_AMBER*1000);
 800021c:	4b65      	ldr	r3, [pc, #404]	; (80003b4 <fsm_automatic+0x268>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000224:	fb02 f303 	mul.w	r3, r2, r3
 8000228:	4618      	mov	r0, r3
 800022a:	f000 ff5d 	bl	80010e8 <setTimer0>
				status = RED_AMBER;
 800022e:	4b5b      	ldr	r3, [pc, #364]	; (800039c <fsm_automatic+0x250>)
 8000230:	2202      	movs	r2, #2
 8000232:	601a      	str	r2, [r3, #0]
			}
			break;
 8000234:	e0a8      	b.n	8000388 <fsm_automatic+0x23c>
		case RED_AMBER:
			led_config();
 8000236:	f000 f995 	bl	8000564 <led_config>
			if (timer4_flag == 1) {
 800023a:	4b5d      	ldr	r3, [pc, #372]	; (80003b0 <fsm_automatic+0x264>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	2b01      	cmp	r3, #1
 8000240:	d121      	bne.n	8000286 <fsm_automatic+0x13a>
				counter_1--;
 8000242:	4b58      	ldr	r3, [pc, #352]	; (80003a4 <fsm_automatic+0x258>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	3b01      	subs	r3, #1
 8000248:	4a56      	ldr	r2, [pc, #344]	; (80003a4 <fsm_automatic+0x258>)
 800024a:	6013      	str	r3, [r2, #0]
				counter_2--;
 800024c:	4b57      	ldr	r3, [pc, #348]	; (80003ac <fsm_automatic+0x260>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	3b01      	subs	r3, #1
 8000252:	4a56      	ldr	r2, [pc, #344]	; (80003ac <fsm_automatic+0x260>)
 8000254:	6013      	str	r3, [r2, #0]
				if (counter_1 <= 0) {
 8000256:	4b53      	ldr	r3, [pc, #332]	; (80003a4 <fsm_automatic+0x258>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	2b00      	cmp	r3, #0
 800025c:	dc07      	bgt.n	800026e <fsm_automatic+0x122>
					counter_1 = T_GREEN;
 800025e:	4b52      	ldr	r3, [pc, #328]	; (80003a8 <fsm_automatic+0x25c>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a50      	ldr	r2, [pc, #320]	; (80003a4 <fsm_automatic+0x258>)
 8000264:	6013      	str	r3, [r2, #0]
					counter_2 = T_RED;
 8000266:	4b4e      	ldr	r3, [pc, #312]	; (80003a0 <fsm_automatic+0x254>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4a50      	ldr	r2, [pc, #320]	; (80003ac <fsm_automatic+0x260>)
 800026c:	6013      	str	r3, [r2, #0]
				}
				update7SEG_buffer_auto(counter_1, counter_2);
 800026e:	4b4d      	ldr	r3, [pc, #308]	; (80003a4 <fsm_automatic+0x258>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a4e      	ldr	r2, [pc, #312]	; (80003ac <fsm_automatic+0x260>)
 8000274:	6812      	ldr	r2, [r2, #0]
 8000276:	4611      	mov	r1, r2
 8000278:	4618      	mov	r0, r3
 800027a:	f000 fe4b 	bl	8000f14 <update7SEG_buffer_auto>
				setTimer4(1000);
 800027e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000282:	f000 ff7f 	bl	8001184 <setTimer4>
			}
			if (timer0_flag == 1) {
 8000286:	4b4c      	ldr	r3, [pc, #304]	; (80003b8 <fsm_automatic+0x26c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b01      	cmp	r3, #1
 800028c:	d17e      	bne.n	800038c <fsm_automatic+0x240>
				setTimer0(T_GREEN*1000);
 800028e:	4b46      	ldr	r3, [pc, #280]	; (80003a8 <fsm_automatic+0x25c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000296:	fb02 f303 	mul.w	r3, r2, r3
 800029a:	4618      	mov	r0, r3
 800029c:	f000 ff24 	bl	80010e8 <setTimer0>
				status = GREEN_RED;
 80002a0:	4b3e      	ldr	r3, [pc, #248]	; (800039c <fsm_automatic+0x250>)
 80002a2:	2203      	movs	r2, #3
 80002a4:	601a      	str	r2, [r3, #0]
			}
			break;
 80002a6:	e071      	b.n	800038c <fsm_automatic+0x240>
		case GREEN_RED:
			led_config();
 80002a8:	f000 f95c 	bl	8000564 <led_config>
			if (timer4_flag == 1) {
 80002ac:	4b40      	ldr	r3, [pc, #256]	; (80003b0 <fsm_automatic+0x264>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2b01      	cmp	r3, #1
 80002b2:	d11d      	bne.n	80002f0 <fsm_automatic+0x1a4>
				counter_1--;
 80002b4:	4b3b      	ldr	r3, [pc, #236]	; (80003a4 <fsm_automatic+0x258>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	3b01      	subs	r3, #1
 80002ba:	4a3a      	ldr	r2, [pc, #232]	; (80003a4 <fsm_automatic+0x258>)
 80002bc:	6013      	str	r3, [r2, #0]
				counter_2--;
 80002be:	4b3b      	ldr	r3, [pc, #236]	; (80003ac <fsm_automatic+0x260>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	3b01      	subs	r3, #1
 80002c4:	4a39      	ldr	r2, [pc, #228]	; (80003ac <fsm_automatic+0x260>)
 80002c6:	6013      	str	r3, [r2, #0]
				if (counter_1 <= 0) counter_1 = T_AMBER;
 80002c8:	4b36      	ldr	r3, [pc, #216]	; (80003a4 <fsm_automatic+0x258>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	dc03      	bgt.n	80002d8 <fsm_automatic+0x18c>
 80002d0:	4b38      	ldr	r3, [pc, #224]	; (80003b4 <fsm_automatic+0x268>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a33      	ldr	r2, [pc, #204]	; (80003a4 <fsm_automatic+0x258>)
 80002d6:	6013      	str	r3, [r2, #0]
				update7SEG_buffer_auto(counter_1, counter_2);
 80002d8:	4b32      	ldr	r3, [pc, #200]	; (80003a4 <fsm_automatic+0x258>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a33      	ldr	r2, [pc, #204]	; (80003ac <fsm_automatic+0x260>)
 80002de:	6812      	ldr	r2, [r2, #0]
 80002e0:	4611      	mov	r1, r2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fe16 	bl	8000f14 <update7SEG_buffer_auto>
				setTimer4(1000);
 80002e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002ec:	f000 ff4a 	bl	8001184 <setTimer4>
			}
			if (timer0_flag == 1) {
 80002f0:	4b31      	ldr	r3, [pc, #196]	; (80003b8 <fsm_automatic+0x26c>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2b01      	cmp	r3, #1
 80002f6:	d14b      	bne.n	8000390 <fsm_automatic+0x244>
				setTimer0(T_AMBER*1000);
 80002f8:	4b2e      	ldr	r3, [pc, #184]	; (80003b4 <fsm_automatic+0x268>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000300:	fb02 f303 	mul.w	r3, r2, r3
 8000304:	4618      	mov	r0, r3
 8000306:	f000 feef 	bl	80010e8 <setTimer0>
				status = AMBER_RED;
 800030a:	4b24      	ldr	r3, [pc, #144]	; (800039c <fsm_automatic+0x250>)
 800030c:	2204      	movs	r2, #4
 800030e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000310:	e03e      	b.n	8000390 <fsm_automatic+0x244>
		case AMBER_RED:
			led_config();
 8000312:	f000 f927 	bl	8000564 <led_config>
			if (timer4_flag == 1) {
 8000316:	4b26      	ldr	r3, [pc, #152]	; (80003b0 <fsm_automatic+0x264>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d121      	bne.n	8000362 <fsm_automatic+0x216>
				counter_1--;
 800031e:	4b21      	ldr	r3, [pc, #132]	; (80003a4 <fsm_automatic+0x258>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	3b01      	subs	r3, #1
 8000324:	4a1f      	ldr	r2, [pc, #124]	; (80003a4 <fsm_automatic+0x258>)
 8000326:	6013      	str	r3, [r2, #0]
				counter_2--;
 8000328:	4b20      	ldr	r3, [pc, #128]	; (80003ac <fsm_automatic+0x260>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3b01      	subs	r3, #1
 800032e:	4a1f      	ldr	r2, [pc, #124]	; (80003ac <fsm_automatic+0x260>)
 8000330:	6013      	str	r3, [r2, #0]
				if (counter_1 <= 0) {
 8000332:	4b1c      	ldr	r3, [pc, #112]	; (80003a4 <fsm_automatic+0x258>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	dc07      	bgt.n	800034a <fsm_automatic+0x1fe>
					counter_1 = T_RED;
 800033a:	4b19      	ldr	r3, [pc, #100]	; (80003a0 <fsm_automatic+0x254>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <fsm_automatic+0x258>)
 8000340:	6013      	str	r3, [r2, #0]
					counter_2 = T_GREEN;
 8000342:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <fsm_automatic+0x25c>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a19      	ldr	r2, [pc, #100]	; (80003ac <fsm_automatic+0x260>)
 8000348:	6013      	str	r3, [r2, #0]
				}
				update7SEG_buffer_auto(counter_1, counter_2);
 800034a:	4b16      	ldr	r3, [pc, #88]	; (80003a4 <fsm_automatic+0x258>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4a17      	ldr	r2, [pc, #92]	; (80003ac <fsm_automatic+0x260>)
 8000350:	6812      	ldr	r2, [r2, #0]
 8000352:	4611      	mov	r1, r2
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fddd 	bl	8000f14 <update7SEG_buffer_auto>
				setTimer4(1000);
 800035a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800035e:	f000 ff11 	bl	8001184 <setTimer4>
			}
			if (timer0_flag == 1) {
 8000362:	4b15      	ldr	r3, [pc, #84]	; (80003b8 <fsm_automatic+0x26c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b01      	cmp	r3, #1
 8000368:	d114      	bne.n	8000394 <fsm_automatic+0x248>
				setTimer0(T_GREEN*1000);
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <fsm_automatic+0x25c>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000372:	fb02 f303 	mul.w	r3, r2, r3
 8000376:	4618      	mov	r0, r3
 8000378:	f000 feb6 	bl	80010e8 <setTimer0>
				status = RED_GREEN;
 800037c:	4b07      	ldr	r3, [pc, #28]	; (800039c <fsm_automatic+0x250>)
 800037e:	2201      	movs	r2, #1
 8000380:	601a      	str	r2, [r3, #0]
			}
			break;
 8000382:	e007      	b.n	8000394 <fsm_automatic+0x248>
		default:
			break;
 8000384:	bf00      	nop
 8000386:	e006      	b.n	8000396 <fsm_automatic+0x24a>
			break;
 8000388:	bf00      	nop
 800038a:	e004      	b.n	8000396 <fsm_automatic+0x24a>
			break;
 800038c:	bf00      	nop
 800038e:	e002      	b.n	8000396 <fsm_automatic+0x24a>
			break;
 8000390:	bf00      	nop
 8000392:	e000      	b.n	8000396 <fsm_automatic+0x24a>
			break;
 8000394:	bf00      	nop
	}
}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	2000000c 	.word	0x2000000c
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000058 	.word	0x20000058
 80003a8:	20000008 	.word	0x20000008
 80003ac:	2000005c 	.word	0x2000005c
 80003b0:	2000009c 	.word	0x2000009c
 80003b4:	20000004 	.word	0x20000004
 80003b8:	2000008c 	.word	0x2000008c

080003bc <fsm_red_manual>:
#include "global.h"
#include "fsm_manual.h"
#include "timer.h"
#include "seven_seg.h"

void fsm_red_manual() {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	switch(status) {
 80003c0:	4b1d      	ldr	r3, [pc, #116]	; (8000438 <fsm_red_manual+0x7c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2b07      	cmp	r3, #7
 80003c6:	d023      	beq.n	8000410 <fsm_red_manual+0x54>
 80003c8:	2b07      	cmp	r3, #7
 80003ca:	dc2e      	bgt.n	800042a <fsm_red_manual+0x6e>
 80003cc:	2b05      	cmp	r3, #5
 80003ce:	d002      	beq.n	80003d6 <fsm_red_manual+0x1a>
 80003d0:	2b06      	cmp	r3, #6
 80003d2:	d010      	beq.n	80003f6 <fsm_red_manual+0x3a>
				HAL_GPIO_TogglePin(GPIOB, red_1_Pin | red_2_Pin);
				setTimer1(500);
			}
			break;
		default:
			break;
 80003d4:	e029      	b.n	800042a <fsm_red_manual+0x6e>
			led_config();
 80003d6:	f000 f8c5 	bl	8000564 <led_config>
			setTimer1(500);
 80003da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003de:	f000 fe9d 	bl	800111c <setTimer1>
			update7SEG_buffer_manual(2, T_RED);
 80003e2:	4b16      	ldr	r3, [pc, #88]	; (800043c <fsm_red_manual+0x80>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4619      	mov	r1, r3
 80003e8:	2002      	movs	r0, #2
 80003ea:	f000 fdc7 	bl	8000f7c <update7SEG_buffer_manual>
			status = AUTO_RED;
 80003ee:	4b12      	ldr	r3, [pc, #72]	; (8000438 <fsm_red_manual+0x7c>)
 80003f0:	2206      	movs	r2, #6
 80003f2:	601a      	str	r2, [r3, #0]
			break;
 80003f4:	e01e      	b.n	8000434 <fsm_red_manual+0x78>
			if (timer1_flag == 1) {
 80003f6:	4b12      	ldr	r3, [pc, #72]	; (8000440 <fsm_red_manual+0x84>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d117      	bne.n	800042e <fsm_red_manual+0x72>
				HAL_GPIO_TogglePin(GPIOB, red_1_Pin | red_2_Pin);
 80003fe:	2148      	movs	r1, #72	; 0x48
 8000400:	4810      	ldr	r0, [pc, #64]	; (8000444 <fsm_red_manual+0x88>)
 8000402:	f001 fa82 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000406:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800040a:	f000 fe87 	bl	800111c <setTimer1>
			break;
 800040e:	e00e      	b.n	800042e <fsm_red_manual+0x72>
			if (timer1_flag == 1) {
 8000410:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <fsm_red_manual+0x84>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	2b01      	cmp	r3, #1
 8000416:	d10c      	bne.n	8000432 <fsm_red_manual+0x76>
				HAL_GPIO_TogglePin(GPIOB, red_1_Pin | red_2_Pin);
 8000418:	2148      	movs	r1, #72	; 0x48
 800041a:	480a      	ldr	r0, [pc, #40]	; (8000444 <fsm_red_manual+0x88>)
 800041c:	f001 fa75 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000420:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000424:	f000 fe7a 	bl	800111c <setTimer1>
			break;
 8000428:	e003      	b.n	8000432 <fsm_red_manual+0x76>
			break;
 800042a:	bf00      	nop
 800042c:	e002      	b.n	8000434 <fsm_red_manual+0x78>
			break;
 800042e:	bf00      	nop
 8000430:	e000      	b.n	8000434 <fsm_red_manual+0x78>
			break;
 8000432:	bf00      	nop
	}
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}
 8000438:	2000000c 	.word	0x2000000c
 800043c:	20000000 	.word	0x20000000
 8000440:	20000090 	.word	0x20000090
 8000444:	40010c00 	.word	0x40010c00

08000448 <fsm_amber_manual>:

void fsm_amber_manual() {
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
	switch(status) {
 800044c:	4b1d      	ldr	r3, [pc, #116]	; (80004c4 <fsm_amber_manual+0x7c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b0a      	cmp	r3, #10
 8000452:	d023      	beq.n	800049c <fsm_amber_manual+0x54>
 8000454:	2b0a      	cmp	r3, #10
 8000456:	dc2e      	bgt.n	80004b6 <fsm_amber_manual+0x6e>
 8000458:	2b08      	cmp	r3, #8
 800045a:	d002      	beq.n	8000462 <fsm_amber_manual+0x1a>
 800045c:	2b09      	cmp	r3, #9
 800045e:	d010      	beq.n	8000482 <fsm_amber_manual+0x3a>
				HAL_GPIO_TogglePin(GPIOB, amber_1_Pin | amber_2_Pin);
				setTimer1(500);
			}
			break;
		default:
			break;
 8000460:	e029      	b.n	80004b6 <fsm_amber_manual+0x6e>
			led_config();
 8000462:	f000 f87f 	bl	8000564 <led_config>
			setTimer1(500);
 8000466:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800046a:	f000 fe57 	bl	800111c <setTimer1>
			update7SEG_buffer_manual(3, T_AMBER);
 800046e:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <fsm_amber_manual+0x80>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4619      	mov	r1, r3
 8000474:	2003      	movs	r0, #3
 8000476:	f000 fd81 	bl	8000f7c <update7SEG_buffer_manual>
			status = AUTO_AMBER;
 800047a:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <fsm_amber_manual+0x7c>)
 800047c:	2209      	movs	r2, #9
 800047e:	601a      	str	r2, [r3, #0]
			break;
 8000480:	e01e      	b.n	80004c0 <fsm_amber_manual+0x78>
			if (timer1_flag == 1) {
 8000482:	4b12      	ldr	r3, [pc, #72]	; (80004cc <fsm_amber_manual+0x84>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	2b01      	cmp	r3, #1
 8000488:	d117      	bne.n	80004ba <fsm_amber_manual+0x72>
				HAL_GPIO_TogglePin(GPIOB, amber_1_Pin | amber_2_Pin);
 800048a:	2190      	movs	r1, #144	; 0x90
 800048c:	4810      	ldr	r0, [pc, #64]	; (80004d0 <fsm_amber_manual+0x88>)
 800048e:	f001 fa3c 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000492:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000496:	f000 fe41 	bl	800111c <setTimer1>
			break;
 800049a:	e00e      	b.n	80004ba <fsm_amber_manual+0x72>
			if (timer1_flag == 1) {
 800049c:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <fsm_amber_manual+0x84>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	d10c      	bne.n	80004be <fsm_amber_manual+0x76>
				HAL_GPIO_TogglePin(GPIOB, amber_1_Pin | amber_2_Pin);
 80004a4:	2190      	movs	r1, #144	; 0x90
 80004a6:	480a      	ldr	r0, [pc, #40]	; (80004d0 <fsm_amber_manual+0x88>)
 80004a8:	f001 fa2f 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 80004ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004b0:	f000 fe34 	bl	800111c <setTimer1>
			break;
 80004b4:	e003      	b.n	80004be <fsm_amber_manual+0x76>
			break;
 80004b6:	bf00      	nop
 80004b8:	e002      	b.n	80004c0 <fsm_amber_manual+0x78>
			break;
 80004ba:	bf00      	nop
 80004bc:	e000      	b.n	80004c0 <fsm_amber_manual+0x78>
			break;
 80004be:	bf00      	nop
	}
}
 80004c0:	bf00      	nop
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	2000000c 	.word	0x2000000c
 80004c8:	20000004 	.word	0x20000004
 80004cc:	20000090 	.word	0x20000090
 80004d0:	40010c00 	.word	0x40010c00

080004d4 <fsm_green_manual>:

void fsm_green_manual() {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	switch(status) {
 80004d8:	4b1e      	ldr	r3, [pc, #120]	; (8000554 <fsm_green_manual+0x80>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b0d      	cmp	r3, #13
 80004de:	d024      	beq.n	800052a <fsm_green_manual+0x56>
 80004e0:	2b0d      	cmp	r3, #13
 80004e2:	dc30      	bgt.n	8000546 <fsm_green_manual+0x72>
 80004e4:	2b0b      	cmp	r3, #11
 80004e6:	d002      	beq.n	80004ee <fsm_green_manual+0x1a>
 80004e8:	2b0c      	cmp	r3, #12
 80004ea:	d010      	beq.n	800050e <fsm_green_manual+0x3a>
				HAL_GPIO_TogglePin(GPIOB, green_1_Pin | green_2_Pin);
				setTimer1(500);
			}
			break;
		default:
			break;
 80004ec:	e02b      	b.n	8000546 <fsm_green_manual+0x72>
			led_config();
 80004ee:	f000 f839 	bl	8000564 <led_config>
			setTimer1(500);
 80004f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004f6:	f000 fe11 	bl	800111c <setTimer1>
			update7SEG_buffer_manual(4, T_GREEN);
 80004fa:	4b17      	ldr	r3, [pc, #92]	; (8000558 <fsm_green_manual+0x84>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4619      	mov	r1, r3
 8000500:	2004      	movs	r0, #4
 8000502:	f000 fd3b 	bl	8000f7c <update7SEG_buffer_manual>
			status = AUTO_GREEN;
 8000506:	4b13      	ldr	r3, [pc, #76]	; (8000554 <fsm_green_manual+0x80>)
 8000508:	220c      	movs	r2, #12
 800050a:	601a      	str	r2, [r3, #0]
			break;
 800050c:	e020      	b.n	8000550 <fsm_green_manual+0x7c>
			if (timer1_flag == 1) {
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <fsm_green_manual+0x88>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2b01      	cmp	r3, #1
 8000514:	d119      	bne.n	800054a <fsm_green_manual+0x76>
				HAL_GPIO_TogglePin(GPIOB, green_1_Pin | green_2_Pin);
 8000516:	f44f 7190 	mov.w	r1, #288	; 0x120
 800051a:	4811      	ldr	r0, [pc, #68]	; (8000560 <fsm_green_manual+0x8c>)
 800051c:	f001 f9f5 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 8000520:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000524:	f000 fdfa 	bl	800111c <setTimer1>
			break;
 8000528:	e00f      	b.n	800054a <fsm_green_manual+0x76>
			if (timer1_flag == 1) {
 800052a:	4b0c      	ldr	r3, [pc, #48]	; (800055c <fsm_green_manual+0x88>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d10d      	bne.n	800054e <fsm_green_manual+0x7a>
				HAL_GPIO_TogglePin(GPIOB, green_1_Pin | green_2_Pin);
 8000532:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000536:	480a      	ldr	r0, [pc, #40]	; (8000560 <fsm_green_manual+0x8c>)
 8000538:	f001 f9e7 	bl	800190a <HAL_GPIO_TogglePin>
				setTimer1(500);
 800053c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000540:	f000 fdec 	bl	800111c <setTimer1>
			break;
 8000544:	e003      	b.n	800054e <fsm_green_manual+0x7a>
			break;
 8000546:	bf00      	nop
 8000548:	e002      	b.n	8000550 <fsm_green_manual+0x7c>
			break;
 800054a:	bf00      	nop
 800054c:	e000      	b.n	8000550 <fsm_green_manual+0x7c>
			break;
 800054e:	bf00      	nop
	}
}
 8000550:	bf00      	nop
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000000c 	.word	0x2000000c
 8000558:	20000008 	.word	0x20000008
 800055c:	20000090 	.word	0x20000090
 8000560:	40010c00 	.word	0x40010c00

08000564 <led_config>:
int T_AMBER = 2;
int T_GREEN = 3;

int status = INIT;

void led_config() {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	switch (status) {
 8000568:	4b3d      	ldr	r3, [pc, #244]	; (8000660 <led_config+0xfc>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2b0b      	cmp	r3, #11
 800056e:	d874      	bhi.n	800065a <led_config+0xf6>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <led_config+0x14>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	080005a9 	.word	0x080005a9
 800057c:	080005b7 	.word	0x080005b7
 8000580:	080005cf 	.word	0x080005cf
 8000584:	080005e7 	.word	0x080005e7
 8000588:	080005fd 	.word	0x080005fd
 800058c:	08000613 	.word	0x08000613
 8000590:	0800065b 	.word	0x0800065b
 8000594:	0800065b 	.word	0x0800065b
 8000598:	0800062b 	.word	0x0800062b
 800059c:	0800065b 	.word	0x0800065b
 80005a0:	0800065b 	.word	0x0800065b
 80005a4:	08000643 	.word	0x08000643
		case MODE1:
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | red_2_Pin | amber_1_Pin | amber_2_Pin | green_1_Pin | green_2_Pin, GPIO_PIN_SET);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 80005ae:	482d      	ldr	r0, [pc, #180]	; (8000664 <led_config+0x100>)
 80005b0:	f001 f993 	bl	80018da <HAL_GPIO_WritePin>
			break;
 80005b4:	e052      	b.n	800065c <led_config+0xf8>

		case RED_GREEN:
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | green_2_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	f44f 7184 	mov.w	r1, #264	; 0x108
 80005bc:	4829      	ldr	r0, [pc, #164]	; (8000664 <led_config+0x100>)
 80005be:	f001 f98c 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, amber_1_Pin | red_2_Pin, GPIO_PIN_SET);
 80005c2:	2201      	movs	r2, #1
 80005c4:	2150      	movs	r1, #80	; 0x50
 80005c6:	4827      	ldr	r0, [pc, #156]	; (8000664 <led_config+0x100>)
 80005c8:	f001 f987 	bl	80018da <HAL_GPIO_WritePin>
			break;
 80005cc:	e046      	b.n	800065c <led_config+0xf8>

		case RED_AMBER:
			HAL_GPIO_WritePin(GPIOB, green_2_Pin, GPIO_PIN_SET);
 80005ce:	2201      	movs	r2, #1
 80005d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005d4:	4823      	ldr	r0, [pc, #140]	; (8000664 <led_config+0x100>)
 80005d6:	f001 f980 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, amber_2_Pin, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2180      	movs	r1, #128	; 0x80
 80005de:	4821      	ldr	r0, [pc, #132]	; (8000664 <led_config+0x100>)
 80005e0:	f001 f97b 	bl	80018da <HAL_GPIO_WritePin>
			break;
 80005e4:	e03a      	b.n	800065c <led_config+0xf8>

		case GREEN_RED:
			HAL_GPIO_WritePin(GPIOB, green_1_Pin | red_2_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2160      	movs	r1, #96	; 0x60
 80005ea:	481e      	ldr	r0, [pc, #120]	; (8000664 <led_config+0x100>)
 80005ec:	f001 f975 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | amber_2_Pin, GPIO_PIN_SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2188      	movs	r1, #136	; 0x88
 80005f4:	481b      	ldr	r0, [pc, #108]	; (8000664 <led_config+0x100>)
 80005f6:	f001 f970 	bl	80018da <HAL_GPIO_WritePin>
			break;
 80005fa:	e02f      	b.n	800065c <led_config+0xf8>

		case AMBER_RED:
			HAL_GPIO_WritePin(GPIOB, green_1_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	2120      	movs	r1, #32
 8000600:	4818      	ldr	r0, [pc, #96]	; (8000664 <led_config+0x100>)
 8000602:	f001 f96a 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, amber_1_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	2110      	movs	r1, #16
 800060a:	4816      	ldr	r0, [pc, #88]	; (8000664 <led_config+0x100>)
 800060c:	f001 f965 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000610:	e024      	b.n	800065c <led_config+0xf8>

		case MODE2:
			HAL_GPIO_WritePin(GPIOB, amber_1_Pin | amber_2_Pin | green_1_Pin | green_2_Pin, GPIO_PIN_SET);
 8000612:	2201      	movs	r2, #1
 8000614:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8000618:	4812      	ldr	r0, [pc, #72]	; (8000664 <led_config+0x100>)
 800061a:	f001 f95e 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | red_2_Pin, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2148      	movs	r1, #72	; 0x48
 8000622:	4810      	ldr	r0, [pc, #64]	; (8000664 <led_config+0x100>)
 8000624:	f001 f959 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000628:	e018      	b.n	800065c <led_config+0xf8>

		case MODE3:
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | red_2_Pin | green_1_Pin | green_2_Pin, GPIO_PIN_SET);
 800062a:	2201      	movs	r2, #1
 800062c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <led_config+0x100>)
 8000632:	f001 f952 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, amber_1_Pin | amber_2_Pin, GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2190      	movs	r1, #144	; 0x90
 800063a:	480a      	ldr	r0, [pc, #40]	; (8000664 <led_config+0x100>)
 800063c:	f001 f94d 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000640:	e00c      	b.n	800065c <led_config+0xf8>

		case MODE4:
			HAL_GPIO_WritePin(GPIOB, red_1_Pin | red_2_Pin | amber_1_Pin | amber_2_Pin, GPIO_PIN_SET);
 8000642:	2201      	movs	r2, #1
 8000644:	21d8      	movs	r1, #216	; 0xd8
 8000646:	4807      	ldr	r0, [pc, #28]	; (8000664 <led_config+0x100>)
 8000648:	f001 f947 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, green_1_Pin | green_2_Pin, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000652:	4804      	ldr	r0, [pc, #16]	; (8000664 <led_config+0x100>)
 8000654:	f001 f941 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000658:	e000      	b.n	800065c <led_config+0xf8>

		default:
			break;
 800065a:	bf00      	nop
	}
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000000c 	.word	0x2000000c
 8000664:	40010c00 	.word	0x40010c00

08000668 <fsm_button_processing>:
enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState button_1_state = BUTTON_PRESSED;
enum ButtonState button_2_state = BUTTON_PRESSED;
enum ButtonState button_3_state = BUTTON_PRESSED;

void fsm_button_processing() {
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
	switch (button_1_state) {
 800066c:	4b78      	ldr	r3, [pc, #480]	; (8000850 <fsm_button_processing+0x1e8>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b02      	cmp	r3, #2
 8000672:	d040      	beq.n	80006f6 <fsm_button_processing+0x8e>
 8000674:	2b02      	cmp	r3, #2
 8000676:	dc4d      	bgt.n	8000714 <fsm_button_processing+0xac>
 8000678:	2b00      	cmp	r3, #0
 800067a:	d002      	beq.n	8000682 <fsm_button_processing+0x1a>
 800067c:	2b01      	cmp	r3, #1
 800067e:	d026      	beq.n	80006ce <fsm_button_processing+0x66>
 8000680:	e048      	b.n	8000714 <fsm_button_processing+0xac>
		case BUTTON_RELEASED:
			if (is_button_pressed(0)) {
 8000682:	2000      	movs	r0, #0
 8000684:	f000 f9dc 	bl	8000a40 <is_button_pressed>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d03d      	beq.n	800070a <fsm_button_processing+0xa2>
				button_1_state = BUTTON_PRESSED;
 800068e:	4b70      	ldr	r3, [pc, #448]	; (8000850 <fsm_button_processing+0x1e8>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
				if (status == RED_GREEN) 	status = MODE2;
 8000694:	4b6f      	ldr	r3, [pc, #444]	; (8000854 <fsm_button_processing+0x1ec>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d102      	bne.n	80006a2 <fsm_button_processing+0x3a>
 800069c:	4b6d      	ldr	r3, [pc, #436]	; (8000854 <fsm_button_processing+0x1ec>)
 800069e:	2205      	movs	r2, #5
 80006a0:	601a      	str	r2, [r3, #0]
				if (status == AUTO_RED) 	status = MODE3;
 80006a2:	4b6c      	ldr	r3, [pc, #432]	; (8000854 <fsm_button_processing+0x1ec>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b06      	cmp	r3, #6
 80006a8:	d102      	bne.n	80006b0 <fsm_button_processing+0x48>
 80006aa:	4b6a      	ldr	r3, [pc, #424]	; (8000854 <fsm_button_processing+0x1ec>)
 80006ac:	2208      	movs	r2, #8
 80006ae:	601a      	str	r2, [r3, #0]
				if (status == AUTO_AMBER) 	status = MODE4;
 80006b0:	4b68      	ldr	r3, [pc, #416]	; (8000854 <fsm_button_processing+0x1ec>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2b09      	cmp	r3, #9
 80006b6:	d102      	bne.n	80006be <fsm_button_processing+0x56>
 80006b8:	4b66      	ldr	r3, [pc, #408]	; (8000854 <fsm_button_processing+0x1ec>)
 80006ba:	220b      	movs	r2, #11
 80006bc:	601a      	str	r2, [r3, #0]
				if (status == AUTO_GREEN) 	status = MODE1;
 80006be:	4b65      	ldr	r3, [pc, #404]	; (8000854 <fsm_button_processing+0x1ec>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b0c      	cmp	r3, #12
 80006c4:	d121      	bne.n	800070a <fsm_button_processing+0xa2>
 80006c6:	4b63      	ldr	r3, [pc, #396]	; (8000854 <fsm_button_processing+0x1ec>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
			}
			break;
 80006cc:	e01d      	b.n	800070a <fsm_button_processing+0xa2>
		case BUTTON_PRESSED:
			if (!is_button_pressed(0)) {
 80006ce:	2000      	movs	r0, #0
 80006d0:	f000 f9b6 	bl	8000a40 <is_button_pressed>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d103      	bne.n	80006e2 <fsm_button_processing+0x7a>
				button_1_state = BUTTON_RELEASED;
 80006da:	4b5d      	ldr	r3, [pc, #372]	; (8000850 <fsm_button_processing+0x1e8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
			} else {
				if (is_button_pressed_1s(0)) {
					button_1_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
				}
			}
			break;
 80006e0:	e015      	b.n	800070e <fsm_button_processing+0xa6>
				if (is_button_pressed_1s(0)) {
 80006e2:	2000      	movs	r0, #0
 80006e4:	f000 f9c6 	bl	8000a74 <is_button_pressed_1s>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d00f      	beq.n	800070e <fsm_button_processing+0xa6>
					button_1_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80006ee:	4b58      	ldr	r3, [pc, #352]	; (8000850 <fsm_button_processing+0x1e8>)
 80006f0:	2202      	movs	r2, #2
 80006f2:	701a      	strb	r2, [r3, #0]
			break;
 80006f4:	e00b      	b.n	800070e <fsm_button_processing+0xa6>
		case BUTTON_PRESSED_MORE_THAN_1_SECOND:
			if (!is_button_pressed(0)) {
 80006f6:	2000      	movs	r0, #0
 80006f8:	f000 f9a2 	bl	8000a40 <is_button_pressed>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d107      	bne.n	8000712 <fsm_button_processing+0xaa>
				button_1_state = BUTTON_RELEASED;
 8000702:	4b53      	ldr	r3, [pc, #332]	; (8000850 <fsm_button_processing+0x1e8>)
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
			}
			// do nothing, wait for the button to be released
			break;
 8000708:	e003      	b.n	8000712 <fsm_button_processing+0xaa>
			break;
 800070a:	bf00      	nop
 800070c:	e002      	b.n	8000714 <fsm_button_processing+0xac>
			break;
 800070e:	bf00      	nop
 8000710:	e000      	b.n	8000714 <fsm_button_processing+0xac>
			break;
 8000712:	bf00      	nop
	}

	switch (button_2_state) {
 8000714:	4b50      	ldr	r3, [pc, #320]	; (8000858 <fsm_button_processing+0x1f0>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b02      	cmp	r3, #2
 800071a:	d07c      	beq.n	8000816 <fsm_button_processing+0x1ae>
 800071c:	2b02      	cmp	r3, #2
 800071e:	f300 8089 	bgt.w	8000834 <fsm_button_processing+0x1cc>
 8000722:	2b00      	cmp	r3, #0
 8000724:	d002      	beq.n	800072c <fsm_button_processing+0xc4>
 8000726:	2b01      	cmp	r3, #1
 8000728:	d061      	beq.n	80007ee <fsm_button_processing+0x186>
 800072a:	e083      	b.n	8000834 <fsm_button_processing+0x1cc>
		case BUTTON_RELEASED:
			if (is_button_pressed(1)) {
 800072c:	2001      	movs	r0, #1
 800072e:	f000 f987 	bl	8000a40 <is_button_pressed>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d078      	beq.n	800082a <fsm_button_processing+0x1c2>
				button_2_state = BUTTON_PRESSED;
 8000738:	4b47      	ldr	r3, [pc, #284]	; (8000858 <fsm_button_processing+0x1f0>)
 800073a:	2201      	movs	r2, #1
 800073c:	701a      	strb	r2, [r3, #0]
				if (status == AUTO_RED || status == ADJ_RED) {
 800073e:	4b45      	ldr	r3, [pc, #276]	; (8000854 <fsm_button_processing+0x1ec>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2b06      	cmp	r3, #6
 8000744:	d003      	beq.n	800074e <fsm_button_processing+0xe6>
 8000746:	4b43      	ldr	r3, [pc, #268]	; (8000854 <fsm_button_processing+0x1ec>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b07      	cmp	r3, #7
 800074c:	d114      	bne.n	8000778 <fsm_button_processing+0x110>
					status = ADJ_RED;
 800074e:	4b41      	ldr	r3, [pc, #260]	; (8000854 <fsm_button_processing+0x1ec>)
 8000750:	2207      	movs	r2, #7
 8000752:	601a      	str	r2, [r3, #0]
					T_RED++;
 8000754:	4b41      	ldr	r3, [pc, #260]	; (800085c <fsm_button_processing+0x1f4>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	3301      	adds	r3, #1
 800075a:	4a40      	ldr	r2, [pc, #256]	; (800085c <fsm_button_processing+0x1f4>)
 800075c:	6013      	str	r3, [r2, #0]
					if (T_RED >= 99) T_RED = 1;
 800075e:	4b3f      	ldr	r3, [pc, #252]	; (800085c <fsm_button_processing+0x1f4>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b62      	cmp	r3, #98	; 0x62
 8000764:	dd02      	ble.n	800076c <fsm_button_processing+0x104>
 8000766:	4b3d      	ldr	r3, [pc, #244]	; (800085c <fsm_button_processing+0x1f4>)
 8000768:	2201      	movs	r2, #1
 800076a:	601a      	str	r2, [r3, #0]
					update7SEG_buffer_manual(2, T_RED);
 800076c:	4b3b      	ldr	r3, [pc, #236]	; (800085c <fsm_button_processing+0x1f4>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4619      	mov	r1, r3
 8000772:	2002      	movs	r0, #2
 8000774:	f000 fc02 	bl	8000f7c <update7SEG_buffer_manual>
				}
				if (status == AUTO_AMBER || status == ADJ_AMBER) {
 8000778:	4b36      	ldr	r3, [pc, #216]	; (8000854 <fsm_button_processing+0x1ec>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b09      	cmp	r3, #9
 800077e:	d003      	beq.n	8000788 <fsm_button_processing+0x120>
 8000780:	4b34      	ldr	r3, [pc, #208]	; (8000854 <fsm_button_processing+0x1ec>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b0a      	cmp	r3, #10
 8000786:	d114      	bne.n	80007b2 <fsm_button_processing+0x14a>
					status = ADJ_AMBER;
 8000788:	4b32      	ldr	r3, [pc, #200]	; (8000854 <fsm_button_processing+0x1ec>)
 800078a:	220a      	movs	r2, #10
 800078c:	601a      	str	r2, [r3, #0]
					T_AMBER++;
 800078e:	4b34      	ldr	r3, [pc, #208]	; (8000860 <fsm_button_processing+0x1f8>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	3301      	adds	r3, #1
 8000794:	4a32      	ldr	r2, [pc, #200]	; (8000860 <fsm_button_processing+0x1f8>)
 8000796:	6013      	str	r3, [r2, #0]
					if (T_AMBER >= 5) T_AMBER = 1;
 8000798:	4b31      	ldr	r3, [pc, #196]	; (8000860 <fsm_button_processing+0x1f8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b04      	cmp	r3, #4
 800079e:	dd02      	ble.n	80007a6 <fsm_button_processing+0x13e>
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <fsm_button_processing+0x1f8>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
					update7SEG_buffer_manual(3, T_AMBER);
 80007a6:	4b2e      	ldr	r3, [pc, #184]	; (8000860 <fsm_button_processing+0x1f8>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4619      	mov	r1, r3
 80007ac:	2003      	movs	r0, #3
 80007ae:	f000 fbe5 	bl	8000f7c <update7SEG_buffer_manual>
				}
				if (status == AUTO_GREEN || status == ADJ_GREEN) {
 80007b2:	4b28      	ldr	r3, [pc, #160]	; (8000854 <fsm_button_processing+0x1ec>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b0c      	cmp	r3, #12
 80007b8:	d003      	beq.n	80007c2 <fsm_button_processing+0x15a>
 80007ba:	4b26      	ldr	r3, [pc, #152]	; (8000854 <fsm_button_processing+0x1ec>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2b0d      	cmp	r3, #13
 80007c0:	d133      	bne.n	800082a <fsm_button_processing+0x1c2>
					status = ADJ_GREEN;
 80007c2:	4b24      	ldr	r3, [pc, #144]	; (8000854 <fsm_button_processing+0x1ec>)
 80007c4:	220d      	movs	r2, #13
 80007c6:	601a      	str	r2, [r3, #0]
					T_GREEN++;
 80007c8:	4b26      	ldr	r3, [pc, #152]	; (8000864 <fsm_button_processing+0x1fc>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3301      	adds	r3, #1
 80007ce:	4a25      	ldr	r2, [pc, #148]	; (8000864 <fsm_button_processing+0x1fc>)
 80007d0:	6013      	str	r3, [r2, #0]
					if (T_GREEN >= 99) T_GREEN = 1;
 80007d2:	4b24      	ldr	r3, [pc, #144]	; (8000864 <fsm_button_processing+0x1fc>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b62      	cmp	r3, #98	; 0x62
 80007d8:	dd02      	ble.n	80007e0 <fsm_button_processing+0x178>
 80007da:	4b22      	ldr	r3, [pc, #136]	; (8000864 <fsm_button_processing+0x1fc>)
 80007dc:	2201      	movs	r2, #1
 80007de:	601a      	str	r2, [r3, #0]
					update7SEG_buffer_manual(4, T_GREEN);
 80007e0:	4b20      	ldr	r3, [pc, #128]	; (8000864 <fsm_button_processing+0x1fc>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4619      	mov	r1, r3
 80007e6:	2004      	movs	r0, #4
 80007e8:	f000 fbc8 	bl	8000f7c <update7SEG_buffer_manual>
				}
			}
			break;
 80007ec:	e01d      	b.n	800082a <fsm_button_processing+0x1c2>
		case BUTTON_PRESSED:
			if (!is_button_pressed(1)) {
 80007ee:	2001      	movs	r0, #1
 80007f0:	f000 f926 	bl	8000a40 <is_button_pressed>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d103      	bne.n	8000802 <fsm_button_processing+0x19a>
				button_2_state = BUTTON_RELEASED;
 80007fa:	4b17      	ldr	r3, [pc, #92]	; (8000858 <fsm_button_processing+0x1f0>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]
			} else {
				if (is_button_pressed_1s(1)) {
					button_2_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
				}
			}
			break;
 8000800:	e015      	b.n	800082e <fsm_button_processing+0x1c6>
				if (is_button_pressed_1s(1)) {
 8000802:	2001      	movs	r0, #1
 8000804:	f000 f936 	bl	8000a74 <is_button_pressed_1s>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d00f      	beq.n	800082e <fsm_button_processing+0x1c6>
					button_2_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800080e:	4b12      	ldr	r3, [pc, #72]	; (8000858 <fsm_button_processing+0x1f0>)
 8000810:	2202      	movs	r2, #2
 8000812:	701a      	strb	r2, [r3, #0]
			break;
 8000814:	e00b      	b.n	800082e <fsm_button_processing+0x1c6>
		case BUTTON_PRESSED_MORE_THAN_1_SECOND:
			if (!is_button_pressed(1)) {
 8000816:	2001      	movs	r0, #1
 8000818:	f000 f912 	bl	8000a40 <is_button_pressed>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d107      	bne.n	8000832 <fsm_button_processing+0x1ca>
				button_2_state = BUTTON_RELEASED;
 8000822:	4b0d      	ldr	r3, [pc, #52]	; (8000858 <fsm_button_processing+0x1f0>)
 8000824:	2200      	movs	r2, #0
 8000826:	701a      	strb	r2, [r3, #0]
			}
			// do nothing, wait for the button to be released
			break;
 8000828:	e003      	b.n	8000832 <fsm_button_processing+0x1ca>
			break;
 800082a:	bf00      	nop
 800082c:	e002      	b.n	8000834 <fsm_button_processing+0x1cc>
			break;
 800082e:	bf00      	nop
 8000830:	e000      	b.n	8000834 <fsm_button_processing+0x1cc>
			break;
 8000832:	bf00      	nop
	}

	switch (button_3_state) {
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <fsm_button_processing+0x200>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b02      	cmp	r3, #2
 800083a:	f000 8082 	beq.w	8000942 <fsm_button_processing+0x2da>
 800083e:	2b02      	cmp	r3, #2
 8000840:	f300 808e 	bgt.w	8000960 <fsm_button_processing+0x2f8>
 8000844:	2b00      	cmp	r3, #0
 8000846:	d011      	beq.n	800086c <fsm_button_processing+0x204>
 8000848:	2b01      	cmp	r3, #1
 800084a:	d066      	beq.n	800091a <fsm_button_processing+0x2b2>
				button_3_state = BUTTON_RELEASED;
			}
			// do nothing, wait for the button to be released
			break;
	}
}
 800084c:	e088      	b.n	8000960 <fsm_button_processing+0x2f8>
 800084e:	bf00      	nop
 8000850:	20000010 	.word	0x20000010
 8000854:	2000000c 	.word	0x2000000c
 8000858:	20000011 	.word	0x20000011
 800085c:	20000000 	.word	0x20000000
 8000860:	20000004 	.word	0x20000004
 8000864:	20000008 	.word	0x20000008
 8000868:	20000012 	.word	0x20000012
			if (is_button_pressed(2)) {
 800086c:	2002      	movs	r0, #2
 800086e:	f000 f8e7 	bl	8000a40 <is_button_pressed>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d06e      	beq.n	8000956 <fsm_button_processing+0x2ee>
				button_3_state = BUTTON_PRESSED;
 8000878:	4b3a      	ldr	r3, [pc, #232]	; (8000964 <fsm_button_processing+0x2fc>)
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
				if (status == ADJ_RED) {
 800087e:	4b3a      	ldr	r3, [pc, #232]	; (8000968 <fsm_button_processing+0x300>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2b07      	cmp	r3, #7
 8000884:	d114      	bne.n	80008b0 <fsm_button_processing+0x248>
					status = AUTO_RED;
 8000886:	4b38      	ldr	r3, [pc, #224]	; (8000968 <fsm_button_processing+0x300>)
 8000888:	2206      	movs	r2, #6
 800088a:	601a      	str	r2, [r3, #0]
					if (T_RED <= T_AMBER) T_RED = T_AMBER + 1;
 800088c:	4b37      	ldr	r3, [pc, #220]	; (800096c <fsm_button_processing+0x304>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b37      	ldr	r3, [pc, #220]	; (8000970 <fsm_button_processing+0x308>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	429a      	cmp	r2, r3
 8000896:	dc04      	bgt.n	80008a2 <fsm_button_processing+0x23a>
 8000898:	4b35      	ldr	r3, [pc, #212]	; (8000970 <fsm_button_processing+0x308>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	4a33      	ldr	r2, [pc, #204]	; (800096c <fsm_button_processing+0x304>)
 80008a0:	6013      	str	r3, [r2, #0]
					T_GREEN = T_RED - T_AMBER;
 80008a2:	4b32      	ldr	r3, [pc, #200]	; (800096c <fsm_button_processing+0x304>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	4b32      	ldr	r3, [pc, #200]	; (8000970 <fsm_button_processing+0x308>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	4a31      	ldr	r2, [pc, #196]	; (8000974 <fsm_button_processing+0x30c>)
 80008ae:	6013      	str	r3, [r2, #0]
				if (status == ADJ_AMBER) {
 80008b0:	4b2d      	ldr	r3, [pc, #180]	; (8000968 <fsm_button_processing+0x300>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b0a      	cmp	r3, #10
 80008b6:	d114      	bne.n	80008e2 <fsm_button_processing+0x27a>
					status = AUTO_AMBER;
 80008b8:	4b2b      	ldr	r3, [pc, #172]	; (8000968 <fsm_button_processing+0x300>)
 80008ba:	2209      	movs	r2, #9
 80008bc:	601a      	str	r2, [r3, #0]
					if (T_RED <= T_AMBER) T_RED = T_AMBER + 1;
 80008be:	4b2b      	ldr	r3, [pc, #172]	; (800096c <fsm_button_processing+0x304>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <fsm_button_processing+0x308>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	dc04      	bgt.n	80008d4 <fsm_button_processing+0x26c>
 80008ca:	4b29      	ldr	r3, [pc, #164]	; (8000970 <fsm_button_processing+0x308>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	3301      	adds	r3, #1
 80008d0:	4a26      	ldr	r2, [pc, #152]	; (800096c <fsm_button_processing+0x304>)
 80008d2:	6013      	str	r3, [r2, #0]
					T_GREEN = T_RED - T_AMBER;
 80008d4:	4b25      	ldr	r3, [pc, #148]	; (800096c <fsm_button_processing+0x304>)
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	4b25      	ldr	r3, [pc, #148]	; (8000970 <fsm_button_processing+0x308>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	4a25      	ldr	r2, [pc, #148]	; (8000974 <fsm_button_processing+0x30c>)
 80008e0:	6013      	str	r3, [r2, #0]
				if (status == ADJ_GREEN) {
 80008e2:	4b21      	ldr	r3, [pc, #132]	; (8000968 <fsm_button_processing+0x300>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b0d      	cmp	r3, #13
 80008e8:	d135      	bne.n	8000956 <fsm_button_processing+0x2ee>
					status = AUTO_GREEN;
 80008ea:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <fsm_button_processing+0x300>)
 80008ec:	220c      	movs	r2, #12
 80008ee:	601a      	str	r2, [r3, #0]
					if (T_AMBER + T_GREEN >= 99) {
 80008f0:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <fsm_button_processing+0x308>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b1f      	ldr	r3, [pc, #124]	; (8000974 <fsm_button_processing+0x30c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4413      	add	r3, r2
 80008fa:	2b62      	cmp	r3, #98	; 0x62
 80008fc:	dd05      	ble.n	800090a <fsm_button_processing+0x2a2>
						T_AMBER = 4;
 80008fe:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <fsm_button_processing+0x308>)
 8000900:	2204      	movs	r2, #4
 8000902:	601a      	str	r2, [r3, #0]
						T_GREEN = 95;
 8000904:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <fsm_button_processing+0x30c>)
 8000906:	225f      	movs	r2, #95	; 0x5f
 8000908:	601a      	str	r2, [r3, #0]
					T_RED = T_AMBER + T_GREEN;
 800090a:	4b19      	ldr	r3, [pc, #100]	; (8000970 <fsm_button_processing+0x308>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	4b19      	ldr	r3, [pc, #100]	; (8000974 <fsm_button_processing+0x30c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4413      	add	r3, r2
 8000914:	4a15      	ldr	r2, [pc, #84]	; (800096c <fsm_button_processing+0x304>)
 8000916:	6013      	str	r3, [r2, #0]
			break;
 8000918:	e01d      	b.n	8000956 <fsm_button_processing+0x2ee>
			if (!is_button_pressed(2)) {
 800091a:	2002      	movs	r0, #2
 800091c:	f000 f890 	bl	8000a40 <is_button_pressed>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d103      	bne.n	800092e <fsm_button_processing+0x2c6>
				button_3_state = BUTTON_RELEASED;
 8000926:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <fsm_button_processing+0x2fc>)
 8000928:	2200      	movs	r2, #0
 800092a:	701a      	strb	r2, [r3, #0]
			break;
 800092c:	e015      	b.n	800095a <fsm_button_processing+0x2f2>
				if (is_button_pressed_1s(2)) {
 800092e:	2002      	movs	r0, #2
 8000930:	f000 f8a0 	bl	8000a74 <is_button_pressed_1s>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d00f      	beq.n	800095a <fsm_button_processing+0x2f2>
					button_3_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800093a:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <fsm_button_processing+0x2fc>)
 800093c:	2202      	movs	r2, #2
 800093e:	701a      	strb	r2, [r3, #0]
			break;
 8000940:	e00b      	b.n	800095a <fsm_button_processing+0x2f2>
			if (!is_button_pressed(2)) {
 8000942:	2002      	movs	r0, #2
 8000944:	f000 f87c 	bl	8000a40 <is_button_pressed>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d107      	bne.n	800095e <fsm_button_processing+0x2f6>
				button_3_state = BUTTON_RELEASED;
 800094e:	4b05      	ldr	r3, [pc, #20]	; (8000964 <fsm_button_processing+0x2fc>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
			break;
 8000954:	e003      	b.n	800095e <fsm_button_processing+0x2f6>
			break;
 8000956:	bf00      	nop
 8000958:	e002      	b.n	8000960 <fsm_button_processing+0x2f8>
			break;
 800095a:	bf00      	nop
 800095c:	e000      	b.n	8000960 <fsm_button_processing+0x2f8>
			break;
 800095e:	bf00      	nop
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000012 	.word	0x20000012
 8000968:	2000000c 	.word	0x2000000c
 800096c:	20000000 	.word	0x20000000
 8000970:	20000004 	.word	0x20000004
 8000974:	20000008 	.word	0x20000008

08000978 <button_reading>:
// after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

static uint16_t button_pins[N0_OF_BUTTONS] = {button_1_Pin, button_2_Pin, button_3_Pin};

void button_reading(void) {
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
	for (char i = 0; i < N0_OF_BUTTONS; i++) {
 800097e:	2300      	movs	r3, #0
 8000980:	71fb      	strb	r3, [r7, #7]
 8000982:	e046      	b.n	8000a12 <button_reading+0x9a>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000984:	79fa      	ldrb	r2, [r7, #7]
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	4926      	ldr	r1, [pc, #152]	; (8000a24 <button_reading+0xac>)
 800098a:	5c89      	ldrb	r1, [r1, r2]
 800098c:	4a26      	ldr	r2, [pc, #152]	; (8000a28 <button_reading+0xb0>)
 800098e:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOB, button_pins[i]);
 8000990:	79fb      	ldrb	r3, [r7, #7]
 8000992:	4a26      	ldr	r2, [pc, #152]	; (8000a2c <button_reading+0xb4>)
 8000994:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000998:	79fc      	ldrb	r4, [r7, #7]
 800099a:	4619      	mov	r1, r3
 800099c:	4824      	ldr	r0, [pc, #144]	; (8000a30 <button_reading+0xb8>)
 800099e:	f000 ff85 	bl	80018ac <HAL_GPIO_ReadPin>
 80009a2:	4603      	mov	r3, r0
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b1f      	ldr	r3, [pc, #124]	; (8000a24 <button_reading+0xac>)
 80009a8:	551a      	strb	r2, [r3, r4]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	4a1d      	ldr	r2, [pc, #116]	; (8000a24 <button_reading+0xac>)
 80009ae:	5cd2      	ldrb	r2, [r2, r3]
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	491d      	ldr	r1, [pc, #116]	; (8000a28 <button_reading+0xb0>)
 80009b4:	5ccb      	ldrb	r3, [r1, r3]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d105      	bne.n	80009c6 <button_reading+0x4e>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80009ba:	79fa      	ldrb	r2, [r7, #7]
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	4919      	ldr	r1, [pc, #100]	; (8000a24 <button_reading+0xac>)
 80009c0:	5c89      	ldrb	r1, [r1, r2]
 80009c2:	4a1c      	ldr	r2, [pc, #112]	; (8000a34 <button_reading+0xbc>)
 80009c4:	54d1      	strb	r1, [r2, r3]

		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	4a1a      	ldr	r2, [pc, #104]	; (8000a34 <button_reading+0xbc>)
 80009ca:	5cd3      	ldrb	r3, [r2, r3]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d114      	bne.n	80009fa <button_reading+0x82>
			//if a button is pressed, we start counting
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	4a19      	ldr	r2, [pc, #100]	; (8000a38 <button_reading+0xc0>)
 80009d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009d8:	2b63      	cmp	r3, #99	; 0x63
 80009da:	d809      	bhi.n	80009f0 <button_reading+0x78>
				counterForButtonPress1s[i]++;
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	4a16      	ldr	r2, [pc, #88]	; (8000a38 <button_reading+0xc0>)
 80009e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80009e4:	3201      	adds	r2, #1
 80009e6:	b291      	uxth	r1, r2
 80009e8:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <button_reading+0xc0>)
 80009ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80009ee:	e00d      	b.n	8000a0c <button_reading+0x94>
			} else {
				//the flag is turned on when 1 second has passed
				//since the button is pressed.
				flagForButtonPress1s[i] = 1;
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	4a12      	ldr	r2, [pc, #72]	; (8000a3c <button_reading+0xc4>)
 80009f4:	2101      	movs	r1, #1
 80009f6:	54d1      	strb	r1, [r2, r3]
 80009f8:	e008      	b.n	8000a0c <button_reading+0x94>
			}
		} else {
			counterForButtonPress1s[i] = 0;
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <button_reading+0xc0>)
 80009fe:	2100      	movs	r1, #0
 8000a00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4a0d      	ldr	r2, [pc, #52]	; (8000a3c <button_reading+0xc4>)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	54d1      	strb	r1, [r2, r3]
	for (char i = 0; i < N0_OF_BUTTONS; i++) {
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	71fb      	strb	r3, [r7, #7]
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	2b02      	cmp	r3, #2
 8000a16:	d9b5      	bls.n	8000984 <button_reading+0xc>
		}
	}
}
 8000a18:	bf00      	nop
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd90      	pop	{r4, r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000064 	.word	0x20000064
 8000a28:	20000068 	.word	0x20000068
 8000a2c:	20000014 	.word	0x20000014
 8000a30:	40010c00 	.word	0x40010c00
 8000a34:	20000060 	.word	0x20000060
 8000a38:	20000070 	.word	0x20000070
 8000a3c:	2000006c 	.word	0x2000006c

08000a40 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index){
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d901      	bls.n	8000a54 <is_button_pressed+0x14>
 8000a50:	2300      	movs	r3, #0
 8000a52:	e007      	b.n	8000a64 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	4a06      	ldr	r2, [pc, #24]	; (8000a70 <is_button_pressed+0x30>)
 8000a58:	5cd3      	ldrb	r3, [r2, r3]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	bf0c      	ite	eq
 8000a5e:	2301      	moveq	r3, #1
 8000a60:	2300      	movne	r3, #0
 8000a62:	b2db      	uxtb	r3, r3
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bc80      	pop	{r7}
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	20000060 	.word	0x20000060

08000a74 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index){
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	d901      	bls.n	8000a88 <is_button_pressed_1s+0x14>
 8000a84:	2300      	movs	r3, #0
 8000a86:	e007      	b.n	8000a98 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	4a06      	ldr	r2, [pc, #24]	; (8000aa4 <is_button_pressed_1s+0x30>)
 8000a8c:	5cd3      	ldrb	r3, [r2, r3]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	bf0c      	ite	eq
 8000a92:	2301      	moveq	r3, #1
 8000a94:	2300      	movne	r3, #0
 8000a96:	b2db      	uxtb	r3, r3
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bc80      	pop	{r7}
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	2000006c 	.word	0x2000006c

08000aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aae:	f000 fc13 	bl	80012d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab2:	f000 f82d 	bl	8000b10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab6:	f000 f8b3 	bl	8000c20 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000aba:	f000 f865 	bl	8000b88 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000abe:	4812      	ldr	r0, [pc, #72]	; (8000b08 <main+0x60>)
 8000ac0:	f001 fb68 	bl	8002194 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer2(125);
 8000ac4:	207d      	movs	r0, #125	; 0x7d
 8000ac6:	f000 fb43 	bl	8001150 <setTimer2>
  int index_led = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  fsm_automatic();
 8000ace:	f7ff fb3d 	bl	800014c <fsm_automatic>
	  fsm_red_manual();
 8000ad2:	f7ff fc73 	bl	80003bc <fsm_red_manual>
	  fsm_amber_manual();
 8000ad6:	f7ff fcb7 	bl	8000448 <fsm_amber_manual>
	  fsm_green_manual();
 8000ada:	f7ff fcfb 	bl	80004d4 <fsm_green_manual>
	  fsm_button_processing();
 8000ade:	f7ff fdc3 	bl	8000668 <fsm_button_processing>

	  // 7_SEG_LEDs scanning
	  if (timer2_flag == 1) {
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <main+0x64>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d1f1      	bne.n	8000ace <main+0x26>
		  update7SEG(index_led++);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	1c5a      	adds	r2, r3, #1
 8000aee:	607a      	str	r2, [r7, #4]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f000 f9af 	bl	8000e54 <update7SEG>
		  if (index_led >= 4) index_led = 0;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	dd01      	ble.n	8000b00 <main+0x58>
 8000afc:	2300      	movs	r3, #0
 8000afe:	607b      	str	r3, [r7, #4]
		  setTimer2(125);
 8000b00:	207d      	movs	r0, #125	; 0x7d
 8000b02:	f000 fb25 	bl	8001150 <setTimer2>
	  fsm_automatic();
 8000b06:	e7e2      	b.n	8000ace <main+0x26>
 8000b08:	200000a0 	.word	0x200000a0
 8000b0c:	20000094 	.word	0x20000094

08000b10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b090      	sub	sp, #64	; 0x40
 8000b14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b16:	f107 0318 	add.w	r3, r7, #24
 8000b1a:	2228      	movs	r2, #40	; 0x28
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f001 fef4 	bl	800290c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
 8000b30:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b32:	2302      	movs	r3, #2
 8000b34:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b36:	2301      	movs	r3, #1
 8000b38:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b3a:	2310      	movs	r3, #16
 8000b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b42:	f107 0318 	add.w	r3, r7, #24
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fef8 	bl	800193c <HAL_RCC_OscConfig>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b52:	f000 f8d3 	bl	8000cfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b56:	230f      	movs	r3, #15
 8000b58:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b66:	2300      	movs	r3, #0
 8000b68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f001 f964 	bl	8001e3c <HAL_RCC_ClockConfig>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b7a:	f000 f8bf 	bl	8000cfc <Error_Handler>
  }
}
 8000b7e:	bf00      	nop
 8000b80:	3740      	adds	r7, #64	; 0x40
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
	...

08000b88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000ba6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000baa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000bac:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb4:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000bba:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bbc:	2209      	movs	r2, #9
 8000bbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bcc:	4813      	ldr	r0, [pc, #76]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bce:	f001 fa91 	bl	80020f4 <HAL_TIM_Base_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000bd8:	f000 f890 	bl	8000cfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	480c      	ldr	r0, [pc, #48]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000bea:	f001 fc27 	bl	800243c <HAL_TIM_ConfigClockSource>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000bf4:	f000 f882 	bl	8000cfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c00:	463b      	mov	r3, r7
 8000c02:	4619      	mov	r1, r3
 8000c04:	4805      	ldr	r0, [pc, #20]	; (8000c1c <MX_TIM2_Init+0x94>)
 8000c06:	f001 fdf3 	bl	80027f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c10:	f000 f874 	bl	8000cfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c14:	bf00      	nop
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000a0 	.word	0x200000a0

08000c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c26:	f107 0308 	add.w	r3, r7, #8
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a27      	ldr	r2, [pc, #156]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b25      	ldr	r3, [pc, #148]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0304 	and.w	r3, r3, #4
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b22      	ldr	r3, [pc, #136]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a21      	ldr	r2, [pc, #132]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c52:	f043 0308 	orr.w	r3, r3, #8
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <MX_GPIO_Init+0xb8>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0308 	and.w	r3, r3, #8
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000c64:	2200      	movs	r2, #0
 8000c66:	f640 71fe 	movw	r1, #4094	; 0xffe
 8000c6a:	481c      	ldr	r0, [pc, #112]	; (8000cdc <MX_GPIO_Init+0xbc>)
 8000c6c:	f000 fe35 	bl	80018da <HAL_GPIO_WritePin>
                          |a_Pin|b_Pin|c_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, red_1_Pin|amber_1_Pin|green_1_Pin|red_2_Pin
 8000c70:	2200      	movs	r2, #0
 8000c72:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8000c76:	481a      	ldr	r0, [pc, #104]	; (8000ce0 <MX_GPIO_Init+0xc0>)
 8000c78:	f000 fe2f 	bl	80018da <HAL_GPIO_WritePin>
                          |amber_2_Pin|green_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000c7c:	f640 73fe 	movw	r3, #4094	; 0xffe
 8000c80:	60bb      	str	r3, [r7, #8]
                          |a_Pin|b_Pin|c_Pin|d_Pin
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	f107 0308 	add.w	r3, r7, #8
 8000c92:	4619      	mov	r1, r3
 8000c94:	4811      	ldr	r0, [pc, #68]	; (8000cdc <MX_GPIO_Init+0xbc>)
 8000c96:	f000 fc8f 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_1_Pin button_2_Pin button_3_Pin */
  GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin|button_3_Pin;
 8000c9a:	2307      	movs	r3, #7
 8000c9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	4619      	mov	r1, r3
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <MX_GPIO_Init+0xc0>)
 8000cae:	f000 fc83 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : red_1_Pin amber_1_Pin green_1_Pin red_2_Pin
                           amber_2_Pin green_2_Pin */
  GPIO_InitStruct.Pin = red_1_Pin|amber_1_Pin|green_1_Pin|red_2_Pin
 8000cb2:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000cb6:	60bb      	str	r3, [r7, #8]
                          |amber_2_Pin|green_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_GPIO_Init+0xc0>)
 8000ccc:	f000 fc74 	bl	80015b8 <HAL_GPIO_Init>

}
 8000cd0:	bf00      	nop
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40010800 	.word	0x40010800
 8000ce0:	40010c00 	.word	0x40010c00

08000ce4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	timer_run();
 8000cec:	f000 fa64 	bl	80011b8 <timer_run>
	button_reading();
 8000cf0:	f7ff fe42 	bl	8000978 <button_reading>
}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d00:	b672      	cpsid	i
}
 8000d02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <Error_Handler+0x8>
	...

08000d08 <display7SEG>:

#include "main.h"

int seven_seg_buffer[4] = {8, 8, 8, 8};

void display7SEG(int num) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b09      	cmp	r3, #9
 8000d14:	f200 8091 	bhi.w	8000e3a <display7SEG+0x132>
 8000d18:	a201      	add	r2, pc, #4	; (adr r2, 8000d20 <display7SEG+0x18>)
 8000d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1e:	bf00      	nop
 8000d20:	08000d49 	.word	0x08000d49
 8000d24:	08000d63 	.word	0x08000d63
 8000d28:	08000d7b 	.word	0x08000d7b
 8000d2c:	08000d95 	.word	0x08000d95
 8000d30:	08000daf 	.word	0x08000daf
 8000d34:	08000dc9 	.word	0x08000dc9
 8000d38:	08000de3 	.word	0x08000de3
 8000d3c:	08000dfb 	.word	0x08000dfb
 8000d40:	08000e13 	.word	0x08000e13
 8000d44:	08000e21 	.word	0x08000e21
	switch(num) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin | d_Pin | e_Pin | f_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8000d4e:	4840      	ldr	r0, [pc, #256]	; (8000e50 <display7SEG+0x148>)
 8000d50:	f000 fdc3 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, g_Pin, GPIO_PIN_SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d5a:	483d      	ldr	r0, [pc, #244]	; (8000e50 <display7SEG+0x148>)
 8000d5c:	f000 fdbd 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000d60:	e072      	b.n	8000e48 <display7SEG+0x140>
		case 1:
			HAL_GPIO_WritePin(GPIOA, b_Pin | c_Pin, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	21c0      	movs	r1, #192	; 0xc0
 8000d66:	483a      	ldr	r0, [pc, #232]	; (8000e50 <display7SEG+0x148>)
 8000d68:	f000 fdb7 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, a_Pin | d_Pin | e_Pin | f_Pin | g_Pin, GPIO_PIN_SET);
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f44f 6172 	mov.w	r1, #3872	; 0xf20
 8000d72:	4837      	ldr	r0, [pc, #220]	; (8000e50 <display7SEG+0x148>)
 8000d74:	f000 fdb1 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000d78:	e066      	b.n	8000e48 <display7SEG+0x140>
		case 2:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | d_Pin | e_Pin | g_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 8000d80:	4833      	ldr	r0, [pc, #204]	; (8000e50 <display7SEG+0x148>)
 8000d82:	f000 fdaa 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, c_Pin | f_Pin, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8000d8c:	4830      	ldr	r0, [pc, #192]	; (8000e50 <display7SEG+0x148>)
 8000d8e:	f000 fda4 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000d92:	e059      	b.n	8000e48 <display7SEG+0x140>
		case 3:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin | d_Pin | g_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8000d9a:	482d      	ldr	r0, [pc, #180]	; (8000e50 <display7SEG+0x148>)
 8000d9c:	f000 fd9d 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, e_Pin | f_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000da6:	482a      	ldr	r0, [pc, #168]	; (8000e50 <display7SEG+0x148>)
 8000da8:	f000 fd97 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000dac:	e04c      	b.n	8000e48 <display7SEG+0x140>
		case 4:
			HAL_GPIO_WritePin(GPIOA, b_Pin | c_Pin | f_Pin | g_Pin, GPIO_PIN_RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	f44f 614c 	mov.w	r1, #3264	; 0xcc0
 8000db4:	4826      	ldr	r0, [pc, #152]	; (8000e50 <display7SEG+0x148>)
 8000db6:	f000 fd90 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, a_Pin | d_Pin | e_Pin, GPIO_PIN_SET);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000dc0:	4823      	ldr	r0, [pc, #140]	; (8000e50 <display7SEG+0x148>)
 8000dc2:	f000 fd8a 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000dc6:	e03f      	b.n	8000e48 <display7SEG+0x140>
		case 5:
			HAL_GPIO_WritePin(GPIOA, a_Pin | c_Pin | d_Pin | f_Pin | g_Pin, GPIO_PIN_RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 615a 	mov.w	r1, #3488	; 0xda0
 8000dce:	4820      	ldr	r0, [pc, #128]	; (8000e50 <display7SEG+0x148>)
 8000dd0:	f000 fd83 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, b_Pin | e_Pin, GPIO_PIN_SET);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000dda:	481d      	ldr	r0, [pc, #116]	; (8000e50 <display7SEG+0x148>)
 8000ddc:	f000 fd7d 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000de0:	e032      	b.n	8000e48 <display7SEG+0x140>
		case 6:
			HAL_GPIO_WritePin(GPIOA, a_Pin | c_Pin | d_Pin | e_Pin | f_Pin | g_Pin, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8000de8:	4819      	ldr	r0, [pc, #100]	; (8000e50 <display7SEG+0x148>)
 8000dea:	f000 fd76 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_SET);
 8000dee:	2201      	movs	r2, #1
 8000df0:	2140      	movs	r1, #64	; 0x40
 8000df2:	4817      	ldr	r0, [pc, #92]	; (8000e50 <display7SEG+0x148>)
 8000df4:	f000 fd71 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000df8:	e026      	b.n	8000e48 <display7SEG+0x140>
		case 7:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	21e0      	movs	r1, #224	; 0xe0
 8000dfe:	4814      	ldr	r0, [pc, #80]	; (8000e50 <display7SEG+0x148>)
 8000e00:	f000 fd6b 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, d_Pin | e_Pin | f_Pin | g_Pin, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000e0a:	4811      	ldr	r0, [pc, #68]	; (8000e50 <display7SEG+0x148>)
 8000e0c:	f000 fd65 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000e10:	e01a      	b.n	8000e48 <display7SEG+0x140>
		case 8:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin | d_Pin | e_Pin | f_Pin | g_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8000e18:	480d      	ldr	r0, [pc, #52]	; (8000e50 <display7SEG+0x148>)
 8000e1a:	f000 fd5e 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000e1e:	e013      	b.n	8000e48 <display7SEG+0x140>
		case 9:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin | d_Pin | f_Pin | g_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 615e 	mov.w	r1, #3552	; 0xde0
 8000e26:	480a      	ldr	r0, [pc, #40]	; (8000e50 <display7SEG+0x148>)
 8000e28:	f000 fd57 	bl	80018da <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, e_Pin, GPIO_PIN_SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e32:	4807      	ldr	r0, [pc, #28]	; (8000e50 <display7SEG+0x148>)
 8000e34:	f000 fd51 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000e38:	e006      	b.n	8000e48 <display7SEG+0x140>
		default:
			HAL_GPIO_WritePin(GPIOA, a_Pin | b_Pin | c_Pin | d_Pin | e_Pin | f_Pin | g_Pin, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8000e40:	4803      	ldr	r0, [pc, #12]	; (8000e50 <display7SEG+0x148>)
 8000e42:	f000 fd4a 	bl	80018da <HAL_GPIO_WritePin>
	}
}
 8000e46:	bf00      	nop
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40010800 	.word	0x40010800

08000e54 <update7SEG>:

void update7SEG(int index) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b03      	cmp	r3, #3
 8000e60:	d84a      	bhi.n	8000ef8 <update7SEG+0xa4>
 8000e62:	a201      	add	r2, pc, #4	; (adr r2, 8000e68 <update7SEG+0x14>)
 8000e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e68:	08000e79 	.word	0x08000e79
 8000e6c:	08000e99 	.word	0x08000e99
 8000e70:	08000eb9 	.word	0x08000eb9
 8000e74:	08000ed9 	.word	0x08000ed9
	switch(index) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	211c      	movs	r1, #28
 8000e7c:	4823      	ldr	r0, [pc, #140]	; (8000f0c <update7SEG+0xb8>)
 8000e7e:	f000 fd2c 	bl	80018da <HAL_GPIO_WritePin>
			display7SEG(seven_seg_buffer[0]);
 8000e82:	4b23      	ldr	r3, [pc, #140]	; (8000f10 <update7SEG+0xbc>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff3e 	bl	8000d08 <display7SEG>
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2102      	movs	r1, #2
 8000e90:	481e      	ldr	r0, [pc, #120]	; (8000f0c <update7SEG+0xb8>)
 8000e92:	f000 fd22 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000e96:	e035      	b.n	8000f04 <update7SEG+0xb0>
		case 1:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	211a      	movs	r1, #26
 8000e9c:	481b      	ldr	r0, [pc, #108]	; (8000f0c <update7SEG+0xb8>)
 8000e9e:	f000 fd1c 	bl	80018da <HAL_GPIO_WritePin>
			display7SEG(seven_seg_buffer[1]);
 8000ea2:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <update7SEG+0xbc>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff2e 	bl	8000d08 <display7SEG>
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2104      	movs	r1, #4
 8000eb0:	4816      	ldr	r0, [pc, #88]	; (8000f0c <update7SEG+0xb8>)
 8000eb2:	f000 fd12 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000eb6:	e025      	b.n	8000f04 <update7SEG+0xb0>
		case 2:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	2116      	movs	r1, #22
 8000ebc:	4813      	ldr	r0, [pc, #76]	; (8000f0c <update7SEG+0xb8>)
 8000ebe:	f000 fd0c 	bl	80018da <HAL_GPIO_WritePin>
			display7SEG(seven_seg_buffer[2]);
 8000ec2:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <update7SEG+0xbc>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff1e 	bl	8000d08 <display7SEG>
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2108      	movs	r1, #8
 8000ed0:	480e      	ldr	r0, [pc, #56]	; (8000f0c <update7SEG+0xb8>)
 8000ed2:	f000 fd02 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000ed6:	e015      	b.n	8000f04 <update7SEG+0xb0>
		case 3:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	210e      	movs	r1, #14
 8000edc:	480b      	ldr	r0, [pc, #44]	; (8000f0c <update7SEG+0xb8>)
 8000ede:	f000 fcfc 	bl	80018da <HAL_GPIO_WritePin>
			display7SEG(seven_seg_buffer[3]);
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <update7SEG+0xbc>)
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff0e 	bl	8000d08 <display7SEG>
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2110      	movs	r1, #16
 8000ef0:	4806      	ldr	r0, [pc, #24]	; (8000f0c <update7SEG+0xb8>)
 8000ef2:	f000 fcf2 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000ef6:	e005      	b.n	8000f04 <update7SEG+0xb0>
		default:
			HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	211e      	movs	r1, #30
 8000efc:	4803      	ldr	r0, [pc, #12]	; (8000f0c <update7SEG+0xb8>)
 8000efe:	f000 fcec 	bl	80018da <HAL_GPIO_WritePin>
			break;
 8000f02:	bf00      	nop
	}
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40010800 	.word	0x40010800
 8000f10:	2000001c 	.word	0x2000001c

08000f14 <update7SEG_buffer_auto>:


void update7SEG_buffer_auto(int duration_1, int duration_2) {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	seven_seg_buffer[0] = duration_1/10;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <update7SEG_buffer_auto+0x60>)
 8000f22:	fb82 1203 	smull	r1, r2, r2, r3
 8000f26:	1092      	asrs	r2, r2, #2
 8000f28:	17db      	asrs	r3, r3, #31
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	4a12      	ldr	r2, [pc, #72]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f2e:	6013      	str	r3, [r2, #0]
	seven_seg_buffer[1] = duration_1 - seven_seg_buffer[0]*10;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f06f 0209 	mvn.w	r2, #9
 8000f38:	fb02 f203 	mul.w	r2, r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a0d      	ldr	r2, [pc, #52]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f42:	6053      	str	r3, [r2, #4]
	seven_seg_buffer[2] = duration_2/10;
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	4a0b      	ldr	r2, [pc, #44]	; (8000f74 <update7SEG_buffer_auto+0x60>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1092      	asrs	r2, r2, #2
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f54:	6093      	str	r3, [r2, #8]
	seven_seg_buffer[3] = duration_2 - seven_seg_buffer[2]*10;
 8000f56:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f06f 0209 	mvn.w	r2, #9
 8000f5e:	fb02 f203 	mul.w	r2, r2, r3
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <update7SEG_buffer_auto+0x64>)
 8000f68:	60d3      	str	r3, [r2, #12]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr
 8000f74:	66666667 	.word	0x66666667
 8000f78:	2000001c 	.word	0x2000001c

08000f7c <update7SEG_buffer_manual>:

void update7SEG_buffer_manual(int mode, int duration) {
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
	seven_seg_buffer[0] = 0;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <update7SEG_buffer_manual+0x48>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
	seven_seg_buffer[1] = mode;
 8000f8c:	4a0d      	ldr	r2, [pc, #52]	; (8000fc4 <update7SEG_buffer_manual+0x48>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6053      	str	r3, [r2, #4]
	seven_seg_buffer[2] = duration/10;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	4a0c      	ldr	r2, [pc, #48]	; (8000fc8 <update7SEG_buffer_manual+0x4c>)
 8000f96:	fb82 1203 	smull	r1, r2, r2, r3
 8000f9a:	1092      	asrs	r2, r2, #2
 8000f9c:	17db      	asrs	r3, r3, #31
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	4a08      	ldr	r2, [pc, #32]	; (8000fc4 <update7SEG_buffer_manual+0x48>)
 8000fa2:	6093      	str	r3, [r2, #8]
	seven_seg_buffer[3] = duration - seven_seg_buffer[2]*10;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <update7SEG_buffer_manual+0x48>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	f06f 0209 	mvn.w	r2, #9
 8000fac:	fb02 f203 	mul.w	r2, r2, r3
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	4a03      	ldr	r2, [pc, #12]	; (8000fc4 <update7SEG_buffer_manual+0x48>)
 8000fb6:	60d3      	str	r3, [r2, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	2000001c 	.word	0x2000001c
 8000fc8:	66666667 	.word	0x66666667

08000fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <HAL_MspInit+0x5c>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	4a14      	ldr	r2, [pc, #80]	; (8001028 <HAL_MspInit+0x5c>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6193      	str	r3, [r2, #24]
 8000fde:	4b12      	ldr	r3, [pc, #72]	; (8001028 <HAL_MspInit+0x5c>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fea:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <HAL_MspInit+0x5c>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <HAL_MspInit+0x5c>)
 8000ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	61d3      	str	r3, [r2, #28]
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <HAL_MspInit+0x5c>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <HAL_MspInit+0x60>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	4a04      	ldr	r2, [pc, #16]	; (800102c <HAL_MspInit+0x60>)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000
 800102c:	40010000 	.word	0x40010000

08001030 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001040:	d113      	bne.n	800106a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <HAL_TIM_Base_MspInit+0x44>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <HAL_TIM_Base_MspInit+0x44>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	61d3      	str	r3, [r2, #28]
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_TIM_Base_MspInit+0x44>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	201c      	movs	r0, #28
 8001060:	f000 fa73 	bl	800154a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001064:	201c      	movs	r0, #28
 8001066:	f000 fa8c 	bl	8001582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000

08001078 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800107c:	e7fe      	b.n	800107c <NMI_Handler+0x4>

0800107e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001082:	e7fe      	b.n	8001082 <HardFault_Handler+0x4>

08001084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <MemManage_Handler+0x4>

0800108a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800108e:	e7fe      	b.n	800108e <BusFault_Handler+0x4>

08001090 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <UsageFault_Handler+0x4>

08001096 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr

080010ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010be:	f000 f951 	bl	8001364 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <TIM2_IRQHandler+0x10>)
 80010ce:	f001 f8ad 	bl	800222c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200000a0 	.word	0x200000a0

080010dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <setTimer0>:

int TIMER_CYCLE = 10;
int timer0_counter = 0, timer1_counter = 0, timer2_counter = 0, timer3_counter = 0, timer4_counter = 0;
int timer0_flag = 0, timer1_flag = 0, timer2_flag = 0, timer3_flag = 0, timer4_flag = 0;;

void setTimer0(int duration) {
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TIMER_CYCLE;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <setTimer0+0x28>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <setTimer0+0x2c>)
 80010fc:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <setTimer0+0x30>)
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000030 	.word	0x20000030
 8001114:	20000078 	.word	0x20000078
 8001118:	2000008c 	.word	0x2000008c

0800111c <setTimer1>:

void setTimer1(int duration) {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 8001124:	4b07      	ldr	r3, [pc, #28]	; (8001144 <setTimer1+0x28>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	fb92 f3f3 	sdiv	r3, r2, r3
 800112e:	4a06      	ldr	r2, [pc, #24]	; (8001148 <setTimer1+0x2c>)
 8001130:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001132:	4b06      	ldr	r3, [pc, #24]	; (800114c <setTimer1+0x30>)
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000030 	.word	0x20000030
 8001148:	2000007c 	.word	0x2000007c
 800114c:	20000090 	.word	0x20000090

08001150 <setTimer2>:

void setTimer2(int duration) {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIMER_CYCLE;
 8001158:	4b07      	ldr	r3, [pc, #28]	; (8001178 <setTimer2+0x28>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001162:	4a06      	ldr	r2, [pc, #24]	; (800117c <setTimer2+0x2c>)
 8001164:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001166:	4b06      	ldr	r3, [pc, #24]	; (8001180 <setTimer2+0x30>)
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000030 	.word	0x20000030
 800117c:	20000080 	.word	0x20000080
 8001180:	20000094 	.word	0x20000094

08001184 <setTimer4>:
void setTimer3(int duration) {
	timer3_counter = duration/TIMER_CYCLE;
	timer3_flag = 0;
}

void setTimer4(int duration) {
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIMER_CYCLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	; (80011ac <setTimer4+0x28>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	687a      	ldr	r2, [r7, #4]
 8001192:	fb92 f3f3 	sdiv	r3, r2, r3
 8001196:	4a06      	ldr	r2, [pc, #24]	; (80011b0 <setTimer4+0x2c>)
 8001198:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800119a:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <setTimer4+0x30>)
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	20000030 	.word	0x20000030
 80011b0:	20000088 	.word	0x20000088
 80011b4:	2000009c 	.word	0x2000009c

080011b8 <timer_run>:

void timer_run() {
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 80011bc:	4b29      	ldr	r3, [pc, #164]	; (8001264 <timer_run+0xac>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	dd0b      	ble.n	80011dc <timer_run+0x24>
		timer0_counter--;
 80011c4:	4b27      	ldr	r3, [pc, #156]	; (8001264 <timer_run+0xac>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	4a26      	ldr	r2, [pc, #152]	; (8001264 <timer_run+0xac>)
 80011cc:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 80011ce:	4b25      	ldr	r3, [pc, #148]	; (8001264 <timer_run+0xac>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d102      	bne.n	80011dc <timer_run+0x24>
 80011d6:	4b24      	ldr	r3, [pc, #144]	; (8001268 <timer_run+0xb0>)
 80011d8:	2201      	movs	r2, #1
 80011da:	601a      	str	r2, [r3, #0]
	}
	if (timer1_counter > 0) {
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <timer_run+0xb4>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	dd0b      	ble.n	80011fc <timer_run+0x44>
		timer1_counter--;
 80011e4:	4b21      	ldr	r3, [pc, #132]	; (800126c <timer_run+0xb4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	4a20      	ldr	r2, [pc, #128]	; (800126c <timer_run+0xb4>)
 80011ec:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <timer_run+0xb4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d102      	bne.n	80011fc <timer_run+0x44>
 80011f6:	4b1e      	ldr	r3, [pc, #120]	; (8001270 <timer_run+0xb8>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0) {
 80011fc:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <timer_run+0xbc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	dd0b      	ble.n	800121c <timer_run+0x64>
		timer2_counter--;
 8001204:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <timer_run+0xbc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	3b01      	subs	r3, #1
 800120a:	4a1a      	ldr	r2, [pc, #104]	; (8001274 <timer_run+0xbc>)
 800120c:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 800120e:	4b19      	ldr	r3, [pc, #100]	; (8001274 <timer_run+0xbc>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d102      	bne.n	800121c <timer_run+0x64>
 8001216:	4b18      	ldr	r3, [pc, #96]	; (8001278 <timer_run+0xc0>)
 8001218:	2201      	movs	r2, #1
 800121a:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0) {
 800121c:	4b17      	ldr	r3, [pc, #92]	; (800127c <timer_run+0xc4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	dd0b      	ble.n	800123c <timer_run+0x84>
		timer3_counter--;
 8001224:	4b15      	ldr	r3, [pc, #84]	; (800127c <timer_run+0xc4>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	3b01      	subs	r3, #1
 800122a:	4a14      	ldr	r2, [pc, #80]	; (800127c <timer_run+0xc4>)
 800122c:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <timer_run+0xc4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d102      	bne.n	800123c <timer_run+0x84>
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <timer_run+0xc8>)
 8001238:	2201      	movs	r2, #1
 800123a:	601a      	str	r2, [r3, #0]
	}
	if (timer4_counter > 0) {
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <timer_run+0xcc>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	dd0b      	ble.n	800125c <timer_run+0xa4>
		timer4_counter--;
 8001244:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <timer_run+0xcc>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3b01      	subs	r3, #1
 800124a:	4a0e      	ldr	r2, [pc, #56]	; (8001284 <timer_run+0xcc>)
 800124c:	6013      	str	r3, [r2, #0]
		if (timer4_counter == 0) timer4_flag = 1;
 800124e:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <timer_run+0xcc>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d102      	bne.n	800125c <timer_run+0xa4>
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <timer_run+0xd0>)
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
	}
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	20000078 	.word	0x20000078
 8001268:	2000008c 	.word	0x2000008c
 800126c:	2000007c 	.word	0x2000007c
 8001270:	20000090 	.word	0x20000090
 8001274:	20000080 	.word	0x20000080
 8001278:	20000094 	.word	0x20000094
 800127c:	20000084 	.word	0x20000084
 8001280:	20000098 	.word	0x20000098
 8001284:	20000088 	.word	0x20000088
 8001288:	2000009c 	.word	0x2000009c

0800128c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800128c:	f7ff ff26 	bl	80010dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001292:	490c      	ldr	r1, [pc, #48]	; (80012c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001294:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a09      	ldr	r2, [pc, #36]	; (80012cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012a8:	4c09      	ldr	r4, [pc, #36]	; (80012d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b6:	f001 fb05 	bl	80028c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ba:	f7ff fbf5 	bl	8000aa8 <main>
  bx lr
 80012be:	4770      	bx	lr
  ldr r0, =_sdata
 80012c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c4:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 80012c8:	08002960 	.word	0x08002960
  ldr r2, =_sbss
 80012cc:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 80012d0:	200000ec 	.word	0x200000ec

080012d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC1_2_IRQHandler>
	...

080012d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <HAL_Init+0x28>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a07      	ldr	r2, [pc, #28]	; (8001300 <HAL_Init+0x28>)
 80012e2:	f043 0310 	orr.w	r3, r3, #16
 80012e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f923 	bl	8001534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ee:	200f      	movs	r0, #15
 80012f0:	f000 f808 	bl	8001304 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f4:	f7ff fe6a 	bl	8000fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40022000 	.word	0x40022000

08001304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800130c:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_InitTick+0x54>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <HAL_InitTick+0x58>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	4619      	mov	r1, r3
 8001316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131a:	fbb3 f3f1 	udiv	r3, r3, r1
 800131e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f93b 	bl	800159e <HAL_SYSTICK_Config>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e00e      	b.n	8001350 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2b0f      	cmp	r3, #15
 8001336:	d80a      	bhi.n	800134e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001338:	2200      	movs	r2, #0
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	f04f 30ff 	mov.w	r0, #4294967295
 8001340:	f000 f903 	bl	800154a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001344:	4a06      	ldr	r2, [pc, #24]	; (8001360 <HAL_InitTick+0x5c>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	e000      	b.n	8001350 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
}
 8001350:	4618      	mov	r0, r3
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	2000002c 	.word	0x2000002c
 800135c:	20000038 	.word	0x20000038
 8001360:	20000034 	.word	0x20000034

08001364 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <HAL_IncTick+0x1c>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	461a      	mov	r2, r3
 800136e:	4b05      	ldr	r3, [pc, #20]	; (8001384 <HAL_IncTick+0x20>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4413      	add	r3, r2
 8001374:	4a03      	ldr	r2, [pc, #12]	; (8001384 <HAL_IncTick+0x20>)
 8001376:	6013      	str	r3, [r2, #0]
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	20000038 	.word	0x20000038
 8001384:	200000e8 	.word	0x200000e8

08001388 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return uwTick;
 800138c:	4b02      	ldr	r3, [pc, #8]	; (8001398 <HAL_GetTick+0x10>)
 800138e:	681b      	ldr	r3, [r3, #0]
}
 8001390:	4618      	mov	r0, r3
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	200000e8 	.word	0x200000e8

0800139c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b8:	4013      	ands	r3, r2
 80013ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ce:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <__NVIC_SetPriorityGrouping+0x44>)
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	60d3      	str	r3, [r2, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <__NVIC_GetPriorityGrouping+0x18>)
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	0a1b      	lsrs	r3, r3, #8
 80013ee:	f003 0307 	and.w	r3, r3, #7
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	2b00      	cmp	r3, #0
 8001410:	db0b      	blt.n	800142a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f003 021f 	and.w	r2, r3, #31
 8001418:	4906      	ldr	r1, [pc, #24]	; (8001434 <__NVIC_EnableIRQ+0x34>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	095b      	lsrs	r3, r3, #5
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f202 	lsl.w	r2, r0, r2
 8001426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr
 8001434:	e000e100 	.word	0xe000e100

08001438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	6039      	str	r1, [r7, #0]
 8001442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001448:	2b00      	cmp	r3, #0
 800144a:	db0a      	blt.n	8001462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	b2da      	uxtb	r2, r3
 8001450:	490c      	ldr	r1, [pc, #48]	; (8001484 <__NVIC_SetPriority+0x4c>)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	0112      	lsls	r2, r2, #4
 8001458:	b2d2      	uxtb	r2, r2
 800145a:	440b      	add	r3, r1
 800145c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001460:	e00a      	b.n	8001478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4908      	ldr	r1, [pc, #32]	; (8001488 <__NVIC_SetPriority+0x50>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	f003 030f 	and.w	r3, r3, #15
 800146e:	3b04      	subs	r3, #4
 8001470:	0112      	lsls	r2, r2, #4
 8001472:	b2d2      	uxtb	r2, r2
 8001474:	440b      	add	r3, r1
 8001476:	761a      	strb	r2, [r3, #24]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000e100 	.word	0xe000e100
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800148c:	b480      	push	{r7}
 800148e:	b089      	sub	sp, #36	; 0x24
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f1c3 0307 	rsb	r3, r3, #7
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	bf28      	it	cs
 80014aa:	2304      	movcs	r3, #4
 80014ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3304      	adds	r3, #4
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	d902      	bls.n	80014bc <NVIC_EncodePriority+0x30>
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3b03      	subs	r3, #3
 80014ba:	e000      	b.n	80014be <NVIC_EncodePriority+0x32>
 80014bc:	2300      	movs	r3, #0
 80014be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	f04f 32ff 	mov.w	r2, #4294967295
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	43da      	mvns	r2, r3
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	401a      	ands	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d4:	f04f 31ff 	mov.w	r1, #4294967295
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	43d9      	mvns	r1, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	4313      	orrs	r3, r2
         );
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3724      	adds	r7, #36	; 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001500:	d301      	bcc.n	8001506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001506:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <SysTick_Config+0x40>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150e:	210f      	movs	r1, #15
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f7ff ff90 	bl	8001438 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <SysTick_Config+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <SysTick_Config+0x40>)
 8001520:	2207      	movs	r2, #7
 8001522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	e000e010 	.word	0xe000e010

08001534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff2d 	bl	800139c <__NVIC_SetPriorityGrouping>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b580      	push	{r7, lr}
 800154c:	b086      	sub	sp, #24
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800155c:	f7ff ff42 	bl	80013e4 <__NVIC_GetPriorityGrouping>
 8001560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	6978      	ldr	r0, [r7, #20]
 8001568:	f7ff ff90 	bl	800148c <NVIC_EncodePriority>
 800156c:	4602      	mov	r2, r0
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff5f 	bl	8001438 <__NVIC_SetPriority>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff35 	bl	8001400 <__NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ffa2 	bl	80014f0 <SysTick_Config>
 80015ac:	4603      	mov	r3, r0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b08b      	sub	sp, #44	; 0x2c
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ca:	e148      	b.n	800185e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015cc:	2201      	movs	r2, #1
 80015ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	69fa      	ldr	r2, [r7, #28]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	f040 8137 	bne.w	8001858 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4aa3      	ldr	r2, [pc, #652]	; (800187c <HAL_GPIO_Init+0x2c4>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d05e      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 80015f4:	4aa1      	ldr	r2, [pc, #644]	; (800187c <HAL_GPIO_Init+0x2c4>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d875      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 80015fa:	4aa1      	ldr	r2, [pc, #644]	; (8001880 <HAL_GPIO_Init+0x2c8>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d058      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001600:	4a9f      	ldr	r2, [pc, #636]	; (8001880 <HAL_GPIO_Init+0x2c8>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d86f      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001606:	4a9f      	ldr	r2, [pc, #636]	; (8001884 <HAL_GPIO_Init+0x2cc>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d052      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 800160c:	4a9d      	ldr	r2, [pc, #628]	; (8001884 <HAL_GPIO_Init+0x2cc>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d869      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001612:	4a9d      	ldr	r2, [pc, #628]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d04c      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001618:	4a9b      	ldr	r2, [pc, #620]	; (8001888 <HAL_GPIO_Init+0x2d0>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d863      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 800161e:	4a9b      	ldr	r2, [pc, #620]	; (800188c <HAL_GPIO_Init+0x2d4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d046      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
 8001624:	4a99      	ldr	r2, [pc, #612]	; (800188c <HAL_GPIO_Init+0x2d4>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d85d      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 800162a:	2b12      	cmp	r3, #18
 800162c:	d82a      	bhi.n	8001684 <HAL_GPIO_Init+0xcc>
 800162e:	2b12      	cmp	r3, #18
 8001630:	d859      	bhi.n	80016e6 <HAL_GPIO_Init+0x12e>
 8001632:	a201      	add	r2, pc, #4	; (adr r2, 8001638 <HAL_GPIO_Init+0x80>)
 8001634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001638:	080016b3 	.word	0x080016b3
 800163c:	0800168d 	.word	0x0800168d
 8001640:	0800169f 	.word	0x0800169f
 8001644:	080016e1 	.word	0x080016e1
 8001648:	080016e7 	.word	0x080016e7
 800164c:	080016e7 	.word	0x080016e7
 8001650:	080016e7 	.word	0x080016e7
 8001654:	080016e7 	.word	0x080016e7
 8001658:	080016e7 	.word	0x080016e7
 800165c:	080016e7 	.word	0x080016e7
 8001660:	080016e7 	.word	0x080016e7
 8001664:	080016e7 	.word	0x080016e7
 8001668:	080016e7 	.word	0x080016e7
 800166c:	080016e7 	.word	0x080016e7
 8001670:	080016e7 	.word	0x080016e7
 8001674:	080016e7 	.word	0x080016e7
 8001678:	080016e7 	.word	0x080016e7
 800167c:	08001695 	.word	0x08001695
 8001680:	080016a9 	.word	0x080016a9
 8001684:	4a82      	ldr	r2, [pc, #520]	; (8001890 <HAL_GPIO_Init+0x2d8>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d013      	beq.n	80016b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800168a:	e02c      	b.n	80016e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	623b      	str	r3, [r7, #32]
          break;
 8001692:	e029      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	3304      	adds	r3, #4
 800169a:	623b      	str	r3, [r7, #32]
          break;
 800169c:	e024      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	3308      	adds	r3, #8
 80016a4:	623b      	str	r3, [r7, #32]
          break;
 80016a6:	e01f      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	330c      	adds	r3, #12
 80016ae:	623b      	str	r3, [r7, #32]
          break;
 80016b0:	e01a      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d102      	bne.n	80016c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016ba:	2304      	movs	r3, #4
 80016bc:	623b      	str	r3, [r7, #32]
          break;
 80016be:	e013      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d105      	bne.n	80016d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016c8:	2308      	movs	r3, #8
 80016ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69fa      	ldr	r2, [r7, #28]
 80016d0:	611a      	str	r2, [r3, #16]
          break;
 80016d2:	e009      	b.n	80016e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d4:	2308      	movs	r3, #8
 80016d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	615a      	str	r2, [r3, #20]
          break;
 80016de:	e003      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
          break;
 80016e4:	e000      	b.n	80016e8 <HAL_GPIO_Init+0x130>
          break;
 80016e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	2bff      	cmp	r3, #255	; 0xff
 80016ec:	d801      	bhi.n	80016f2 <HAL_GPIO_Init+0x13a>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	e001      	b.n	80016f6 <HAL_GPIO_Init+0x13e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3304      	adds	r3, #4
 80016f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	2bff      	cmp	r3, #255	; 0xff
 80016fc:	d802      	bhi.n	8001704 <HAL_GPIO_Init+0x14c>
 80016fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	e002      	b.n	800170a <HAL_GPIO_Init+0x152>
 8001704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001706:	3b08      	subs	r3, #8
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	210f      	movs	r1, #15
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	401a      	ands	r2, r3
 800171c:	6a39      	ldr	r1, [r7, #32]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	431a      	orrs	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 8090 	beq.w	8001858 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001738:	4b56      	ldr	r3, [pc, #344]	; (8001894 <HAL_GPIO_Init+0x2dc>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	4a55      	ldr	r2, [pc, #340]	; (8001894 <HAL_GPIO_Init+0x2dc>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6193      	str	r3, [r2, #24]
 8001744:	4b53      	ldr	r3, [pc, #332]	; (8001894 <HAL_GPIO_Init+0x2dc>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001750:	4a51      	ldr	r2, [pc, #324]	; (8001898 <HAL_GPIO_Init+0x2e0>)
 8001752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001754:	089b      	lsrs	r3, r3, #2
 8001756:	3302      	adds	r3, #2
 8001758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	f003 0303 	and.w	r3, r3, #3
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	220f      	movs	r2, #15
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	4013      	ands	r3, r2
 8001772:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a49      	ldr	r2, [pc, #292]	; (800189c <HAL_GPIO_Init+0x2e4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d00d      	beq.n	8001798 <HAL_GPIO_Init+0x1e0>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a48      	ldr	r2, [pc, #288]	; (80018a0 <HAL_GPIO_Init+0x2e8>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d007      	beq.n	8001794 <HAL_GPIO_Init+0x1dc>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a47      	ldr	r2, [pc, #284]	; (80018a4 <HAL_GPIO_Init+0x2ec>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d101      	bne.n	8001790 <HAL_GPIO_Init+0x1d8>
 800178c:	2302      	movs	r3, #2
 800178e:	e004      	b.n	800179a <HAL_GPIO_Init+0x1e2>
 8001790:	2303      	movs	r3, #3
 8001792:	e002      	b.n	800179a <HAL_GPIO_Init+0x1e2>
 8001794:	2301      	movs	r3, #1
 8001796:	e000      	b.n	800179a <HAL_GPIO_Init+0x1e2>
 8001798:	2300      	movs	r3, #0
 800179a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800179c:	f002 0203 	and.w	r2, r2, #3
 80017a0:	0092      	lsls	r2, r2, #2
 80017a2:	4093      	lsls	r3, r2
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017aa:	493b      	ldr	r1, [pc, #236]	; (8001898 <HAL_GPIO_Init+0x2e0>)
 80017ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ae:	089b      	lsrs	r3, r3, #2
 80017b0:	3302      	adds	r3, #2
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d006      	beq.n	80017d2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017c4:	4b38      	ldr	r3, [pc, #224]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	4937      	ldr	r1, [pc, #220]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	608b      	str	r3, [r1, #8]
 80017d0:	e006      	b.n	80017e0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017d2:	4b35      	ldr	r3, [pc, #212]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017d4:	689a      	ldr	r2, [r3, #8]
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	43db      	mvns	r3, r3
 80017da:	4933      	ldr	r1, [pc, #204]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017dc:	4013      	ands	r3, r2
 80017de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d006      	beq.n	80017fa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017ec:	4b2e      	ldr	r3, [pc, #184]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017ee:	68da      	ldr	r2, [r3, #12]
 80017f0:	492d      	ldr	r1, [pc, #180]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	60cb      	str	r3, [r1, #12]
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017fa:	4b2b      	ldr	r3, [pc, #172]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	43db      	mvns	r3, r3
 8001802:	4929      	ldr	r1, [pc, #164]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 8001804:	4013      	ands	r3, r2
 8001806:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d006      	beq.n	8001822 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001814:	4b24      	ldr	r3, [pc, #144]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	4923      	ldr	r1, [pc, #140]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4313      	orrs	r3, r2
 800181e:	604b      	str	r3, [r1, #4]
 8001820:	e006      	b.n	8001830 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001822:	4b21      	ldr	r3, [pc, #132]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	43db      	mvns	r3, r3
 800182a:	491f      	ldr	r1, [pc, #124]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 800182c:	4013      	ands	r3, r2
 800182e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d006      	beq.n	800184a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800183c:	4b1a      	ldr	r3, [pc, #104]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4919      	ldr	r1, [pc, #100]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	4313      	orrs	r3, r2
 8001846:	600b      	str	r3, [r1, #0]
 8001848:	e006      	b.n	8001858 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800184a:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	43db      	mvns	r3, r3
 8001852:	4915      	ldr	r1, [pc, #84]	; (80018a8 <HAL_GPIO_Init+0x2f0>)
 8001854:	4013      	ands	r3, r2
 8001856:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	3301      	adds	r3, #1
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	fa22 f303 	lsr.w	r3, r2, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	f47f aeaf 	bne.w	80015cc <HAL_GPIO_Init+0x14>
  }
}
 800186e:	bf00      	nop
 8001870:	bf00      	nop
 8001872:	372c      	adds	r7, #44	; 0x2c
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	10320000 	.word	0x10320000
 8001880:	10310000 	.word	0x10310000
 8001884:	10220000 	.word	0x10220000
 8001888:	10210000 	.word	0x10210000
 800188c:	10120000 	.word	0x10120000
 8001890:	10110000 	.word	0x10110000
 8001894:	40021000 	.word	0x40021000
 8001898:	40010000 	.word	0x40010000
 800189c:	40010800 	.word	0x40010800
 80018a0:	40010c00 	.word	0x40010c00
 80018a4:	40011000 	.word	0x40011000
 80018a8:	40010400 	.word	0x40010400

080018ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	887b      	ldrh	r3, [r7, #2]
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d002      	beq.n	80018ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018c4:	2301      	movs	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e001      	b.n	80018ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr

080018da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
 80018e2:	460b      	mov	r3, r1
 80018e4:	807b      	strh	r3, [r7, #2]
 80018e6:	4613      	mov	r3, r2
 80018e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018ea:	787b      	ldrb	r3, [r7, #1]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d003      	beq.n	80018f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018f0:	887a      	ldrh	r2, [r7, #2]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018f6:	e003      	b.n	8001900 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018f8:	887b      	ldrh	r3, [r7, #2]
 80018fa:	041a      	lsls	r2, r3, #16
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	611a      	str	r2, [r3, #16]
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800190a:	b480      	push	{r7}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800191c:	887a      	ldrh	r2, [r7, #2]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4013      	ands	r3, r2
 8001922:	041a      	lsls	r2, r3, #16
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	43d9      	mvns	r1, r3
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	400b      	ands	r3, r1
 800192c:	431a      	orrs	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	611a      	str	r2, [r3, #16]
}
 8001932:	bf00      	nop
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e26c      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 8087 	beq.w	8001a6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800195c:	4b92      	ldr	r3, [pc, #584]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 030c 	and.w	r3, r3, #12
 8001964:	2b04      	cmp	r3, #4
 8001966:	d00c      	beq.n	8001982 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001968:	4b8f      	ldr	r3, [pc, #572]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 030c 	and.w	r3, r3, #12
 8001970:	2b08      	cmp	r3, #8
 8001972:	d112      	bne.n	800199a <HAL_RCC_OscConfig+0x5e>
 8001974:	4b8c      	ldr	r3, [pc, #560]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800197c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001980:	d10b      	bne.n	800199a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001982:	4b89      	ldr	r3, [pc, #548]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d06c      	beq.n	8001a68 <HAL_RCC_OscConfig+0x12c>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d168      	bne.n	8001a68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e246      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a2:	d106      	bne.n	80019b2 <HAL_RCC_OscConfig+0x76>
 80019a4:	4b80      	ldr	r3, [pc, #512]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a7f      	ldr	r2, [pc, #508]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ae:	6013      	str	r3, [r2, #0]
 80019b0:	e02e      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10c      	bne.n	80019d4 <HAL_RCC_OscConfig+0x98>
 80019ba:	4b7b      	ldr	r3, [pc, #492]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a7a      	ldr	r2, [pc, #488]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	4b78      	ldr	r3, [pc, #480]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a77      	ldr	r2, [pc, #476]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	e01d      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019dc:	d10c      	bne.n	80019f8 <HAL_RCC_OscConfig+0xbc>
 80019de:	4b72      	ldr	r3, [pc, #456]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a71      	ldr	r2, [pc, #452]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	4b6f      	ldr	r3, [pc, #444]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a6e      	ldr	r2, [pc, #440]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	e00b      	b.n	8001a10 <HAL_RCC_OscConfig+0xd4>
 80019f8:	4b6b      	ldr	r3, [pc, #428]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a6a      	ldr	r2, [pc, #424]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 80019fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a02:	6013      	str	r3, [r2, #0]
 8001a04:	4b68      	ldr	r3, [pc, #416]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a67      	ldr	r2, [pc, #412]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d013      	beq.n	8001a40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7ff fcb6 	bl	8001388 <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a20:	f7ff fcb2 	bl	8001388 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b64      	cmp	r3, #100	; 0x64
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e1fa      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a32:	4b5d      	ldr	r3, [pc, #372]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0xe4>
 8001a3e:	e014      	b.n	8001a6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7ff fca2 	bl	8001388 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a46:	e008      	b.n	8001a5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a48:	f7ff fc9e 	bl	8001388 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	2b64      	cmp	r3, #100	; 0x64
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e1e6      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5a:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x10c>
 8001a66:	e000      	b.n	8001a6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d063      	beq.n	8001b3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a76:	4b4c      	ldr	r3, [pc, #304]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d00b      	beq.n	8001a9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a82:	4b49      	ldr	r3, [pc, #292]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d11c      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x18c>
 8001a8e:	4b46      	ldr	r3, [pc, #280]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d116      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9a:	4b43      	ldr	r3, [pc, #268]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d005      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x176>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d001      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e1ba      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	4939      	ldr	r1, [pc, #228]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ac6:	e03a      	b.n	8001b3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d020      	beq.n	8001b12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad0:	4b36      	ldr	r3, [pc, #216]	; (8001bac <HAL_RCC_OscConfig+0x270>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad6:	f7ff fc57 	bl	8001388 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ade:	f7ff fc53 	bl	8001388 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e19b      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af0:	4b2d      	ldr	r3, [pc, #180]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0f0      	beq.n	8001ade <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001afc:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	4927      	ldr	r1, [pc, #156]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]
 8001b10:	e015      	b.n	8001b3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b12:	4b26      	ldr	r3, [pc, #152]	; (8001bac <HAL_RCC_OscConfig+0x270>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7ff fc36 	bl	8001388 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b20:	f7ff fc32 	bl	8001388 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e17a      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0308 	and.w	r3, r3, #8
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d03a      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d019      	beq.n	8001b86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b52:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <HAL_RCC_OscConfig+0x274>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b58:	f7ff fc16 	bl	8001388 <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b60:	f7ff fc12 	bl	8001388 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e15a      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b72:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b7e:	2001      	movs	r0, #1
 8001b80:	f000 fa9a 	bl	80020b8 <RCC_Delay>
 8001b84:	e01c      	b.n	8001bc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <HAL_RCC_OscConfig+0x274>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8c:	f7ff fbfc 	bl	8001388 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b92:	e00f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b94:	f7ff fbf8 	bl	8001388 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d908      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e140      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	42420000 	.word	0x42420000
 8001bb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb4:	4b9e      	ldr	r3, [pc, #632]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1e9      	bne.n	8001b94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 80a6 	beq.w	8001d1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd2:	4b97      	ldr	r3, [pc, #604]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d10d      	bne.n	8001bfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	4b94      	ldr	r3, [pc, #592]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	4a93      	ldr	r2, [pc, #588]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be8:	61d3      	str	r3, [r2, #28]
 8001bea:	4b91      	ldr	r3, [pc, #580]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfa:	4b8e      	ldr	r3, [pc, #568]	; (8001e34 <HAL_RCC_OscConfig+0x4f8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d118      	bne.n	8001c38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c06:	4b8b      	ldr	r3, [pc, #556]	; (8001e34 <HAL_RCC_OscConfig+0x4f8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a8a      	ldr	r2, [pc, #552]	; (8001e34 <HAL_RCC_OscConfig+0x4f8>)
 8001c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c12:	f7ff fbb9 	bl	8001388 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1a:	f7ff fbb5 	bl	8001388 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b64      	cmp	r3, #100	; 0x64
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e0fd      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2c:	4b81      	ldr	r3, [pc, #516]	; (8001e34 <HAL_RCC_OscConfig+0x4f8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d106      	bne.n	8001c4e <HAL_RCC_OscConfig+0x312>
 8001c40:	4b7b      	ldr	r3, [pc, #492]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a7a      	ldr	r2, [pc, #488]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6213      	str	r3, [r2, #32]
 8001c4c:	e02d      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10c      	bne.n	8001c70 <HAL_RCC_OscConfig+0x334>
 8001c56:	4b76      	ldr	r3, [pc, #472]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4a75      	ldr	r2, [pc, #468]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	f023 0301 	bic.w	r3, r3, #1
 8001c60:	6213      	str	r3, [r2, #32]
 8001c62:	4b73      	ldr	r3, [pc, #460]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	4a72      	ldr	r2, [pc, #456]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c68:	f023 0304 	bic.w	r3, r3, #4
 8001c6c:	6213      	str	r3, [r2, #32]
 8001c6e:	e01c      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	2b05      	cmp	r3, #5
 8001c76:	d10c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x356>
 8001c78:	4b6d      	ldr	r3, [pc, #436]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	4a6c      	ldr	r2, [pc, #432]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c7e:	f043 0304 	orr.w	r3, r3, #4
 8001c82:	6213      	str	r3, [r2, #32]
 8001c84:	4b6a      	ldr	r3, [pc, #424]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	4a69      	ldr	r2, [pc, #420]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6213      	str	r3, [r2, #32]
 8001c90:	e00b      	b.n	8001caa <HAL_RCC_OscConfig+0x36e>
 8001c92:	4b67      	ldr	r3, [pc, #412]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4a66      	ldr	r2, [pc, #408]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6213      	str	r3, [r2, #32]
 8001c9e:	4b64      	ldr	r3, [pc, #400]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a63      	ldr	r2, [pc, #396]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	f023 0304 	bic.w	r3, r3, #4
 8001ca8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d015      	beq.n	8001cde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb2:	f7ff fb69 	bl	8001388 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb8:	e00a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cba:	f7ff fb65 	bl	8001388 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e0ab      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd0:	4b57      	ldr	r3, [pc, #348]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0ee      	beq.n	8001cba <HAL_RCC_OscConfig+0x37e>
 8001cdc:	e014      	b.n	8001d08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cde:	f7ff fb53 	bl	8001388 <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce4:	e00a      	b.n	8001cfc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce6:	f7ff fb4f 	bl	8001388 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e095      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cfc:	4b4c      	ldr	r3, [pc, #304]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1ee      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d08:	7dfb      	ldrb	r3, [r7, #23]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d105      	bne.n	8001d1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d0e:	4b48      	ldr	r3, [pc, #288]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	4a47      	ldr	r2, [pc, #284]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 8081 	beq.w	8001e26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d24:	4b42      	ldr	r3, [pc, #264]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d061      	beq.n	8001df4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d146      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d38:	4b3f      	ldr	r3, [pc, #252]	; (8001e38 <HAL_RCC_OscConfig+0x4fc>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d3e:	f7ff fb23 	bl	8001388 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d46:	f7ff fb1f 	bl	8001388 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e067      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d58:	4b35      	ldr	r3, [pc, #212]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d1f0      	bne.n	8001d46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d6c:	d108      	bne.n	8001d80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d6e:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	492d      	ldr	r1, [pc, #180]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d80:	4b2b      	ldr	r3, [pc, #172]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a19      	ldr	r1, [r3, #32]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	430b      	orrs	r3, r1
 8001d92:	4927      	ldr	r1, [pc, #156]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <HAL_RCC_OscConfig+0x4fc>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9e:	f7ff faf3 	bl	8001388 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da6:	f7ff faef 	bl	8001388 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e037      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db8:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0f0      	beq.n	8001da6 <HAL_RCC_OscConfig+0x46a>
 8001dc4:	e02f      	b.n	8001e26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <HAL_RCC_OscConfig+0x4fc>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fadc 	bl	8001388 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd4:	f7ff fad8 	bl	8001388 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e020      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001de6:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x498>
 8001df2:	e018      	b.n	8001e26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d101      	bne.n	8001e00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e013      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e00:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <HAL_RCC_OscConfig+0x4f4>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d001      	beq.n	8001e26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40007000 	.word	0x40007000
 8001e38:	42420060 	.word	0x42420060

08001e3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e0d0      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e50:	4b6a      	ldr	r3, [pc, #424]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d910      	bls.n	8001e80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5e:	4b67      	ldr	r3, [pc, #412]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 0207 	bic.w	r2, r3, #7
 8001e66:	4965      	ldr	r1, [pc, #404]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6e:	4b63      	ldr	r3, [pc, #396]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d001      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e0b8      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d020      	beq.n	8001ece <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e98:	4b59      	ldr	r3, [pc, #356]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	4a58      	ldr	r2, [pc, #352]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ea2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb0:	4b53      	ldr	r3, [pc, #332]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	4a52      	ldr	r2, [pc, #328]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001eba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ebc:	4b50      	ldr	r3, [pc, #320]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	494d      	ldr	r1, [pc, #308]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d040      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d107      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	4b47      	ldr	r3, [pc, #284]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d115      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e07f      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d107      	bne.n	8001f0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efa:	4b41      	ldr	r3, [pc, #260]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d109      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e073      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0a:	4b3d      	ldr	r3, [pc, #244]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e06b      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f1a:	4b39      	ldr	r3, [pc, #228]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f023 0203 	bic.w	r2, r3, #3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	4936      	ldr	r1, [pc, #216]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f2c:	f7ff fa2c 	bl	8001388 <HAL_GetTick>
 8001f30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f32:	e00a      	b.n	8001f4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f34:	f7ff fa28 	bl	8001388 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e053      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4a:	4b2d      	ldr	r3, [pc, #180]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 020c 	and.w	r2, r3, #12
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d1eb      	bne.n	8001f34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f5c:	4b27      	ldr	r3, [pc, #156]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d210      	bcs.n	8001f8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6a:	4b24      	ldr	r3, [pc, #144]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f023 0207 	bic.w	r2, r3, #7
 8001f72:	4922      	ldr	r1, [pc, #136]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d001      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e032      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d008      	beq.n	8001faa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4916      	ldr	r1, [pc, #88]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d009      	beq.n	8001fca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	490e      	ldr	r1, [pc, #56]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fca:	f000 f821 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	091b      	lsrs	r3, r3, #4
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	490a      	ldr	r1, [pc, #40]	; (8002004 <HAL_RCC_ClockConfig+0x1c8>)
 8001fdc:	5ccb      	ldrb	r3, [r1, r3]
 8001fde:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe2:	4a09      	ldr	r2, [pc, #36]	; (8002008 <HAL_RCC_ClockConfig+0x1cc>)
 8001fe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fe6:	4b09      	ldr	r3, [pc, #36]	; (800200c <HAL_RCC_ClockConfig+0x1d0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff f98a 	bl	8001304 <HAL_InitTick>

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40022000 	.word	0x40022000
 8002000:	40021000 	.word	0x40021000
 8002004:	08002934 	.word	0x08002934
 8002008:	2000002c 	.word	0x2000002c
 800200c:	20000034 	.word	0x20000034

08002010 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002010:	b480      	push	{r7}
 8002012:	b087      	sub	sp, #28
 8002014:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800202a:	4b1e      	ldr	r3, [pc, #120]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 030c 	and.w	r3, r3, #12
 8002036:	2b04      	cmp	r3, #4
 8002038:	d002      	beq.n	8002040 <HAL_RCC_GetSysClockFreq+0x30>
 800203a:	2b08      	cmp	r3, #8
 800203c:	d003      	beq.n	8002046 <HAL_RCC_GetSysClockFreq+0x36>
 800203e:	e027      	b.n	8002090 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002040:	4b19      	ldr	r3, [pc, #100]	; (80020a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002042:	613b      	str	r3, [r7, #16]
      break;
 8002044:	e027      	b.n	8002096 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	0c9b      	lsrs	r3, r3, #18
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	4a17      	ldr	r2, [pc, #92]	; (80020ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002050:	5cd3      	ldrb	r3, [r2, r3]
 8002052:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d010      	beq.n	8002080 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	0c5b      	lsrs	r3, r3, #17
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	4a11      	ldr	r2, [pc, #68]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800206a:	5cd3      	ldrb	r3, [r2, r3]
 800206c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002072:	fb02 f203 	mul.w	r2, r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	fbb2 f3f3 	udiv	r3, r2, r3
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e004      	b.n	800208a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a0c      	ldr	r2, [pc, #48]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002084:	fb02 f303 	mul.w	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	613b      	str	r3, [r7, #16]
      break;
 800208e:	e002      	b.n	8002096 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002092:	613b      	str	r3, [r7, #16]
      break;
 8002094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002096:	693b      	ldr	r3, [r7, #16]
}
 8002098:	4618      	mov	r0, r3
 800209a:	371c      	adds	r7, #28
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000
 80020a8:	007a1200 	.word	0x007a1200
 80020ac:	08002944 	.word	0x08002944
 80020b0:	08002954 	.word	0x08002954
 80020b4:	003d0900 	.word	0x003d0900

080020b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <RCC_Delay+0x34>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <RCC_Delay+0x38>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a5b      	lsrs	r3, r3, #9
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020d4:	bf00      	nop
  }
  while (Delay --);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1e5a      	subs	r2, r3, #1
 80020da:	60fa      	str	r2, [r7, #12]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1f9      	bne.n	80020d4 <RCC_Delay+0x1c>
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	2000002c 	.word	0x2000002c
 80020f0:	10624dd3 	.word	0x10624dd3

080020f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e041      	b.n	800218a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d106      	bne.n	8002120 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7fe ff88 	bl	8001030 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2202      	movs	r2, #2
 8002124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3304      	adds	r3, #4
 8002130:	4619      	mov	r1, r3
 8002132:	4610      	mov	r0, r2
 8002134:	f000 fa6e 	bl	8002614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
	...

08002194 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d001      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e035      	b.n	8002218 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2202      	movs	r2, #2
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 0201 	orr.w	r2, r2, #1
 80021c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a16      	ldr	r2, [pc, #88]	; (8002224 <HAL_TIM_Base_Start_IT+0x90>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d009      	beq.n	80021e2 <HAL_TIM_Base_Start_IT+0x4e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d6:	d004      	beq.n	80021e2 <HAL_TIM_Base_Start_IT+0x4e>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a12      	ldr	r2, [pc, #72]	; (8002228 <HAL_TIM_Base_Start_IT+0x94>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d111      	bne.n	8002206 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2b06      	cmp	r3, #6
 80021f2:	d010      	beq.n	8002216 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0201 	orr.w	r2, r2, #1
 8002202:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002204:	e007      	b.n	8002216 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f042 0201 	orr.w	r2, r2, #1
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40012c00 	.word	0x40012c00
 8002228:	40000400 	.word	0x40000400

0800222c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b02      	cmp	r3, #2
 8002240:	d122      	bne.n	8002288 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b02      	cmp	r3, #2
 800224e:	d11b      	bne.n	8002288 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f06f 0202 	mvn.w	r2, #2
 8002258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f9b4 	bl	80025dc <HAL_TIM_IC_CaptureCallback>
 8002274:	e005      	b.n	8002282 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f9a7 	bl	80025ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 f9b6 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	2b04      	cmp	r3, #4
 8002294:	d122      	bne.n	80022dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d11b      	bne.n	80022dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f06f 0204 	mvn.w	r2, #4
 80022ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2202      	movs	r2, #2
 80022b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f98a 	bl	80025dc <HAL_TIM_IC_CaptureCallback>
 80022c8:	e005      	b.n	80022d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 f97d 	bl	80025ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 f98c 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d122      	bne.n	8002330 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d11b      	bne.n	8002330 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0208 	mvn.w	r2, #8
 8002300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2204      	movs	r2, #4
 8002306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f960 	bl	80025dc <HAL_TIM_IC_CaptureCallback>
 800231c:	e005      	b.n	800232a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f953 	bl	80025ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f962 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	f003 0310 	and.w	r3, r3, #16
 800233a:	2b10      	cmp	r3, #16
 800233c:	d122      	bne.n	8002384 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b10      	cmp	r3, #16
 800234a:	d11b      	bne.n	8002384 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f06f 0210 	mvn.w	r2, #16
 8002354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2208      	movs	r2, #8
 800235a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f936 	bl	80025dc <HAL_TIM_IC_CaptureCallback>
 8002370:	e005      	b.n	800237e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 f929 	bl	80025ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 f938 	bl	80025ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b01      	cmp	r3, #1
 8002390:	d10e      	bne.n	80023b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b01      	cmp	r3, #1
 800239e:	d107      	bne.n	80023b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f06f 0201 	mvn.w	r2, #1
 80023a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe fc9a 	bl	8000ce4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ba:	2b80      	cmp	r3, #128	; 0x80
 80023bc:	d10e      	bne.n	80023dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c8:	2b80      	cmp	r3, #128	; 0x80
 80023ca:	d107      	bne.n	80023dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f000 fa6b 	bl	80028b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e6:	2b40      	cmp	r3, #64	; 0x40
 80023e8:	d10e      	bne.n	8002408 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f4:	2b40      	cmp	r3, #64	; 0x40
 80023f6:	d107      	bne.n	8002408 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f8fc 	bl	8002600 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f003 0320 	and.w	r3, r3, #32
 8002412:	2b20      	cmp	r3, #32
 8002414:	d10e      	bne.n	8002434 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0320 	and.w	r3, r3, #32
 8002420:	2b20      	cmp	r3, #32
 8002422:	d107      	bne.n	8002434 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f06f 0220 	mvn.w	r2, #32
 800242c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 fa36 	bl	80028a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002434:	bf00      	nop
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_TIM_ConfigClockSource+0x1c>
 8002454:	2302      	movs	r3, #2
 8002456:	e0b4      	b.n	80025c2 <HAL_TIM_ConfigClockSource+0x186>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002476:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800247e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68ba      	ldr	r2, [r7, #8]
 8002486:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002490:	d03e      	beq.n	8002510 <HAL_TIM_ConfigClockSource+0xd4>
 8002492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002496:	f200 8087 	bhi.w	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 800249a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800249e:	f000 8086 	beq.w	80025ae <HAL_TIM_ConfigClockSource+0x172>
 80024a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024a6:	d87f      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024a8:	2b70      	cmp	r3, #112	; 0x70
 80024aa:	d01a      	beq.n	80024e2 <HAL_TIM_ConfigClockSource+0xa6>
 80024ac:	2b70      	cmp	r3, #112	; 0x70
 80024ae:	d87b      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024b0:	2b60      	cmp	r3, #96	; 0x60
 80024b2:	d050      	beq.n	8002556 <HAL_TIM_ConfigClockSource+0x11a>
 80024b4:	2b60      	cmp	r3, #96	; 0x60
 80024b6:	d877      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024b8:	2b50      	cmp	r3, #80	; 0x50
 80024ba:	d03c      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0xfa>
 80024bc:	2b50      	cmp	r3, #80	; 0x50
 80024be:	d873      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024c0:	2b40      	cmp	r3, #64	; 0x40
 80024c2:	d058      	beq.n	8002576 <HAL_TIM_ConfigClockSource+0x13a>
 80024c4:	2b40      	cmp	r3, #64	; 0x40
 80024c6:	d86f      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024c8:	2b30      	cmp	r3, #48	; 0x30
 80024ca:	d064      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024cc:	2b30      	cmp	r3, #48	; 0x30
 80024ce:	d86b      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024d0:	2b20      	cmp	r3, #32
 80024d2:	d060      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024d4:	2b20      	cmp	r3, #32
 80024d6:	d867      	bhi.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d05c      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024dc:	2b10      	cmp	r3, #16
 80024de:	d05a      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x15a>
 80024e0:	e062      	b.n	80025a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	6899      	ldr	r1, [r3, #8]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	f000 f95e 	bl	80027b2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002504:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	609a      	str	r2, [r3, #8]
      break;
 800250e:	e04f      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6818      	ldr	r0, [r3, #0]
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	6899      	ldr	r1, [r3, #8]
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f000 f947 	bl	80027b2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002532:	609a      	str	r2, [r3, #8]
      break;
 8002534:	e03c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6818      	ldr	r0, [r3, #0]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	6859      	ldr	r1, [r3, #4]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	461a      	mov	r2, r3
 8002544:	f000 f8be 	bl	80026c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2150      	movs	r1, #80	; 0x50
 800254e:	4618      	mov	r0, r3
 8002550:	f000 f915 	bl	800277e <TIM_ITRx_SetConfig>
      break;
 8002554:	e02c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	6859      	ldr	r1, [r3, #4]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	461a      	mov	r2, r3
 8002564:	f000 f8dc 	bl	8002720 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2160      	movs	r1, #96	; 0x60
 800256e:	4618      	mov	r0, r3
 8002570:	f000 f905 	bl	800277e <TIM_ITRx_SetConfig>
      break;
 8002574:	e01c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	6859      	ldr	r1, [r3, #4]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	461a      	mov	r2, r3
 8002584:	f000 f89e 	bl	80026c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2140      	movs	r1, #64	; 0x40
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f8f5 	bl	800277e <TIM_ITRx_SetConfig>
      break;
 8002594:	e00c      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4619      	mov	r1, r3
 80025a0:	4610      	mov	r0, r2
 80025a2:	f000 f8ec 	bl	800277e <TIM_ITRx_SetConfig>
      break;
 80025a6:	e003      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
      break;
 80025ac:	e000      	b.n	80025b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80025ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr

080025dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr

08002600 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
	...

08002614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a25      	ldr	r2, [pc, #148]	; (80026bc <TIM_Base_SetConfig+0xa8>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d007      	beq.n	800263c <TIM_Base_SetConfig+0x28>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002632:	d003      	beq.n	800263c <TIM_Base_SetConfig+0x28>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a22      	ldr	r2, [pc, #136]	; (80026c0 <TIM_Base_SetConfig+0xac>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d108      	bne.n	800264e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002642:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	4313      	orrs	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a1a      	ldr	r2, [pc, #104]	; (80026bc <TIM_Base_SetConfig+0xa8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d007      	beq.n	8002666 <TIM_Base_SetConfig+0x52>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800265c:	d003      	beq.n	8002666 <TIM_Base_SetConfig+0x52>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a17      	ldr	r2, [pc, #92]	; (80026c0 <TIM_Base_SetConfig+0xac>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d108      	bne.n	8002678 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800266c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4313      	orrs	r3, r2
 8002676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	4313      	orrs	r3, r2
 8002684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a07      	ldr	r2, [pc, #28]	; (80026bc <TIM_Base_SetConfig+0xa8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d103      	bne.n	80026ac <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	615a      	str	r2, [r3, #20]
}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	40012c00 	.word	0x40012c00
 80026c0:	40000400 	.word	0x40000400

080026c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	f023 0201 	bic.w	r2, r3, #1
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	011b      	lsls	r3, r3, #4
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f023 030a 	bic.w	r3, r3, #10
 8002700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	621a      	str	r2, [r3, #32]
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	f023 0210 	bic.w	r2, r3, #16
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800274a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	031b      	lsls	r3, r3, #12
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800275c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	4313      	orrs	r3, r2
 8002766:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	621a      	str	r2, [r3, #32]
}
 8002774:	bf00      	nop
 8002776:	371c      	adds	r7, #28
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800277e:	b480      	push	{r7}
 8002780:	b085      	sub	sp, #20
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002794:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	f043 0307 	orr.w	r3, r3, #7
 80027a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	609a      	str	r2, [r3, #8]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b087      	sub	sp, #28
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	607a      	str	r2, [r7, #4]
 80027be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	021a      	lsls	r2, r3, #8
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	431a      	orrs	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	4313      	orrs	r3, r2
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4313      	orrs	r3, r2
 80027de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	609a      	str	r2, [r3, #8]
}
 80027e6:	bf00      	nop
 80027e8:	371c      	adds	r7, #28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002800:	2b01      	cmp	r3, #1
 8002802:	d101      	bne.n	8002808 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002804:	2302      	movs	r3, #2
 8002806:	e041      	b.n	800288c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800282e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a14      	ldr	r2, [pc, #80]	; (8002898 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002854:	d004      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a10      	ldr	r2, [pc, #64]	; (800289c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d10c      	bne.n	800287a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002866:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	4313      	orrs	r3, r2
 8002870:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40000400 	.word	0x40000400

080028a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr

080028b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028b2:	b480      	push	{r7}
 80028b4:	b083      	sub	sp, #12
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <__libc_init_array>:
 80028c4:	b570      	push	{r4, r5, r6, lr}
 80028c6:	2600      	movs	r6, #0
 80028c8:	4d0c      	ldr	r5, [pc, #48]	; (80028fc <__libc_init_array+0x38>)
 80028ca:	4c0d      	ldr	r4, [pc, #52]	; (8002900 <__libc_init_array+0x3c>)
 80028cc:	1b64      	subs	r4, r4, r5
 80028ce:	10a4      	asrs	r4, r4, #2
 80028d0:	42a6      	cmp	r6, r4
 80028d2:	d109      	bne.n	80028e8 <__libc_init_array+0x24>
 80028d4:	f000 f822 	bl	800291c <_init>
 80028d8:	2600      	movs	r6, #0
 80028da:	4d0a      	ldr	r5, [pc, #40]	; (8002904 <__libc_init_array+0x40>)
 80028dc:	4c0a      	ldr	r4, [pc, #40]	; (8002908 <__libc_init_array+0x44>)
 80028de:	1b64      	subs	r4, r4, r5
 80028e0:	10a4      	asrs	r4, r4, #2
 80028e2:	42a6      	cmp	r6, r4
 80028e4:	d105      	bne.n	80028f2 <__libc_init_array+0x2e>
 80028e6:	bd70      	pop	{r4, r5, r6, pc}
 80028e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80028ec:	4798      	blx	r3
 80028ee:	3601      	adds	r6, #1
 80028f0:	e7ee      	b.n	80028d0 <__libc_init_array+0xc>
 80028f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80028f6:	4798      	blx	r3
 80028f8:	3601      	adds	r6, #1
 80028fa:	e7f2      	b.n	80028e2 <__libc_init_array+0x1e>
 80028fc:	08002958 	.word	0x08002958
 8002900:	08002958 	.word	0x08002958
 8002904:	08002958 	.word	0x08002958
 8002908:	0800295c 	.word	0x0800295c

0800290c <memset>:
 800290c:	4603      	mov	r3, r0
 800290e:	4402      	add	r2, r0
 8002910:	4293      	cmp	r3, r2
 8002912:	d100      	bne.n	8002916 <memset+0xa>
 8002914:	4770      	bx	lr
 8002916:	f803 1b01 	strb.w	r1, [r3], #1
 800291a:	e7f9      	b.n	8002910 <memset+0x4>

0800291c <_init>:
 800291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291e:	bf00      	nop
 8002920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002922:	bc08      	pop	{r3}
 8002924:	469e      	mov	lr, r3
 8002926:	4770      	bx	lr

08002928 <_fini>:
 8002928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800292a:	bf00      	nop
 800292c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800292e:	bc08      	pop	{r3}
 8002930:	469e      	mov	lr, r3
 8002932:	4770      	bx	lr
