#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan  9 19:29:10 2022
# Process ID: 22324
# Current directory: E:/KV260/hardware/hardware.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/KV260/hardware/hardware.runs/impl_1/system_wrapper.vdi
# Journal file: E:/KV260/hardware/hardware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.270 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1036.270 ; gain = 0.000
Command: link_design -top system_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1493.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.336 ; gain = 308.172
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_1/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_1/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0_board.xdc] for cell 'system_i/system_management_wiz_0/inst'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0_board.xdc] for cell 'system_i/system_management_wiz_0/inst'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc] for cell 'system_i/system_management_wiz_0/inst'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_system_management_wiz_0_0/system_system_management_wiz_0_0.xdc] for cell 'system_i/system_management_wiz_0/inst'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'system_i/vio_0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_vio_0_0/system_vio_0_0.xdc] for cell 'system_i/vio_0'
Parsing XDC File [E:/KV260/hardware/hardware.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/KV260/hardware/hardware.srcs/constrs_1/new/system.xdc]
Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/KV260/hardware/hardware.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1828.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1828.336 ; gain = 792.066
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.336 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1566a9765

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1842.227 ; gain = 13.891

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2127.152 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 116404a82

Time (s): cpu = 00:00:01 ; elapsed = 00:03:46 . Memory (MB): peak = 2127.152 ; gain = 53.867

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 256 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 94e10df6

Time (s): cpu = 00:00:02 ; elapsed = 00:03:50 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 315 cells
INFO: [Opt 31-1021] In phase Retarget, 200 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: ecaa57e9

Time (s): cpu = 00:00:02 ; elapsed = 00:03:50 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 198 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1571f5913

Time (s): cpu = 00:00:02 ; elapsed = 00:03:51 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1012 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1571f5913

Time (s): cpu = 00:00:02 ; elapsed = 00:03:52 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1571f5913

Time (s): cpu = 00:00:02 ; elapsed = 00:03:52 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1571f5913

Time (s): cpu = 00:00:02 ; elapsed = 00:03:52 . Memory (MB): peak = 2127.152 ; gain = 53.867
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 206 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             315  |                                            200  |
|  Constant propagation         |               0  |               0  |                                            198  |
|  Sweep                        |               0  |               0  |                                           1012  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            206  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2127.152 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c1333609

Time (s): cpu = 00:00:02 ; elapsed = 00:03:52 . Memory (MB): peak = 2127.152 ; gain = 53.867

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c1333609

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.673 . Memory (MB): peak = 2127.152 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c1333609

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2127.152 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2127.152 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c1333609

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2127.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:03:58 . Memory (MB): peak = 2127.152 ; gain = 298.816
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 2127.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 3769.297 ; gain = 1642.145
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13855e097

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 3769.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bca0a386

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27734673f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27734673f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27734673f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 29ee20b00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20f5ecd2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20f5ecd2d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2851e5c6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 294 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 1, total 5, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 144 nets or LUTs. Breaked 5 LUTs, combined 139 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            139  |                   144  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |            139  |                   144  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1a114ec22

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 158496315

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 2 Global Placement | Checksum: 158496315

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c639eaa7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b13971d4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 135fdcacb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1a3e23b05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1a4cacccc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1bf6b6da2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2458179dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 249e9aab2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ef32f7ed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ef32f7ed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d2c07c44

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-60.917 |
Phase 1 Physical Synthesis Initialization | Checksum: 20e1919f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c3098e0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d2c07c44

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.960. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f76475fd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.297 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f76475fd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cf4d4922

Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cf4d4922

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2cf4d4922

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26900c2bb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.297 ; gain = 0.000
Ending Placer Task | Checksum: 1ec059458

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 3769.297 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.31s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3769.297 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-54.219 |
Phase 1 Physical Synthesis Initialization | Checksum: 9cd23c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-54.219 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 9cd23c11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-54.219 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter[6].  Did not re-place instance system_i/divider_0/inst/counter_reg[6]
INFO: [Physopt 32-572] Net system_i/divider_0/inst/counter[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__351_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__248_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.938 | TNS=-54.039 |
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__248_carry_i_3_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__248_carry_i_3
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__248_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.931 | TNS=-53.955 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__2_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_31_n_0.  Re-placed instance system_i/divider_0/inst/counter0__171_carry__0_i_31
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.912 | TNS=-53.727 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.907 | TNS=-53.667 |
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_19_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_19
INFO: [Physopt 32-81] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_19_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.900 | TNS=-53.583 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.890 | TNS=-53.463 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_8_n_0.  Re-placed instance system_i/divider_0/inst/counter0__171_carry__0_i_8
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.884 | TNS=-53.367 |
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_1/inst/counter[6].  Did not re-place instance system_i/divider_1/inst/counter_reg[6]
INFO: [Physopt 32-572] Net system_i/divider_1/inst/counter[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__223_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__170_carry__1_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__170_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__157_carry_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/divider_1/inst/counter0__157_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.882 | TNS=-53.187 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__1_i_20_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__1_i_20
INFO: [Physopt 32-710] Processed net system_i/divider_0/inst/counter0__171_carry__1_i_16_n_0. Critical path length was reduced through logic transformation on cell system_i/divider_0/inst/counter0__171_carry__1_i_16_comp.
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__171_carry__1_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.870 | TNS=-53.043 |
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_6
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_21
INFO: [Physopt 32-134] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.869 | TNS=-52.863 |
INFO: [Physopt 32-735] Processed net system_i/divider_1/inst/counter0__157_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.862 | TNS=-52.723 |
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__157_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_1/inst/counter0__134_carry_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_1/inst/counter0__126_carry_i_1_n_0.  Did not re-place instance system_i/divider_1/inst/counter0__126_carry_i_1
INFO: [Physopt 32-81] Processed net system_i/divider_1/inst/counter0__126_carry_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/divider_1/inst/counter0__126_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.855 | TNS=-52.569 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-52.509 |
INFO: [Physopt 32-662] Processed net system_i/divider_1/inst/counter0__126_carry_i_1_n_0.  Did not re-place instance system_i/divider_1/inst/counter0__126_carry_i_1
INFO: [Physopt 32-735] Processed net system_i/divider_1/inst/counter0__126_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.850 | TNS=-50.913 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.845 | TNS=-50.853 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.839 | TNS=-50.781 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.825 | TNS=-50.613 |
INFO: [Physopt 32-735] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-50.469 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter[6].  Did not re-place instance system_i/divider_0/inst/counter_reg[6]
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__351_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__2_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_6
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_21
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-50.469 |
Phase 3 Critical Path Optimization | Checksum: 9cd23c11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-50.469 |
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter[6].  Did not re-place instance system_i/divider_0/inst/counter_reg[6]
INFO: [Physopt 32-572] Net system_i/divider_0/inst/counter[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__351_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__2_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_6
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_21
INFO: [Physopt 32-134] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter[6].  Did not re-place instance system_i/divider_0/inst/counter_reg[6]
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__351_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_n_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__282_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__248_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__2_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_6
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0.  Did not re-place instance system_i/divider_0/inst/counter0__171_carry__0_i_21
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__171_carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__1_n_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter0__0_carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/counter1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/divider_0/inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-50.469 |
Phase 4 Critical Path Optimization | Checksum: 9cd23c11

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3769.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3769.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.813 | TNS=-50.469 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.140  |          3.750  |            2  |              0  |                    18  |           0  |           2  |  00:00:19  |
|  Total          |          0.140  |          3.750  |            2  |              0  |                    18  |           0  |           3  |  00:00:19  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 269a3c851

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.383 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dad9695c ConstDB: 0 ShapeSum: b651644 RouteDB: d7e8d325

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 110120434

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3769.297 ; gain = 0.000
Post Restoration Checksum: NetGraph: bc2c66e NumContArr: b96ed7d Constraints: 1ec1b680 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 361b6a6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 361b6a6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 361b6a6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: eedca00b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1913ce078

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.652 | TNS=-42.209| WHS=-0.022 | THS=-0.214 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1022f67d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.652 | TNS=-37.491| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1e23a979d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 18f093135

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.297 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00226365 %
  Global Horizontal Routing Utilization  = 0.00169914 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4791
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3920
  Number of Partially Routed Nets     = 871
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18f093135

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1f4c5a1a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.037 | TNS=-73.215| WHS=-0.019 | THS=-0.019 |

Phase 4.1 Global Iteration 0 | Checksum: 1e3c6bea0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.950 | TNS=-71.041| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10f8bf831

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.975 | TNS=-69.530| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2e26a4521

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2e26a4521

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22b9fde45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.950 | TNS=-71.041| WHS=0.012  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2c4671b52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c4671b52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2c4671b52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2cd3f7e48

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.946 | TNS=-64.242| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25262a2dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3769.297 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 25262a2dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.291256 %
  Global Horizontal Routing Utilization  = 0.446638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.7606%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.0664%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 34.6154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 37.5%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 28f5225bf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28f5225bf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28f5225bf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 28f5225bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 3769.297 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.946 | TNS=-64.242| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 28f5225bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 3769.297 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.934 | TNS=-63.223 | WHS=0.012 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 28f5225bf

Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 3769.297 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.934 | TNS=-63.223 | WHS=0.012 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.932. Path group: clk_out1_system_clk_wiz_0_0. Processed net: system_i/divider_0/inst/counter[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_system_clk_wiz_0_0. Processed net: system_i/divider_0/inst/counter[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_system_clk_wiz_0_0. Processed net: system_i/divider_0/inst/counter[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_system_clk_wiz_0_0. Processed net: system_i/divider_0/inst/counter0__351_carry__0_n_3.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.932 | TNS=-62.916 | WHS=0.012 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 304b087ca

Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3769.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.932 | TNS=-62.916 | WHS=0.012 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 304b087ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/KV260/hardware/hardware.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
291 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/temp2pwm_0/inst/pwm_on5 input system_i/temp2pwm_0/inst/pwm_on5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/temp2pwm_0/inst/pwm_on5 output system_i/temp2pwm_0/inst/pwm_on5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/temp2pwm_0/inst/pwm_on5 multiplier stage system_i/temp2pwm_0/inst/pwm_on5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 169 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/di_C_master_reg[15:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0], system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0]... and (the first 15 of 35 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/KV260/hardware/hardware.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jan  9 19:39:41 2022. For additional details about this file, please refer to the WebTalk help file at F:/Vitis/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 3769.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan  9 19:39:54 2022...
