<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p68" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_68{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_68{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_68{left:110px;bottom:1082px;letter-spacing:-0.16px;word-spacing:0.49px;}
#t4_68{left:110px;bottom:1062px;letter-spacing:-0.17px;word-spacing:2.91px;}
#t5_68{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t6_68{left:110px;bottom:1005px;letter-spacing:-0.19px;word-spacing:1.27px;}
#t7_68{left:110px;bottom:984px;letter-spacing:-0.19px;word-spacing:2.79px;}
#t8_68{left:670px;bottom:984px;letter-spacing:-0.15px;word-spacing:2.72px;}
#t9_68{left:110px;bottom:964px;letter-spacing:-0.16px;word-spacing:0.19px;}
#ta_68{left:110px;bottom:943px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tb_68{left:110px;bottom:907px;letter-spacing:-0.16px;word-spacing:0.4px;}
#tc_68{left:110px;bottom:886px;letter-spacing:-0.17px;word-spacing:1.36px;}
#td_68{left:110px;bottom:865px;letter-spacing:-0.17px;word-spacing:1.13px;}
#te_68{left:110px;bottom:845px;letter-spacing:-0.18px;word-spacing:1.13px;}
#tf_68{left:110px;bottom:824px;letter-spacing:-0.2px;word-spacing:1.55px;}
#tg_68{left:494px;bottom:824px;letter-spacing:-0.18px;word-spacing:4.58px;}
#th_68{left:595px;bottom:824px;letter-spacing:-0.12px;word-spacing:1.4px;}
#ti_68{left:110px;bottom:803px;letter-spacing:-0.14px;}
#tj_68{left:110px;bottom:767px;letter-spacing:-0.18px;word-spacing:0.66px;}
#tk_68{left:110px;bottom:747px;letter-spacing:-0.2px;word-spacing:1.49px;}
#tl_68{left:110px;bottom:711px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tm_68{left:152px;bottom:666px;letter-spacing:-0.05px;word-spacing:1.44px;}
#tn_68{left:152px;bottom:648px;letter-spacing:-0.01px;word-spacing:2.81px;}
#to_68{left:152px;bottom:630px;letter-spacing:-0.03px;word-spacing:1.9px;}
#tp_68{left:177px;bottom:611px;letter-spacing:-0.01px;word-spacing:0.82px;}
#tq_68{left:152px;bottom:593px;letter-spacing:-0.01px;word-spacing:2.63px;}
#tr_68{left:152px;bottom:575px;letter-spacing:0.02px;word-spacing:1.79px;}
#ts_68{left:177px;bottom:557px;letter-spacing:-0.02px;word-spacing:0.44px;}
#tt_68{left:152px;bottom:538px;letter-spacing:-0.03px;word-spacing:3.47px;}
#tu_68{left:152px;bottom:520px;letter-spacing:-0.19px;word-spacing:2.18px;}
#tv_68{left:110px;bottom:459px;letter-spacing:0.12px;}
#tw_68{left:173px;bottom:459px;letter-spacing:0.1px;word-spacing:2.38px;}
#tx_68{left:110px;bottom:413px;letter-spacing:-0.16px;word-spacing:3.14px;}
#ty_68{left:110px;bottom:392px;letter-spacing:-0.19px;word-spacing:3.04px;}
#tz_68{left:750px;bottom:392px;letter-spacing:-0.17px;}
#t10_68{left:110px;bottom:372px;letter-spacing:-0.16px;word-spacing:1.92px;}
#t11_68{left:110px;bottom:351px;letter-spacing:-0.17px;word-spacing:2.94px;}
#t12_68{left:110px;bottom:330px;letter-spacing:-0.17px;word-spacing:0.32px;}
#t13_68{left:110px;bottom:309px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t14_68{left:110px;bottom:274px;letter-spacing:-0.19px;word-spacing:3.97px;}
#t15_68{left:110px;bottom:253px;letter-spacing:-0.17px;word-spacing:2.54px;}
#t16_68{left:110px;bottom:232px;letter-spacing:-0.14px;word-spacing:4px;}
#t17_68{left:636px;bottom:232px;letter-spacing:-0.27px;word-spacing:4.25px;}
#t18_68{left:110px;bottom:211px;letter-spacing:-0.22px;word-spacing:1.53px;}
#t19_68{left:110px;bottom:176px;letter-spacing:-0.16px;word-spacing:3.48px;}
#t1a_68{left:110px;bottom:155px;letter-spacing:-0.17px;word-spacing:1.28px;}
#t1b_68{left:110px;bottom:134px;letter-spacing:-0.17px;word-spacing:1.25px;}
#t1c_68{left:110px;bottom:113px;letter-spacing:-0.17px;word-spacing:1.46px;}

.s1_68{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_68{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_68{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_68{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_68{font-size:18px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts68" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg68Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg68" style="-webkit-user-select: none;"><object width="935" height="1210" data="68/68.svg" type="image/svg+xml" id="pdf68" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_68" class="t s1_68">54 </span><span id="t2_68" class="t s2_68">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_68" class="t s1_68" data-mappings='[[70,"fi"]]'>memory region, as discussed in Section A.4.2 in Volume I of this speciﬁcation. By contrast, accesses </span>
<span id="t4_68" class="t s1_68">to an I/O region with strong ordering are generally observed by other harts and bus mastering </span>
<span id="t5_68" class="t s1_68">devices in program order. </span>
<span id="t6_68" class="t s1_68" data-mappings='[[38,"fi"]]'>Each strongly ordered I/O region speciﬁes a numbered ordering channel, which is a mechanism by </span>
<span id="t7_68" class="t s1_68" data-mappings='[[52,"ff"]]'>which ordering guarantees can be provided between diﬀerent I/O regions. </span><span id="t8_68" class="t s1_68">Channel 0 is used to </span>
<span id="t9_68" class="t s1_68">indicate point-to-point strong ordering only, where only accesses by the hart to the single associated </span>
<span id="ta_68" class="t s1_68">I/O region are strongly ordered. </span>
<span id="tb_68" class="t s1_68">Channel 1 is used to provide global strong ordering across all I/O regions. Any accesses by a hart to </span>
<span id="tc_68" class="t s1_68">any I/O region associated with channel 1 can only be observed to have occurred in program order </span>
<span id="td_68" class="t s1_68">by all other harts and I/O devices, including relative to accesses made by that hart to relaxed I/O </span>
<span id="te_68" class="t s1_68" data-mappings='[[47,"ff"]]'>regions or strongly ordered I/O regions with diﬀerent channel numbers. In other words, any access </span>
<span id="tf_68" class="t s1_68">to a region in channel 1 is equivalent to executing a </span><span id="tg_68" class="t s3_68">fence io,io </span><span id="th_68" class="t s1_68">instruction before and after the </span>
<span id="ti_68" class="t s1_68">instruction. </span>
<span id="tj_68" class="t s1_68">Other larger channel numbers provide program ordering to accesses by that hart across any regions </span>
<span id="tk_68" class="t s1_68">with the same channel number. </span>
<span id="tl_68" class="t s1_68" data-mappings='[[33,"fi"]]'>Systems might support dynamic conﬁguration of ordering properties on each memory region. </span>
<span id="tm_68" class="t s4_68">Strong ordering can be used to improve compatibility with legacy device driver code, or to enable </span>
<span id="tn_68" class="t s4_68">increased performance compared to insertion of explicit ordering instructions when the imple- </span>
<span id="to_68" class="t s4_68">mentation is known to not reorder accesses. </span>
<span id="tp_68" class="t s4_68">Local strong ordering (channel 0) is the default form of strong ordering as it is often straight- </span>
<span id="tq_68" class="t s4_68">forward to provide if there is only a single in-order communication path between the hart and </span>
<span id="tr_68" class="t s4_68">the I/O device. </span>
<span id="ts_68" class="t s4_68" data-mappings='[[13,"ff"]]'>Generally, diﬀerent strongly ordered I/O regions can share the same ordering channel without </span>
<span id="tt_68" class="t s4_68">additional ordering hardware if they share the same interconnect path and the path does not </span>
<span id="tu_68" class="t s4_68">reorder requests. </span>
<span id="tv_68" class="t s5_68">3.6.5 </span><span id="tw_68" class="t s5_68">Coherence and Cacheability PMAs </span>
<span id="tx_68" class="t s1_68" data-mappings='[[26,"fi"]]'>Coherence is a property deﬁned for a single physical address, and indicates that writes to that </span>
<span id="ty_68" class="t s1_68">address by one agent will eventually be made visible to other agents in the system. </span><span id="tz_68" class="t s1_68">Coherence </span>
<span id="t10_68" class="t s1_68" data-mappings='[[77,"fi"]]'>is not to be confused with the memory consistency model of a system, which deﬁnes what values </span>
<span id="t11_68" class="t s1_68">a memory read can return given the previous history of reads and writes to the entire memory </span>
<span id="t12_68" class="t s1_68">system. In RISC-V platforms, the use of hardware-incoherent regions is discouraged due to software </span>
<span id="t13_68" class="t s1_68">complexity, performance, and energy impacts. </span>
<span id="t14_68" class="t s1_68" data-mappings='[[48,"ff"]]'>The cacheability of a memory region should not aﬀect the software view of the region except </span>
<span id="t15_68" class="t s1_68" data-mappings='[[6,"ff"],[17,"fl"],[76,"fi"]]'>for diﬀerences reﬂected in other PMAs, such as main memory versus I/O classiﬁcation, memory </span>
<span id="t16_68" class="t s1_68">ordering, supported accesses and atomic operations, and coherence. </span><span id="t17_68" class="t s1_68">For this reason, we treat </span>
<span id="t18_68" class="t s1_68">cacheability as a platform-level setting managed by machine-mode software only. </span>
<span id="t19_68" class="t s1_68" data-mappings='[[29,"fi"]]'>Where a platform supports conﬁgurable cacheability settings for a memory region, a platform- </span>
<span id="t1a_68" class="t s1_68" data-mappings='[[5,"fi"],[58,"fl"]]'>speciﬁc machine-mode routine will change the settings and ﬂush caches if necessary, so the system </span>
<span id="t1b_68" class="t s1_68">is only incoherent during the transition between cacheability settings. This transitory state should </span>
<span id="t1c_68" class="t s1_68">not be visible to lower privilege levels. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
