{
    "DESIGN_NAME": "i2c_apb_wrapper",
    "VERILOG_FILES": [
        "dir::src/i2c_apb_wrapper.v",
        "dir::src/i2c_master_top.v",
        "dir::src/i2c_master.v",
        "dir::src/axis_fifo.v"
    ],
    "CLOCK_PORT": "pclk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 500",
    "PL_TARGET_DENSITY": 0.4,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DRC_EXCLUDE_STAGES": ["MagicDRC", "NetgenLSV"],
    "SYNTH_STRATEGY": "AREA 0",
    "QUIT_ON_SYNTH_CHECKS": 0
}
