
---------- Begin Simulation Statistics ----------
final_tick                                13951007500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223595                       # Simulator instruction rate (inst/s)
host_mem_usage                                4424480                       # Number of bytes of host memory used
host_op_rate                                   378507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.23                       # Real time elapsed on the host
host_tick_rate                              156349582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19951308                       # Number of instructions simulated
sim_ops                                      33773972                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013951                       # Number of seconds simulated
sim_ticks                                 13951007500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.790201                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872047                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2407                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003151                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        4974936                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.358397                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443237                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          185                       # TLB misses on write requests
system.cpu0.numCycles                        27902015                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927079                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9951308                       # Number of instructions committed
system.cpu1.committedOps                     16846041                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.803854                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2858347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4136992                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2409                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1993525                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1708                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5084863                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.356652                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2431865                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          184                       # TLB misses on write requests
system.cpu1.numCycles                        27902015                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31786      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11028253     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3814706     22.64%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1901608     11.29%     99.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16846041                       # Class of committed instruction
system.cpu1.tickCycles                       22817152                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         68244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       469423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938910                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1627                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14893                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18717                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15040                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19594                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       102878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       102878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34634                       # Request fanout histogram
system.membus.reqLayer4.occupancy           135437500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          183334500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429339                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13851                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13851                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13851                       # number of overall misses
system.cpu0.icache.overall_misses::total        13851                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    319626500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    319626500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    319626500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    319626500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443190                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443190                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443190                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443190                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005669                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005669                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23076.059490                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23076.059490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23076.059490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23076.059490                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13835                       # number of writebacks
system.cpu0.icache.writebacks::total            13835                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13851                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13851                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    305775500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    305775500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    305775500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    305775500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005669                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005669                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22076.059490                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22076.059490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22076.059490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22076.059490                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13835                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13851                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13851                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    319626500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    319626500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005669                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23076.059490                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23076.059490                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    305775500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    305775500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22076.059490                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22076.059490                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999028                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443190                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13851                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.390874                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999028                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559371                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559371                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861921                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861921                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233426                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233426                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4016507500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4016507500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4016507500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4016507500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087956                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087956                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095347                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037173                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037173                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038296                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038296                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17747.812735                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17747.812735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17206.770026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17206.770026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2114                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   100.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61048                       # number of writebacks
system.cpu0.dcache.writebacks::total            61048                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8667                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8667                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221386                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221386                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3595534000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3595534000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3877260500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3877260500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035750                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035750                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16520.329163                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16520.329163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17513.575836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17513.575836                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221370                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2411493500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2411493500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039317                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039317                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14792.623604                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14792.623604                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2230109500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2230109500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13712.274650                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13712.274650                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878399                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878399                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63290                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63290                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1605014000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1605014000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032595                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032595                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25359.677674                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25359.677674                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55007                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1365424500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1365424500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24822.740742                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24822.740742                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          275                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          275                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7116                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7116                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.962793                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.962793                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    281726500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    281726500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 75267.566123                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 75267.566123                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998938                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083307                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221386                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478282                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984162                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984162                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2417984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2417984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2417984                       # number of overall hits
system.cpu1.icache.overall_hits::total        2417984                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13834                       # number of overall misses
system.cpu1.icache.overall_misses::total        13834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    355263000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    355263000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    355263000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    355263000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2431818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2431818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2431818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2431818                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005689                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005689                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25680.425040                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25680.425040                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25680.425040                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25680.425040                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13818                       # number of writebacks
system.cpu1.icache.writebacks::total            13818                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13834                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13834                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    341429000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    341429000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    341429000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    341429000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005689                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005689                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005689                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005689                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24680.425040                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24680.425040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24680.425040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24680.425040                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13818                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2417984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2417984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    355263000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    355263000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2431818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2431818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005689                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005689                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25680.425040                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25680.425040                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    341429000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    341429000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24680.425040                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24680.425040                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998972                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2431818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13834                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           175.785601                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998972                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19468378                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19468378                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5832624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5832624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5833012                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5833012                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       225350                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        225350                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       232353                       # number of overall misses
system.cpu1.dcache.overall_misses::total       232353                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4041862996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4041862996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4041862996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4041862996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6057974                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6057974                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6065365                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6065365                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037199                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037199                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038308                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17935.935194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17935.935194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17395.355326                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17395.355326                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3693                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    82.066667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60397                       # number of writebacks
system.cpu1.dcache.writebacks::total            60397                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8677                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       216673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       216673                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       220416                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       220416                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3615370000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3615370000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3904173000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3904173000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035767                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035767                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036340                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036340                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16685.835337                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16685.835337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17712.747713                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17712.747713                       # average overall mshr miss latency
system.cpu1.dcache.replacements                220400                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3963489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3963489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       162320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2431575500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2431575500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4125809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4125809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14980.134919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14980.134919                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       161913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       161913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2249638500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2249638500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13894.119064                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13894.119064                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1869135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1869135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63030                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63030                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1610287496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1610287496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1932165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1932165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25547.953292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25547.953292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8270                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8270                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        54760                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        54760                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1365731500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1365731500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24940.312272                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24940.312272                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          388                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          388                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7003                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7003                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.947504                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.947504                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    288803000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    288803000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 77158.161902                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 77158.161902                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998886                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6053428                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           220416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.463651                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998886                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48743336                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48743336                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206467                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              204970                       # number of demand (read+write) hits
system.l2.demand_hits::total                   434853                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11966                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206467                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11450                       # number of overall hits
system.l2.overall_hits::.cpu1.data             204970                       # number of overall hits
system.l2.overall_hits::total                  434853                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15446                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34634                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1885                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14919                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2384                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15446                       # number of overall misses
system.l2.overall_misses::total                 34634                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    154610000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1228562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    195399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1273473500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2852045000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    154610000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1228562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    195399500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1273473500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2852045000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          220416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               469487                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         220416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              469487                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.070077                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.070077                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82021.220159                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82348.816945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81962.877517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82446.814709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82348.126119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82021.220159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82348.816945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81962.877517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82446.814709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82348.126119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14893                       # number of writebacks
system.l2.writebacks::total                     14893                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    135760000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1079372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1119013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2505705000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    135760000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1079372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1119013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2505705000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.070077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.070077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72021.220159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72348.816945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71962.877517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72446.814709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72348.126119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72021.220159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72348.816945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71962.877517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72446.814709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72348.126119                       # average overall mshr miss latency
system.l2.replacements                          34988                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        27653                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            27653                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        27653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        27653                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 94727                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15040                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    637124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    642346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1279470500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        54760                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.138367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85371.030417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84775.834763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85071.176862                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    562494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    566576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1129070500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.138367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.137018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75371.030417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74775.834763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75071.176862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    154610000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    195399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    350009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82021.220159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81962.877517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81988.639026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    135760000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    307319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154199                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72021.220159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71962.877517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71988.639026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       157787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    591438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    631127000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1222565000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       165656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        332035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.047502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 79323.766094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80204.219088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79775.856444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    516878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    552437000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1069315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.047502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69323.766094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70204.219088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69775.856444                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.344318                       # Cycle average of tags in use
system.l2.tags.total_refs                      938659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.065173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.294111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       84.922069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      483.155240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       76.921524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      373.051374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.471831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.075119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.364308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7547276                       # Number of tag accesses
system.l2.tags.data_accesses                  7547276                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        120640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        954816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        152576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        988544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2216576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       120640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       152576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        273216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       953152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          953152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8647404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68440648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10936558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70858252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158882862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8647404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10936558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19583962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       68321374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68321374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       68321374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8647404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68440648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10936558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70858252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            227204236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     15298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               84102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13992                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14893                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              895                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    435901250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  172185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1081595000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12657.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31407.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.753819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.697975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.859067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2034     22.68%     22.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2015     22.47%     45.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2072     23.10%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          457      5.10%     73.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          678      7.56%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          214      2.39%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          214      2.39%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          177      1.97%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1108     12.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8969                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.594170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.170950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.842179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            793     88.90%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           67      7.51%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      1.68%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.78%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.34%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.22%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           892                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.660314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.634068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              598     67.04%     67.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.56%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              283     31.73%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           892                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2203968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  951104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2216576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               953152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       157.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13949304000                       # Total gap between requests
system.mem_ctrls.avgGap                     281650.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       120640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       951680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       152576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       979072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       951104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8647404.139091746882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68215861.829333826900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10936557.807742560282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70179304.254549354315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 68174574.488616690040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14893                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     58419250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    465662750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73753000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    483760000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 329153127500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30991.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31212.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30936.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31319.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22101197.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             36192660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19236855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           129805200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1100820240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3635571720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2295652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7259039475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.323674                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5936305750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    465660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7549041750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             27860280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             14800500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           116074980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35814420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1100820240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3246525630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2623270560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7165166610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.594922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6790960750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    465660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6694386750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            359720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       136338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        27653                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          340420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       332035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       661232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18075776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17972032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39589440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           34988                       # Total snoops (count)
system.tol2bus.snoopTraffic                    953152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           504475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 502846     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1629      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             504475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          618553000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         330710826                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20764972                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332165826                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20785981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13951007500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
