sub,nPC_sel,RegWr,RegDst,ExtOp,ALUSrc,ALUctr,MemWr,MemtoReg,implement,test,call of new structure
,,,,,,,,,,,
add,0,1,1,x,0,ADD,0,0,o,3,
sub,0,1,1,x,0,SUB,0,0,o,ok,
ori,0,1,0,0,1,OR,0,0,o,,
lw,0,1,0,1,1,ADD,0,1,o,,
sw,0,0,x,1,1,ADD,1,x,o,,
beq,1,0,x,11,1,SUB,0,x,o,,
lui,0,1,0,10,1,111,0,0,o,ok,
addi,0,1,0,1,1,ADD,0,0,o,1(pass),
addiu,0,1,0,1,1,ADD,0,0,o,2,
subu,0,1,1,x,0,SUB,0,0,o,ok,
and,0,1,1,x,0,AND,0,0,o,,
andi,0,1,0,0,1,AND,0,0,o,,
bne,10,0,0,11,1,SUB,0,0,o,,
j,11,0,0,0,0,xxx,0,0,o,,yes
jal,100,1,0,0,0,xxx,0,2,o,,
jr,101,0,0,0,0,sendA,0,0,o,,
lbu,0,1,0,Sign,1,ADD,0,1,o,,yes
lhu,0,1,0,Sign,1,ADD,0,1,o,,
ll,0,1,0,Sign,1,ADD,0,1,o,,
nor,0,1,1,0,0,NOR,0,0,o,,
or,0,1,1,0,0,OR,0,0,o,,
slt,0,1,1,x,0,SLT,0,0,o,,
slti,0,1,0,Sign,1,SLT,0,0,o,,
sltiu,0,1,0,Sign,1,SLT,0,0,o,,
sltu,0,1,1,x,0,SLT,0,0,o,,
sll,0,1,1,x,0,Lshamt,0,0,o,,yes
srl,0,1,1,x,0,Rshamt,0,0,o,,
sb,0,0,0,Sign,1,ADD,2,0,,,
sc,0,1,0,Sign,1,ADD,3,1,,,
sh,0,0,0,Sign,1,ADD,4,0,,,
div,,,,,,,,,,,
divu,,,,,,,,,,,
sra,,,,,,,,,,,
