[{"DBLP title": "A Fast and Low Cost Embedded Test Solution for CMOS Image Sensors.", "DBLP authors": ["J. Lefevre", "Philippe Debaud", "Patrick Girard", "Arnaud Virazel"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00007", "OA papers": [{"PaperId": "https://openalex.org/W3214383322", "PaperTitle": "A Fast and Low Cost Embedded Test Solution for CMOS Image Sensors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (Switzerland)": 2.0, "TEST": 2.0}, "Authors": ["Julia Lefevre", "Philippe Debaud", "Patrick Girard", "Arnaud Virazel"]}]}, {"DBLP title": "ACE-Pro: Reduction of Functional Errors with ACE Propagation Graph.", "DBLP authors": ["Dun-An Yang", "Yu-Teng Chang", "Ting-Shuo Hsu", "Jing-Jia Liou", "Harry H. Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00008", "OA papers": [{"PaperId": "https://openalex.org/W3216471852", "PaperTitle": "ACE-Pro: Reduction of Functional Errors with ACE Propagation Graph", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Dun-An Yang", "Yu-Teng Chang", "Ting-Shuo Hsu", "Jing-Jia Liou", "Harry H. Chent"]}]}, {"DBLP title": "Testability-Enhancing Resynthesis of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Chih-Hao Wang", "Hans-Joachim Wunderlich"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00009", "OA papers": [{"PaperId": "https://openalex.org/W3216263791", "PaperTitle": "Testability-Enhancing Resynthesis of Reconfigurable Scan Networks", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Natalia Lylina", "Chih-Hao Wang", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Adaptive NN-based Root Cause Analysis in Volume Diagnosis for Yield Improvement.", "DBLP authors": ["Xin Huang", "Min Qin", "Ruosheng Xu", "Cheng Chen", "Shangling Jui", "Zhihao Ding", "Pengyun Li", "Yu Huang"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00010", "OA papers": [{"PaperId": "https://openalex.org/W3214992784", "PaperTitle": "Adaptive NN-based Root Cause Analysis in Volume Diagnosis for Yield Improvement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xin Huang", "Min Qin", "Ruosheng Xu", "Cheng Chen", "Shangling Jui", "Zhihao Ding", "Peng-Yun Li", "Yu Huang"]}]}, {"DBLP title": "Machine Learning for Circuit Aging Estimation under Workload Dependency.", "DBLP authors": ["Florian Klemme", "Hussam Amrouch"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00011", "OA papers": [{"PaperId": "https://openalex.org/W3216440684", "PaperTitle": "Machine Learning for Circuit Aging Estimation under Workload Dependency", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Florian Klemme", "Hussam Amrouch"]}]}, {"DBLP title": "Minimum Operating Voltage Prediction in Production Test Using Accumulative Learning.", "DBLP authors": ["Yen-Ting Kuo", "Wei-Chen Lin", "Chun Chen", "Chao-Ho Hsieh", "James Chien-Mo Li", "Eric Jia-Wei Fang", "Sung S.-Y. Hsueh"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00012", "OA papers": [{"PaperId": "https://openalex.org/W3216141895", "PaperTitle": "Minimum Operating Voltage Prediction in Production Test Using Accumulative Learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 5.0, "MediaTek (Taiwan)": 2.0}, "Authors": ["Yen-Ting Kuo", "Wei-Chen Lin", "Chun Chen", "Chao-Ho Hsieh", "James T. Li", "Eric Fang", "Sung S.-Y. Hsueh"]}]}, {"DBLP title": "Smart Sampling for Efficient System Level Test: A Robust Machine Learning Approach.", "DBLP authors": ["Chenwei Liu", "Jie Ou"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00013", "OA papers": [{"PaperId": "https://openalex.org/W3217023636", "PaperTitle": "Smart Sampling for Efficient System Level Test: A Robust Machine Learning Approach", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Chen-Wei Liu", "Jie Ou"]}]}, {"DBLP title": "The Security Enhancement Techniques of the Double-layer PUF Against the ANN-based Modeling Attack.", "DBLP authors": ["Yongliang Chen", "Xiaole Cui", "Wenqiang Ye", "Xiaoxin Cui"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00014", "OA papers": [{"PaperId": "https://openalex.org/W3216204126", "PaperTitle": "The Security Enhancement Techniques of the Double-layer PUF Against the ANN-based Modeling Attack", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Peking University": 2.5, "Peng Cheng Laboratory": 1.0, "Institute of Microelectronics": 0.5}, "Authors": ["Yongliang Chen", "Xiaoxin Cui", "Wenqiang Ye", "Xiaoxin Cui"]}]}, {"DBLP title": "Efficient Fault-Criticality Analysis for AI Accelerators using a Neural Twin\u2217.", "DBLP authors": ["Arjun Chaudhuri", "Ching-Yuan Chen", "Jonti Talukdar", "Siddarth Madala", "Abhishek Kumar Dubey", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00015", "OA papers": [{"PaperId": "https://openalex.org/W3215311643", "PaperTitle": "Efficient Fault-Criticality Analysis for AI Accelerators using a Neural Twin", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 5.0, "National Cancer Institute": 0.5, "Center for Cancer Research": 0.5}, "Authors": ["Arjun Chaudhuri", "Ching-Yuan Chen", "Jonti Talukdar", "Siddarth Madala", "Abhishek Dubey", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "On-line Functional Testing of Memristor-mapped Deep Neural Networks using Backdoored Checksums.", "DBLP authors": ["Ching-Yuan Chen", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00016", "OA papers": [{"PaperId": "https://openalex.org/W3216041851", "PaperTitle": "On-line Functional Testing of Memristor-mapped Deep Neural Networks using Backdoored Checksums", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0}, "Authors": ["Ching-Yuan Chen", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Efficient Functional In-Field Self-Test for Deep Learning Accelerators.", "DBLP authors": ["Yi He", "Takumi Uezono", "Yanjing Li"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00017", "OA papers": [{"PaperId": "https://openalex.org/W3214851476", "PaperTitle": "Efficient Functional In-Field Self-Test for Deep Learning Accelerators", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Chicago": 2.0, "Hitachi (Japan)": 1.0}, "Authors": ["Yi He", "Takumi Uezono", "Yanjing Li"]}]}, {"DBLP title": "Wafer-level Variation Modeling for Multi-site RF IC Testing via Hierarchical Gaussian Process.", "DBLP authors": ["Michihiro Shintani", "Riaz-ul-haque Mian", "Michiko Inoue", "Tomoki Nakamura", "Masuo Kajiyama", "Makoto Eiki"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00018", "OA papers": [{"PaperId": "https://openalex.org/W3217554639", "PaperTitle": "Wafer-level Variation Modeling for Multi-site RF IC Testing via Hierarchical Gaussian Process", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Michihiro Shintani", "Riaz-ul-haque Mian", "Michiko Inoue", "Tomoki Nakamura", "Masuo Kajiyama", "Makoto Eiki"]}]}, {"DBLP title": "Semi-supervised Wafer Map Pattern Recognition using Domain-Specific Data Augmentation and Contrastive Learning.", "DBLP authors": ["Hanbin Hu", "Chen He", "Peng Li"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00019", "OA papers": [{"PaperId": "https://openalex.org/W3216050267", "PaperTitle": "Semi-supervised Wafer Map Pattern Recognition using Domain-Specific Data Augmentation and Contrastive Learning", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 2.0, "NXP Semiconductors, Austin, TX": 1.0}, "Authors": ["Hanbin Hu", "Chen He", "Peng Li"]}]}, {"DBLP title": "Brain-Inspired Computing for Wafer Map Defect Pattern Classification.", "DBLP authors": ["Paul R. Genssler", "Hussam Amrouch"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00020", "OA papers": [{"PaperId": "https://openalex.org/W3216271746", "PaperTitle": "Brain-Inspired Computing for Wafer Map Defect Pattern Classification", "Year": 2021, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Paul R. Genssler", "Hussam Amrouch"]}]}, {"DBLP title": "Study on High-Accuracy and Low-Cost Recycled FPGA Detection.", "DBLP authors": ["Foisal Ahmed", "Michihiro Shintani", "Michiko Inoue"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00021", "OA papers": [{"PaperId": "https://openalex.org/W3215779674", "PaperTitle": "Study on High-Accuracy and Low-Cost Recycled FPGA Detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Foisal Ahmed", "Michihiro Shintani", "Michiko Inoue"]}]}, {"DBLP title": "Testing STT-MRAM: Manufacturing Defects, Fault Models, and Test Solutions.", "DBLP authors": ["Lizhou Wu", "Siddharth Rao", "Mottaqiallah Taouil", "Erik Jan Marinissen", "Gouri Sankar Kar", "Said Hamdioui"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00022", "OA papers": [{"PaperId": "https://openalex.org/W4242838932", "PaperTitle": "Testing STT-MRAM: Manufacturing Defects, Fault Models, and Test Solutions", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 2.0, "Imec": 3.0, "CognitiveIC, Delft, The Netherlands": 1.0}, "Authors": ["Lizhou Wu", "Siddharth Rao", "Mottaqiallah Taouil", "Erik Jan Marinissen", "Gouri Sankar Kar", "Said Hamdioui"]}]}, {"DBLP title": "Adaptive Methods for Machine Learning-Based Testing of Integrated Circuits and Boards.", "DBLP authors": ["Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00023", "OA papers": [{"PaperId": "https://openalex.org/W3087197968", "PaperTitle": "Adaptive Methods for Machine Learning-Based Testing of Integrated Circuits and Boards", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0}, "Authors": ["Mengyun Liu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Impeccable Circuits III.", "DBLP authors": ["Shahram Rasoolzadeh", "Aein Rezaei Shahmirzadi", "Amir Moradi"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00024", "OA papers": [{"PaperId": "https://openalex.org/W3215812753", "PaperTitle": "Impeccable Circuits III", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Radboud University Nijmegen": 1.0, "Ruhr University Bochum": 2.0}, "Authors": ["Shahram Rasoolzadeh", "Aein Rezaei Shahmirzadi", "Amir Moradi"]}]}, {"DBLP title": "A BIST-based Dynamic Obfuscation Scheme for Resilience against Removal and Oracle-guided Attacks*.", "DBLP authors": ["Jonti Talukdar", "Siyuan Chen", "Amitabh Das", "Sohrab Aftabjahani", "Peilin Song", "Krishnendu Chakrabarty"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00025", "OA papers": [{"PaperId": "https://openalex.org/W3215039281", "PaperTitle": "A BIST-based Dynamic Obfuscation Scheme for Resilience against Removal and Oracle-guided Attacks", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0, "Carnegie Mellon University": 1.0, "Intel (United States)": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Jonti Talukdar", "Siyuan Chen", "Amitabh Das", "Sohrab Aftabjahani", "Peilin Song", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "LL-ATPG: Logic-Locking Aware Test Using Valet Keys in an Untrusted Environment.", "DBLP authors": ["M. Sazadur Rahman", "Henian Li", "Rui Guo", "Fahim Rahman", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00026", "OA papers": [{"PaperId": "https://openalex.org/W3216857210", "PaperTitle": "LL-ATPG: Logic-Locking Aware Test Using Valet Keys in an Untrusted Environment", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Md. Mustafizur Rahman", "Henian Li", "Rui Guo", "Fahim Rahman", "Farimah Farahmandi", "Mark Tehranipoor"]}]}, {"DBLP title": "MINiature Interactive Offset Networks (MINIONs) for Wafer Map Classification.", "DBLP authors": ["Yueling Jenny Zeng", "Li-C. Wang", "Chuanhe Jay Shan"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00027", "OA papers": [{"PaperId": "https://openalex.org/W3215392817", "PaperTitle": "MINiature Interactive Offset Networks (MINIONs) for Wafer Map Classification", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Yueling Jenny Zeng", "Li-C. Wang", "Chuanhe Jay Shan"]}]}, {"DBLP title": "Triplet Convolutional Networks for Classifying Mixed-Type WBM Patterns with Noisy Labels.", "DBLP authors": ["Chenwei Liu", "Qiaoyue Tang"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00028", "OA papers": [{"PaperId": "https://openalex.org/W3216893478", "PaperTitle": "Triplet Convolutional Networks for Classifying Mixed-Type WBM Patterns with Noisy Labels", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Huawei Technologies (China)": 2.0}, "Authors": ["Chen-Wei Liu", "Qiaoyue Tang"]}]}, {"DBLP title": "Semi-Supervised Framework for Wafer Defect Pattern Recognition with Enhanced Labeling.", "DBLP authors": ["Leon Li-Yang Chen", "Katherine Shu-Min Li", "Xu-Hao Jiang", "Sying-Jyan Wang", "Andrew Yi-Ann Huang", "Jwu E. Chen", "Hsing-Chung Liang", "Chun-Lung Hsu"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00029", "OA papers": [{"PaperId": "https://openalex.org/W3215461502", "PaperTitle": "Semi-Supervised Framework for Wafer Defect Pattern Recognition with Enhanced Labeling", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NXP Semiconductors Taiwan Ltd., Kaohsiung, Taiwan": 2.0, "National Sun Yat-sen University": 2.0, "National Chung Hsing University": 1.0, "National Central University": 1.0, "Chung Yuan Christian University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Leon Chen", "Katherine Shu-Min Li", "Xuhao Jiang", "Sying-Jyan Wang", "Andrew T. Huang", "Jwu E. Chen", "Hsing-Chung Liang", "Chun-Lung Hsu"]}]}, {"DBLP title": "Characterizing Corruptibility of Logic Locks using ATPG.", "DBLP authors": ["Danielle Duvalsaint", "R. D. Shawn Blanton"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00030", "OA papers": [{"PaperId": "https://openalex.org/W3215020306", "PaperTitle": "Characterizing Corruptibility of Logic Locks using ATPG", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Danielle Duvalsaint", "R.D. Blanton"]}]}, {"DBLP title": "SymbA: Symbolic Execution at C-level for Hardware Trojan Activation.", "DBLP authors": ["Arash Vafaei", "Nick Hooten", "Mark M. Tehranipoor", "Farimah Farahmandi"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00031", "OA papers": [{"PaperId": "https://openalex.org/W3214859170", "PaperTitle": "SymbA: Symbolic Execution at C-level for Hardware Trojan Activation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Arash Vafaei", "Nick Hooten", "Mark Tehranipoor", "Farimah Farahmandi"]}]}, {"DBLP title": "Open-short Normalization Method for a Quick Defect Identification in Branched Traces with High-resolution Time-domain Reflectometry.", "DBLP authors": ["Yang Shang", "Makoto Shinohara", "Eiji Kato", "Masaichi Hashimoto", "Joanna Kiljan"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00032", "OA papers": [{"PaperId": "https://openalex.org/W3216793614", "PaperTitle": "Open-short Normalization Method for a Quick Defect Identification in Branched Traces with High-resolution Time-domain Reflectometry", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest (Singapore)": 1.0, "Advantest (Japan)": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Shang", "Makoto Shinohara", "Eiji Kato", "Masaichi Hashimoto", "Joanna Kiljan"]}]}, {"DBLP title": "Relevant Signals and Devices for Failure Analysis of Analog and Mixed-signal Circuits.", "DBLP authors": ["Tommaso Melis", "Emmanuel Simeu", "Luc Saury", "Etienne Auvray"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00033", "OA papers": [{"PaperId": "https://openalex.org/W3216537252", "PaperTitle": "Relevant Signals and Devices for Failure Analysis of Analog and Mixed-signal Circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (France)": 1.5, "Grenoble Institute of Technology": 1.5, "Fastnet Technologies, Grenoble, France": 1.0}, "Authors": ["Tommaso Melis", "Emmanuel Simeu", "Luc Saury", "Etienne Auvray"]}]}, {"DBLP title": "Improving Volume Diagnosis and Debug with Test Failure Clustering and Reorganization.", "DBLP authors": ["Mu-Ting Wu", "Cheng-Sian Kuo", "James Chien-Mo Li", "Chris Nigh", "Gaurav Bhargava"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00034", "OA papers": [{"PaperId": "https://openalex.org/W3216677588", "PaperTitle": "Improving Volume Diagnosis and Debug with Test Failure Clustering and Reorganization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0, "Qualcomm (United States)": 2.0}, "Authors": ["Mu-Ting Wu", "Cheng-Sian Kuo", "James T. Li", "Chris Nigh", "Gaurav Bhargava"]}]}, {"DBLP title": "On Reduction of Deterministic Test Pattern Sets.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00035", "OA papers": [{"PaperId": "https://openalex.org/W3215527485", "PaperTitle": "On Reduction of Deterministic Test Pattern Sets", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Siemens (United States)": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Stephan Eggersgl\u00fc\u00df", "Sylwester Milewski", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Analyzing and Mitigating Sensing Failures in Spintronic-based Computing in Memory.", "DBLP authors": ["Mahta Mayahinia", "Christopher M\u00fcnch", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00036", "OA papers": [{"PaperId": "https://openalex.org/W3216758435", "PaperTitle": "Analyzing and Mitigating Sensing Failures in Spintronic-based Computing in Memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Mahta Mayahinia", "Christopher Munch", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Multi-Transition Fault Model (MTFM) ATPG patterns towards achieving 0 DPPB on automotive designs.", "DBLP authors": ["Jorge Corso", "Saidapet Ramesh", "Kumar Abishek", "Ley Teng Tan", "Chik Hooi Lew"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00037", "OA papers": [{"PaperId": "https://openalex.org/W3217623646", "PaperTitle": "Multi-Transition Fault Model (MTFM) ATPG patterns towards achieving 0 DPPB on automotive designs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jorge Corso", "Saidapet Ramesh", "Kumar Abishek", "Ley Teng Tan", "Chik Hooi Lew"]}]}, {"DBLP title": "Revisit to Accurate ADC Testing with Incoherent Sampling Using Proper Sinusoidal Signal and Sampling Frequencies.", "DBLP authors": ["Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Jianglin Wei", "Takayuki Nakatani", "Yujie Zhao", "Shogo Katayama", "Shuhei Yamamoto", "Anna Kuwana", "Kazumi Hatayama", "Haruo Kobayashi"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00038", "OA papers": [{"PaperId": "https://openalex.org/W3195551371", "PaperTitle": "Revisit to Accurate ADC Testing with Incoherent Sampling Using Proper Sinusoidal Signal and Sampling Frequencies", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ROHM": 3.0, "Keio University": 1.0, "Gunma University": 7.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Jianglin Wei", "Takayuki Nakatani", "Yujie Zhao", "Shogo Katayama", "Shuhei Yamamoto", "Anna Kuwana", "Kazumi Hatayama", "Haruo Kobayashi"]}]}, {"DBLP title": "Adaptive High Voltage Stress Methodology to Enable Automotive Quality on FinFET Technologies.", "DBLP authors": ["Stephen Traynor", "Chen He", "Y. Y. Yu", "Ken Klein"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00039", "OA papers": [{"PaperId": "https://openalex.org/W3214832057", "PaperTitle": "Adaptive High Voltage Stress Methodology to Enable Automotive Quality on FinFET Technologies", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Automotive Processing NXP Semiconductor, Austin, Texas, USA": 2.0}, "Authors": ["Stephen Traynor", "Chen He", "Ying Yu", "Ken Klein"]}]}, {"DBLP title": "3.5Gsps MIPI C-PHY Receiver Circuit for Automatic Test Equipment.", "DBLP authors": ["Seongkwan Lee", "Minho Kang", "Cheolmin Park", "HyungSun Ryu", "Jaemoo Choi", "Byunghyun Yim"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00040", "OA papers": [{"PaperId": "https://openalex.org/W3217360656", "PaperTitle": "3.5Gsps MIPI C-PHY Receiver Circuit for Automatic Test Equipment", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 2.0}, "Authors": ["Seongkwan Mark Lee", "Minho Kang", "Cheolmin Park", "Hyung-Sun Ryu", "Jaemoo Choi", "Byung-hyun Yim"]}]}, {"DBLP title": "A Scalable Design Flow for Performance Monitors Using Functional Path Ring Oscillators.", "DBLP authors": ["Tobias Kilian", "Heiko Ahrens", "Daniel Tille", "Martin Huch", "Ulf Schlichtmann"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00041", "OA papers": [{"PaperId": "https://openalex.org/W3214795243", "PaperTitle": "A Scalable Design Flow for Performance Monitors Using Functional Path Ring Oscillators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 3.5, "Technical University of Munich": 1.5}, "Authors": ["Tobias Kilian", "Heiko Ahrens", "Daniel Tille", "Martin Huch", "Ulf Schlichtmann"]}]}, {"DBLP title": "Systematic Hardware Error Identification and Calibration for Massive Multisite Testing.", "DBLP authors": ["Praise O. Farayola", "Isaac Bruce", "Shravan K. Chaganti", "Abdullah O. Obaidi", "Abalhassan Sheikh", "Srivaths Ravi", "Degang Chen"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00042", "OA papers": [{"PaperId": "https://openalex.org/W3217283817", "PaperTitle": "Systematic Hardware Error Identification and Calibration for Massive Multisite Testing", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Iowa State University": 6.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Praise O. Farayola", "Isaac Bruce", "Shravan K. Chaganti", "Abdullah O. Obaidi", "Abalhassan Sheikh", "Srivaths Ravi", "Degang Chen"]}]}, {"DBLP title": "WGrid: Wafermap Grid Pattern Recognition with Machine Learning Techniques.", "DBLP authors": ["Peter Yi-Yu Liao", "Katherine Shu-Min Li", "Leon Li-Yang Chen", "Sying-Jyan Wang", "Andrew Yi-Ann Huang", "Ken Chau-Cheung Cheng", "Nova Cheng-Yen Tsai", "Leon Chou"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00043", "OA papers": [{"PaperId": "https://openalex.org/W3217086125", "PaperTitle": "WGrid: Wafermap Grid Pattern Recognition with Machine Learning Techniques", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP Semiconductors Taiwan Ltd., Kaohsiung, Taiwan": 6.0, "National Sun Yat-sen University": 1.0, "National Chung Hsing University": 1.0}, "Authors": ["Peter Liao", "Katherine Shu-Min Li", "Lan Chen", "Sying-Jyan Wang", "Andrew T. Huang", "Ken Cheng", "Nova Cheng-Yen Tsai", "Leon Chou"]}]}, {"DBLP title": "AAA: Automated, On-ATE AI Debug of Scan Chain Failures.", "DBLP authors": ["Chris Nigh", "Gaurav Bhargava", "Ronald D. Blanton"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00044", "OA papers": [{"PaperId": "https://openalex.org/W3215364852", "PaperTitle": "AAA: Automated, On-ATE AI Debug of Scan Chain Failures", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Carnegie Mellon University": 1.5, "Qualcomm (United States)": 1.5}, "Authors": ["Chris Nigh", "Gaurav Bhargava", "Ronald E. Blanton"]}]}, {"DBLP title": "Low Power Shift and Capture through ATPG-Configured Embedded Enable Capture Bits.", "DBLP authors": ["Yi Sun", "Hui Jiang", "Lakshmi Ramakrishnan", "Jennifer Dworak", "Kundan Nepal", "Theodore W. Manikas", "R. Iris Bahar"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00045", "OA papers": [{"PaperId": "https://openalex.org/W3216423744", "PaperTitle": "Low Power Shift and Capture through ATPG-Configured Embedded Enable Capture Bits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern Methodist University": 5.0, "University of St. Thomas - Minnesota": 1.0, "Brown University": 1.0}, "Authors": ["Yi Sun", "Hui Jiang", "Lakshmi Ramakrishnan", "Jennifer Dworak", "Kundan Nepal", "Theodore W. Manikas", "R. Iris Bahar"]}]}, {"DBLP title": "Testability-Aware Low Power Controller Design with Evolutionary Learning.", "DBLP authors": ["Min Li", "Zhengyuan Shi", "Zezhong Wang", "Weiwei Zhang", "Yu Huang", "Qiang Xu"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00046", "OA papers": [{"PaperId": "https://openalex.org/W3215983017", "PaperTitle": "Testability-Aware Low Power Controller Design with Evolutionary Learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 3.0, "Huawei Technologies (China)": 3.0}, "Authors": ["Shelley D. Minteer", "Zhengyuan Shi", "Wang Zezhong", "Weiwei Zhang", "Yu Huang", "Qiang Xu"]}]}, {"DBLP title": "An automated formal-based approach for reducing undetected faults in ISO 26262 hardware compliant designs.", "DBLP authors": ["Felipe Augusto da Silva", "Ahmet Cagri Bagbaba", "Said Hamdioui", "Christian Sauer"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00047", "OA papers": [{"PaperId": "https://openalex.org/W3215366523", "PaperTitle": "An automated formal-based approach for reducing undetected faults in ISO 26262 hardware compliant designs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 1.5, "Cadence Design Systems (Germany)": 2.5}, "Authors": ["Felipe M. A. da Silva", "Ahmet Cagri Bagbaba", "Said Hamdioui", "Christian Sauer"]}]}, {"DBLP title": "Is your secure test infrastructure secure enough? : Attacks based on delay test patterns using transient behavior analysis.", "DBLP authors": ["Sergej Meschkov", "Dennis R. E. Gnad", "Jonas Krautter", "Mehdi B. Tahoori"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00048", "OA papers": [{"PaperId": "https://openalex.org/W3216252349", "PaperTitle": "Is your secure test infrastructure secure enough? : Attacks based on delay test patterns using transient behavior analysis", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Sergej Meschkov", "Dennis R. E. Gnad", "Jonas Krautter", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Seamless Physical Implementation of ASIC Hierarchical Integrated Scan Architecture.", "DBLP authors": ["Bambang Suparjo", "Jugantor Chetia", "Ankit R. Shah"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00049", "OA papers": [{"PaperId": "https://openalex.org/W3214737056", "PaperTitle": "Seamless Physical Implementation of ASIC Hierarchical Integrated Scan Architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Bambang Sunaryo Suparjo", "Jugantor Chetia", "Ankit R. Shah"]}]}, {"DBLP title": "Security EDA Extension through P1687.1 and 1687 Callbacks.", "DBLP authors": ["Michele Portolan", "Vincent Reynaud", "Paolo Maistri", "R\u00e9gis Leveugle", "Giorgio Di Natale"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00050", "OA papers": [{"PaperId": "https://openalex.org/W3216693874", "PaperTitle": "Security EDA Extension through P1687.1 and 1687 Callbacks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 5.0}, "Authors": ["Michele Portolan", "Vincent Reynaud", "Paolo Maistri", "Regis Leveugle", "Giorgio Di Natale"]}]}, {"DBLP title": "Accessing general IEEE Std. 1687 networks via functional ports.", "DBLP authors": ["Erik Larsson", "Prathamesh Murali", "Ziling Zhang"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00051", "OA papers": [{"PaperId": "https://openalex.org/W3203937945", "PaperTitle": "Accessing general IEEE Std. 1687 networks via functional ports", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Integrated Electronic Systems": 2.0, "Lund University": 1.0}, "Authors": ["Erik G. Larsson", "Prathamesh Murali", "Ziling Zhang"]}]}, {"DBLP title": "Summing Node and False Summing Node Methods: Accurate Operational Amplifier AC Characteristics Testing without Audio Analyzer.", "DBLP authors": ["Daisuke Iimori", "Takayuki Nakatani", "Shogo Katayama", "Gaku Ogihara", "Akemi Hatta", "Anna Kuwana", "Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Jianglin Wei", "Yujie Zhao", "Minh Tri Tran", "Kazumi Hatayama", "Haruo Kobayashi"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00052", "OA papers": [{"PaperId": "https://openalex.org/W3217190859", "PaperTitle": "Summing Node and False Summing Node Methods: Accurate Operational Amplifier AC Characteristics Testing without Audio Analyzer", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Gunma University": 11.0, "ROHM": 4.0}, "Authors": ["Daisuke Iimori", "Takayuki Nakatani", "Shogo Katayama", "Gaku Ogihara", "Akemi Hatta", "Anna Kuwana", "Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Jianglin Wei", "Yujie Zhao", "Minh T\u00e2m Tran", "Kazumi Hatayama", "Haruo Kobayashi"]}]}, {"DBLP title": "Automatic Verification of Mixed-Signal ATE Test Programs using Device Variation.", "DBLP authors": ["Franziska Mayer", "Christian Schott", "Enrico Billich", "Saeid Yazdani", "Ulrich Heinkel", "Georg Daler", "Bernhard Ruf", "Ricardo Pannuzzo", "Wolfgang Dickenscheid"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00053", "OA papers": [{"PaperId": "https://openalex.org/W3215489702", "PaperTitle": "Automatic Verification of Mixed-Signal ATE Test Programs using Device Variation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chemnitz University of Technology": 2.0}, "Authors": ["Franziska Mayer", "Christian Schott", "Enrico Billich", "Saeid Yazdani", "Ulrich Heinkel", "Georg Daler", "Bernhard Ruf", "Ricardo Pannuzzo", "Wolfgang Dickenscheid"]}]}, {"DBLP title": "Background Receiver IQ Imbalance Correction for in-Field and Post-Production Testing and Calibration.", "DBLP authors": ["Muslum Emir Avci", "Sule Ozev"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00054", "OA papers": [{"PaperId": "https://openalex.org/W3215790603", "PaperTitle": "Background Receiver IQ Imbalance Correction for in-Field and Post-Production Testing and Calibration", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Muslum Emir Avci", "Sule Ozev"]}]}, {"DBLP title": "Hierarchical Failure Modeling and Machine Learning Assisted Correction of Electro-Mechanical Subsystem Failures in Autonomous Vehicles.", "DBLP authors": ["Chandramouli N. Amarnath", "Md Imran Momtaz", "Abhijit Chatterjee"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00055", "OA papers": [{"PaperId": "https://openalex.org/W3217676799", "PaperTitle": "Hierarchical Failure Modeling and Machine Learning Assisted Correction of Electro-Mechanical Subsystem Failures in Autonomous Vehicles", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Chandramouli N. Amarnath", "Imran Momtaz", "Abhijit Chatterjee"]}]}, {"DBLP title": "Exploiting Application Tolerance for Functional Safety.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00056", "OA papers": [{"PaperId": "https://openalex.org/W3216250543", "PaperTitle": "Exploiting Application Tolerance for Functional Safety", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Science Bangalore": 1.0, "Texas Instruments (India)": 1.5, "Robert Bosch (India)": 0.5}, "Authors": ["V Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Compositional Fault Propagation Analysis in Embedded Systems using Abstract Interpretation.", "DBLP authors": ["Christian Bartsch", "Stephan Wilhelm", "Daniel K\u00e4stner", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2021, "doi": "https://doi.org/10.1109/ITC50571.2021.00057", "OA papers": [{"PaperId": "https://openalex.org/W3215301652", "PaperTitle": "Compositional Fault Propagation Analysis in Embedded Systems using Abstract Interpretation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kaiserslautern": 3.0, "AbsInt (Germany)": 2.0}, "Authors": ["Christian Bartsch", "Stephan Wilhelm", "Daniel L. Kastner", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}]