INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/Practicas Vivado/Proyecto/fpga_audio_processing/final_dsed.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/Practicas Vivado/Proyecto/fpga_audio_processing/final_dsed.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
