{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519950885859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519950885884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 16:34:44 2018 " "Processing started: Thu Mar 01 16:34:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519950885884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950885884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950885884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1519950888845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519950888845 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1519950899859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floorlights.sv 2 2 " "Found 2 design units, including 2 entities, in source file floorlights.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floorLights " "Found entity 1: floorLights" {  } { { "floorLights.sv" "" { Text "U:/EE 271/Lab 8/floorLights.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900025 ""} { "Info" "ISGN_ENTITY_NAME" "2 floorLights_testbench " "Found entity 2: floorLights_testbench" {  } { { "floorLights.sv" "" { Text "U:/EE 271/Lab 8/floorLights.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor1.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor1 " "Found entity 1: floor1" {  } { { "floor1.sv" "" { Text "U:/EE 271/Lab 8/floor1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor2.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor2 " "Found entity 1: floor2" {  } { { "floor2.sv" "" { Text "U:/EE 271/Lab 8/floor2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor2m.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor2m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor2m " "Found entity 1: floor2m" {  } { { "floor2m.sv" "" { Text "U:/EE 271/Lab 8/floor2m.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor3.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor3 " "Found entity 1: floor3" {  } { { "floor3.sv" "" { Text "U:/EE 271/Lab 8/floor3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor3m.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor3m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor3m " "Found entity 1: floor3m" {  } { { "floor3m.sv" "" { Text "U:/EE 271/Lab 8/floor3m.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950900858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950900858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor4.sv 1 1 " "Found 1 design units, including 1 entities, in source file floor4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floor4 " "Found entity 1: floor4" {  } { { "floor4.sv" "" { Text "U:/EE 271/Lab 8/floor4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doors.sv 2 2 " "Found 2 design units, including 2 entities, in source file doors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doors " "Found entity 1: doors" {  } { { "doors.sv" "" { Text "U:/EE 271/Lab 8/doors.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901195 ""} { "Info" "ISGN_ENTITY_NAME" "2 doors_testbench " "Found entity 2: doors_testbench" {  } { { "doors.sv" "" { Text "U:/EE 271/Lab 8/doors.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.sv 3 3 " "Found 3 design units, including 3 entities, in source file elevator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901385 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901385 ""} { "Info" "ISGN_ENTITY_NAME" "3 elevator_testbench " "Found entity 3: elevator_testbench" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "closing.sv 1 1 " "Found 1 design units, including 1 entities, in source file closing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 closing " "Found entity 1: closing" {  } { { "closing.sv" "" { Text "U:/EE 271/Lab 8/closing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevatordirection.sv 2 2 " "Found 2 design units, including 2 entities, in source file elevatordirection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 elevatorDirection " "Found entity 1: elevatorDirection" {  } { { "elevatorDirection.sv" "" { Text "U:/EE 271/Lab 8/elevatorDirection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901706 ""} { "Info" "ISGN_ENTITY_NAME" "2 elevatorDirection_testbench " "Found entity 2: elevatorDirection_testbench" {  } { { "elevatorDirection.sv" "" { Text "U:/EE 271/Lab 8/elevatorDirection.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay " "Found entity 1: hexdisplay" {  } { { "hexdisplay.sv" "" { Text "U:/EE 271/Lab 8/hexdisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519950901904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950901904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519950902374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "elevator.sv" "cdiv" { Text "U:/EE 271/Lab 8/elevator.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950902537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "closing closing:close " "Elaborating entity \"closing\" for hierarchy \"closing:close\"" {  } { { "elevator.sv" "close" { Text "U:/EE 271/Lab 8/elevator.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950902696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floorLights floorLights:floors " "Elaborating entity \"floorLights\" for hierarchy \"floorLights:floors\"" {  } { { "elevator.sv" "floors" { Text "U:/EE 271/Lab 8/elevator.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950902786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doors doors:door " "Elaborating entity \"doors\" for hierarchy \"doors:door\"" {  } { { "elevator.sv" "door" { Text "U:/EE 271/Lab 8/elevator.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950902883 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] doors.sv(10) " "Output port \"LEDR\[8..1\]\" at doors.sv(10) has no driver" {  } { { "doors.sv" "" { Text "U:/EE 271/Lab 8/doors.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1519950902914 "|elevator|doors:door"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevatorDirection elevatorDirection:direction " "Elaborating entity \"elevatorDirection\" for hierarchy \"elevatorDirection:direction\"" {  } { { "elevator.sv" "direction" { Text "U:/EE 271/Lab 8/elevator.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950902964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor1 floor1:f1 " "Elaborating entity \"floor1\" for hierarchy \"floor1:f1\"" {  } { { "elevator.sv" "f1" { Text "U:/EE 271/Lab 8/elevator.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor2 floor2:f2 " "Elaborating entity \"floor2\" for hierarchy \"floor2:f2\"" {  } { { "elevator.sv" "f2" { Text "U:/EE 271/Lab 8/elevator.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor2m floor2m:f2m " "Elaborating entity \"floor2m\" for hierarchy \"floor2m:f2m\"" {  } { { "elevator.sv" "f2m" { Text "U:/EE 271/Lab 8/elevator.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor3 floor3:f3 " "Elaborating entity \"floor3\" for hierarchy \"floor3:f3\"" {  } { { "elevator.sv" "f3" { Text "U:/EE 271/Lab 8/elevator.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor3m floor3m:f3m " "Elaborating entity \"floor3m\" for hierarchy \"floor3m:f3m\"" {  } { { "elevator.sv" "f3m" { Text "U:/EE 271/Lab 8/elevator.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor4 floor4:f4 " "Elaborating entity \"floor4\" for hierarchy \"floor4:f4\"" {  } { { "elevator.sv" "f4" { Text "U:/EE 271/Lab 8/elevator.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay hexdisplay:display " "Elaborating entity \"hexdisplay\" for hierarchy \"hexdisplay:display\"" {  } { { "elevator.sv" "display" { Text "U:/EE 271/Lab 8/elevator.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950903484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519950905760 "|elevator|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1519950905760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519950905884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519950908074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE 271/Lab 8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE 271/Lab 8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950908304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519950910125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519950910125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "elevator.sv" "" { Text "U:/EE 271/Lab 8/elevator.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519950910984 "|elevator|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1519950910984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519950910984 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519950910984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519950910984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519950910984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519950911214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 16:35:11 2018 " "Processing ended: Thu Mar 01 16:35:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519950911214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519950911214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519950911214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519950911214 ""}
