m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavs_config_stimulli
Z0 w1568165555
Z1 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F4V=2EFHISg_X=6CeShoC2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z6 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
Z7 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
l0
L7
VLXNcVz7_f3Uh52BFQJ^=N3
!s100 9YNf6D=E1?j[hKO6^[>gH1
Z8 OV;C;10.5b;63
32
Z9 !s110 1568166769
!i10b 1
Z10 !s108 1568166769.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
Z12 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 avs_config_stimulli 0 22 LXNcVz7_f3Uh52BFQJ^=N3
l20
L15
V8[_JbT6li01AF]TUnA4:`0
!s100 01=f=6`C]BXaSVRbVN:2G1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edata_buffer_ent
Z15 w1592628663
R2
R3
R4
Z16 dD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vb;HKcGlf=7<8DNL4B]`E32
!s100 P;`Ig_9KzN;0e5LX>Uo<n1
R8
32
Z19 !s110 1592715862
!i10b 1
Z20 !s108 1592715862.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z23 DEx4 work 19 data_buffer_sc_fifo 0 22 BBB9DW>@jmRiB2JzRj`G50
R2
R3
R4
Z24 DEx4 work 15 data_buffer_ent 0 22 b;HKcGlf=7<8DNL4B]`E32
l67
L30
V@?`=li<l=ePTQ=3PYealn2
!s100 FQADVE_C:;336C;g]jVXU1
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Edata_buffer_sc_fifo
Z25 w1590322655
R3
R4
R16
Z26 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z27 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VBBB9DW>@jmRiB2JzRj`G50
!s100 [P@O]TY9N>@Ikc3b?_cU13
R8
32
Z28 !s110 1592715861
!i10b 1
Z29 !s108 1592715861.000000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z31 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R23
l95
L59
V6nVFm_8;LMB8KGBVg5fEl0
!s100 AWiMRXD=O5>g[8_fV^WgF1
R8
32
R28
!i10b 1
R29
R30
R31
!i113 1
R13
R14
Edelay_block_ent
Z32 w1586577721
R2
R3
R4
R16
Z33 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
Z34 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R8
32
R19
!i10b 1
R20
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
Z36 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z37 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R8
32
R19
!i10b 1
R20
R35
R36
!i113 1
R13
R14
Eflipflop_synchronizer_ent
R32
R2
R3
R4
R16
Z38 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
Z39 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
l0
L5
V=AbCOmb5a3CkS]^E=:c]H0
!s100 KQ4oi::L4DT5YC6S<6;IZ3
R8
32
Z40 !s110 1592715865
!i10b 1
Z41 !s108 1592715865.000000
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
Z43 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z44 DEx4 work 25 flipflop_synchronizer_ent 0 22 =AbCOmb5a3CkS]^E=:c]H0
l26
L20
VQMlZnZV?QUL`5]:gZJZIV1
!s100 g3XGZDG7Xa[0D@IgRWG_E0
R8
32
R40
!i10b 1
R41
R42
R43
!i113 1
R13
R14
Eftdi_avm_reader_controller_ent
Z45 w1587521989
Z46 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 mKzgobAZHWUC9]L>M[Wha2
R2
R3
R4
Z47 dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench
Z48 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
Z49 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
l0
L7
VHin^<@XWn<Uf:Z5V:1WVM1
!s100 c2G9F<^C5dfS_k[?4QMzD1
R8
32
Z50 !s110 1587523433
!i10b 1
Z51 !s108 1587523433.000000
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
Z53 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R46
R2
R3
R4
DEx4 work 30 ftdi_avm_reader_controller_ent 0 22 Hin^<@XWn<Uf:Z5V:1WVM1
l48
L28
V@]6BL=<C@ECZYLNWcIXLO1
!s100 bG>z1D:[CMUjf>R=A^YUT1
R8
32
R50
!i10b 1
R51
R52
R53
!i113 1
R13
R14
Pftdi_avm_usb3_pkg
R2
R3
R4
R15
R16
Z54 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
Z55 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
l0
L5
V0=AoCb:aA2@`iGZ:S]Y9I3
!s100 BKRnXQLMH7ohO]YzKm=zh0
R8
32
Z56 !s110 1592715860
!i10b 1
Z57 !s108 1592715860.000000
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
Z59 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
!i113 1
R13
R14
Bbody
Z60 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 0=AoCb:aA2@`iGZ:S]Y9I3
R2
R3
R4
l0
L101
V65FOm5?K=zPi7NIcHKN`71
!s100 ZO1XdBY=Tk8]A1L1XlbC@1
R8
32
R56
!i10b 1
R57
R58
R59
!i113 1
R13
R14
Eftdi_avm_usb3_read_ent
Z61 w1587515464
R46
R2
R3
R4
R47
Z62 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
Z63 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
l0
L7
VPzzd0e0e2Z7@lz]S@[c`X3
!s100 F:1:9S6dVng^eh5Wo7bj^0
R8
32
R50
!i10b 1
R51
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
Z65 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
!i113 1
R13
R14
Artl
R46
R2
R3
R4
DEx4 work 22 ftdi_avm_usb3_read_ent 0 22 Pzzd0e0e2Z7@lz]S@[c`X3
l31
L18
VWboNNgkbH?b?JC2<6V85_3
!s100 UmeVg@nXbaT3<[0NTI4UQ3
R8
32
R50
!i10b 1
R51
R64
R65
!i113 1
R13
R14
Eftdi_avm_usb3_reader_ent
Z66 w1592628668
R60
R2
R3
R4
R16
Z67 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
Z68 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
l0
L7
Vh:D7o@M`=no6RKI]gN60H3
!s100 KVG@[azciOQki?7kmSgHz1
R8
32
R28
!i10b 1
R29
Z69 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
Z70 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
!i113 1
R13
R14
Artl
R60
R2
R3
R4
Z71 DEx4 work 24 ftdi_avm_usb3_reader_ent 0 22 h:D7o@M`=no6RKI]gN60H3
l31
L18
V^hUF<HYl;7=<10@1;ME<?1
!s100 2aBcG39G=Ezg?>;7hFGN]3
R8
32
R28
!i10b 1
R29
R69
R70
!i113 1
R13
R14
Eftdi_avm_usb3_write_ent
Z72 w1587515461
R46
R2
R3
R4
R47
Z73 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
Z74 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
l0
L7
VXG^57@SfmHIGhVFAWoVHB1
!s100 gdil9`dn223S_e__G1e3k3
R8
32
R50
!i10b 1
R51
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
Z76 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
!i113 1
R13
R14
Artl
R46
R2
R3
R4
DEx4 work 23 ftdi_avm_usb3_write_ent 0 22 XG^57@SfmHIGhVFAWoVHB1
l31
L18
VC;QK=C9:092VNZ5_XO8Ij2
!s100 E]J=8fb@Xn7W7_Qjg3SaO1
R8
32
R50
!i10b 1
R51
R75
R76
!i113 1
R13
R14
Eftdi_avm_usb3_writer_ent
R66
R60
R2
R3
R4
R16
Z77 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
Z78 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
l0
L7
V@FU_k=0i3HlWGAllIXOca1
!s100 mSIaPSYDH;3>GK2@nN>lY3
R8
32
R28
!i10b 1
R29
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
Z80 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
!i113 1
R13
R14
Artl
R60
R2
R3
R4
Z81 DEx4 work 24 ftdi_avm_usb3_writer_ent 0 22 @FU_k=0i3HlWGAllIXOca1
l31
L18
V>4DbhFZ8T^dRc4Xb:ZVd61
!s100 5g7?2M610I7gg?[HfOheY1
R8
32
R28
!i10b 1
R29
R79
R80
!i113 1
R13
R14
Eftdi_avm_writer_controller_ent
Z82 w1587521973
R46
R2
R3
R4
R47
Z83 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
Z84 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
l0
L7
VB6::D@>=L?Te]Me_<XAB@2
!s100 c9UZM9MHU8j1TP?YcbNdb2
R8
32
R50
!i10b 1
R51
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
Z86 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R46
R2
R3
R4
DEx4 work 30 ftdi_avm_writer_controller_ent 0 22 B6::D@>=L?Te]Me_<XAB@2
l49
L28
VH8Dog?z]n@6d>cKJgY8D93
!s100 T;YzN=MK<<^d;lf@h]GPZ0
R8
32
R50
!i10b 1
R51
R85
R86
!i113 1
R13
R14
Eftdi_avs_config_stimulli
Z87 w1568167110
R1
R2
R3
R4
R5
R6
R7
l0
L7
VoDhVJC=c4F_M_l]fP88<[3
!s100 b`oJD@6GCTTkC`A8>T5OU1
R8
32
Z88 !s110 1568167692
!i10b 1
Z89 !s108 1568167692.000000
R11
R12
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z90 DEx4 work 24 ftdi_avs_config_stimulli 0 22 oDhVJC=c4F_M_l]fP88<[3
l21
L16
V9oMSDQG9SW2:3TP=d4kMd0
!s100 Ce;:CHTmVgdfU:`B<80Be0
R8
32
R88
!i10b 1
R89
R11
R12
!i113 1
R13
R14
Pftdi_config_avalon_mm_pkg
R2
R3
R4
R32
R16
8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R8
32
R56
!i10b 1
R57
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_config_avalon_mm_read_ent
Z91 w1592714880
Z92 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 hAX:S4VbYSPTgJ`VOdHnm3
Z93 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R2
R3
R4
R16
Z94 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z95 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
V@h4^C<O`ElS2gZ`:;eQ8;3
!s100 9J<VfQ]E`hk>SnebMm1Bb3
R8
32
R56
!i10b 1
R57
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z97 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R92
R93
R2
R3
R4
Z98 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 @h4^C<O`ElS2gZ`:;eQ8;3
l21
L19
VAdI4eNILn=_OIYGYMFAEP0
!s100 8dA2zUFk3:;5YGd7WN;`N3
R8
32
R56
!i10b 1
R57
R96
R97
!i113 1
R13
R14
Pftdi_config_avalon_mm_registers_pkg
R2
R3
R4
Z99 w1592714871
R16
Z100 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z101 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
VhAX:S4VbYSPTgJ`VOdHnm3
!s100 0UV>C]dICnN;B;nEgEPn82
R8
32
Z102 !s110 1592715859
!i10b 1
Z103 !s108 1592715859.000000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z105 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R13
R14
Bbody
R92
R2
R3
R4
l0
L262
V3Bm;hBT7QTkXOCP9LH9X^2
!s100 cSL6m>MmocR>4^^<eP3XI2
R8
32
R102
!i10b 1
R103
R104
R105
!i113 1
R13
R14
Eftdi_config_avalon_mm_stimulli
Z106 w1592714995
R92
R2
R3
R4
R16
Z107 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
Z108 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
l0
L7
VFS_d>2biP7cKOgn0LFBde3
!s100 1PQ<nDH[83SedEZ2YdB_01
R8
32
R40
!i10b 1
R41
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
Z110 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
!i113 1
R13
R14
Artl
R92
R2
R3
R4
Z111 DEx4 work 30 ftdi_config_avalon_mm_stimulli 0 22 FS_d>2biP7cKOgn0LFBde3
l24
L19
V6V7Xo=h7JYldHj7ff0nB13
!s100 DMU9;lc2>XdEFAi4_IAZG3
R8
32
R40
!i10b 1
R41
R109
R110
!i113 1
R13
R14
Eftdi_config_avalon_mm_write_ent
Z112 w1592714900
R92
R93
R2
R3
R4
R16
Z113 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z114 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
V<lWEadfA@fA]`d0MRe0ni0
!s100 `9X@=:MYle9K`1cX?VO?j0
R8
32
R56
!i10b 1
R57
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z116 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R92
R93
R2
R3
R4
Z117 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 <lWEadfA@fA]`d0MRe0ni0
l22
L18
V:PgKA=bf_65R>?K1Ln?Ob2
!s100 g]AkdhaRWlN40WBWOkBQV1
R8
32
R56
!i10b 1
R57
R115
R116
!i113 1
R13
R14
Pftdi_data_avalon_mm_pkg
R2
R3
R4
Z118 w1584579182
R47
8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
Vg5RhJSLlCOL<fdXHA]5jE3
!s100 bBz7aFmRG88Zb7nGREMJF2
R8
32
Z119 !s110 1587523432
!i10b 1
Z120 !s108 1587523432.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_data_dc_fifo
R32
R3
R4
R16
Z121 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z122 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R8
32
Z123 !s110 1592715864
!i10b 1
Z124 !s108 1592715864.000000
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z126 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
Z127 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l107
L62
V3zGn=X9R:3kQ5H8?nJfaz1
!s100 ?ib=8nPCWFXbnBJAHb@`02
R8
32
R123
!i10b 1
R124
R125
R126
!i113 1
R13
R14
Eftdi_data_loopback_ent
R118
R2
R3
R4
R47
Z128 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z129 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R8
32
Z130 !s110 1587523436
!i10b 1
Z131 !s108 1587523436.000000
Z132 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z133 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z134 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R8
32
R130
!i10b 1
R131
R132
R133
!i113 1
R13
R14
Eftdi_data_receiver_ent
R118
R2
R3
R4
R47
Z135 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z136 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R8
32
Z137 !s110 1587523434
!i10b 1
Z138 !s108 1587523434.000000
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z140 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R8
32
R137
!i10b 1
R138
R139
R140
!i113 1
R13
R14
Eftdi_data_transmitter_ent
R118
R2
R3
R4
R47
Z141 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z142 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R8
32
R137
!i10b 1
R138
Z143 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z144 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R8
32
R137
!i10b 1
R138
R143
R144
!i113 1
R13
R14
Eftdi_in_io_buffer_3b
R32
R3
R4
R16
Z145 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z146 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R8
32
R123
!i10b 1
R124
Z147 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z148 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z149 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R8
32
R123
!i10b 1
R124
R147
R148
!i113 1
R13
R14
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R32
R3
R4
R16
R145
R146
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R8
32
R123
!i10b 1
R124
R147
R148
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R8
32
R123
!i10b 1
R124
R147
R148
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b
R32
R3
R4
R16
Z150 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z151 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R8
32
R123
!i10b 1
R124
Z152 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z153 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z154 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R8
32
R123
!i10b 1
R124
R152
R153
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R32
R3
R4
R16
R150
R151
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R8
32
R123
!i10b 1
R124
R152
R153
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R8
32
R123
!i10b 1
R124
R152
R153
!i113 1
R13
R14
Pftdi_irq_manager_pkg
R2
R3
R4
Z155 w1592683675
R16
Z156 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
Z157 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
l0
L5
VO>QoWQm6Hz=Vk]J;bBbD]0
!s100 8iSMHe@`[lcm<I[O0VR4n1
R8
32
R40
!i10b 1
R41
Z158 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
Z159 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
!i113 1
R13
R14
Bbody
Z160 DPx4 work 20 ftdi_irq_manager_pkg 0 22 O>QoWQm6Hz=Vk]J;bBbD]0
R2
R3
R4
l0
L53
VJn5=i::k]AJ^9hcCEC[=80
!s100 ;zboE>OS1eAN5:VkHNi7H2
R8
32
R40
!i10b 1
R41
R158
R159
!i113 1
R13
R14
Eftdi_out_io_buffer_5b
R32
R3
R4
R16
Z161 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z162 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R8
32
R40
!i10b 1
R124
Z163 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z164 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z165 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R8
32
R40
!i10b 1
R124
R163
R164
!i113 1
R13
R14
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R32
R3
R4
R16
R161
R162
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R8
32
R40
!i10b 1
R124
R163
R164
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R8
32
R40
!i10b 1
R124
R163
R164
!i113 1
R13
R14
Eftdi_protocol_controller_ent
Z166 w1574393811
Z167 DPx4 work 17 ftdi_protocol_pkg 0 22 a:0CCV;X_k=KFC:^`ehe[3
R2
R3
R4
Z168 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z169 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z170 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
V@^o^gQS>lI[o_ln5>92Eb3
!s100 UQH>XO75XZS`FjfWo@OJQ3
R8
32
Z171 !s110 1580390320
!i10b 1
Z172 !s108 1580390320.000000
Z173 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z174 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R13
R14
Artl
R37
R167
R2
R3
R4
DEx4 work 28 ftdi_protocol_controller_ent 0 22 @^o^gQS>lI[o_ln5>92Eb3
l126
L70
V3o=A4>:4XM9[=34U]e0M`2
!s100 hG^1iGe]0mFj1_]UDI^Dn3
R8
32
R171
!i10b 1
R172
R173
R174
!i113 1
R13
R14
Pftdi_protocol_crc_pkg
R2
R3
R4
R32
R16
Z175 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z176 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R8
32
b1
R19
!i10b 1
R20
Z177 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z178 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R13
R14
Bbody
Z179 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R2
R3
R4
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R8
32
R19
!i10b 1
R20
R177
R178
!i113 1
R13
R14
Eftdi_protocol_img_controller_ent
R25
Z180 DPx4 work 17 ftdi_protocol_pkg 0 22 C4[6ND^nR;2_]BeE1of[o1
R2
R3
R4
R16
Z181 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
Z182 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
l0
L7
VRMOGSeUPMcPFVIEP?`2PQ0
!s100 R1@nnR`Dak>J2@8;2Xl<]3
R8
32
Z183 !s110 1592715863
!i10b 1
Z184 !s108 1592715863.000000
Z185 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
Z186 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
!i113 1
R13
R14
Artl
R37
R180
R2
R3
R4
Z187 DEx4 work 32 ftdi_protocol_img_controller_ent 0 22 RMOGSeUPMcPFVIEP?`2PQ0
l130
L73
V0;=4ocF?WJa8=2<<nIaH>1
!s100 :UN@Oz82S?mPYAH5[Nk892
R8
32
R183
!i10b 1
R184
R185
R186
!i113 1
R13
R14
Eftdi_protocol_lut_controller_ent
R25
R180
R2
R3
R4
R16
Z188 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
Z189 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
l0
L7
VfU2LI;^P7W<HDiQ1KEaJ10
!s100 gUjYEML633ER:41=z<h4S1
R8
32
R183
!i10b 1
R184
Z190 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
Z191 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
!i113 1
R13
R14
Artl
R37
R180
R2
R3
R4
Z192 DEx4 work 32 ftdi_protocol_lut_controller_ent 0 22 fU2LI;^P7W<HDiQ1KEaJ10
l108
L65
V8_DooVUUSj:<_LmjOQVPF1
!s100 :B@U=e>>;;]7<3[Gge;f<1
R8
32
R183
!i10b 1
R184
R190
R191
!i113 1
R13
R14
Pftdi_protocol_pkg
R2
R3
R4
R25
R16
Z193 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
Z194 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
VC4[6ND^nR;2_]BeE1of[o1
!s100 MA=YRg@ICBef2zPUP6HTN0
R8
32
R19
!i10b 1
R20
Z195 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
Z196 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R13
R14
Bbody
R180
R2
R3
R4
l0
L139
V8ZCazkab8N1C6hS[L]<j<1
!s100 GT>7GhS[iPfbR?MHKIe:c2
R8
32
R19
!i10b 1
R20
R195
R196
!i113 1
R13
R14
Eftdi_protocol_top
R25
R180
R2
R3
R4
R16
Z197 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
Z198 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
V9Ac<eIkzk^lHG`OmWl]c02
!s100 NWFoWe1[lUUYN=Y`JF4lO3
R8
32
R123
!i10b 1
R124
Z199 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
Z200 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R13
R14
Artl
Z201 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 hYnFj^6e<^Ml6NjIXbjDg0
Z202 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 gh[:^9>IfSfH9CiL9Fk^:0
Z203 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 6RQAT@7AjDNC@zX8bAMSd2
R179
Z204 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 EbNcMkA2OTBc]N?gHFdFF1
R192
R187
R180
R2
R3
R4
Z205 DEx4 work 17 ftdi_protocol_top 0 22 9Ac<eIkzk^lHG`OmWl]c02
l168
L93
VjO95?gL66CT9?YTNP4f3f0
!s100 c>keJB_<?fWVX7O?Oda;d0
R8
32
R123
!i10b 1
R124
R199
R200
!i113 1
R13
R14
Eftdi_rx_avm_writer_controller_ent
R15
R60
R2
R3
R4
R16
Z206 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
Z207 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
l0
L7
Ve>0AC0o`IB<Y;BccH4Y4]3
!s100 IP3Jon>oKSc<G@i?aFBi91
R8
32
R28
!i10b 1
R29
Z208 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
Z209 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R60
R2
R3
R4
Z210 DEx4 work 33 ftdi_rx_avm_writer_controller_ent 0 22 e>0AC0o`IB<Y;BccH4Y4]3
l49
L28
Vj2HPASG9J571TO4[mo4:G2
!s100 Z@mR?XDJf84Zz0b9DUUDb1
R8
32
R28
!i10b 1
R29
R208
R209
!i113 1
R13
R14
Eftdi_rx_data_avalon_mm_read_ent
R118
Z211 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 g5RhJSLlCOL<fdXHA]5jE3
R2
R3
R4
R47
Z212 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z213 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VP<6lT@CajHoKDBSnM@L2I0
!s100 ^CAc92ChXhQ7a=DElU?_61
R8
32
R119
!i10b 1
R120
Z214 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z215 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R211
R2
R3
R4
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 P<6lT@CajHoKDBSnM@L2I0
l36
L22
VGK[bh1dMGXR9WBRdUFbPE2
!s100 T3HhO]nVK[V91AX;VT5;G0
R8
32
R119
!i10b 1
R120
R214
R215
!i113 1
R13
R14
Eftdi_rx_data_mux_ent
R118
R2
R3
R4
R47
Z216 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z217 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R8
32
Z218 !s110 1587523437
!i10b 1
Z219 !s108 1587523437.000000
Z220 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z221 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z222 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R8
32
R218
!i10b 1
R219
R220
R221
!i113 1
R13
R14
Eftdi_rx_irq_manager_ent
Z223 w1592683965
R160
R2
R3
R4
R16
Z224 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
Z225 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
l0
L7
V2Wen<Xm]Zk0<fOU]co3QO0
!s100 ]^G`7EDde:a0e9C@kZQ0S1
R8
32
Z226 !s110 1592715866
!i10b 1
Z227 !s108 1592715866.000000
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
Z229 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R160
R2
R3
R4
Z230 DEx4 work 23 ftdi_rx_irq_manager_ent 0 22 2Wen<Xm]Zk0<fOU]co3QO0
l30
L22
VF:8Ozf1>mh60UE@Xm3j2@3
!s100 j[nO]fKHbO:IXLOUOPC:W0
R8
32
R226
!i10b 1
R227
R228
R229
!i113 1
R13
R14
Eftdi_rx_protocol_header_parser_ent
R32
R179
R180
R2
R3
R4
R16
Z231 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z232 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V6RQAT@7AjDNC@zX8bAMSd2
!s100 W=HOEJKXYP[?IABehfTTJ1
R8
32
R183
!i10b 1
R184
Z233 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z234 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R13
R14
Artl
R179
R180
R2
R3
R4
R203
l58
L32
VN:M6i[23[f`]C=mSH5ndP0
!s100 X6O[5VASkA8J4IMLWa>9N2
R8
32
R183
!i10b 1
R184
R233
R234
!i113 1
R13
R14
Eftdi_rx_protocol_payload_reader_ent
R25
R179
R180
R2
R3
R4
R16
Z235 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z236 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
VhYnFj^6e<^Ml6NjIXbjDg0
!s100 WMOkN0zT@?Mf8`8W=EJoj2
R8
32
R183
!i10b 1
R184
Z237 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z238 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R37
R179
R180
R2
R3
R4
R201
l96
L42
ViNT[;U;GbnMUi9h_c^cYB3
!s100 <2M4ePbIRVn`jCb2U=eX]2
R8
32
R183
!i10b 1
R184
R237
R238
!i113 1
R13
R14
Eftdi_tx_avm_reader_controller_ent
R15
R60
R2
R3
R4
R16
Z239 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
Z240 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
l0
L7
V_FlMo;]kIHIDaf:WE3J:Z3
!s100 Pa1Da3eln_YJHO>_6S??j0
R8
32
R28
!i10b 1
R29
Z241 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
Z242 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R60
R2
R3
R4
Z243 DEx4 work 33 ftdi_tx_avm_reader_controller_ent 0 22 _FlMo;]kIHIDaf:WE3J:Z3
l48
L28
V4zG3[I4iWfk9hDFMnZGnz0
!s100 oUYhP5FVPhXZU[A:ERbLF2
R8
32
R28
!i10b 1
R29
R241
R242
!i113 1
R13
R14
Eftdi_tx_data_avalon_mm_write_ent
Z244 w1587140949
R211
R2
R3
R4
R47
Z245 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z246 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R8
32
R119
!i10b 1
R120
Z247 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z248 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R211
R2
R3
R4
Z249 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l29
L21
VgK]XM7Jo>>lHRjSd>O:?i1
!s100 i=hG7Hzo6Db`ln;8PWc4I2
R8
32
R119
!i10b 1
R120
R247
R248
!i113 1
R13
R14
Eftdi_tx_data_mux_ent
R118
R2
R3
R4
R47
Z250 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z251 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R8
32
R218
!i10b 1
R131
Z252 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z253 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z254 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R8
32
R218
!i10b 1
R131
R252
R253
!i113 1
R13
R14
Eftdi_tx_irq_manager_ent
Z255 w1592683990
R160
R2
R3
R4
R16
Z256 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
Z257 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
l0
L7
V8__N`Nm`G2QJ<W[aY5?aO0
!s100 dVBCfMJG>Qk8AWNRG3T^L1
R8
32
R226
!i10b 1
R227
Z258 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
Z259 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R160
R2
R3
R4
Z260 DEx4 work 23 ftdi_tx_irq_manager_ent 0 22 8__N`Nm`G2QJ<W[aY5?aO0
l28
L22
V>EiU^@4692S^_z<Zj[>bf2
!s100 QBo[T@Mg@bkfVAOOWKADa0
R8
32
R226
!i10b 1
R227
R258
R259
!i113 1
R13
R14
Eftdi_tx_protocol_header_generator_ent
R32
R179
R180
R2
R3
R4
R16
Z261 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z262 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VEbNcMkA2OTBc]N?gHFdFF1
!s100 C4Y:ARfSNzDcfci@Q`8D]0
R8
32
R19
!i10b 1
R20
Z263 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z264 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R13
R14
Artl
R179
R180
R2
R3
R4
R204
l50
L29
VOjR0D]Q6O4N:^2416LWNB1
!s100 FcO@`F95TPS;ZK=gCi;H30
R8
32
R19
!i10b 1
R20
R263
R264
!i113 1
R13
R14
Eftdi_tx_protocol_payload_writer_ent
R25
R179
R180
R2
R3
R4
R16
Z265 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z266 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
Vgh[:^9>IfSfH9CiL9Fk^:0
!s100 d8F;`CaT=I=fbZfcaTCl?1
R8
32
R183
!i10b 1
R184
Z267 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z268 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R13
R14
Artl
R37
R179
R180
R2
R3
R4
R202
l95
L43
VeUcCz:=h?:E=<3L=dg`^70
!s100 eBkKdam]E:WKFhYLT;Bj;2
R8
32
R183
!i10b 1
R184
R267
R268
!i113 1
R13
R14
Eftdi_umft601a_controller_ent
R25
R2
R3
R4
R16
Z269 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z270 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VeLDdBXnP2_c5BIMKWg^@I3
!s100 7SKmfdboL<7iS]dQZ:Nm63
R8
32
R40
!i10b 1
R41
Z271 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z272 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R13
R14
Artl
R44
R165
R154
R149
R127
R2
R3
R4
Z273 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 eLDdBXnP2_c5BIMKWg^@I3
l155
L48
V7<Eo8>oMLmae:2ARZMDkf3
!s100 5ZTf[m_m^?U;D8`USX?eW2
R8
32
R40
!i10b 1
R41
R271
R272
!i113 1
R13
R14
Eftdi_usb3_top
Z274 w1592716512
R160
R180
R60
R92
R93
R2
R3
R4
R16
Z275 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
Z276 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
l0
L21
VN8^PGo2g7Ce:MUfza9iUY3
!s100 k8KzFh?::C<WN@Pb3NC5C3
R8
32
Z277 !s110 1592716545
!i10b 1
Z278 !s108 1592716545.000000
Z279 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
Z280 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
!i113 1
R13
R14
Artl
R260
R230
R273
R205
R210
R81
R24
R243
R71
R117
R98
R111
R160
R180
R60
R92
R93
R2
R3
R4
DEx4 work 13 ftdi_usb3_top 0 22 N8^PGo2g7Ce:MUfza9iUY3
l134
L59
Vm`oiDb>jDSGa<i]P?@=VI3
!s100 YX1i;XMn^lMaOd5VTm8me3
R8
32
R277
!i10b 1
R278
R279
R280
!i113 1
R13
R14
Erx_data_stimulli
R32
R2
R3
R4
R16
Z281 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
Z282 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R8
32
Z283 !s110 1592715867
!i10b 1
Z284 !s108 1592715867.000000
Z285 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
Z286 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z287 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l28
L20
VamHBc>1ebUkQ>8D`VR=ER2
!s100 fO<:^oLEgWo`49dKznJW40
R8
32
R283
!i10b 1
R284
R285
R286
!i113 1
R13
R14
Etestbench_top
Z288 w1592715666
R92
R2
R3
R4
R16
Z289 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
Z290 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
l0
L7
V2V;6JdbMeYAH4:QUNE_Rm1
!s100 J]bmDFhUmH=XZlnPcP49]3
R8
32
R283
!i10b 1
R284
Z291 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
Z292 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Artl
R160
R60
R93
Z293 DEx4 work 13 ftdi_usb3_top 0 22 l<BNWJ33RBB6G]>?_YSoN3
R180
Z294 DEx4 work 24 usb3_fifo_master_stimuli 0 22 mzR3lN1YH1bKP8WVghSH^2
R287
Z295 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
R92
R2
R3
R4
DEx4 work 13 testbench_top 0 22 2V;6JdbMeYAH4:QUNE_Rm1
l50
L10
VG^e@cVmmfhKSC;]nco;]z2
!s100 7Xaa@n^Cghzlf`7M3DH`k0
R8
32
R283
!i10b 1
R284
R291
R292
!i113 1
R13
R14
Etx_data_stimulli
R25
R2
R3
R4
R16
Z296 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
Z297 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R8
32
R283
!i10b 1
R227
Z298 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
Z299 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R295
l48
L20
V^dn7Gb^WTRTSmGVfbF2[^2
!s100 HcVJn5?Sndj5;Ko3]?4ZY2
R8
32
R283
!i10b 1
R227
R298
R299
!i113 1
R13
R14
Eusb3_fifo_master_stimuli
R25
R180
R2
R3
R4
R16
Z300 8D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z301 FD:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L7
VmzR3lN1YH1bKP8WVghSH^2
!s100 5_3D>D?Wz=3XA7Y^BSOj:0
R8
32
R226
!i10b 1
R227
Z302 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z303 !s107 D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R13
R14
Artl
R154
R180
R2
R3
R4
R294
l1186
L23
VZ[eOV=h5dokz_4HbQ4T:51
!s100 F7X<zTAajY4Ibm7:11f2`0
R8
32
R226
!i10b 1
R227
R302
R303
!i113 1
R13
R14
Eusb_3_ftdi_top
Z304 w1568167562
Z305 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R93
R2
R3
R4
R5
Z306 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z307 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VDC]WVW?jd7O:l_ame_PL42
!s100 BVMjXF@UQEo_m<RXF?WLo1
R8
32
R88
!i10b 1
R89
Z308 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z309 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R13
R14
Artl
DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
R222
R254
R134
DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
DEx4 work 17 ftdi_protocol_top 0 22 ;`aTC`_eoe4PDV9;7XL_W1
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
DEx4 work 15 data_buffer_ent 0 22 leeJCVmgnRND<FcHkk>Ro1
R249
R117
R98
R90
R305
R1
R93
R2
R3
R4
DEx4 work 14 usb_3_ftdi_top 0 22 DC]WVW?jd7O:l_ame_PL42
l166
L55
V;`C6_gZJfz2e1kg<JVOe_1
!s100 _LoQEUZ<AUk]3mW^[Ue6I3
R8
32
R88
!i10b 1
R89
R308
R309
!i113 1
R13
R14
