

================================================================
== Vivado HLS Report for 'update_outdata'
================================================================
* Date:           Sun Aug 22 22:27:34 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        iaf-zcu102-721-16bing-pingpang
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input01_V_offset_rea = call i25 @_ssdm_op_Read.ap_auto.i25(i25 %input01_V_offset)"   --->   Operation 9 'read' 'input01_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_ref_r_read_1 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %r_ref_r_read)"   --->   Operation 10 'read' 'r_ref_r_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_syn_in_rr_read_1 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %i_syn_in_rr_read)"   --->   Operation 11 'read' 'i_syn_in_rr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_syn_ex_rr_read_1 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %i_syn_ex_rr_read)"   --->   Operation 12 'read' 'i_syn_ex_rr_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%V_m_r_read_1 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %V_m_r_read)"   --->   Operation 13 'read' 'V_m_r_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%num_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %num)"   --->   Operation 14 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = trunc i256 %i_syn_ex_rr_read_1 to i32" [../pingpang/neuron.cpp:104]   --->   Operation 15 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i256 %i_syn_in_rr_read_1 to i32" [../pingpang/neuron.cpp:105]   --->   Operation 16 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i256 %r_ref_r_read_1 to i32" [../pingpang/neuron.cpp:106]   --->   Operation 17 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i256 %V_m_r_read_1 to i32" [../pingpang/neuron.cpp:107]   --->   Operation 18 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i30 %num_read to i18"   --->   Operation 19 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i18 %tmp_4 to i26"   --->   Operation 20 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_cast = zext i25 %input01_V_offset_rea to i26"   --->   Operation 21 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.94ns)   --->   "%sum = add i26 %sext_cast, %tmp_5_cast"   --->   Operation 22 'add' 'sum' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 32, i32 63)" [../pingpang/neuron.cpp:104]   --->   Operation 23 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 32, i32 63)" [../pingpang/neuron.cpp:105]   --->   Operation 24 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 32, i32 63)" [../pingpang/neuron.cpp:106]   --->   Operation 25 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 32, i32 63)" [../pingpang/neuron.cpp:107]   --->   Operation 26 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 64, i32 95)" [../pingpang/neuron.cpp:104]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 64, i32 95)" [../pingpang/neuron.cpp:105]   --->   Operation 28 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 64, i32 95)" [../pingpang/neuron.cpp:106]   --->   Operation 29 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 64, i32 95)" [../pingpang/neuron.cpp:107]   --->   Operation 30 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 96, i32 127)" [../pingpang/neuron.cpp:104]   --->   Operation 31 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 96, i32 127)" [../pingpang/neuron.cpp:105]   --->   Operation 32 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 96, i32 127)" [../pingpang/neuron.cpp:106]   --->   Operation 33 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 96, i32 127)" [../pingpang/neuron.cpp:107]   --->   Operation 34 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 128, i32 159)" [../pingpang/neuron.cpp:104]   --->   Operation 35 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 128, i32 159)" [../pingpang/neuron.cpp:105]   --->   Operation 36 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 128, i32 159)" [../pingpang/neuron.cpp:106]   --->   Operation 37 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 128, i32 159)" [../pingpang/neuron.cpp:107]   --->   Operation 38 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 160, i32 191)" [../pingpang/neuron.cpp:104]   --->   Operation 39 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 160, i32 191)" [../pingpang/neuron.cpp:105]   --->   Operation 40 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 160, i32 191)" [../pingpang/neuron.cpp:106]   --->   Operation 41 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 160, i32 191)" [../pingpang/neuron.cpp:107]   --->   Operation 42 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 192, i32 223)" [../pingpang/neuron.cpp:104]   --->   Operation 43 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 192, i32 223)" [../pingpang/neuron.cpp:105]   --->   Operation 44 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 192, i32 223)" [../pingpang/neuron.cpp:106]   --->   Operation 45 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 192, i32 223)" [../pingpang/neuron.cpp:107]   --->   Operation 46 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_ex_rr_read_1, i32 224, i32 255)" [../pingpang/neuron.cpp:104]   --->   Operation 47 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %i_syn_in_rr_read_1, i32 224, i32 255)" [../pingpang/neuron.cpp:105]   --->   Operation 48 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %r_ref_r_read_1, i32 224, i32 255)" [../pingpang/neuron.cpp:106]   --->   Operation 49 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %V_m_r_read_1, i32 224, i32 255)" [../pingpang/neuron.cpp:107]   --->   Operation 50 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sum_cast = zext i26 %sum to i64"   --->   Operation 51 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input01_V_addr = getelementptr i1024* %input01_V, i64 %sum_cast"   --->   Operation 52 'getelementptr' 'input01_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (8.75ns)   --->   "%input01_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %input01_V_addr, i32 1)" [../pingpang/neuron.cpp:108]   --->   Operation 53 'writereq' 'input01_V_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_32 = call i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_31, i32 %tmp_30, i32 %tmp_29, i32 %tmp_28, i32 %tmp_27, i32 %tmp_26, i32 %tmp_25, i32 %tmp_24, i32 %tmp_23, i32 %tmp_22, i32 %tmp_21, i32 %tmp_20, i32 %tmp_19, i32 %tmp_18, i32 %tmp_17, i32 %tmp_16, i32 %tmp_15, i32 %tmp_14, i32 %tmp_13, i32 %tmp_12, i32 %tmp_11, i32 %tmp_10, i32 %tmp_5, i32 %tmp_s, i32 %tmp_9, i32 %tmp_8, i32 %tmp_7, i32 %tmp_6, i32 %tmp_3, i32 %tmp_2, i32 %tmp_1, i32 %tmp)" [../pingpang/neuron.cpp:108]   --->   Operation 54 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i1024P(i1024* %input01_V_addr, i1024 %tmp_32, i128 -1)" [../pingpang/neuron.cpp:108]   --->   Operation 55 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 56 [5/5] (8.75ns)   --->   "%input01_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %input01_V_addr)" [../pingpang/neuron.cpp:108]   --->   Operation 56 'writeresp' 'input01_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 57 [4/5] (8.75ns)   --->   "%input01_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %input01_V_addr)" [../pingpang/neuron.cpp:108]   --->   Operation 57 'writeresp' 'input01_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 58 [3/5] (8.75ns)   --->   "%input01_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %input01_V_addr)" [../pingpang/neuron.cpp:108]   --->   Operation 58 'writeresp' 'input01_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 59 [2/5] (8.75ns)   --->   "%input01_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %input01_V_addr)" [../pingpang/neuron.cpp:108]   --->   Operation 59 'writeresp' 'input01_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %input01_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 900000, [8 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/5] (8.75ns)   --->   "%input01_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %input01_V_addr)" [../pingpang/neuron.cpp:108]   --->   Operation 61 'writeresp' 'input01_V_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [../pingpang/neuron.cpp:110]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.945ns
The critical path consists of the following:
	wire read on port 'input01_V_offset' [8]  (0 ns)
	'add' operation ('sum') [22]  (0.945 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('input01_V_addr') [24]  (0 ns)
	bus request on port 'input01_V' (../pingpang/neuron.cpp:108) [54]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'input01_V' (../pingpang/neuron.cpp:108) [55]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'input01_V' (../pingpang/neuron.cpp:108) [56]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'input01_V' (../pingpang/neuron.cpp:108) [56]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'input01_V' (../pingpang/neuron.cpp:108) [56]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'input01_V' (../pingpang/neuron.cpp:108) [56]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'input01_V' (../pingpang/neuron.cpp:108) [56]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
