
SDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096f8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08009990  08009990  0000a990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009aa0  08009aa0  0000aaa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009aa8  08009aa8  0000aaa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009aac  08009aac  0000aaac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000014  24000000  08009ab0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000540  24000014  08009ac4  0000b014  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  24000554  08009ac4  0000b554  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 10 .debug_info   000109f2  00000000  00000000  0000b042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027d1  00000000  00000000  0001ba34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e20  00000000  00000000  0001e208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000aa3  00000000  00000000  0001f028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003793a  00000000  00000000  0001facb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000139af  00000000  00000000  00057405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00157ae4  00000000  00000000  0006adb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c2898  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003908  00000000  00000000  001c28dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001c61e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009978 	.word	0x08009978

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	08009978 	.word	0x08009978

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e8:	b5b0      	push	{r4, r5, r7, lr}
 80002ea:	b08a      	sub	sp, #40	@ 0x28
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	FRESULT res;
	uint32_t byteswritten;
	uint8_t wtext[] = "STM32 FATFS works great!";
 80002ee:	4b4d      	ldr	r3, [pc, #308]	@ (8000424 <main+0x13c>)
 80002f0:	1d3c      	adds	r4, r7, #4
 80002f2:	461d      	mov	r5, r3
 80002f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002fc:	c403      	stmia	r4!, {r0, r1}
 80002fe:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000300:	f000 f9ac 	bl	800065c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000304:	f000 fdf6 	bl	8000ef4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000308:	f000 f89c 	bl	8000444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800030c:	f000 f93a 	bl	8000584 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 8000310:	f000 f914 	bl	800053c <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000314:	f000 fad6 	bl	80008c4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2101      	movs	r1, #1
 800031c:	4842      	ldr	r0, [pc, #264]	@ (8000428 <main+0x140>)
 800031e:	f001 f9f9 	bl	8001714 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1,RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2102      	movs	r1, #2
 8000326:	4840      	ldr	r0, [pc, #256]	@ (8000428 <main+0x140>)
 8000328:	f001 f9f4 	bl	8001714 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2104      	movs	r1, #4
 8000330:	483d      	ldr	r0, [pc, #244]	@ (8000428 <main+0x140>)
 8000332:	f001 f9ef 	bl	8001714 <HAL_GPIO_WritePin>

  FATFS_LinkDriver(&SD_Driver, SDPath);
 8000336:	493d      	ldr	r1, [pc, #244]	@ (800042c <main+0x144>)
 8000338:	483d      	ldr	r0, [pc, #244]	@ (8000430 <main+0x148>)
 800033a:	f009 fae1 	bl	8009900 <FATFS_LinkDriver>

  HAL_Delay(200);
 800033e:	20c8      	movs	r0, #200	@ 0xc8
 8000340:	f000 fe6a 	bl	8001018 <HAL_Delay>

  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER)
 8000344:	e002      	b.n	800034c <main+0x64>
  {
      HAL_Delay(50);
 8000346:	2032      	movs	r0, #50	@ 0x32
 8000348:	f000 fe66 	bl	8001018 <HAL_Delay>
  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER)
 800034c:	4839      	ldr	r0, [pc, #228]	@ (8000434 <main+0x14c>)
 800034e:	f005 fed5 	bl	80060fc <HAL_SD_GetCardState>
 8000352:	4603      	mov	r3, r0
 8000354:	2b04      	cmp	r3, #4
 8000356:	d1f6      	bne.n	8000346 <main+0x5e>
  }

  if (f_mount(&SDFatFS, SDPath, 1) != FR_OK)
 8000358:	2201      	movs	r2, #1
 800035a:	4934      	ldr	r1, [pc, #208]	@ (800042c <main+0x144>)
 800035c:	4836      	ldr	r0, [pc, #216]	@ (8000438 <main+0x150>)
 800035e:	f008 fe65 	bl	800902c <f_mount>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d002      	beq.n	800036e <main+0x86>
    {

        Error_Handler();
 8000368:	f000 f9a4 	bl	80006b4 <Error_Handler>
 800036c:	e052      	b.n	8000414 <main+0x12c>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2101      	movs	r1, #1
 8000372:	482d      	ldr	r0, [pc, #180]	@ (8000428 <main+0x140>)
 8000374:	f001 f9ce 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, SET);
 8000378:	2201      	movs	r2, #1
 800037a:	2102      	movs	r1, #2
 800037c:	482a      	ldr	r0, [pc, #168]	@ (8000428 <main+0x140>)
 800037e:	f001 f9c9 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2104      	movs	r1, #4
 8000386:	4828      	ldr	r0, [pc, #160]	@ (8000428 <main+0x140>)
 8000388:	f001 f9c4 	bl	8001714 <HAL_GPIO_WritePin>

        if (f_open(&SDFile, "STM321.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 800038c:	220a      	movs	r2, #10
 800038e:	492b      	ldr	r1, [pc, #172]	@ (800043c <main+0x154>)
 8000390:	482b      	ldr	r0, [pc, #172]	@ (8000440 <main+0x158>)
 8000392:	f008 fe91 	bl	80090b8 <f_open>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d002      	beq.n	80003a2 <main+0xba>
        {
            Error_Handler();
 800039c:	f000 f98a 	bl	80006b4 <Error_Handler>
 80003a0:	e038      	b.n	8000414 <main+0x12c>
        }
        else
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);
 80003a2:	2200      	movs	r2, #0
 80003a4:	2101      	movs	r1, #1
 80003a6:	4820      	ldr	r0, [pc, #128]	@ (8000428 <main+0x140>)
 80003a8:	f001 f9b4 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	2102      	movs	r1, #2
 80003b0:	481d      	ldr	r0, [pc, #116]	@ (8000428 <main+0x140>)
 80003b2:	f001 f9af 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	2104      	movs	r1, #4
 80003ba:	481b      	ldr	r0, [pc, #108]	@ (8000428 <main+0x140>)
 80003bc:	f001 f9aa 	bl	8001714 <HAL_GPIO_WritePin>

            res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	4618      	mov	r0, r3
 80003c4:	f7ff ff88 	bl	80002d8 <strlen>
 80003c8:	4602      	mov	r2, r0
 80003ca:	f107 0320 	add.w	r3, r7, #32
 80003ce:	1d39      	adds	r1, r7, #4
 80003d0:	481b      	ldr	r0, [pc, #108]	@ (8000440 <main+0x158>)
 80003d2:	f009 f82b 	bl	800942c <f_write>
 80003d6:	4603      	mov	r3, r0
 80003d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if ((byteswritten == 0) || (res != FR_OK))
 80003dc:	6a3b      	ldr	r3, [r7, #32]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d003      	beq.n	80003ea <main+0x102>
 80003e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d002      	beq.n	80003f0 <main+0x108>
            {
                Error_Handler();
 80003ea:	f000 f963 	bl	80006b4 <Error_Handler>
 80003ee:	e011      	b.n	8000414 <main+0x12c>
            }
            else
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, SET);
 80003f0:	2201      	movs	r2, #1
 80003f2:	2101      	movs	r1, #1
 80003f4:	480c      	ldr	r0, [pc, #48]	@ (8000428 <main+0x140>)
 80003f6:	f001 f98d 	bl	8001714 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	2102      	movs	r1, #2
 80003fe:	480a      	ldr	r0, [pc, #40]	@ (8000428 <main+0x140>)
 8000400:	f001 f988 	bl	8001714 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 8000404:	2201      	movs	r2, #1
 8000406:	2104      	movs	r1, #4
 8000408:	4807      	ldr	r0, [pc, #28]	@ (8000428 <main+0x140>)
 800040a:	f001 f983 	bl	8001714 <HAL_GPIO_WritePin>
                f_close(&SDFile);
 800040e:	480c      	ldr	r0, [pc, #48]	@ (8000440 <main+0x158>)
 8000410:	f009 f9ff 	bl	8009812 <f_close>
            }
        }
    }

    f_mount(NULL, SDPath, 0);
 8000414:	2200      	movs	r2, #0
 8000416:	4905      	ldr	r1, [pc, #20]	@ (800042c <main+0x144>)
 8000418:	2000      	movs	r0, #0
 800041a:	f008 fe07 	bl	800902c <f_mount>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800041e:	bf00      	nop
 8000420:	e7fd      	b.n	800041e <main+0x136>
 8000422:	bf00      	nop
 8000424:	0800999c 	.word	0x0800999c
 8000428:	58020000 	.word	0x58020000
 800042c:	240000b0 	.word	0x240000b0
 8000430:	080099fc 	.word	0x080099fc
 8000434:	24000030 	.word	0x24000030
 8000438:	240000b4 	.word	0x240000b4
 800043c:	08009990 	.word	0x08009990
 8000440:	240002e4 	.word	0x240002e4

08000444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b09c      	sub	sp, #112	@ 0x70
 8000448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800044e:	224c      	movs	r2, #76	@ 0x4c
 8000450:	2100      	movs	r1, #0
 8000452:	4618      	mov	r0, r3
 8000454:	f009 fa63 	bl	800991e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	2220      	movs	r2, #32
 800045c:	2100      	movs	r1, #0
 800045e:	4618      	mov	r0, r3
 8000460:	f009 fa5d 	bl	800991e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000464:	2002      	movs	r0, #2
 8000466:	f001 f96f 	bl	8001748 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800046a:	2300      	movs	r3, #0
 800046c:	603b      	str	r3, [r7, #0]
 800046e:	4b31      	ldr	r3, [pc, #196]	@ (8000534 <SystemClock_Config+0xf0>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a30      	ldr	r2, [pc, #192]	@ (8000534 <SystemClock_Config+0xf0>)
 8000474:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b2e      	ldr	r3, [pc, #184]	@ (8000534 <SystemClock_Config+0xf0>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000482:	603b      	str	r3, [r7, #0]
 8000484:	4b2c      	ldr	r3, [pc, #176]	@ (8000538 <SystemClock_Config+0xf4>)
 8000486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000488:	4a2b      	ldr	r2, [pc, #172]	@ (8000538 <SystemClock_Config+0xf4>)
 800048a:	f043 0301 	orr.w	r3, r3, #1
 800048e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000490:	4b29      	ldr	r3, [pc, #164]	@ (8000538 <SystemClock_Config+0xf4>)
 8000492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000494:	f003 0301 	and.w	r3, r3, #1
 8000498:	603b      	str	r3, [r7, #0]
 800049a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800049c:	bf00      	nop
 800049e:	4b25      	ldr	r3, [pc, #148]	@ (8000534 <SystemClock_Config+0xf0>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004aa:	d1f8      	bne.n	800049e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004ac:	2301      	movs	r3, #1
 80004ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b6:	2302      	movs	r3, #2
 80004b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004ba:	2302      	movs	r3, #2
 80004bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 80004be:	230d      	movs	r3, #13
 80004c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 80004c2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80004c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80004c8:	2302      	movs	r3, #2
 80004ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80004cc:	2314      	movs	r3, #20
 80004ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80004d0:	2302      	movs	r3, #2
 80004d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80004d4:	2304      	movs	r3, #4
 80004d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80004d8:	2300      	movs	r3, #0
 80004da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004e4:	4618      	mov	r0, r3
 80004e6:	f001 f969 	bl	80017bc <HAL_RCC_OscConfig>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80004f0:	f000 f8e0 	bl	80006b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004f4:	233f      	movs	r3, #63	@ 0x3f
 80004f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004f8:	2303      	movs	r3, #3
 80004fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000500:	2308      	movs	r3, #8
 8000502:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000504:	2340      	movs	r3, #64	@ 0x40
 8000506:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000508:	2340      	movs	r3, #64	@ 0x40
 800050a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800050c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000510:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000512:	2340      	movs	r3, #64	@ 0x40
 8000514:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2104      	movs	r1, #4
 800051a:	4618      	mov	r0, r3
 800051c:	f001 fda8 	bl	8002070 <HAL_RCC_ClockConfig>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000526:	f000 f8c5 	bl	80006b4 <Error_Handler>
  }
}
 800052a:	bf00      	nop
 800052c:	3770      	adds	r7, #112	@ 0x70
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	58024800 	.word	0x58024800
 8000538:	58000400 	.word	0x58000400

0800053c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000540:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 8000542:	4a0f      	ldr	r2, [pc, #60]	@ (8000580 <MX_SDMMC1_SD_Init+0x44>)
 8000544:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000546:	4b0d      	ldr	r3, [pc, #52]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 8000548:	2200      	movs	r2, #0
 800054a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800054c:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000552:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 8000554:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000558:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800055a:	4b08      	ldr	r3, [pc, #32]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 800055c:	2200      	movs	r2, #0
 800055e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
 8000560:	4b06      	ldr	r3, [pc, #24]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 8000562:	2204      	movs	r2, #4
 8000564:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000566:	4805      	ldr	r0, [pc, #20]	@ (800057c <MX_SDMMC1_SD_Init+0x40>)
 8000568:	f004 fdf6 	bl	8005158 <HAL_SD_Init>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <MX_SDMMC1_SD_Init+0x3a>
  {
      Error_Handler();
 8000572:	f000 f89f 	bl	80006b4 <Error_Handler>
  }
  /* USER CODE END SDMMC1_Init 2 */

}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	24000030 	.word	0x24000030
 8000580:	52007000 	.word	0x52007000

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	@ 0x28
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059a:	4b2e      	ldr	r3, [pc, #184]	@ (8000654 <MX_GPIO_Init+0xd0>)
 800059c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005b4:	613b      	str	r3, [r7, #16]
 80005b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b8:	4b26      	ldr	r3, [pc, #152]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005be:	4a25      	ldr	r2, [pc, #148]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005c8:	4b22      	ldr	r3, [pc, #136]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005de:	f043 0304 	orr.w	r3, r3, #4
 80005e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005ec:	f003 0304 	and.w	r3, r3, #4
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f4:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005fa:	4a16      	ldr	r2, [pc, #88]	@ (8000654 <MX_GPIO_Init+0xd0>)
 80005fc:	f043 0308 	orr.w	r3, r3, #8
 8000600:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000604:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <MX_GPIO_Init+0xd0>)
 8000606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800060a:	f003 0308 	and.w	r3, r3, #8
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2107      	movs	r1, #7
 8000616:	4810      	ldr	r0, [pc, #64]	@ (8000658 <MX_GPIO_Init+0xd4>)
 8000618:	f001 f87c 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800061c:	2307      	movs	r3, #7
 800061e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	2301      	movs	r3, #1
 8000622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	2300      	movs	r3, #0
 8000626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000628:	2300      	movs	r3, #0
 800062a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	4809      	ldr	r0, [pc, #36]	@ (8000658 <MX_GPIO_Init+0xd4>)
 8000634:	f000 febe 	bl	80013b4 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000638:	2100      	movs	r1, #0
 800063a:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800063e:	f000 fd1b 	bl	8001078 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000642:	2100      	movs	r1, #0
 8000644:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000648:	f000 fd16 	bl	8001078 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* PC8, PC9, PC10, PC11, PC12 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800064c:	bf00      	nop
 800064e:	3728      	adds	r7, #40	@ 0x28
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	58024400 	.word	0x58024400
 8000658:	58020000 	.word	0x58020000

0800065c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000662:	463b      	mov	r3, r7
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800066e:	f000 fe29 	bl	80012c4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000672:	2301      	movs	r3, #1
 8000674:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000676:	2300      	movs	r3, #0
 8000678:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800067a:	2300      	movs	r3, #0
 800067c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800067e:	231f      	movs	r3, #31
 8000680:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000682:	2387      	movs	r3, #135	@ 0x87
 8000684:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000686:	2300      	movs	r3, #0
 8000688:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800068a:	2300      	movs	r3, #0
 800068c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800068e:	2301      	movs	r3, #1
 8000690:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000692:	2301      	movs	r3, #1
 8000694:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000696:	2300      	movs	r3, #0
 8000698:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800069a:	2300      	movs	r3, #0
 800069c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800069e:	463b      	mov	r3, r7
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 fe47 	bl	8001334 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006a6:	2004      	movs	r0, #4
 80006a8:	f000 fe24 	bl	80012f4 <HAL_MPU_Enable>

}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b8:	b672      	cpsid	i
}
 80006ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <Error_Handler+0x8>

080006c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c6:	4b0a      	ldr	r3, [pc, #40]	@ (80006f0 <HAL_MspInit+0x30>)
 80006c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006cc:	4a08      	ldr	r2, [pc, #32]	@ (80006f0 <HAL_MspInit+0x30>)
 80006ce:	f043 0302 	orr.w	r3, r3, #2
 80006d2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80006d6:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <HAL_MspInit+0x30>)
 80006d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006dc:	f003 0302 	and.w	r3, r3, #2
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	58024400 	.word	0x58024400

080006f4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b0bc      	sub	sp, #240	@ 0xf0
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800070c:	f107 0318 	add.w	r3, r7, #24
 8000710:	22c0      	movs	r2, #192	@ 0xc0
 8000712:	2100      	movs	r1, #0
 8000714:	4618      	mov	r0, r3
 8000716:	f009 f902 	bl	800991e <memset>
  if(hsd->Instance==SDMMC1)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4a48      	ldr	r2, [pc, #288]	@ (8000840 <HAL_SD_MspInit+0x14c>)
 8000720:	4293      	cmp	r3, r2
 8000722:	f040 8088 	bne.w	8000836 <HAL_SD_MspInit+0x142>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000726:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800072a:	f04f 0300 	mov.w	r3, #0
 800072e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000732:	2300      	movs	r3, #0
 8000734:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000736:	f107 0318 	add.w	r3, r7, #24
 800073a:	4618      	mov	r0, r3
 800073c:	f002 f80e 	bl	800275c <HAL_RCCEx_PeriphCLKConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8000746:	f7ff ffb5 	bl	80006b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800074a:	4b3e      	ldr	r3, [pc, #248]	@ (8000844 <HAL_SD_MspInit+0x150>)
 800074c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000750:	4a3c      	ldr	r2, [pc, #240]	@ (8000844 <HAL_SD_MspInit+0x150>)
 8000752:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000756:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800075a:	4b3a      	ldr	r3, [pc, #232]	@ (8000844 <HAL_SD_MspInit+0x150>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000764:	617b      	str	r3, [r7, #20]
 8000766:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000768:	4b36      	ldr	r3, [pc, #216]	@ (8000844 <HAL_SD_MspInit+0x150>)
 800076a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800076e:	4a35      	ldr	r2, [pc, #212]	@ (8000844 <HAL_SD_MspInit+0x150>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000778:	4b32      	ldr	r3, [pc, #200]	@ (8000844 <HAL_SD_MspInit+0x150>)
 800077a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000786:	4b2f      	ldr	r3, [pc, #188]	@ (8000844 <HAL_SD_MspInit+0x150>)
 8000788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078c:	4a2d      	ldr	r2, [pc, #180]	@ (8000844 <HAL_SD_MspInit+0x150>)
 800078e:	f043 0308 	orr.w	r3, r3, #8
 8000792:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000796:	4b2b      	ldr	r3, [pc, #172]	@ (8000844 <HAL_SD_MspInit+0x150>)
 8000798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079c:	f003 0308 	and.w	r3, r3, #8
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80007a4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80007a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	2302      	movs	r3, #2
 80007ae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007b2:	2301      	movs	r3, #1
 80007b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80007be:	230c      	movs	r3, #12
 80007c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007c4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007c8:	4619      	mov	r1, r3
 80007ca:	481f      	ldr	r0, [pc, #124]	@ (8000848 <HAL_SD_MspInit+0x154>)
 80007cc:	f000 fdf2 	bl	80013b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d8:	2302      	movs	r3, #2
 80007da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e4:	2300      	movs	r3, #0
 80007e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80007ea:	230c      	movs	r3, #12
 80007ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007f4:	4619      	mov	r1, r3
 80007f6:	4814      	ldr	r0, [pc, #80]	@ (8000848 <HAL_SD_MspInit+0x154>)
 80007f8:	f000 fddc 	bl	80013b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007fc:	2304      	movs	r3, #4
 80007fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000802:	2302      	movs	r3, #2
 8000804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000808:	2301      	movs	r3, #1
 800080a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000814:	230c      	movs	r3, #12
 8000816:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800081a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800081e:	4619      	mov	r1, r3
 8000820:	480a      	ldr	r0, [pc, #40]	@ (800084c <HAL_SD_MspInit+0x158>)
 8000822:	f000 fdc7 	bl	80013b4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2100      	movs	r1, #0
 800082a:	2031      	movs	r0, #49	@ 0x31
 800082c:	f000 fd15 	bl	800125a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000830:	2031      	movs	r0, #49	@ 0x31
 8000832:	f000 fd2c 	bl	800128e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000836:	bf00      	nop
 8000838:	37f0      	adds	r7, #240	@ 0xf0
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	52007000 	.word	0x52007000
 8000844:	58024400 	.word	0x58024400
 8000848:	58020800 	.word	0x58020800
 800084c:	58020c00 	.word	0x58020c00

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <NMI_Handler+0x4>

08000858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <HardFault_Handler+0x4>

08000860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <MemManage_Handler+0x4>

08000868 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <BusFault_Handler+0x4>

08000870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <UsageFault_Handler+0x4>

08000878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr

080008a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a6:	f000 fb97 	bl	8000fd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80008b4:	4802      	ldr	r0, [pc, #8]	@ (80008c0 <SDMMC1_IRQHandler+0x10>)
 80008b6:	f004 febf 	bl	8005638 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	24000030 	.word	0x24000030

080008c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80008c8:	4904      	ldr	r1, [pc, #16]	@ (80008dc <MX_FATFS_Init+0x18>)
 80008ca:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <MX_FATFS_Init+0x1c>)
 80008cc:	f009 f818 	bl	8009900 <FATFS_LinkDriver>
 80008d0:	4603      	mov	r3, r0
 80008d2:	461a      	mov	r2, r3
 80008d4:	4b03      	ldr	r3, [pc, #12]	@ (80008e4 <MX_FATFS_Init+0x20>)
 80008d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	240000b0 	.word	0x240000b0
 80008e0:	080099fc 	.word	0x080099fc
 80008e4:	240000ac 	.word	0x240000ac

080008e8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80008ec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80008fe:	2300      	movs	r3, #0
 8000900:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8000902:	f000 f885 	bl	8000a10 <BSP_SD_IsDetected>
 8000906:	4603      	mov	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	d001      	beq.n	8000910 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800090c:	2302      	movs	r3, #2
 800090e:	e012      	b.n	8000936 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8000910:	480b      	ldr	r0, [pc, #44]	@ (8000940 <BSP_SD_Init+0x48>)
 8000912:	f004 fc21 	bl	8005158 <HAL_SD_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d109      	bne.n	8000934 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000920:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000924:	4806      	ldr	r0, [pc, #24]	@ (8000940 <BSP_SD_Init+0x48>)
 8000926:	f005 fad7 	bl	8005ed8 <HAL_SD_ConfigWideBusOperation>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8000930:	2301      	movs	r3, #1
 8000932:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8000934:	79fb      	ldrb	r3, [r7, #7]
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	24000030 	.word	0x24000030

08000944 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000950:	2300      	movs	r3, #0
 8000952:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	68f9      	ldr	r1, [r7, #12]
 800095a:	4806      	ldr	r0, [pc, #24]	@ (8000974 <BSP_SD_ReadBlocks_DMA+0x30>)
 800095c:	f004 fd1c 	bl	8005398 <HAL_SD_ReadBlocks_DMA>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800096a:	7dfb      	ldrb	r3, [r7, #23]
}
 800096c:	4618      	mov	r0, r3
 800096e:	3718      	adds	r7, #24
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	24000030 	.word	0x24000030

08000978 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000984:	2300      	movs	r3, #0
 8000986:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	68f9      	ldr	r1, [r7, #12]
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <BSP_SD_WriteBlocks_DMA+0x30>)
 8000990:	f004 fdaa 	bl	80054e8 <HAL_SD_WriteBlocks_DMA>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800099a:	2301      	movs	r3, #1
 800099c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800099e:	7dfb      	ldrb	r3, [r7, #23]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	24000030 	.word	0x24000030

080009ac <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80009b0:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <BSP_SD_GetCardState+0x1c>)
 80009b2:	f005 fba3 	bl	80060fc <HAL_SD_GetCardState>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b04      	cmp	r3, #4
 80009ba:	bf14      	ite	ne
 80009bc:	2301      	movne	r3, #1
 80009be:	2300      	moveq	r3, #0
 80009c0:	b2db      	uxtb	r3, r3
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	24000030 	.word	0x24000030

080009cc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80009d4:	6879      	ldr	r1, [r7, #4]
 80009d6:	4803      	ldr	r0, [pc, #12]	@ (80009e4 <BSP_SD_GetCardInfo+0x18>)
 80009d8:	f005 fa52 	bl	8005e80 <HAL_SD_GetCardInfo>
}
 80009dc:	bf00      	nop
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	24000030 	.word	0x24000030

080009e8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80009f0:	f000 f984 	bl	8000cfc <BSP_SD_WriteCpltCallback>
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8000a04:	f000 f986 	bl	8000d14 <BSP_SD_ReadCpltCallback>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8000a16:	2301      	movs	r3, #1
 8000a18:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	b2db      	uxtb	r3, r3
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr

08000a2a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b084      	sub	sp, #16
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8000a32:	f000 fae5 	bl	8001000 <HAL_GetTick>
 8000a36:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8000a38:	e006      	b.n	8000a48 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000a3a:	f7ff ffb7 	bl	80009ac <BSP_SD_GetCardState>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d101      	bne.n	8000a48 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	e009      	b.n	8000a5c <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8000a48:	f000 fada 	bl	8001000 <HAL_GetTick>
 8000a4c:	4602      	mov	r2, r0
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d8f0      	bhi.n	8000a3a <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8000a58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a9c <SD_CheckStatus+0x38>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8000a74:	f7ff ff9a 	bl	80009ac <BSP_SD_GetCardState>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d107      	bne.n	8000a8e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8000a7e:	4b07      	ldr	r3, [pc, #28]	@ (8000a9c <SD_CheckStatus+0x38>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	f023 0301 	bic.w	r3, r3, #1
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b04      	ldr	r3, [pc, #16]	@ (8000a9c <SD_CheckStatus+0x38>)
 8000a8c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8000a8e:	4b03      	ldr	r3, [pc, #12]	@ (8000a9c <SD_CheckStatus+0x38>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b2db      	uxtb	r3, r3
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	24000000 	.word	0x24000000

08000aa0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8000aaa:	f7ff ff25 	bl	80008f8 <BSP_SD_Init>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d107      	bne.n	8000ac4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff ffd4 	bl	8000a64 <SD_CheckStatus>
 8000abc:	4603      	mov	r3, r0
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <SD_initialize+0x34>)
 8000ac2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <SD_initialize+0x34>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b2db      	uxtb	r3, r3
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	24000000 	.word	0x24000000

08000ad8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ffbd 	bl	8000a64 <SD_CheckStatus>
 8000aea:	4603      	mov	r3, r0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60b9      	str	r1, [r7, #8]
 8000afc:	607a      	str	r2, [r7, #4]
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	4603      	mov	r3, r0
 8000b02:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8000b04:	2301      	movs	r3, #1
 8000b06:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8000b08:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000b0c:	f7ff ff8d 	bl	8000a2a <SD_CheckStatusWithTimeout>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	da01      	bge.n	8000b1a <SD_read+0x26>
  {
    return res;
 8000b16:	7dfb      	ldrb	r3, [r7, #23]
 8000b18:	e03b      	b.n	8000b92 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8000b1a:	683a      	ldr	r2, [r7, #0]
 8000b1c:	6879      	ldr	r1, [r7, #4]
 8000b1e:	68b8      	ldr	r0, [r7, #8]
 8000b20:	f7ff ff10 	bl	8000944 <BSP_SD_ReadBlocks_DMA>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d132      	bne.n	8000b90 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b9c <SD_read+0xa8>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8000b30:	f000 fa66 	bl	8001000 <HAL_GetTick>
 8000b34:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8000b36:	bf00      	nop
 8000b38:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <SD_read+0xa8>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d108      	bne.n	8000b52 <SD_read+0x5e>
 8000b40:	f000 fa5e 	bl	8001000 <HAL_GetTick>
 8000b44:	4602      	mov	r2, r0
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d9f2      	bls.n	8000b38 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8000b52:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <SD_read+0xa8>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d102      	bne.n	8000b60 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	75fb      	strb	r3, [r7, #23]
 8000b5e:	e017      	b.n	8000b90 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8000b60:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <SD_read+0xa8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8000b66:	f000 fa4b 	bl	8001000 <HAL_GetTick>
 8000b6a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000b6c:	e007      	b.n	8000b7e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000b6e:	f7ff ff1d 	bl	80009ac <BSP_SD_GetCardState>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d102      	bne.n	8000b7e <SD_read+0x8a>
          {
            res = RES_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8000b7c:	e008      	b.n	8000b90 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000b7e:	f000 fa3f 	bl	8001000 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d9ee      	bls.n	8000b6e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8000b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	24000518 	.word	0x24000518

08000ba0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	4603      	mov	r3, r0
 8000bae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <SD_write+0xa8>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8000bba:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000bbe:	f7ff ff34 	bl	8000a2a <SD_CheckStatusWithTimeout>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	da01      	bge.n	8000bcc <SD_write+0x2c>
  {
    return res;
 8000bc8:	7dfb      	ldrb	r3, [r7, #23]
 8000bca:	e038      	b.n	8000c3e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8000bcc:	683a      	ldr	r2, [r7, #0]
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	68b8      	ldr	r0, [r7, #8]
 8000bd2:	f7ff fed1 	bl	8000978 <BSP_SD_WriteBlocks_DMA>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d12f      	bne.n	8000c3c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8000bdc:	f000 fa10 	bl	8001000 <HAL_GetTick>
 8000be0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8000be2:	bf00      	nop
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <SD_write+0xa8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d108      	bne.n	8000bfe <SD_write+0x5e>
 8000bec:	f000 fa08 	bl	8001000 <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d9f2      	bls.n	8000be4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <SD_write+0xa8>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d102      	bne.n	8000c0c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	75fb      	strb	r3, [r7, #23]
 8000c0a:	e017      	b.n	8000c3c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <SD_write+0xa8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8000c12:	f000 f9f5 	bl	8001000 <HAL_GetTick>
 8000c16:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000c18:	e007      	b.n	8000c2a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000c1a:	f7ff fec7 	bl	80009ac <BSP_SD_GetCardState>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <SD_write+0x8a>
          {
            res = RES_OK;
 8000c24:	2300      	movs	r3, #0
 8000c26:	75fb      	strb	r3, [r7, #23]
            break;
 8000c28:	e008      	b.n	8000c3c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000c2a:	f000 f9e9 	bl	8001000 <HAL_GetTick>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d9ee      	bls.n	8000c1a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8000c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	24000514 	.word	0x24000514

08000c4c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08c      	sub	sp, #48	@ 0x30
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	603a      	str	r2, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c62:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <SD_ioctl+0xac>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <SD_ioctl+0x28>
 8000c70:	2303      	movs	r3, #3
 8000c72:	e03c      	b.n	8000cee <SD_ioctl+0xa2>

  switch (cmd)
 8000c74:	79bb      	ldrb	r3, [r7, #6]
 8000c76:	2b03      	cmp	r3, #3
 8000c78:	d834      	bhi.n	8000ce4 <SD_ioctl+0x98>
 8000c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c80 <SD_ioctl+0x34>)
 8000c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c80:	08000c91 	.word	0x08000c91
 8000c84:	08000c99 	.word	0x08000c99
 8000c88:	08000cb1 	.word	0x08000cb1
 8000c8c:	08000ccb 	.word	0x08000ccb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000c96:	e028      	b.n	8000cea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8000c98:	f107 0308 	add.w	r3, r7, #8
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fe95 	bl	80009cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8000ca2:	6a3a      	ldr	r2, [r7, #32]
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000cae:	e01c      	b.n	8000cea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8000cb0:	f107 0308 	add.w	r3, r7, #8
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fe89 	bl	80009cc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8000cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cbc:	b29a      	uxth	r2, r3
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000cc8:	e00f      	b.n	8000cea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8000cca:	f107 0308 	add.w	r3, r7, #8
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fe7c 	bl	80009cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8000cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd6:	0a5a      	lsrs	r2, r3, #9
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000ce2:	e002      	b.n	8000cea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8000cea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3730      	adds	r7, #48	@ 0x30
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	24000000 	.word	0x24000000

08000cfc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <BSP_SD_WriteCpltCallback+0x14>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	601a      	str	r2, [r3, #0]
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	24000514 	.word	0x24000514

08000d14 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <BSP_SD_ReadCpltCallback+0x14>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	24000518 	.word	0x24000518

08000d2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000d2c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000d68 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000d30:	f000 f8c8 	bl	8000ec4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d34:	f000 f826 	bl	8000d84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3a:	490d      	ldr	r1, [pc, #52]	@ (8000d70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d40:	e002      	b.n	8000d48 <LoopCopyDataInit>

08000d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d46:	3304      	adds	r3, #4

08000d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d4c:	d3f9      	bcc.n	8000d42 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d50:	4c0a      	ldr	r4, [pc, #40]	@ (8000d7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d54:	e001      	b.n	8000d5a <LoopFillZerobss>

08000d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d58:	3204      	adds	r2, #4

08000d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d5c:	d3fb      	bcc.n	8000d56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f008 fde7 	bl	8009930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d62:	f7ff fac1 	bl	80002e8 <main>
  bx  lr
 8000d66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d68:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000d6c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000d70:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8000d74:	08009ab0 	.word	0x08009ab0
  ldr r2, =_sbss
 8000d78:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8000d7c:	24000554 	.word	0x24000554

08000d80 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC3_IRQHandler>
	...

08000d84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d88:	4b43      	ldr	r3, [pc, #268]	@ (8000e98 <SystemInit+0x114>)
 8000d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d8e:	4a42      	ldr	r2, [pc, #264]	@ (8000e98 <SystemInit+0x114>)
 8000d90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d98:	4b40      	ldr	r3, [pc, #256]	@ (8000e9c <SystemInit+0x118>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 030f 	and.w	r3, r3, #15
 8000da0:	2b06      	cmp	r3, #6
 8000da2:	d807      	bhi.n	8000db4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000da4:	4b3d      	ldr	r3, [pc, #244]	@ (8000e9c <SystemInit+0x118>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f023 030f 	bic.w	r3, r3, #15
 8000dac:	4a3b      	ldr	r2, [pc, #236]	@ (8000e9c <SystemInit+0x118>)
 8000dae:	f043 0307 	orr.w	r3, r3, #7
 8000db2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000db4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea0 <SystemInit+0x11c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a39      	ldr	r2, [pc, #228]	@ (8000ea0 <SystemInit+0x11c>)
 8000dba:	f043 0301 	orr.w	r3, r3, #1
 8000dbe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000dc0:	4b37      	ldr	r3, [pc, #220]	@ (8000ea0 <SystemInit+0x11c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000dc6:	4b36      	ldr	r3, [pc, #216]	@ (8000ea0 <SystemInit+0x11c>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4935      	ldr	r1, [pc, #212]	@ (8000ea0 <SystemInit+0x11c>)
 8000dcc:	4b35      	ldr	r3, [pc, #212]	@ (8000ea4 <SystemInit+0x120>)
 8000dce:	4013      	ands	r3, r2
 8000dd0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000dd2:	4b32      	ldr	r3, [pc, #200]	@ (8000e9c <SystemInit+0x118>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d007      	beq.n	8000dee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000dde:	4b2f      	ldr	r3, [pc, #188]	@ (8000e9c <SystemInit+0x118>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f023 030f 	bic.w	r3, r3, #15
 8000de6:	4a2d      	ldr	r2, [pc, #180]	@ (8000e9c <SystemInit+0x118>)
 8000de8:	f043 0307 	orr.w	r3, r3, #7
 8000dec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dee:	4b2c      	ldr	r3, [pc, #176]	@ (8000ea0 <SystemInit+0x11c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000df4:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea0 <SystemInit+0x11c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000dfa:	4b29      	ldr	r3, [pc, #164]	@ (8000ea0 <SystemInit+0x11c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000e00:	4b27      	ldr	r3, [pc, #156]	@ (8000ea0 <SystemInit+0x11c>)
 8000e02:	4a29      	ldr	r2, [pc, #164]	@ (8000ea8 <SystemInit+0x124>)
 8000e04:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000e06:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <SystemInit+0x11c>)
 8000e08:	4a28      	ldr	r2, [pc, #160]	@ (8000eac <SystemInit+0x128>)
 8000e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000e0c:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <SystemInit+0x11c>)
 8000e0e:	4a28      	ldr	r2, [pc, #160]	@ (8000eb0 <SystemInit+0x12c>)
 8000e10:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000e12:	4b23      	ldr	r3, [pc, #140]	@ (8000ea0 <SystemInit+0x11c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000e18:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <SystemInit+0x11c>)
 8000e1a:	4a25      	ldr	r2, [pc, #148]	@ (8000eb0 <SystemInit+0x12c>)
 8000e1c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e1e:	4b20      	ldr	r3, [pc, #128]	@ (8000ea0 <SystemInit+0x11c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e24:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea0 <SystemInit+0x11c>)
 8000e26:	4a22      	ldr	r2, [pc, #136]	@ (8000eb0 <SystemInit+0x12c>)
 8000e28:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea0 <SystemInit+0x11c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e30:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea0 <SystemInit+0x11c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a1a      	ldr	r2, [pc, #104]	@ (8000ea0 <SystemInit+0x11c>)
 8000e36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e3a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <SystemInit+0x11c>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <SystemInit+0x130>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <SystemInit+0x134>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e4e:	d202      	bcs.n	8000e56 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e50:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <SystemInit+0x138>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e56:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <SystemInit+0x11c>)
 8000e58:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d113      	bne.n	8000e8c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e64:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <SystemInit+0x11c>)
 8000e66:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e6a:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <SystemInit+0x11c>)
 8000e6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e70:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e74:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <SystemInit+0x13c>)
 8000e76:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e7a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <SystemInit+0x11c>)
 8000e7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e82:	4a07      	ldr	r2, [pc, #28]	@ (8000ea0 <SystemInit+0x11c>)
 8000e84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e88:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000ed00 	.word	0xe000ed00
 8000e9c:	52002000 	.word	0x52002000
 8000ea0:	58024400 	.word	0x58024400
 8000ea4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ea8:	02020200 	.word	0x02020200
 8000eac:	01ff0000 	.word	0x01ff0000
 8000eb0:	01010280 	.word	0x01010280
 8000eb4:	5c001000 	.word	0x5c001000
 8000eb8:	ffff0000 	.word	0xffff0000
 8000ebc:	51008108 	.word	0x51008108
 8000ec0:	52004000 	.word	0x52004000

08000ec4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <ExitRun0Mode+0x2c>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	4a08      	ldr	r2, [pc, #32]	@ (8000ef0 <ExitRun0Mode+0x2c>)
 8000ece:	f043 0302 	orr.w	r3, r3, #2
 8000ed2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ed4:	bf00      	nop
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <ExitRun0Mode+0x2c>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f9      	beq.n	8000ed6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000ee2:	bf00      	nop
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	58024800 	.word	0x58024800

08000ef4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000efa:	2003      	movs	r0, #3
 8000efc:	f000 f9a2 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f00:	f001 fa6c 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 8000f04:	4602      	mov	r2, r0
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <HAL_Init+0x68>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	0a1b      	lsrs	r3, r3, #8
 8000f0c:	f003 030f 	and.w	r3, r3, #15
 8000f10:	4913      	ldr	r1, [pc, #76]	@ (8000f60 <HAL_Init+0x6c>)
 8000f12:	5ccb      	ldrb	r3, [r1, r3]
 8000f14:	f003 031f 	and.w	r3, r3, #31
 8000f18:	fa22 f303 	lsr.w	r3, r2, r3
 8000f1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <HAL_Init+0x68>)
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	f003 030f 	and.w	r3, r3, #15
 8000f26:	4a0e      	ldr	r2, [pc, #56]	@ (8000f60 <HAL_Init+0x6c>)
 8000f28:	5cd3      	ldrb	r3, [r2, r3]
 8000f2a:	f003 031f 	and.w	r3, r3, #31
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	fa22 f303 	lsr.w	r3, r2, r3
 8000f34:	4a0b      	ldr	r2, [pc, #44]	@ (8000f64 <HAL_Init+0x70>)
 8000f36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <HAL_Init+0x74>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f3e:	200f      	movs	r0, #15
 8000f40:	f000 f814 	bl	8000f6c <HAL_InitTick>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e002      	b.n	8000f54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f4e:	f7ff fbb7 	bl	80006c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	58024400 	.word	0x58024400
 8000f60:	08009a10 	.word	0x08009a10
 8000f64:	24000008 	.word	0x24000008
 8000f68:	24000004 	.word	0x24000004

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f74:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <HAL_InitTick+0x60>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d101      	bne.n	8000f80 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e021      	b.n	8000fc4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f80:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <HAL_InitTick+0x64>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <HAL_InitTick+0x60>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 f987 	bl	80012aa <HAL_SYSTICK_Config>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e00e      	b.n	8000fc4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2b0f      	cmp	r3, #15
 8000faa:	d80a      	bhi.n	8000fc2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fac:	2200      	movs	r2, #0
 8000fae:	6879      	ldr	r1, [r7, #4]
 8000fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb4:	f000 f951 	bl	800125a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fb8:	4a06      	ldr	r2, [pc, #24]	@ (8000fd4 <HAL_InitTick+0x68>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e000      	b.n	8000fc4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	24000010 	.word	0x24000010
 8000fd0:	24000004 	.word	0x24000004
 8000fd4:	2400000c 	.word	0x2400000c

08000fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_IncTick+0x20>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_IncTick+0x24>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <HAL_IncTick+0x24>)
 8000fea:	6013      	str	r3, [r2, #0]
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	24000010 	.word	0x24000010
 8000ffc:	2400051c 	.word	0x2400051c

08001000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  return uwTick;
 8001004:	4b03      	ldr	r3, [pc, #12]	@ (8001014 <HAL_GetTick+0x14>)
 8001006:	681b      	ldr	r3, [r3, #0]
}
 8001008:	4618      	mov	r0, r3
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	2400051c 	.word	0x2400051c

08001018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001020:	f7ff ffee 	bl	8001000 <HAL_GetTick>
 8001024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001030:	d005      	beq.n	800103e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001032:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <HAL_Delay+0x44>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	461a      	mov	r2, r3
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	4413      	add	r3, r2
 800103c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800103e:	bf00      	nop
 8001040:	f7ff ffde 	bl	8001000 <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	429a      	cmp	r2, r3
 800104e:	d8f7      	bhi.n	8001040 <HAL_Delay+0x28>
  {
  }
}
 8001050:	bf00      	nop
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	24000010 	.word	0x24000010

08001060 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001064:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <HAL_GetREVID+0x14>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	0c1b      	lsrs	r3, r3, #16
}
 800106a:	4618      	mov	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	5c001000 	.word	0x5c001000

08001078 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001082:	4b07      	ldr	r3, [pc, #28]	@ (80010a0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	43db      	mvns	r3, r3
 800108a:	401a      	ands	r2, r3
 800108c:	4904      	ldr	r1, [pc, #16]	@ (80010a0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	4313      	orrs	r3, r2
 8001092:	604b      	str	r3, [r1, #4]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	58000400 	.word	0x58000400

080010a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b4:	4b0b      	ldr	r3, [pc, #44]	@ (80010e4 <__NVIC_SetPriorityGrouping+0x40>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010c0:	4013      	ands	r3, r2
 80010c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010ce:	4313      	orrs	r3, r2
 80010d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010d2:	4a04      	ldr	r2, [pc, #16]	@ (80010e4 <__NVIC_SetPriorityGrouping+0x40>)
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	60d3      	str	r3, [r2, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00
 80010e8:	05fa0000 	.word	0x05fa0000

080010ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <__NVIC_GetPriorityGrouping+0x18>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	0a1b      	lsrs	r3, r3, #8
 80010f6:	f003 0307 	and.w	r3, r3, #7
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001116:	2b00      	cmp	r3, #0
 8001118:	db0b      	blt.n	8001132 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800111a:	88fb      	ldrh	r3, [r7, #6]
 800111c:	f003 021f 	and.w	r2, r3, #31
 8001120:	4907      	ldr	r1, [pc, #28]	@ (8001140 <__NVIC_EnableIRQ+0x38>)
 8001122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001126:	095b      	lsrs	r3, r3, #5
 8001128:	2001      	movs	r0, #1
 800112a:	fa00 f202 	lsl.w	r2, r0, r2
 800112e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000e100 	.word	0xe000e100

08001144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001150:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001154:	2b00      	cmp	r3, #0
 8001156:	db0a      	blt.n	800116e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	490c      	ldr	r1, [pc, #48]	@ (8001190 <__NVIC_SetPriority+0x4c>)
 800115e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001162:	0112      	lsls	r2, r2, #4
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	440b      	add	r3, r1
 8001168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800116c:	e00a      	b.n	8001184 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4908      	ldr	r1, [pc, #32]	@ (8001194 <__NVIC_SetPriority+0x50>)
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	3b04      	subs	r3, #4
 800117c:	0112      	lsls	r2, r2, #4
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	440b      	add	r3, r1
 8001182:	761a      	strb	r2, [r3, #24]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000e100 	.word	0xe000e100
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001198:	b480      	push	{r7}
 800119a:	b089      	sub	sp, #36	@ 0x24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f1c3 0307 	rsb	r3, r3, #7
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	bf28      	it	cs
 80011b6:	2304      	movcs	r3, #4
 80011b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3304      	adds	r3, #4
 80011be:	2b06      	cmp	r3, #6
 80011c0:	d902      	bls.n	80011c8 <NVIC_EncodePriority+0x30>
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3b03      	subs	r3, #3
 80011c6:	e000      	b.n	80011ca <NVIC_EncodePriority+0x32>
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011cc:	f04f 32ff 	mov.w	r2, #4294967295
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43da      	mvns	r2, r3
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e0:	f04f 31ff 	mov.w	r1, #4294967295
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ea:	43d9      	mvns	r1, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	4313      	orrs	r3, r2
         );
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3724      	adds	r7, #36	@ 0x24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3b01      	subs	r3, #1
 800120c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001210:	d301      	bcc.n	8001216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001212:	2301      	movs	r3, #1
 8001214:	e00f      	b.n	8001236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001216:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <SysTick_Config+0x40>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3b01      	subs	r3, #1
 800121c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800121e:	210f      	movs	r1, #15
 8001220:	f04f 30ff 	mov.w	r0, #4294967295
 8001224:	f7ff ff8e 	bl	8001144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <SysTick_Config+0x40>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800122e:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <SysTick_Config+0x40>)
 8001230:	2207      	movs	r2, #7
 8001232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	e000e010 	.word	0xe000e010

08001244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff ff29 	bl	80010a4 <__NVIC_SetPriorityGrouping>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
 8001266:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001268:	f7ff ff40 	bl	80010ec <__NVIC_GetPriorityGrouping>
 800126c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	68b9      	ldr	r1, [r7, #8]
 8001272:	6978      	ldr	r0, [r7, #20]
 8001274:	f7ff ff90 	bl	8001198 <NVIC_EncodePriority>
 8001278:	4602      	mov	r2, r0
 800127a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800127e:	4611      	mov	r1, r2
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff5f 	bl	8001144 <__NVIC_SetPriority>
}
 8001286:	bf00      	nop
 8001288:	3718      	adds	r7, #24
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	4603      	mov	r3, r0
 8001296:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001298:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff33 	bl	8001108 <__NVIC_EnableIRQ>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ffa4 	bl	8001200 <SysTick_Config>
 80012b8:	4603      	mov	r3, r0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80012c8:	f3bf 8f5f 	dmb	sy
}
 80012cc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80012ce:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <HAL_MPU_Disable+0x28>)
 80012d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d2:	4a06      	ldr	r2, [pc, #24]	@ (80012ec <HAL_MPU_Disable+0x28>)
 80012d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80012da:	4b05      	ldr	r3, [pc, #20]	@ (80012f0 <HAL_MPU_Disable+0x2c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	605a      	str	r2, [r3, #4]
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	e000ed90 	.word	0xe000ed90

080012f4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012fc:	4a0b      	ldr	r2, [pc, #44]	@ (800132c <HAL_MPU_Enable+0x38>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_MPU_Enable+0x3c>)
 8001308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130a:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <HAL_MPU_Enable+0x3c>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001310:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001312:	f3bf 8f4f 	dsb	sy
}
 8001316:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001318:	f3bf 8f6f 	isb	sy
}
 800131c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed90 	.word	0xe000ed90
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	785a      	ldrb	r2, [r3, #1]
 8001340:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <HAL_MPU_ConfigRegion+0x7c>)
 8001342:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001344:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <HAL_MPU_ConfigRegion+0x7c>)
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	4a19      	ldr	r2, [pc, #100]	@ (80013b0 <HAL_MPU_ConfigRegion+0x7c>)
 800134a:	f023 0301 	bic.w	r3, r3, #1
 800134e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001350:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <HAL_MPU_ConfigRegion+0x7c>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	7b1b      	ldrb	r3, [r3, #12]
 800135c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	7adb      	ldrb	r3, [r3, #11]
 8001362:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001364:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	7a9b      	ldrb	r3, [r3, #10]
 800136a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800136c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	7b5b      	ldrb	r3, [r3, #13]
 8001372:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001374:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	7b9b      	ldrb	r3, [r3, #14]
 800137a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800137c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	7bdb      	ldrb	r3, [r3, #15]
 8001382:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001384:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	7a5b      	ldrb	r3, [r3, #9]
 800138a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800138c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	7a1b      	ldrb	r3, [r3, #8]
 8001392:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001394:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	7812      	ldrb	r2, [r2, #0]
 800139a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800139c:	4a04      	ldr	r2, [pc, #16]	@ (80013b0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800139e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013a0:	6113      	str	r3, [r2, #16]
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000ed90 	.word	0xe000ed90

080013b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b089      	sub	sp, #36	@ 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80013c2:	4b89      	ldr	r3, [pc, #548]	@ (80015e8 <HAL_GPIO_Init+0x234>)
 80013c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013c6:	e194      	b.n	80016f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	2101      	movs	r1, #1
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	fa01 f303 	lsl.w	r3, r1, r3
 80013d4:	4013      	ands	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	f000 8186 	beq.w	80016ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f003 0303 	and.w	r3, r3, #3
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d005      	beq.n	80013f8 <HAL_GPIO_Init+0x44>
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f003 0303 	and.w	r3, r3, #3
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d130      	bne.n	800145a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	2203      	movs	r2, #3
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	68da      	ldr	r2, [r3, #12]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800142e:	2201      	movs	r2, #1
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	091b      	lsrs	r3, r3, #4
 8001444:	f003 0201 	and.w	r2, r3, #1
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 0303 	and.w	r3, r3, #3
 8001462:	2b03      	cmp	r3, #3
 8001464:	d017      	beq.n	8001496 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	2203      	movs	r2, #3
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4013      	ands	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	689a      	ldr	r2, [r3, #8]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d123      	bne.n	80014ea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	08da      	lsrs	r2, r3, #3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3208      	adds	r2, #8
 80014aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	220f      	movs	r2, #15
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	4013      	ands	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	691a      	ldr	r2, [r3, #16]
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4313      	orrs	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	08da      	lsrs	r2, r3, #3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3208      	adds	r2, #8
 80014e4:	69b9      	ldr	r1, [r7, #24]
 80014e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	2203      	movs	r2, #3
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f003 0203 	and.w	r2, r3, #3
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4313      	orrs	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 80e0 	beq.w	80016ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800152c:	4b2f      	ldr	r3, [pc, #188]	@ (80015ec <HAL_GPIO_Init+0x238>)
 800152e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001532:	4a2e      	ldr	r2, [pc, #184]	@ (80015ec <HAL_GPIO_Init+0x238>)
 8001534:	f043 0302 	orr.w	r3, r3, #2
 8001538:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800153c:	4b2b      	ldr	r3, [pc, #172]	@ (80015ec <HAL_GPIO_Init+0x238>)
 800153e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800154a:	4a29      	ldr	r2, [pc, #164]	@ (80015f0 <HAL_GPIO_Init+0x23c>)
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	089b      	lsrs	r3, r3, #2
 8001550:	3302      	adds	r3, #2
 8001552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	220f      	movs	r2, #15
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4013      	ands	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a20      	ldr	r2, [pc, #128]	@ (80015f4 <HAL_GPIO_Init+0x240>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d052      	beq.n	800161c <HAL_GPIO_Init+0x268>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a1f      	ldr	r2, [pc, #124]	@ (80015f8 <HAL_GPIO_Init+0x244>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d031      	beq.n	80015e2 <HAL_GPIO_Init+0x22e>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a1e      	ldr	r2, [pc, #120]	@ (80015fc <HAL_GPIO_Init+0x248>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d02b      	beq.n	80015de <HAL_GPIO_Init+0x22a>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a1d      	ldr	r2, [pc, #116]	@ (8001600 <HAL_GPIO_Init+0x24c>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d025      	beq.n	80015da <HAL_GPIO_Init+0x226>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a1c      	ldr	r2, [pc, #112]	@ (8001604 <HAL_GPIO_Init+0x250>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d01f      	beq.n	80015d6 <HAL_GPIO_Init+0x222>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a1b      	ldr	r2, [pc, #108]	@ (8001608 <HAL_GPIO_Init+0x254>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d019      	beq.n	80015d2 <HAL_GPIO_Init+0x21e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a1a      	ldr	r2, [pc, #104]	@ (800160c <HAL_GPIO_Init+0x258>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d013      	beq.n	80015ce <HAL_GPIO_Init+0x21a>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a19      	ldr	r2, [pc, #100]	@ (8001610 <HAL_GPIO_Init+0x25c>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d00d      	beq.n	80015ca <HAL_GPIO_Init+0x216>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a18      	ldr	r2, [pc, #96]	@ (8001614 <HAL_GPIO_Init+0x260>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d007      	beq.n	80015c6 <HAL_GPIO_Init+0x212>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a17      	ldr	r2, [pc, #92]	@ (8001618 <HAL_GPIO_Init+0x264>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d101      	bne.n	80015c2 <HAL_GPIO_Init+0x20e>
 80015be:	2309      	movs	r3, #9
 80015c0:	e02d      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015c2:	230a      	movs	r3, #10
 80015c4:	e02b      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015c6:	2308      	movs	r3, #8
 80015c8:	e029      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015ca:	2307      	movs	r3, #7
 80015cc:	e027      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015ce:	2306      	movs	r3, #6
 80015d0:	e025      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015d2:	2305      	movs	r3, #5
 80015d4:	e023      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015d6:	2304      	movs	r3, #4
 80015d8:	e021      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015da:	2303      	movs	r3, #3
 80015dc:	e01f      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015de:	2302      	movs	r3, #2
 80015e0:	e01d      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e01b      	b.n	800161e <HAL_GPIO_Init+0x26a>
 80015e6:	bf00      	nop
 80015e8:	58000080 	.word	0x58000080
 80015ec:	58024400 	.word	0x58024400
 80015f0:	58000400 	.word	0x58000400
 80015f4:	58020000 	.word	0x58020000
 80015f8:	58020400 	.word	0x58020400
 80015fc:	58020800 	.word	0x58020800
 8001600:	58020c00 	.word	0x58020c00
 8001604:	58021000 	.word	0x58021000
 8001608:	58021400 	.word	0x58021400
 800160c:	58021800 	.word	0x58021800
 8001610:	58021c00 	.word	0x58021c00
 8001614:	58022000 	.word	0x58022000
 8001618:	58022400 	.word	0x58022400
 800161c:	2300      	movs	r3, #0
 800161e:	69fa      	ldr	r2, [r7, #28]
 8001620:	f002 0203 	and.w	r2, r2, #3
 8001624:	0092      	lsls	r2, r2, #2
 8001626:	4093      	lsls	r3, r2
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4313      	orrs	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800162e:	4938      	ldr	r1, [pc, #224]	@ (8001710 <HAL_GPIO_Init+0x35c>)
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	089b      	lsrs	r3, r3, #2
 8001634:	3302      	adds	r3, #2
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800163c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	43db      	mvns	r3, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001662:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800166a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001690:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	43db      	mvns	r3, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4013      	ands	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d003      	beq.n	80016e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	3301      	adds	r3, #1
 80016f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	fa22 f303 	lsr.w	r3, r2, r3
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f47f ae63 	bne.w	80013c8 <HAL_GPIO_Init+0x14>
  }
}
 8001702:	bf00      	nop
 8001704:	bf00      	nop
 8001706:	3724      	adds	r7, #36	@ 0x24
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	58000400 	.word	0x58000400

08001714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	807b      	strh	r3, [r7, #2]
 8001720:	4613      	mov	r3, r2
 8001722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001724:	787b      	ldrb	r3, [r7, #1]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172a:	887a      	ldrh	r2, [r7, #2]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001730:	e003      	b.n	800173a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001732:	887b      	ldrh	r3, [r7, #2]
 8001734:	041a      	lsls	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	619a      	str	r2, [r3, #24]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001750:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <HAL_PWREx_ConfigSupply+0x70>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	2b04      	cmp	r3, #4
 800175a:	d00a      	beq.n	8001772 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <HAL_PWREx_ConfigSupply+0x70>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	429a      	cmp	r2, r3
 8001768:	d001      	beq.n	800176e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e01f      	b.n	80017ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800176e:	2300      	movs	r3, #0
 8001770:	e01d      	b.n	80017ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001772:	4b11      	ldr	r3, [pc, #68]	@ (80017b8 <HAL_PWREx_ConfigSupply+0x70>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f023 0207 	bic.w	r2, r3, #7
 800177a:	490f      	ldr	r1, [pc, #60]	@ (80017b8 <HAL_PWREx_ConfigSupply+0x70>)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4313      	orrs	r3, r2
 8001780:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001782:	f7ff fc3d 	bl	8001000 <HAL_GetTick>
 8001786:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001788:	e009      	b.n	800179e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800178a:	f7ff fc39 	bl	8001000 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001798:	d901      	bls.n	800179e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e007      	b.n	80017ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800179e:	4b06      	ldr	r3, [pc, #24]	@ (80017b8 <HAL_PWREx_ConfigSupply+0x70>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017aa:	d1ee      	bne.n	800178a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	58024800 	.word	0x58024800

080017bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08c      	sub	sp, #48	@ 0x30
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	f000 bc48 	b.w	8002060 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 8088 	beq.w	80018ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017de:	4b99      	ldr	r3, [pc, #612]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80017e8:	4b96      	ldr	r3, [pc, #600]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80017ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80017ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f0:	2b10      	cmp	r3, #16
 80017f2:	d007      	beq.n	8001804 <HAL_RCC_OscConfig+0x48>
 80017f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f6:	2b18      	cmp	r3, #24
 80017f8:	d111      	bne.n	800181e <HAL_RCC_OscConfig+0x62>
 80017fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d10c      	bne.n	800181e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001804:	4b8f      	ldr	r3, [pc, #572]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d06d      	beq.n	80018ec <HAL_RCC_OscConfig+0x130>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d169      	bne.n	80018ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	f000 bc21 	b.w	8002060 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001826:	d106      	bne.n	8001836 <HAL_RCC_OscConfig+0x7a>
 8001828:	4b86      	ldr	r3, [pc, #536]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a85      	ldr	r2, [pc, #532]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800182e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	e02e      	b.n	8001894 <HAL_RCC_OscConfig+0xd8>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10c      	bne.n	8001858 <HAL_RCC_OscConfig+0x9c>
 800183e:	4b81      	ldr	r3, [pc, #516]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a80      	ldr	r2, [pc, #512]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	4b7e      	ldr	r3, [pc, #504]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a7d      	ldr	r2, [pc, #500]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001850:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e01d      	b.n	8001894 <HAL_RCC_OscConfig+0xd8>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001860:	d10c      	bne.n	800187c <HAL_RCC_OscConfig+0xc0>
 8001862:	4b78      	ldr	r3, [pc, #480]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a77      	ldr	r2, [pc, #476]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800186c:	6013      	str	r3, [r2, #0]
 800186e:	4b75      	ldr	r3, [pc, #468]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a74      	ldr	r2, [pc, #464]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	e00b      	b.n	8001894 <HAL_RCC_OscConfig+0xd8>
 800187c:	4b71      	ldr	r3, [pc, #452]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a70      	ldr	r2, [pc, #448]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	4b6e      	ldr	r3, [pc, #440]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a6d      	ldr	r2, [pc, #436]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800188e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001892:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d013      	beq.n	80018c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189c:	f7ff fbb0 	bl	8001000 <HAL_GetTick>
 80018a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a4:	f7ff fbac 	bl	8001000 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b64      	cmp	r3, #100	@ 0x64
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e3d4      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018b6:	4b63      	ldr	r3, [pc, #396]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0f0      	beq.n	80018a4 <HAL_RCC_OscConfig+0xe8>
 80018c2:	e014      	b.n	80018ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb9c 	bl	8001000 <HAL_GetTick>
 80018c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018cc:	f7ff fb98 	bl	8001000 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b64      	cmp	r3, #100	@ 0x64
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e3c0      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018de:	4b59      	ldr	r3, [pc, #356]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f0      	bne.n	80018cc <HAL_RCC_OscConfig+0x110>
 80018ea:	e000      	b.n	80018ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f000 80ca 	beq.w	8001a90 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018fc:	4b51      	ldr	r3, [pc, #324]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001904:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001906:	4b4f      	ldr	r3, [pc, #316]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800190c:	6a3b      	ldr	r3, [r7, #32]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d007      	beq.n	8001922 <HAL_RCC_OscConfig+0x166>
 8001912:	6a3b      	ldr	r3, [r7, #32]
 8001914:	2b18      	cmp	r3, #24
 8001916:	d156      	bne.n	80019c6 <HAL_RCC_OscConfig+0x20a>
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f003 0303 	and.w	r3, r3, #3
 800191e:	2b00      	cmp	r3, #0
 8001920:	d151      	bne.n	80019c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001922:	4b48      	ldr	r3, [pc, #288]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0304 	and.w	r3, r3, #4
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_RCC_OscConfig+0x17e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e392      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800193a:	4b42      	ldr	r3, [pc, #264]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 0219 	bic.w	r2, r3, #25
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	493f      	ldr	r1, [pc, #252]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001948:	4313      	orrs	r3, r2
 800194a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194c:	f7ff fb58 	bl	8001000 <HAL_GetTick>
 8001950:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001954:	f7ff fb54 	bl	8001000 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e37c      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001966:	4b37      	ldr	r3, [pc, #220]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0304 	and.w	r3, r3, #4
 800196e:	2b00      	cmp	r3, #0
 8001970:	d0f0      	beq.n	8001954 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001972:	f7ff fb75 	bl	8001060 <HAL_GetREVID>
 8001976:	4603      	mov	r3, r0
 8001978:	f241 0203 	movw	r2, #4099	@ 0x1003
 800197c:	4293      	cmp	r3, r2
 800197e:	d817      	bhi.n	80019b0 <HAL_RCC_OscConfig+0x1f4>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	691b      	ldr	r3, [r3, #16]
 8001984:	2b40      	cmp	r3, #64	@ 0x40
 8001986:	d108      	bne.n	800199a <HAL_RCC_OscConfig+0x1de>
 8001988:	4b2e      	ldr	r3, [pc, #184]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001990:	4a2c      	ldr	r2, [pc, #176]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001996:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001998:	e07a      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	031b      	lsls	r3, r3, #12
 80019a8:	4926      	ldr	r1, [pc, #152]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019ae:	e06f      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b0:	4b24      	ldr	r3, [pc, #144]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	061b      	lsls	r3, r3, #24
 80019be:	4921      	ldr	r1, [pc, #132]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019c4:	e064      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d047      	beq.n	8001a5e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 0219 	bic.w	r2, r3, #25
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	491a      	ldr	r1, [pc, #104]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e0:	f7ff fb0e 	bl	8001000 <HAL_GetTick>
 80019e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019e8:	f7ff fb0a 	bl	8001000 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e332      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019fa:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a06:	f7ff fb2b 	bl	8001060 <HAL_GetREVID>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d819      	bhi.n	8001a48 <HAL_RCC_OscConfig+0x28c>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	2b40      	cmp	r3, #64	@ 0x40
 8001a1a:	d108      	bne.n	8001a2e <HAL_RCC_OscConfig+0x272>
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a24:	4a07      	ldr	r2, [pc, #28]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a2a:	6053      	str	r3, [r2, #4]
 8001a2c:	e030      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
 8001a2e:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	031b      	lsls	r3, r3, #12
 8001a3c:	4901      	ldr	r1, [pc, #4]	@ (8001a44 <HAL_RCC_OscConfig+0x288>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	604b      	str	r3, [r1, #4]
 8001a42:	e025      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
 8001a44:	58024400 	.word	0x58024400
 8001a48:	4b9a      	ldr	r3, [pc, #616]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	061b      	lsls	r3, r3, #24
 8001a56:	4997      	ldr	r1, [pc, #604]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	604b      	str	r3, [r1, #4]
 8001a5c:	e018      	b.n	8001a90 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a5e:	4b95      	ldr	r3, [pc, #596]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a94      	ldr	r2, [pc, #592]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001a64:	f023 0301 	bic.w	r3, r3, #1
 8001a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fac9 	bl	8001000 <HAL_GetTick>
 8001a6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a72:	f7ff fac5 	bl	8001000 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e2ed      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a84:	4b8b      	ldr	r3, [pc, #556]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0304 	and.w	r3, r3, #4
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1f0      	bne.n	8001a72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0310 	and.w	r3, r3, #16
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 80a9 	beq.w	8001bf0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a9e:	4b85      	ldr	r3, [pc, #532]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001aa6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001aa8:	4b82      	ldr	r3, [pc, #520]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	d007      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x308>
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	2b18      	cmp	r3, #24
 8001ab8:	d13a      	bne.n	8001b30 <HAL_RCC_OscConfig+0x374>
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d135      	bne.n	8001b30 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ac4:	4b7b      	ldr	r3, [pc, #492]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d005      	beq.n	8001adc <HAL_RCC_OscConfig+0x320>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
 8001ad4:	2b80      	cmp	r3, #128	@ 0x80
 8001ad6:	d001      	beq.n	8001adc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e2c1      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001adc:	f7ff fac0 	bl	8001060 <HAL_GetREVID>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d817      	bhi.n	8001b1a <HAL_RCC_OscConfig+0x35e>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	2b20      	cmp	r3, #32
 8001af0:	d108      	bne.n	8001b04 <HAL_RCC_OscConfig+0x348>
 8001af2:	4b70      	ldr	r3, [pc, #448]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001afa:	4a6e      	ldr	r2, [pc, #440]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001afc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b00:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b02:	e075      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b04:	4b6b      	ldr	r3, [pc, #428]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	069b      	lsls	r3, r3, #26
 8001b12:	4968      	ldr	r1, [pc, #416]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b14:	4313      	orrs	r3, r2
 8001b16:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b18:	e06a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b1a:	4b66      	ldr	r3, [pc, #408]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	061b      	lsls	r3, r3, #24
 8001b28:	4962      	ldr	r1, [pc, #392]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b2e:	e05f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d042      	beq.n	8001bbe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001b38:	4b5e      	ldr	r3, [pc, #376]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a5d      	ldr	r2, [pc, #372]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b44:	f7ff fa5c 	bl	8001000 <HAL_GetTick>
 8001b48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b4c:	f7ff fa58 	bl	8001000 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e280      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b5e:	4b55      	ldr	r3, [pc, #340]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0f0      	beq.n	8001b4c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b6a:	f7ff fa79 	bl	8001060 <HAL_GetREVID>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d817      	bhi.n	8001ba8 <HAL_RCC_OscConfig+0x3ec>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	d108      	bne.n	8001b92 <HAL_RCC_OscConfig+0x3d6>
 8001b80:	4b4c      	ldr	r3, [pc, #304]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b88:	4a4a      	ldr	r2, [pc, #296]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b8e:	6053      	str	r3, [r2, #4]
 8001b90:	e02e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
 8001b92:	4b48      	ldr	r3, [pc, #288]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	069b      	lsls	r3, r3, #26
 8001ba0:	4944      	ldr	r1, [pc, #272]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	604b      	str	r3, [r1, #4]
 8001ba6:	e023      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
 8001ba8:	4b42      	ldr	r3, [pc, #264]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	061b      	lsls	r3, r3, #24
 8001bb6:	493f      	ldr	r1, [pc, #252]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	60cb      	str	r3, [r1, #12]
 8001bbc:	e018      	b.n	8001bf0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a3c      	ldr	r2, [pc, #240]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001bc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001bc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bca:	f7ff fa19 	bl	8001000 <HAL_GetTick>
 8001bce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001bd2:	f7ff fa15 	bl	8001000 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e23d      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001be4:	4b33      	ldr	r3, [pc, #204]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f0      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d036      	beq.n	8001c6a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d019      	beq.n	8001c38 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c04:	4b2b      	ldr	r3, [pc, #172]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c08:	4a2a      	ldr	r2, [pc, #168]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7ff f9f6 	bl	8001000 <HAL_GetTick>
 8001c14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7ff f9f2 	bl	8001000 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e21a      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c2a:	4b22      	ldr	r3, [pc, #136]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d0f0      	beq.n	8001c18 <HAL_RCC_OscConfig+0x45c>
 8001c36:	e018      	b.n	8001c6a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c38:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c44:	f7ff f9dc 	bl	8001000 <HAL_GetTick>
 8001c48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c4c:	f7ff f9d8 	bl	8001000 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e200      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c5e:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d039      	beq.n	8001cea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d01c      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a0c      	ldr	r2, [pc, #48]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001c84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c88:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c8a:	f7ff f9b9 	bl	8001000 <HAL_GetTick>
 8001c8e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c92:	f7ff f9b5 	bl	8001000 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e1dd      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ca4:	4b03      	ldr	r3, [pc, #12]	@ (8001cb4 <HAL_RCC_OscConfig+0x4f8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x4d6>
 8001cb0:	e01b      	b.n	8001cea <HAL_RCC_OscConfig+0x52e>
 8001cb2:	bf00      	nop
 8001cb4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001cb8:	4b9b      	ldr	r3, [pc, #620]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a9a      	ldr	r2, [pc, #616]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001cbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001cc2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001cc4:	f7ff f99c 	bl	8001000 <HAL_GetTick>
 8001cc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ccc:	f7ff f998 	bl	8001000 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e1c0      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001cde:	4b92      	ldr	r3, [pc, #584]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 8081 	beq.w	8001dfa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001cf8:	4b8c      	ldr	r3, [pc, #560]	@ (8001f2c <HAL_RCC_OscConfig+0x770>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a8b      	ldr	r2, [pc, #556]	@ (8001f2c <HAL_RCC_OscConfig+0x770>)
 8001cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d04:	f7ff f97c 	bl	8001000 <HAL_GetTick>
 8001d08:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d0c:	f7ff f978 	bl	8001000 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b64      	cmp	r3, #100	@ 0x64
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e1a0      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d1e:	4b83      	ldr	r3, [pc, #524]	@ (8001f2c <HAL_RCC_OscConfig+0x770>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0f0      	beq.n	8001d0c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d106      	bne.n	8001d40 <HAL_RCC_OscConfig+0x584>
 8001d32:	4b7d      	ldr	r3, [pc, #500]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d36:	4a7c      	ldr	r2, [pc, #496]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d3e:	e02d      	b.n	8001d9c <HAL_RCC_OscConfig+0x5e0>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d10c      	bne.n	8001d62 <HAL_RCC_OscConfig+0x5a6>
 8001d48:	4b77      	ldr	r3, [pc, #476]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4c:	4a76      	ldr	r2, [pc, #472]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d54:	4b74      	ldr	r3, [pc, #464]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d58:	4a73      	ldr	r2, [pc, #460]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d5a:	f023 0304 	bic.w	r3, r3, #4
 8001d5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d60:	e01c      	b.n	8001d9c <HAL_RCC_OscConfig+0x5e0>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b05      	cmp	r3, #5
 8001d68:	d10c      	bne.n	8001d84 <HAL_RCC_OscConfig+0x5c8>
 8001d6a:	4b6f      	ldr	r3, [pc, #444]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d6e:	4a6e      	ldr	r2, [pc, #440]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d70:	f043 0304 	orr.w	r3, r3, #4
 8001d74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d76:	4b6c      	ldr	r3, [pc, #432]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d7a:	4a6b      	ldr	r2, [pc, #428]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d82:	e00b      	b.n	8001d9c <HAL_RCC_OscConfig+0x5e0>
 8001d84:	4b68      	ldr	r3, [pc, #416]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d88:	4a67      	ldr	r2, [pc, #412]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d8a:	f023 0301 	bic.w	r3, r3, #1
 8001d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d90:	4b65      	ldr	r3, [pc, #404]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d94:	4a64      	ldr	r2, [pc, #400]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001d96:	f023 0304 	bic.w	r3, r3, #4
 8001d9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d015      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da4:	f7ff f92c 	bl	8001000 <HAL_GetTick>
 8001da8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001daa:	e00a      	b.n	8001dc2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dac:	f7ff f928 	bl	8001000 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e14e      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001dc2:	4b59      	ldr	r3, [pc, #356]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0ee      	beq.n	8001dac <HAL_RCC_OscConfig+0x5f0>
 8001dce:	e014      	b.n	8001dfa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd0:	f7ff f916 	bl	8001000 <HAL_GetTick>
 8001dd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001dd6:	e00a      	b.n	8001dee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd8:	f7ff f912 	bl	8001000 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e138      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001dee:	4b4e      	ldr	r3, [pc, #312]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1ee      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 812d 	beq.w	800205e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e04:	4b48      	ldr	r3, [pc, #288]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e0c:	2b18      	cmp	r3, #24
 8001e0e:	f000 80bd 	beq.w	8001f8c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	f040 809e 	bne.w	8001f58 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1c:	4b42      	ldr	r3, [pc, #264]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a41      	ldr	r2, [pc, #260]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7ff f8ea 	bl	8001000 <HAL_GetTick>
 8001e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e30:	f7ff f8e6 	bl	8001000 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e10e      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001e42:	4b39      	ldr	r3, [pc, #228]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e4e:	4b36      	ldr	r3, [pc, #216]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e52:	4b37      	ldr	r3, [pc, #220]	@ (8001f30 <HAL_RCC_OscConfig+0x774>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	430a      	orrs	r2, r1
 8001e62:	4931      	ldr	r1, [pc, #196]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e76:	3b01      	subs	r3, #1
 8001e78:	025b      	lsls	r3, r3, #9
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e82:	3b01      	subs	r3, #1
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e90:	3b01      	subs	r3, #1
 8001e92:	061b      	lsls	r3, r3, #24
 8001e94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e98:	4923      	ldr	r1, [pc, #140]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e9e:	4b22      	ldr	r3, [pc, #136]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea2:	4a21      	ldr	r2, [pc, #132]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001eac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eae:	4b21      	ldr	r3, [pc, #132]	@ (8001f34 <HAL_RCC_OscConfig+0x778>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001eb6:	00d2      	lsls	r2, r2, #3
 8001eb8:	491b      	ldr	r1, [pc, #108]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec2:	f023 020c 	bic.w	r2, r3, #12
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	4917      	ldr	r1, [pc, #92]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001ed0:	4b15      	ldr	r3, [pc, #84]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed4:	f023 0202 	bic.w	r2, r3, #2
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001edc:	4912      	ldr	r1, [pc, #72]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001ee2:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee6:	4a10      	ldr	r2, [pc, #64]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001eee:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef2:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001efa:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001f00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001f06:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0a:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f12:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <HAL_RCC_OscConfig+0x76c>)
 8001f18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1e:	f7ff f86f 	bl	8001000 <HAL_GetTick>
 8001f22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f24:	e011      	b.n	8001f4a <HAL_RCC_OscConfig+0x78e>
 8001f26:	bf00      	nop
 8001f28:	58024400 	.word	0x58024400
 8001f2c:	58024800 	.word	0x58024800
 8001f30:	fffffc0c 	.word	0xfffffc0c
 8001f34:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f38:	f7ff f862 	bl	8001000 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e08a      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f4a:	4b47      	ldr	r3, [pc, #284]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f0      	beq.n	8001f38 <HAL_RCC_OscConfig+0x77c>
 8001f56:	e082      	b.n	800205e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f58:	4b43      	ldr	r3, [pc, #268]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a42      	ldr	r2, [pc, #264]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7ff f84c 	bl	8001000 <HAL_GetTick>
 8001f68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7ff f848 	bl	8001000 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e070      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f7e:	4b3a      	ldr	r3, [pc, #232]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0x7b0>
 8001f8a:	e068      	b.n	800205e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f8c:	4b36      	ldr	r3, [pc, #216]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f90:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f92:	4b35      	ldr	r3, [pc, #212]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d031      	beq.n	8002004 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	f003 0203 	and.w	r2, r3, #3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d12a      	bne.n	8002004 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	091b      	lsrs	r3, r3, #4
 8001fb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d122      	bne.n	8002004 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d11a      	bne.n	8002004 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	0a5b      	lsrs	r3, r3, #9
 8001fd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fda:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d111      	bne.n	8002004 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	0c1b      	lsrs	r3, r3, #16
 8001fe4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d108      	bne.n	8002004 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	0e1b      	lsrs	r3, r3, #24
 8001ff6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002000:	429a      	cmp	r2, r3
 8002002:	d001      	beq.n	8002008 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e02b      	b.n	8002060 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002008:	4b17      	ldr	r3, [pc, #92]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 800200a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800200c:	08db      	lsrs	r3, r3, #3
 800200e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002012:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	429a      	cmp	r2, r3
 800201c:	d01f      	beq.n	800205e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800201e:	4b12      	ldr	r3, [pc, #72]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8002020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002022:	4a11      	ldr	r2, [pc, #68]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8002024:	f023 0301 	bic.w	r3, r3, #1
 8002028:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800202a:	f7fe ffe9 	bl	8001000 <HAL_GetTick>
 800202e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002030:	bf00      	nop
 8002032:	f7fe ffe5 	bl	8001000 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203a:	4293      	cmp	r3, r2
 800203c:	d0f9      	beq.n	8002032 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800203e:	4b0a      	ldr	r3, [pc, #40]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8002040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002042:	4b0a      	ldr	r3, [pc, #40]	@ (800206c <HAL_RCC_OscConfig+0x8b0>)
 8002044:	4013      	ands	r3, r2
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800204a:	00d2      	lsls	r2, r2, #3
 800204c:	4906      	ldr	r1, [pc, #24]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 800204e:	4313      	orrs	r3, r2
 8002050:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8002054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002056:	4a04      	ldr	r2, [pc, #16]	@ (8002068 <HAL_RCC_OscConfig+0x8ac>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3730      	adds	r7, #48	@ 0x30
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	58024400 	.word	0x58024400
 800206c:	ffff0007 	.word	0xffff0007

08002070 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e19c      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002084:	4b8a      	ldr	r3, [pc, #552]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 030f 	and.w	r3, r3, #15
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d910      	bls.n	80020b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4b87      	ldr	r3, [pc, #540]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 020f 	bic.w	r2, r3, #15
 800209a:	4985      	ldr	r1, [pc, #532]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	4313      	orrs	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b83      	ldr	r3, [pc, #524]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e184      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d010      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691a      	ldr	r2, [r3, #16]
 80020c4:	4b7b      	ldr	r3, [pc, #492]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d908      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80020d0:	4b78      	ldr	r3, [pc, #480]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	4975      	ldr	r1, [pc, #468]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0308 	and.w	r3, r3, #8
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d010      	beq.n	8002110 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	695a      	ldr	r2, [r3, #20]
 80020f2:	4b70      	ldr	r3, [pc, #448]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d908      	bls.n	8002110 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020fe:	4b6d      	ldr	r3, [pc, #436]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	496a      	ldr	r1, [pc, #424]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800210c:	4313      	orrs	r3, r2
 800210e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0310 	and.w	r3, r3, #16
 8002118:	2b00      	cmp	r3, #0
 800211a:	d010      	beq.n	800213e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	699a      	ldr	r2, [r3, #24]
 8002120:	4b64      	ldr	r3, [pc, #400]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002128:	429a      	cmp	r2, r3
 800212a:	d908      	bls.n	800213e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800212c:	4b61      	ldr	r3, [pc, #388]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	495e      	ldr	r1, [pc, #376]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800213a:	4313      	orrs	r3, r2
 800213c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0320 	and.w	r3, r3, #32
 8002146:	2b00      	cmp	r3, #0
 8002148:	d010      	beq.n	800216c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	69da      	ldr	r2, [r3, #28]
 800214e:	4b59      	ldr	r3, [pc, #356]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002156:	429a      	cmp	r2, r3
 8002158:	d908      	bls.n	800216c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800215a:	4b56      	ldr	r3, [pc, #344]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	4953      	ldr	r1, [pc, #332]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002168:	4313      	orrs	r3, r2
 800216a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d010      	beq.n	800219a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4b4d      	ldr	r3, [pc, #308]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	429a      	cmp	r2, r3
 8002186:	d908      	bls.n	800219a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002188:	4b4a      	ldr	r3, [pc, #296]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f023 020f 	bic.w	r2, r3, #15
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	4947      	ldr	r1, [pc, #284]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002196:	4313      	orrs	r3, r2
 8002198:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d055      	beq.n	8002252 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80021a6:	4b43      	ldr	r3, [pc, #268]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	4940      	ldr	r1, [pc, #256]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d107      	bne.n	80021d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021c0:	4b3c      	ldr	r3, [pc, #240]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d121      	bne.n	8002210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e0f6      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b03      	cmp	r3, #3
 80021d6:	d107      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021d8:	4b36      	ldr	r3, [pc, #216]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d115      	bne.n	8002210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0ea      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80021f0:	4b30      	ldr	r3, [pc, #192]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d109      	bne.n	8002210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0de      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002200:	4b2c      	ldr	r3, [pc, #176]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d101      	bne.n	8002210 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e0d6      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002210:	4b28      	ldr	r3, [pc, #160]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002212:	691b      	ldr	r3, [r3, #16]
 8002214:	f023 0207 	bic.w	r2, r3, #7
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	4925      	ldr	r1, [pc, #148]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800221e:	4313      	orrs	r3, r2
 8002220:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002222:	f7fe feed 	bl	8001000 <HAL_GetTick>
 8002226:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002228:	e00a      	b.n	8002240 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800222a:	f7fe fee9 	bl	8001000 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002238:	4293      	cmp	r3, r2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e0be      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002240:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002242:	691b      	ldr	r3, [r3, #16]
 8002244:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	429a      	cmp	r2, r3
 8002250:	d1eb      	bne.n	800222a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d010      	beq.n	8002280 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68da      	ldr	r2, [r3, #12]
 8002262:	4b14      	ldr	r3, [pc, #80]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	429a      	cmp	r2, r3
 800226c:	d208      	bcs.n	8002280 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800226e:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	f023 020f 	bic.w	r2, r3, #15
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	490e      	ldr	r1, [pc, #56]	@ (80022b4 <HAL_RCC_ClockConfig+0x244>)
 800227c:	4313      	orrs	r3, r2
 800227e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 030f 	and.w	r3, r3, #15
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d214      	bcs.n	80022b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f023 020f 	bic.w	r2, r3, #15
 8002296:	4906      	ldr	r1, [pc, #24]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800229e:	4b04      	ldr	r3, [pc, #16]	@ (80022b0 <HAL_RCC_ClockConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e086      	b.n	80023be <HAL_RCC_ClockConfig+0x34e>
 80022b0:	52002000 	.word	0x52002000
 80022b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d010      	beq.n	80022e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691a      	ldr	r2, [r3, #16]
 80022c8:	4b3f      	ldr	r3, [pc, #252]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d208      	bcs.n	80022e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80022d4:	4b3c      	ldr	r3, [pc, #240]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	4939      	ldr	r1, [pc, #228]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d010      	beq.n	8002314 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695a      	ldr	r2, [r3, #20]
 80022f6:	4b34      	ldr	r3, [pc, #208]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022fe:	429a      	cmp	r2, r3
 8002300:	d208      	bcs.n	8002314 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002302:	4b31      	ldr	r3, [pc, #196]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	492e      	ldr	r1, [pc, #184]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002310:	4313      	orrs	r3, r2
 8002312:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0310 	and.w	r3, r3, #16
 800231c:	2b00      	cmp	r3, #0
 800231e:	d010      	beq.n	8002342 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	699a      	ldr	r2, [r3, #24]
 8002324:	4b28      	ldr	r3, [pc, #160]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800232c:	429a      	cmp	r2, r3
 800232e:	d208      	bcs.n	8002342 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002330:	4b25      	ldr	r3, [pc, #148]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4922      	ldr	r1, [pc, #136]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 800233e:	4313      	orrs	r3, r2
 8002340:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0320 	and.w	r3, r3, #32
 800234a:	2b00      	cmp	r3, #0
 800234c:	d010      	beq.n	8002370 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	69da      	ldr	r2, [r3, #28]
 8002352:	4b1d      	ldr	r3, [pc, #116]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800235a:	429a      	cmp	r2, r3
 800235c:	d208      	bcs.n	8002370 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800235e:	4b1a      	ldr	r3, [pc, #104]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	4917      	ldr	r1, [pc, #92]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 800236c:	4313      	orrs	r3, r2
 800236e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002370:	f000 f834 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 8002374:	4602      	mov	r2, r0
 8002376:	4b14      	ldr	r3, [pc, #80]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	f003 030f 	and.w	r3, r3, #15
 8002380:	4912      	ldr	r1, [pc, #72]	@ (80023cc <HAL_RCC_ClockConfig+0x35c>)
 8002382:	5ccb      	ldrb	r3, [r1, r3]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
 800238c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800238e:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <HAL_RCC_ClockConfig+0x358>)
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	4a0d      	ldr	r2, [pc, #52]	@ (80023cc <HAL_RCC_ClockConfig+0x35c>)
 8002398:	5cd3      	ldrb	r3, [r2, r3]
 800239a:	f003 031f 	and.w	r3, r3, #31
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	fa22 f303 	lsr.w	r3, r2, r3
 80023a4:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <HAL_RCC_ClockConfig+0x360>)
 80023a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80023a8:	4a0a      	ldr	r2, [pc, #40]	@ (80023d4 <HAL_RCC_ClockConfig+0x364>)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80023ae:	4b0a      	ldr	r3, [pc, #40]	@ (80023d8 <HAL_RCC_ClockConfig+0x368>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe fdda 	bl	8000f6c <HAL_InitTick>
 80023b8:	4603      	mov	r3, r0
 80023ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	58024400 	.word	0x58024400
 80023cc:	08009a10 	.word	0x08009a10
 80023d0:	24000008 	.word	0x24000008
 80023d4:	24000004 	.word	0x24000004
 80023d8:	2400000c 	.word	0x2400000c

080023dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	@ 0x24
 80023e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023e2:	4bb3      	ldr	r3, [pc, #716]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023ea:	2b18      	cmp	r3, #24
 80023ec:	f200 8155 	bhi.w	800269a <HAL_RCC_GetSysClockFreq+0x2be>
 80023f0:	a201      	add	r2, pc, #4	@ (adr r2, 80023f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80023f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f6:	bf00      	nop
 80023f8:	0800245d 	.word	0x0800245d
 80023fc:	0800269b 	.word	0x0800269b
 8002400:	0800269b 	.word	0x0800269b
 8002404:	0800269b 	.word	0x0800269b
 8002408:	0800269b 	.word	0x0800269b
 800240c:	0800269b 	.word	0x0800269b
 8002410:	0800269b 	.word	0x0800269b
 8002414:	0800269b 	.word	0x0800269b
 8002418:	08002483 	.word	0x08002483
 800241c:	0800269b 	.word	0x0800269b
 8002420:	0800269b 	.word	0x0800269b
 8002424:	0800269b 	.word	0x0800269b
 8002428:	0800269b 	.word	0x0800269b
 800242c:	0800269b 	.word	0x0800269b
 8002430:	0800269b 	.word	0x0800269b
 8002434:	0800269b 	.word	0x0800269b
 8002438:	08002489 	.word	0x08002489
 800243c:	0800269b 	.word	0x0800269b
 8002440:	0800269b 	.word	0x0800269b
 8002444:	0800269b 	.word	0x0800269b
 8002448:	0800269b 	.word	0x0800269b
 800244c:	0800269b 	.word	0x0800269b
 8002450:	0800269b 	.word	0x0800269b
 8002454:	0800269b 	.word	0x0800269b
 8002458:	0800248f 	.word	0x0800248f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800245c:	4b94      	ldr	r3, [pc, #592]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0320 	and.w	r3, r3, #32
 8002464:	2b00      	cmp	r3, #0
 8002466:	d009      	beq.n	800247c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002468:	4b91      	ldr	r3, [pc, #580]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	08db      	lsrs	r3, r3, #3
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	4a90      	ldr	r2, [pc, #576]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
 8002478:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800247a:	e111      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800247c:	4b8d      	ldr	r3, [pc, #564]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800247e:	61bb      	str	r3, [r7, #24]
      break;
 8002480:	e10e      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002482:	4b8d      	ldr	r3, [pc, #564]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002484:	61bb      	str	r3, [r7, #24]
      break;
 8002486:	e10b      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002488:	4b8c      	ldr	r3, [pc, #560]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800248a:	61bb      	str	r3, [r7, #24]
      break;
 800248c:	e108      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800248e:	4b88      	ldr	r3, [pc, #544]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002498:	4b85      	ldr	r3, [pc, #532]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800249a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249c:	091b      	lsrs	r3, r3, #4
 800249e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024a2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80024a4:	4b82      	ldr	r3, [pc, #520]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80024ae:	4b80      	ldr	r3, [pc, #512]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024b2:	08db      	lsrs	r3, r3, #3
 80024b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	fb02 f303 	mul.w	r3, r2, r3
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024c6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 80e1 	beq.w	8002694 <HAL_RCC_GetSysClockFreq+0x2b8>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	f000 8083 	beq.w	80025e0 <HAL_RCC_GetSysClockFreq+0x204>
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	f200 80a1 	bhi.w	8002624 <HAL_RCC_GetSysClockFreq+0x248>
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x114>
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d056      	beq.n	800259c <HAL_RCC_GetSysClockFreq+0x1c0>
 80024ee:	e099      	b.n	8002624 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024f0:	4b6f      	ldr	r3, [pc, #444]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0320 	and.w	r3, r3, #32
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d02d      	beq.n	8002558 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024fc:	4b6c      	ldr	r3, [pc, #432]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	08db      	lsrs	r3, r3, #3
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	4a6b      	ldr	r2, [pc, #428]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002508:	fa22 f303 	lsr.w	r3, r2, r3
 800250c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	ee07 3a90 	vmov	s15, r3
 8002514:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002526:	4b62      	ldr	r3, [pc, #392]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002536:	ed97 6a02 	vldr	s12, [r7, #8]
 800253a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800253e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800254a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800254e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002552:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002556:	e087      	b.n	8002668 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	ee07 3a90 	vmov	s15, r3
 800255e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002562:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80026c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800256a:	4b51      	ldr	r3, [pc, #324]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002572:	ee07 3a90 	vmov	s15, r3
 8002576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800257a:	ed97 6a02 	vldr	s12, [r7, #8]
 800257e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800258a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800258e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800259a:	e065      	b.n	8002668 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025a6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80026c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80025aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025ae:	4b40      	ldr	r3, [pc, #256]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025b6:	ee07 3a90 	vmov	s15, r3
 80025ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025be:	ed97 6a02 	vldr	s12, [r7, #8]
 80025c2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025de:	e043      	b.n	8002668 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	ee07 3a90 	vmov	s15, r3
 80025e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80026cc <HAL_RCC_GetSysClockFreq+0x2f0>
 80025ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025f2:	4b2f      	ldr	r3, [pc, #188]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025fa:	ee07 3a90 	vmov	s15, r3
 80025fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002602:	ed97 6a02 	vldr	s12, [r7, #8]
 8002606:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800260a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800260e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800261a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800261e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002622:	e021      	b.n	8002668 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	ee07 3a90 	vmov	s15, r3
 800262a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800262e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80026c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002636:	4b1e      	ldr	r3, [pc, #120]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800263e:	ee07 3a90 	vmov	s15, r3
 8002642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002646:	ed97 6a02 	vldr	s12, [r7, #8]
 800264a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80026c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800264e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800265a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800265e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002662:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002666:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002668:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800266a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266c:	0a5b      	lsrs	r3, r3, #9
 800266e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002672:	3301      	adds	r3, #1
 8002674:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	ee07 3a90 	vmov	s15, r3
 800267c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002680:	edd7 6a07 	vldr	s13, [r7, #28]
 8002684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800268c:	ee17 3a90 	vmov	r3, s15
 8002690:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002692:	e005      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	61bb      	str	r3, [r7, #24]
      break;
 8002698:	e002      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800269a:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800269c:	61bb      	str	r3, [r7, #24]
      break;
 800269e:	bf00      	nop
  }

  return sysclockfreq;
 80026a0:	69bb      	ldr	r3, [r7, #24]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	@ 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	58024400 	.word	0x58024400
 80026b4:	03d09000 	.word	0x03d09000
 80026b8:	003d0900 	.word	0x003d0900
 80026bc:	018cba80 	.word	0x018cba80
 80026c0:	46000000 	.word	0x46000000
 80026c4:	4c742400 	.word	0x4c742400
 80026c8:	4a742400 	.word	0x4a742400
 80026cc:	4bc65d40 	.word	0x4bc65d40

080026d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80026d6:	f7ff fe81 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 80026da:	4602      	mov	r2, r0
 80026dc:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <HAL_RCC_GetHCLKFreq+0x50>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	0a1b      	lsrs	r3, r3, #8
 80026e2:	f003 030f 	and.w	r3, r3, #15
 80026e6:	490f      	ldr	r1, [pc, #60]	@ (8002724 <HAL_RCC_GetHCLKFreq+0x54>)
 80026e8:	5ccb      	ldrb	r3, [r1, r3]
 80026ea:	f003 031f 	and.w	r3, r3, #31
 80026ee:	fa22 f303 	lsr.w	r3, r2, r3
 80026f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <HAL_RCC_GetHCLKFreq+0x50>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	4a09      	ldr	r2, [pc, #36]	@ (8002724 <HAL_RCC_GetHCLKFreq+0x54>)
 80026fe:	5cd3      	ldrb	r3, [r2, r3]
 8002700:	f003 031f 	and.w	r3, r3, #31
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <HAL_RCC_GetHCLKFreq+0x58>)
 800270c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800270e:	4a07      	ldr	r2, [pc, #28]	@ (800272c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002714:	4b04      	ldr	r3, [pc, #16]	@ (8002728 <HAL_RCC_GetHCLKFreq+0x58>)
 8002716:	681b      	ldr	r3, [r3, #0]
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	58024400 	.word	0x58024400
 8002724:	08009a10 	.word	0x08009a10
 8002728:	24000008 	.word	0x24000008
 800272c:	24000004 	.word	0x24000004

08002730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002734:	f7ff ffcc 	bl	80026d0 <HAL_RCC_GetHCLKFreq>
 8002738:	4602      	mov	r2, r0
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <HAL_RCC_GetPCLK1Freq+0x24>)
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	091b      	lsrs	r3, r3, #4
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	4904      	ldr	r1, [pc, #16]	@ (8002758 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002746:	5ccb      	ldrb	r3, [r1, r3]
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002750:	4618      	mov	r0, r3
 8002752:	bd80      	pop	{r7, pc}
 8002754:	58024400 	.word	0x58024400
 8002758:	08009a10 	.word	0x08009a10

0800275c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800275c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002760:	b0ca      	sub	sp, #296	@ 0x128
 8002762:	af00      	add	r7, sp, #0
 8002764:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002768:	2300      	movs	r3, #0
 800276a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800276e:	2300      	movs	r3, #0
 8002770:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002780:	2500      	movs	r5, #0
 8002782:	ea54 0305 	orrs.w	r3, r4, r5
 8002786:	d049      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800278c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800278e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002792:	d02f      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002794:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002798:	d828      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800279a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800279e:	d01a      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80027a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80027a4:	d822      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80027aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027ae:	d007      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80027b0:	e01c      	b.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027b2:	4bb8      	ldr	r3, [pc, #736]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b6:	4ab7      	ldr	r2, [pc, #732]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027be:	e01a      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80027c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027c4:	3308      	adds	r3, #8
 80027c6:	2102      	movs	r1, #2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f002 fb61 	bl	8004e90 <RCCEx_PLL2_Config>
 80027ce:	4603      	mov	r3, r0
 80027d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027d4:	e00f      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80027d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027da:	3328      	adds	r3, #40	@ 0x28
 80027dc:	2102      	movs	r1, #2
 80027de:	4618      	mov	r0, r3
 80027e0:	f002 fc08 	bl	8004ff4 <RCCEx_PLL3_Config>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80027ea:	e004      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80027f2:	e000      	b.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80027f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10a      	bne.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80027fe:	4ba5      	ldr	r3, [pc, #660]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002802:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800280a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800280c:	4aa1      	ldr	r2, [pc, #644]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800280e:	430b      	orrs	r3, r1
 8002810:	6513      	str	r3, [r2, #80]	@ 0x50
 8002812:	e003      	b.n	800281c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002818:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800281c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002824:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002828:	f04f 0900 	mov.w	r9, #0
 800282c:	ea58 0309 	orrs.w	r3, r8, r9
 8002830:	d047      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002838:	2b04      	cmp	r3, #4
 800283a:	d82a      	bhi.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800283c:	a201      	add	r2, pc, #4	@ (adr r2, 8002844 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800283e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002842:	bf00      	nop
 8002844:	08002859 	.word	0x08002859
 8002848:	08002867 	.word	0x08002867
 800284c:	0800287d 	.word	0x0800287d
 8002850:	0800289b 	.word	0x0800289b
 8002854:	0800289b 	.word	0x0800289b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002858:	4b8e      	ldr	r3, [pc, #568]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800285a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285c:	4a8d      	ldr	r2, [pc, #564]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800285e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002864:	e01a      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800286a:	3308      	adds	r3, #8
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f002 fb0e 	bl	8004e90 <RCCEx_PLL2_Config>
 8002874:	4603      	mov	r3, r0
 8002876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800287a:	e00f      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800287c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002880:	3328      	adds	r3, #40	@ 0x28
 8002882:	2100      	movs	r1, #0
 8002884:	4618      	mov	r0, r3
 8002886:	f002 fbb5 	bl	8004ff4 <RCCEx_PLL3_Config>
 800288a:	4603      	mov	r3, r0
 800288c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002890:	e004      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002898:	e000      	b.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800289a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800289c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10a      	bne.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028a4:	4b7b      	ldr	r3, [pc, #492]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028a8:	f023 0107 	bic.w	r1, r3, #7
 80028ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b2:	4a78      	ldr	r2, [pc, #480]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028b4:	430b      	orrs	r3, r1
 80028b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80028b8:	e003      	b.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80028c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80028ce:	f04f 0b00 	mov.w	fp, #0
 80028d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80028d6:	d04c      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80028d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028e2:	d030      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80028e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028e8:	d829      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80028ec:	d02d      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80028ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80028f0:	d825      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028f2:	2b80      	cmp	r3, #128	@ 0x80
 80028f4:	d018      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80028f6:	2b80      	cmp	r3, #128	@ 0x80
 80028f8:	d821      	bhi.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80028fe:	2b40      	cmp	r3, #64	@ 0x40
 8002900:	d007      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002902:	e01c      	b.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002904:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002908:	4a62      	ldr	r2, [pc, #392]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800290a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800290e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002910:	e01c      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002916:	3308      	adds	r3, #8
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f002 fab8 	bl	8004e90 <RCCEx_PLL2_Config>
 8002920:	4603      	mov	r3, r0
 8002922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002926:	e011      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800292c:	3328      	adds	r3, #40	@ 0x28
 800292e:	2100      	movs	r1, #0
 8002930:	4618      	mov	r0, r3
 8002932:	f002 fb5f 	bl	8004ff4 <RCCEx_PLL3_Config>
 8002936:	4603      	mov	r3, r0
 8002938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800293c:	e006      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002944:	e002      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002946:	bf00      	nop
 8002948:	e000      	b.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800294a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800294c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002950:	2b00      	cmp	r3, #0
 8002952:	d10a      	bne.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002954:	4b4f      	ldr	r3, [pc, #316]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002958:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800295c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002962:	4a4c      	ldr	r2, [pc, #304]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002964:	430b      	orrs	r3, r1
 8002966:	6513      	str	r3, [r2, #80]	@ 0x50
 8002968:	e003      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800296a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800296e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800297e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002982:	2300      	movs	r3, #0
 8002984:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002988:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800298c:	460b      	mov	r3, r1
 800298e:	4313      	orrs	r3, r2
 8002990:	d053      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002996:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800299a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800299e:	d035      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80029a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029a4:	d82e      	bhi.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80029a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80029aa:	d031      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80029ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80029b0:	d828      	bhi.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80029b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029b6:	d01a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x292>
 80029b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029bc:	d822      	bhi.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80029c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029c6:	d007      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80029c8:	e01c      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029ca:	4b32      	ldr	r3, [pc, #200]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ce:	4a31      	ldr	r2, [pc, #196]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029d6:	e01c      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029dc:	3308      	adds	r3, #8
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f002 fa55 	bl	8004e90 <RCCEx_PLL2_Config>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80029ec:	e011      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80029ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029f2:	3328      	adds	r3, #40	@ 0x28
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f002 fafc 	bl	8004ff4 <RCCEx_PLL3_Config>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a02:	e006      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a0a:	e002      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002a0c:	bf00      	nop
 8002a0e:	e000      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10b      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a26:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a2c:	430b      	orrs	r3, r1
 8002a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a30:	e003      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a42:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002a46:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002a50:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002a54:	460b      	mov	r3, r1
 8002a56:	4313      	orrs	r3, r2
 8002a58:	d056      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002a62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a66:	d038      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002a68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a6c:	d831      	bhi.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a72:	d034      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002a74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a78:	d82b      	bhi.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a7e:	d01d      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002a80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a84:	d825      	bhi.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d006      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002a8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a8e:	d00a      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002a90:	e01f      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a92:	bf00      	nop
 8002a94:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a98:	4ba2      	ldr	r3, [pc, #648]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9c:	4aa1      	ldr	r2, [pc, #644]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002aa4:	e01c      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aaa:	3308      	adds	r3, #8
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f002 f9ee 	bl	8004e90 <RCCEx_PLL2_Config>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002aba:	e011      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ac0:	3328      	adds	r3, #40	@ 0x28
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f002 fa95 	bl	8004ff4 <RCCEx_PLL3_Config>
 8002aca:	4603      	mov	r3, r0
 8002acc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ad0:	e006      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ad8:	e002      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002ada:	bf00      	nop
 8002adc:	e000      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10b      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002ae8:	4b8e      	ldr	r3, [pc, #568]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002af4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002af8:	4a8a      	ldr	r2, [pc, #552]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002afe:	e003      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b10:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002b14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002b1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002b22:	460b      	mov	r3, r1
 8002b24:	4313      	orrs	r3, r2
 8002b26:	d03a      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2e:	2b30      	cmp	r3, #48	@ 0x30
 8002b30:	d01f      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002b32:	2b30      	cmp	r3, #48	@ 0x30
 8002b34:	d819      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d00c      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002b3a:	2b20      	cmp	r3, #32
 8002b3c:	d815      	bhi.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d019      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002b42:	2b10      	cmp	r3, #16
 8002b44:	d111      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b46:	4b77      	ldr	r3, [pc, #476]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4a:	4a76      	ldr	r2, [pc, #472]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b52:	e011      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b58:	3308      	adds	r3, #8
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f002 f997 	bl	8004e90 <RCCEx_PLL2_Config>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b68:	e006      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b70:	e002      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b72:	bf00      	nop
 8002b74:	e000      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10a      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b80:	4b68      	ldr	r3, [pc, #416]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b84:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8e:	4a65      	ldr	r2, [pc, #404]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b90:	430b      	orrs	r3, r1
 8002b92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b94:	e003      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002baa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002bb4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	d051      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bc8:	d035      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002bca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bce:	d82e      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bd0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002bd4:	d031      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002bd6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002bda:	d828      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be0:	d01a      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be6:	d822      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf0:	d007      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002bf2:	e01c      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bf4:	4b4b      	ldr	r3, [pc, #300]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf8:	4a4a      	ldr	r2, [pc, #296]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c00:	e01c      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c06:	3308      	adds	r3, #8
 8002c08:	2100      	movs	r1, #0
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f002 f940 	bl	8004e90 <RCCEx_PLL2_Config>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c16:	e011      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c1c:	3328      	adds	r3, #40	@ 0x28
 8002c1e:	2100      	movs	r1, #0
 8002c20:	4618      	mov	r0, r3
 8002c22:	f002 f9e7 	bl	8004ff4 <RCCEx_PLL3_Config>
 8002c26:	4603      	mov	r3, r0
 8002c28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002c2c:	e006      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c34:	e002      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c36:	bf00      	nop
 8002c38:	e000      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002c3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10a      	bne.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002c44:	4b37      	ldr	r3, [pc, #220]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c48:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c52:	4a34      	ldr	r2, [pc, #208]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002c54:	430b      	orrs	r3, r1
 8002c56:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c58:	e003      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002c6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002c78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	d056      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c8c:	d033      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002c8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c92:	d82c      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c98:	d02f      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002c9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c9e:	d826      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002ca0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ca4:	d02b      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002ca6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002caa:	d820      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002cac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002cb0:	d012      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002cb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002cb6:	d81a      	bhi.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d022      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cc0:	d115      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cc6:	3308      	adds	r3, #8
 8002cc8:	2101      	movs	r1, #1
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f002 f8e0 	bl	8004e90 <RCCEx_PLL2_Config>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002cd6:	e015      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cdc:	3328      	adds	r3, #40	@ 0x28
 8002cde:	2101      	movs	r1, #1
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f002 f987 	bl	8004ff4 <RCCEx_PLL3_Config>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002cec:	e00a      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cf4:	e006      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cf6:	bf00      	nop
 8002cf8:	e004      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cfa:	bf00      	nop
 8002cfc:	e002      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002cfe:	bf00      	nop
 8002d00:	e000      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002d02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10d      	bne.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002d0c:	4b05      	ldr	r3, [pc, #20]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d10:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d1a:	4a02      	ldr	r2, [pc, #8]	@ (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d1c:	430b      	orrs	r3, r1
 8002d1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d20:	e006      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002d22:	bf00      	nop
 8002d24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d38:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d40:	2300      	movs	r3, #0
 8002d42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d46:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	d055      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d5c:	d033      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002d5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d62:	d82c      	bhi.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d68:	d02f      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d6e:	d826      	bhi.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d74:	d02b      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002d76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d7a:	d820      	bhi.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d80:	d012      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002d82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d86:	d81a      	bhi.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d022      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002d8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d90:	d115      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d96:	3308      	adds	r3, #8
 8002d98:	2101      	movs	r1, #1
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f002 f878 	bl	8004e90 <RCCEx_PLL2_Config>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002da6:	e015      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dac:	3328      	adds	r3, #40	@ 0x28
 8002dae:	2101      	movs	r1, #1
 8002db0:	4618      	mov	r0, r3
 8002db2:	f002 f91f 	bl	8004ff4 <RCCEx_PLL3_Config>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002dbc:	e00a      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002dc4:	e006      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002dc6:	bf00      	nop
 8002dc8:	e004      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002dca:	bf00      	nop
 8002dcc:	e002      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002dce:	bf00      	nop
 8002dd0:	e000      	b.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002dd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10b      	bne.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002ddc:	4ba3      	ldr	r3, [pc, #652]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002de8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002dec:	4a9f      	ldr	r2, [pc, #636]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dee:	430b      	orrs	r3, r1
 8002df0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002df2:	e003      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002df8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e04:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002e08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002e12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e16:	460b      	mov	r3, r1
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	d037      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e26:	d00e      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002e28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e2c:	d816      	bhi.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d018      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002e32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e36:	d111      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e38:	4b8c      	ldr	r3, [pc, #560]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3c:	4a8b      	ldr	r2, [pc, #556]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e44:	e00f      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e4a:	3308      	adds	r3, #8
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f002 f81e 	bl	8004e90 <RCCEx_PLL2_Config>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e5a:	e004      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e62:	e000      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10a      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e6e:	4b7f      	ldr	r3, [pc, #508]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e72:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7c:	4a7b      	ldr	r2, [pc, #492]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e7e:	430b      	orrs	r3, r1
 8002e80:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e82:	e003      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e94:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002e98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002ea2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	d039      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb2:	2b03      	cmp	r3, #3
 8002eb4:	d81c      	bhi.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ebc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebc:	08002ef9 	.word	0x08002ef9
 8002ec0:	08002ecd 	.word	0x08002ecd
 8002ec4:	08002edb 	.word	0x08002edb
 8002ec8:	08002ef9 	.word	0x08002ef9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ecc:	4b67      	ldr	r3, [pc, #412]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	4a66      	ldr	r2, [pc, #408]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ed6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ed8:	e00f      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ede:	3308      	adds	r3, #8
 8002ee0:	2102      	movs	r1, #2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f001 ffd4 	bl	8004e90 <RCCEx_PLL2_Config>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002eee:	e004      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ef6:	e000      	b.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002ef8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10a      	bne.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002f02:	4b5a      	ldr	r3, [pc, #360]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f06:	f023 0103 	bic.w	r1, r3, #3
 8002f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f10:	4a56      	ldr	r2, [pc, #344]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f12:	430b      	orrs	r3, r1
 8002f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f16:	e003      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f28:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002f2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f30:	2300      	movs	r3, #0
 8002f32:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002f36:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f000 809f 	beq.w	8003080 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f42:	4b4b      	ldr	r3, [pc, #300]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a4a      	ldr	r2, [pc, #296]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f4e:	f7fe f857 	bl	8001000 <HAL_GetTick>
 8002f52:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f56:	e00b      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f58:	f7fe f852 	bl	8001000 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b64      	cmp	r3, #100	@ 0x64
 8002f66:	d903      	bls.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f6e:	e005      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f70:	4b3f      	ldr	r3, [pc, #252]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0ed      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002f7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d179      	bne.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002f84:	4b39      	ldr	r3, [pc, #228]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f90:	4053      	eors	r3, r2
 8002f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d015      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f9a:	4b34      	ldr	r3, [pc, #208]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fa2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fa6:	4b31      	ldr	r3, [pc, #196]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002faa:	4a30      	ldr	r2, [pc, #192]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb6:	4a2d      	ldr	r2, [pc, #180]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fbc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002fbe:	4a2b      	ldr	r2, [pc, #172]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fc0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fc4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd2:	d118      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd4:	f7fe f814 	bl	8001000 <HAL_GetTick>
 8002fd8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fdc:	e00d      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fde:	f7fe f80f 	bl	8001000 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fe8:	1ad2      	subs	r2, r2, r3
 8002fea:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d903      	bls.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002ff8:	e005      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0eb      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800300a:	2b00      	cmp	r3, #0
 800300c:	d129      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800300e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003012:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003016:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800301a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800301e:	d10e      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003020:	4b12      	ldr	r3, [pc, #72]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800302c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003030:	091a      	lsrs	r2, r3, #4
 8003032:	4b10      	ldr	r3, [pc, #64]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003034:	4013      	ands	r3, r2
 8003036:	4a0d      	ldr	r2, [pc, #52]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003038:	430b      	orrs	r3, r1
 800303a:	6113      	str	r3, [r2, #16]
 800303c:	e005      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800303e:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	4a0a      	ldr	r2, [pc, #40]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003044:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003048:	6113      	str	r3, [r2, #16]
 800304a:	4b08      	ldr	r3, [pc, #32]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800304c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800304e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003052:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800305a:	4a04      	ldr	r2, [pc, #16]	@ (800306c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800305c:	430b      	orrs	r3, r1
 800305e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003060:	e00e      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800306a:	e009      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800306c:	58024400 	.word	0x58024400
 8003070:	58024800 	.word	0x58024800
 8003074:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003078:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800307c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003088:	f002 0301 	and.w	r3, r2, #1
 800308c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003090:	2300      	movs	r3, #0
 8003092:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003096:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800309a:	460b      	mov	r3, r1
 800309c:	4313      	orrs	r3, r2
 800309e:	f000 8089 	beq.w	80031b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80030a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030a8:	2b28      	cmp	r3, #40	@ 0x28
 80030aa:	d86b      	bhi.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80030ac:	a201      	add	r2, pc, #4	@ (adr r2, 80030b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	0800318d 	.word	0x0800318d
 80030b8:	08003185 	.word	0x08003185
 80030bc:	08003185 	.word	0x08003185
 80030c0:	08003185 	.word	0x08003185
 80030c4:	08003185 	.word	0x08003185
 80030c8:	08003185 	.word	0x08003185
 80030cc:	08003185 	.word	0x08003185
 80030d0:	08003185 	.word	0x08003185
 80030d4:	08003159 	.word	0x08003159
 80030d8:	08003185 	.word	0x08003185
 80030dc:	08003185 	.word	0x08003185
 80030e0:	08003185 	.word	0x08003185
 80030e4:	08003185 	.word	0x08003185
 80030e8:	08003185 	.word	0x08003185
 80030ec:	08003185 	.word	0x08003185
 80030f0:	08003185 	.word	0x08003185
 80030f4:	0800316f 	.word	0x0800316f
 80030f8:	08003185 	.word	0x08003185
 80030fc:	08003185 	.word	0x08003185
 8003100:	08003185 	.word	0x08003185
 8003104:	08003185 	.word	0x08003185
 8003108:	08003185 	.word	0x08003185
 800310c:	08003185 	.word	0x08003185
 8003110:	08003185 	.word	0x08003185
 8003114:	0800318d 	.word	0x0800318d
 8003118:	08003185 	.word	0x08003185
 800311c:	08003185 	.word	0x08003185
 8003120:	08003185 	.word	0x08003185
 8003124:	08003185 	.word	0x08003185
 8003128:	08003185 	.word	0x08003185
 800312c:	08003185 	.word	0x08003185
 8003130:	08003185 	.word	0x08003185
 8003134:	0800318d 	.word	0x0800318d
 8003138:	08003185 	.word	0x08003185
 800313c:	08003185 	.word	0x08003185
 8003140:	08003185 	.word	0x08003185
 8003144:	08003185 	.word	0x08003185
 8003148:	08003185 	.word	0x08003185
 800314c:	08003185 	.word	0x08003185
 8003150:	08003185 	.word	0x08003185
 8003154:	0800318d 	.word	0x0800318d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800315c:	3308      	adds	r3, #8
 800315e:	2101      	movs	r1, #1
 8003160:	4618      	mov	r0, r3
 8003162:	f001 fe95 	bl	8004e90 <RCCEx_PLL2_Config>
 8003166:	4603      	mov	r3, r0
 8003168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800316c:	e00f      	b.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800316e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003172:	3328      	adds	r3, #40	@ 0x28
 8003174:	2101      	movs	r1, #1
 8003176:	4618      	mov	r0, r3
 8003178:	f001 ff3c 	bl	8004ff4 <RCCEx_PLL3_Config>
 800317c:	4603      	mov	r3, r0
 800317e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003182:	e004      	b.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800318a:	e000      	b.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800318c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800318e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10a      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003196:	4bbf      	ldr	r3, [pc, #764]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800319e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031a4:	4abb      	ldr	r2, [pc, #748]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031a6:	430b      	orrs	r3, r1
 80031a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80031aa:	e003      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80031b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031bc:	f002 0302 	and.w	r3, r2, #2
 80031c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031c4:	2300      	movs	r3, #0
 80031c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80031ca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80031ce:	460b      	mov	r3, r1
 80031d0:	4313      	orrs	r3, r2
 80031d2:	d041      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80031d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031da:	2b05      	cmp	r3, #5
 80031dc:	d824      	bhi.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80031de:	a201      	add	r2, pc, #4	@ (adr r2, 80031e4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	08003231 	.word	0x08003231
 80031e8:	080031fd 	.word	0x080031fd
 80031ec:	08003213 	.word	0x08003213
 80031f0:	08003231 	.word	0x08003231
 80031f4:	08003231 	.word	0x08003231
 80031f8:	08003231 	.word	0x08003231
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003200:	3308      	adds	r3, #8
 8003202:	2101      	movs	r1, #1
 8003204:	4618      	mov	r0, r3
 8003206:	f001 fe43 	bl	8004e90 <RCCEx_PLL2_Config>
 800320a:	4603      	mov	r3, r0
 800320c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003210:	e00f      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003216:	3328      	adds	r3, #40	@ 0x28
 8003218:	2101      	movs	r1, #1
 800321a:	4618      	mov	r0, r3
 800321c:	f001 feea 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003220:	4603      	mov	r3, r0
 8003222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003226:	e004      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800322e:	e000      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10a      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800323a:	4b96      	ldr	r3, [pc, #600]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800323c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800323e:	f023 0107 	bic.w	r1, r3, #7
 8003242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003246:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003248:	4a92      	ldr	r2, [pc, #584]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800324a:	430b      	orrs	r3, r1
 800324c:	6553      	str	r3, [r2, #84]	@ 0x54
 800324e:	e003      	b.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003260:	f002 0304 	and.w	r3, r2, #4
 8003264:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003268:	2300      	movs	r3, #0
 800326a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800326e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003272:	460b      	mov	r3, r1
 8003274:	4313      	orrs	r3, r2
 8003276:	d044      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003280:	2b05      	cmp	r3, #5
 8003282:	d825      	bhi.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003284:	a201      	add	r2, pc, #4	@ (adr r2, 800328c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328a:	bf00      	nop
 800328c:	080032d9 	.word	0x080032d9
 8003290:	080032a5 	.word	0x080032a5
 8003294:	080032bb 	.word	0x080032bb
 8003298:	080032d9 	.word	0x080032d9
 800329c:	080032d9 	.word	0x080032d9
 80032a0:	080032d9 	.word	0x080032d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a8:	3308      	adds	r3, #8
 80032aa:	2101      	movs	r1, #1
 80032ac:	4618      	mov	r0, r3
 80032ae:	f001 fdef 	bl	8004e90 <RCCEx_PLL2_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80032b8:	e00f      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032be:	3328      	adds	r3, #40	@ 0x28
 80032c0:	2101      	movs	r1, #1
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 fe96 	bl	8004ff4 <RCCEx_PLL3_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80032ce:	e004      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032d6:	e000      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80032d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10b      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032e2:	4b6c      	ldr	r3, [pc, #432]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	f023 0107 	bic.w	r1, r3, #7
 80032ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f2:	4a68      	ldr	r2, [pc, #416]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80032f4:	430b      	orrs	r3, r1
 80032f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80032f8:	e003      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330a:	f002 0320 	and.w	r3, r2, #32
 800330e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003312:	2300      	movs	r3, #0
 8003314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003318:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800331c:	460b      	mov	r3, r1
 800331e:	4313      	orrs	r3, r2
 8003320:	d055      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800332e:	d033      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003334:	d82c      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800333a:	d02f      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800333c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003340:	d826      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003342:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003346:	d02b      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003348:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800334c:	d820      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800334e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003352:	d012      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003358:	d81a      	bhi.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d022      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800335e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003362:	d115      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003368:	3308      	adds	r3, #8
 800336a:	2100      	movs	r1, #0
 800336c:	4618      	mov	r0, r3
 800336e:	f001 fd8f 	bl	8004e90 <RCCEx_PLL2_Config>
 8003372:	4603      	mov	r3, r0
 8003374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003378:	e015      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800337a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337e:	3328      	adds	r3, #40	@ 0x28
 8003380:	2102      	movs	r1, #2
 8003382:	4618      	mov	r0, r3
 8003384:	f001 fe36 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800338e:	e00a      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003396:	e006      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003398:	bf00      	nop
 800339a:	e004      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800339c:	bf00      	nop
 800339e:	e002      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80033a0:	bf00      	nop
 80033a2:	e000      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80033a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10b      	bne.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ae:	4b39      	ldr	r3, [pc, #228]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80033b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80033b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033be:	4a35      	ldr	r2, [pc, #212]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80033c0:	430b      	orrs	r3, r1
 80033c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80033c4:	e003      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80033ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80033da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033de:	2300      	movs	r3, #0
 80033e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80033e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4313      	orrs	r3, r2
 80033ec:	d058      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80033ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80033fa:	d033      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80033fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003400:	d82c      	bhi.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003402:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003406:	d02f      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800340c:	d826      	bhi.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800340e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003412:	d02b      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003414:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003418:	d820      	bhi.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800341a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800341e:	d012      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003424:	d81a      	bhi.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003426:	2b00      	cmp	r3, #0
 8003428:	d022      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800342a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800342e:	d115      	bne.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003434:	3308      	adds	r3, #8
 8003436:	2100      	movs	r1, #0
 8003438:	4618      	mov	r0, r3
 800343a:	f001 fd29 	bl	8004e90 <RCCEx_PLL2_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003444:	e015      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344a:	3328      	adds	r3, #40	@ 0x28
 800344c:	2102      	movs	r1, #2
 800344e:	4618      	mov	r0, r3
 8003450:	f001 fdd0 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003454:	4603      	mov	r3, r0
 8003456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800345a:	e00a      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003462:	e006      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003464:	bf00      	nop
 8003466:	e004      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003468:	bf00      	nop
 800346a:	e002      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800346c:	bf00      	nop
 800346e:	e000      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003470:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10e      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003486:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800348a:	4a02      	ldr	r2, [pc, #8]	@ (8003494 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800348c:	430b      	orrs	r3, r1
 800348e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003490:	e006      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003492:	bf00      	nop
 8003494:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800349c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80034a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80034ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034b0:	2300      	movs	r3, #0
 80034b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80034ba:	460b      	mov	r3, r1
 80034bc:	4313      	orrs	r3, r2
 80034be:	d055      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80034c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80034c8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80034cc:	d033      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80034ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80034d2:	d82c      	bhi.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034d8:	d02f      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80034da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034de:	d826      	bhi.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80034e4:	d02b      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80034e6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80034ea:	d820      	bhi.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f0:	d012      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80034f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f6:	d81a      	bhi.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d022      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80034fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003500:	d115      	bne.n	800352e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003506:	3308      	adds	r3, #8
 8003508:	2100      	movs	r1, #0
 800350a:	4618      	mov	r0, r3
 800350c:	f001 fcc0 	bl	8004e90 <RCCEx_PLL2_Config>
 8003510:	4603      	mov	r3, r0
 8003512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003516:	e015      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351c:	3328      	adds	r3, #40	@ 0x28
 800351e:	2102      	movs	r1, #2
 8003520:	4618      	mov	r0, r3
 8003522:	f001 fd67 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800352c:	e00a      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003534:	e006      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003536:	bf00      	nop
 8003538:	e004      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800353a:	bf00      	nop
 800353c:	e002      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800353e:	bf00      	nop
 8003540:	e000      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003542:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800354c:	4ba1      	ldr	r3, [pc, #644]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800354e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003550:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003558:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800355c:	4a9d      	ldr	r2, [pc, #628]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800355e:	430b      	orrs	r3, r1
 8003560:	6593      	str	r3, [r2, #88]	@ 0x58
 8003562:	e003      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003564:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003568:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800356c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003574:	f002 0308 	and.w	r3, r2, #8
 8003578:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800357c:	2300      	movs	r3, #0
 800357e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003582:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003586:	460b      	mov	r3, r1
 8003588:	4313      	orrs	r3, r2
 800358a:	d01e      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800358c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003590:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003598:	d10c      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359e:	3328      	adds	r3, #40	@ 0x28
 80035a0:	2102      	movs	r1, #2
 80035a2:	4618      	mov	r0, r3
 80035a4:	f001 fd26 	bl	8004ff4 <RCCEx_PLL3_Config>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80035b4:	4b87      	ldr	r3, [pc, #540]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035c4:	4a83      	ldr	r2, [pc, #524]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035c6:	430b      	orrs	r3, r1
 80035c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d2:	f002 0310 	and.w	r3, r2, #16
 80035d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80035da:	2300      	movs	r3, #0
 80035dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80035e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80035e4:	460b      	mov	r3, r1
 80035e6:	4313      	orrs	r3, r2
 80035e8:	d01e      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80035ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f6:	d10c      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035fc:	3328      	adds	r3, #40	@ 0x28
 80035fe:	2102      	movs	r1, #2
 8003600:	4618      	mov	r0, r3
 8003602:	f001 fcf7 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003612:	4b70      	ldr	r3, [pc, #448]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003616:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800361a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003622:	4a6c      	ldr	r2, [pc, #432]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003624:	430b      	orrs	r3, r1
 8003626:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003630:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003634:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003638:	2300      	movs	r3, #0
 800363a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800363e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003642:	460b      	mov	r3, r1
 8003644:	4313      	orrs	r3, r2
 8003646:	d03e      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003650:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003654:	d022      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003656:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800365a:	d81b      	bhi.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003664:	d00b      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003666:	e015      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366c:	3308      	adds	r3, #8
 800366e:	2100      	movs	r1, #0
 8003670:	4618      	mov	r0, r3
 8003672:	f001 fc0d 	bl	8004e90 <RCCEx_PLL2_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800367c:	e00f      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800367e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003682:	3328      	adds	r3, #40	@ 0x28
 8003684:	2102      	movs	r1, #2
 8003686:	4618      	mov	r0, r3
 8003688:	f001 fcb4 	bl	8004ff4 <RCCEx_PLL3_Config>
 800368c:	4603      	mov	r3, r0
 800368e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003692:	e004      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800369a:	e000      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800369c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800369e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10b      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036a6:	4b4b      	ldr	r3, [pc, #300]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80036ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80036b6:	4a47      	ldr	r2, [pc, #284]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036b8:	430b      	orrs	r3, r1
 80036ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80036bc:	e003      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80036d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80036d4:	2300      	movs	r3, #0
 80036d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80036d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80036dc:	460b      	mov	r3, r1
 80036de:	4313      	orrs	r3, r2
 80036e0:	d03b      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80036e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036ee:	d01f      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80036f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80036f4:	d818      	bhi.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80036f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036fa:	d003      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80036fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003700:	d007      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003702:	e011      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003704:	4b33      	ldr	r3, [pc, #204]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003708:	4a32      	ldr	r2, [pc, #200]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800370a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003710:	e00f      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	3328      	adds	r3, #40	@ 0x28
 8003718:	2101      	movs	r1, #1
 800371a:	4618      	mov	r0, r3
 800371c:	f001 fc6a 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003720:	4603      	mov	r3, r0
 8003722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003726:	e004      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800372e:	e000      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003730:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10b      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800373a:	4b26      	ldr	r3, [pc, #152]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800373c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374a:	4a22      	ldr	r2, [pc, #136]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800374c:	430b      	orrs	r3, r1
 800374e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003750:	e003      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003756:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800375a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003762:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003766:	673b      	str	r3, [r7, #112]	@ 0x70
 8003768:	2300      	movs	r3, #0
 800376a:	677b      	str	r3, [r7, #116]	@ 0x74
 800376c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003770:	460b      	mov	r3, r1
 8003772:	4313      	orrs	r3, r2
 8003774:	d034      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377c:	2b00      	cmp	r3, #0
 800377e:	d003      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003784:	d007      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003786:	e011      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003788:	4b12      	ldr	r3, [pc, #72]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800378a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378c:	4a11      	ldr	r2, [pc, #68]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800378e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003792:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003794:	e00e      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379a:	3308      	adds	r3, #8
 800379c:	2102      	movs	r1, #2
 800379e:	4618      	mov	r0, r3
 80037a0:	f001 fb76 	bl	8004e90 <RCCEx_PLL2_Config>
 80037a4:	4603      	mov	r3, r0
 80037a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80037aa:	e003      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10d      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80037bc:	4b05      	ldr	r3, [pc, #20]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80037c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ca:	4a02      	ldr	r2, [pc, #8]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037cc:	430b      	orrs	r3, r1
 80037ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037d0:	e006      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80037d2:	bf00      	nop
 80037d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80037ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037ee:	2300      	movs	r3, #0
 80037f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80037f6:	460b      	mov	r3, r1
 80037f8:	4313      	orrs	r3, r2
 80037fa:	d00c      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80037fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003800:	3328      	adds	r3, #40	@ 0x28
 8003802:	2102      	movs	r1, #2
 8003804:	4618      	mov	r0, r3
 8003806:	f001 fbf5 	bl	8004ff4 <RCCEx_PLL3_Config>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003822:	663b      	str	r3, [r7, #96]	@ 0x60
 8003824:	2300      	movs	r3, #0
 8003826:	667b      	str	r3, [r7, #100]	@ 0x64
 8003828:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800382c:	460b      	mov	r3, r1
 800382e:	4313      	orrs	r3, r2
 8003830:	d038      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800383e:	d018      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003840:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003844:	d811      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003846:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800384a:	d014      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800384c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003850:	d80b      	bhi.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003852:	2b00      	cmp	r3, #0
 8003854:	d011      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800385a:	d106      	bne.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800385c:	4bc3      	ldr	r3, [pc, #780]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800385e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003860:	4ac2      	ldr	r2, [pc, #776]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003868:	e008      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003870:	e004      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003872:	bf00      	nop
 8003874:	e002      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003876:	bf00      	nop
 8003878:	e000      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800387a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800387c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10b      	bne.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003884:	4bb9      	ldr	r3, [pc, #740]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003888:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003894:	4ab5      	ldr	r2, [pc, #724]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003896:	430b      	orrs	r3, r1
 8003898:	6553      	str	r3, [r2, #84]	@ 0x54
 800389a:	e003      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800389c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80038b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038b2:	2300      	movs	r3, #0
 80038b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038b6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80038ba:	460b      	mov	r3, r1
 80038bc:	4313      	orrs	r3, r2
 80038be:	d009      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038c0:	4baa      	ldr	r3, [pc, #680]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ce:	4aa7      	ldr	r2, [pc, #668]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038d0:	430b      	orrs	r3, r1
 80038d2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038dc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80038e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80038e2:	2300      	movs	r3, #0
 80038e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80038e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80038ea:	460b      	mov	r3, r1
 80038ec:	4313      	orrs	r3, r2
 80038ee:	d00a      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80038f0:	4b9e      	ldr	r3, [pc, #632]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003900:	4a9a      	ldr	r2, [pc, #616]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003902:	430b      	orrs	r3, r1
 8003904:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003914:	2300      	movs	r3, #0
 8003916:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003918:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800391c:	460b      	mov	r3, r1
 800391e:	4313      	orrs	r3, r2
 8003920:	d009      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003922:	4b92      	ldr	r3, [pc, #584]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003926:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800392a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003930:	4a8e      	ldr	r2, [pc, #568]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003932:	430b      	orrs	r3, r1
 8003934:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003942:	643b      	str	r3, [r7, #64]	@ 0x40
 8003944:	2300      	movs	r3, #0
 8003946:	647b      	str	r3, [r7, #68]	@ 0x44
 8003948:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800394c:	460b      	mov	r3, r1
 800394e:	4313      	orrs	r3, r2
 8003950:	d00e      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003952:	4b86      	ldr	r3, [pc, #536]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	4a85      	ldr	r2, [pc, #532]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003958:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800395c:	6113      	str	r3, [r2, #16]
 800395e:	4b83      	ldr	r3, [pc, #524]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003960:	6919      	ldr	r1, [r3, #16]
 8003962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003966:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800396a:	4a80      	ldr	r2, [pc, #512]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800396c:	430b      	orrs	r3, r1
 800396e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003978:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800397c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800397e:	2300      	movs	r3, #0
 8003980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003982:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003986:	460b      	mov	r3, r1
 8003988:	4313      	orrs	r3, r2
 800398a:	d009      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800398c:	4b77      	ldr	r3, [pc, #476]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800398e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003990:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399a:	4a74      	ldr	r2, [pc, #464]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800399c:	430b      	orrs	r3, r1
 800399e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80039a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80039ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80039ae:	2300      	movs	r3, #0
 80039b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80039b2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80039b6:	460b      	mov	r3, r1
 80039b8:	4313      	orrs	r3, r2
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80039bc:	4b6b      	ldr	r3, [pc, #428]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039c0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80039c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039cc:	4a67      	ldr	r2, [pc, #412]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80039ce:	430b      	orrs	r3, r1
 80039d0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80039d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039da:	2100      	movs	r1, #0
 80039dc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039e4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80039e8:	460b      	mov	r3, r1
 80039ea:	4313      	orrs	r3, r2
 80039ec:	d011      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f2:	3308      	adds	r3, #8
 80039f4:	2100      	movs	r1, #0
 80039f6:	4618      	mov	r0, r3
 80039f8:	f001 fa4a 	bl	8004e90 <RCCEx_PLL2_Config>
 80039fc:	4603      	mov	r3, r0
 80039fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	6239      	str	r1, [r7, #32]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a24:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	d011      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a32:	3308      	adds	r3, #8
 8003a34:	2101      	movs	r1, #1
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 fa2a 	bl	8004e90 <RCCEx_PLL2_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	61b9      	str	r1, [r7, #24]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	61fb      	str	r3, [r7, #28]
 8003a64:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	d011      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a72:	3308      	adds	r3, #8
 8003a74:	2102      	movs	r1, #2
 8003a76:	4618      	mov	r0, r3
 8003a78:	f001 fa0a 	bl	8004e90 <RCCEx_PLL2_Config>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	6139      	str	r1, [r7, #16]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	d011      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab2:	3328      	adds	r3, #40	@ 0x28
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f001 fa9c 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003abc:	4603      	mov	r3, r0
 8003abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ada:	2100      	movs	r1, #0
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	f003 0310 	and.w	r3, r3, #16
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4313      	orrs	r3, r2
 8003aec:	d011      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af2:	3328      	adds	r3, #40	@ 0x28
 8003af4:	2101      	movs	r1, #1
 8003af6:	4618      	mov	r0, r3
 8003af8:	f001 fa7c 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	6039      	str	r1, [r7, #0]
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	607b      	str	r3, [r7, #4]
 8003b24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	d011      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b32:	3328      	adds	r3, #40	@ 0x28
 8003b34:	2102      	movs	r1, #2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f001 fa5c 	bl	8004ff4 <RCCEx_PLL3_Config>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003b52:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e000      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003b66:	46bd      	mov	sp, r7
 8003b68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b6c:	58024400 	.word	0x58024400

08003b70 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b090      	sub	sp, #64	@ 0x40
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b7e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8003b82:	430b      	orrs	r3, r1
 8003b84:	f040 8094 	bne.w	8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8003b88:	4b9e      	ldr	r3, [pc, #632]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b8c:	f003 0307 	and.w	r3, r3, #7
 8003b90:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b94:	2b04      	cmp	r3, #4
 8003b96:	f200 8087 	bhi.w	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8003b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8003b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba0:	08003bb5 	.word	0x08003bb5
 8003ba4:	08003bdd 	.word	0x08003bdd
 8003ba8:	08003c05 	.word	0x08003c05
 8003bac:	08003ca1 	.word	0x08003ca1
 8003bb0:	08003c2d 	.word	0x08003c2d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003bb4:	4b93      	ldr	r3, [pc, #588]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bc0:	d108      	bne.n	8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f001 f810 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003bd0:	f000 bd45 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003bd8:	f000 bd41 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003bdc:	4b89      	ldr	r3, [pc, #548]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003be8:	d108      	bne.n	8003bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003bea:	f107 0318 	add.w	r3, r7, #24
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fd54 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003bf8:	f000 bd31 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003c00:	f000 bd2d 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003c04:	4b7f      	ldr	r3, [pc, #508]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c10:	d108      	bne.n	8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003c12:	f107 030c 	add.w	r3, r7, #12
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fe94 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003c20:	f000 bd1d 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003c24:	2300      	movs	r3, #0
 8003c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003c28:	f000 bd19 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003c2c:	4b75      	ldr	r3, [pc, #468]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c34:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003c36:	4b73      	ldr	r3, [pc, #460]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0304 	and.w	r3, r3, #4
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8003c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d109      	bne.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c48:	4b6e      	ldr	r3, [pc, #440]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	08db      	lsrs	r3, r3, #3
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	4a6d      	ldr	r2, [pc, #436]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003c54:	fa22 f303 	lsr.w	r3, r2, r3
 8003c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c5a:	e01f      	b.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003c5c:	4b69      	ldr	r3, [pc, #420]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c68:	d106      	bne.n	8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8003c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c70:	d102      	bne.n	8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003c72:	4b66      	ldr	r3, [pc, #408]	@ (8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8003c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c76:	e011      	b.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003c78:	4b62      	ldr	r3, [pc, #392]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c84:	d106      	bne.n	8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8003c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c8c:	d102      	bne.n	8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003c8e:	4b60      	ldr	r3, [pc, #384]	@ (8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8003c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c92:	e003      	b.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003c94:	2300      	movs	r3, #0
 8003c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003c98:	f000 bce1 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003c9c:	f000 bcdf 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003ca0:	4b5c      	ldr	r3, [pc, #368]	@ (8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8003ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ca4:	f000 bcdb 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003cac:	f000 bcd7 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8003cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cb4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8003cb8:	430b      	orrs	r3, r1
 8003cba:	f040 80ad 	bne.w	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8003cbe:	4b51      	ldr	r3, [pc, #324]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8003cc6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cce:	d056      	beq.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd6:	f200 8090 	bhi.w	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cdc:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cde:	f000 8088 	beq.w	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8003ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce4:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ce6:	f200 8088 	bhi.w	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	d032      	beq.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8003cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf2:	2b80      	cmp	r3, #128	@ 0x80
 8003cf4:	f200 8081 	bhi.w	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8003cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d014      	beq.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8003d04:	e079      	b.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003d06:	4b3f      	ldr	r3, [pc, #252]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d12:	d108      	bne.n	8003d26 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 ff67 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003d22:	f000 bc9c 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d2a:	f000 bc98 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003d2e:	4b35      	ldr	r3, [pc, #212]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d3a:	d108      	bne.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d3c:	f107 0318 	add.w	r3, r7, #24
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 fcab 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003d4a:	f000 bc88 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d52:	f000 bc84 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003d56:	4b2b      	ldr	r3, [pc, #172]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d62:	d108      	bne.n	8003d76 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003d64:	f107 030c 	add.w	r3, r7, #12
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 fdeb 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003d72:	f000 bc74 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003d76:	2300      	movs	r3, #0
 8003d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003d7a:	f000 bc70 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003d7e:	4b21      	ldr	r3, [pc, #132]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003d86:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003d88:	4b1e      	ldr	r3, [pc, #120]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d10c      	bne.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8003d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d109      	bne.n	8003dae <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	08db      	lsrs	r3, r3, #3
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	4a18      	ldr	r2, [pc, #96]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8003da6:	fa22 f303 	lsr.w	r3, r2, r3
 8003daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dac:	e01f      	b.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003dae:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dba:	d106      	bne.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8003dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dc2:	d102      	bne.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003dc4:	4b11      	ldr	r3, [pc, #68]	@ (8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8003dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dc8:	e011      	b.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003dca:	4b0e      	ldr	r3, [pc, #56]	@ (8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dd6:	d106      	bne.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8003dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dde:	d102      	bne.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003de0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8003de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003de4:	e003      	b.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003dea:	f000 bc38 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003dee:	f000 bc36 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003df2:	4b08      	ldr	r3, [pc, #32]	@ (8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8003df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003df6:	f000 bc32 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003dfe:	f000 bc2e 	b.w	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003e02:	bf00      	nop
 8003e04:	58024400 	.word	0x58024400
 8003e08:	03d09000 	.word	0x03d09000
 8003e0c:	003d0900 	.word	0x003d0900
 8003e10:	018cba80 	.word	0x018cba80
 8003e14:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8003e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e1c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8003e20:	430b      	orrs	r3, r1
 8003e22:	f040 809c 	bne.w	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8003e26:	4b9e      	ldr	r3, [pc, #632]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8003e2e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e36:	d054      	beq.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8003e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e3e:	f200 808b 	bhi.w	8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e44:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e48:	f000 8083 	beq.w	8003f52 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8003e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e52:	f200 8081 	bhi.w	8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e5c:	d02f      	beq.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e64:	d878      	bhi.n	8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8003e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d004      	beq.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e72:	d012      	beq.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8003e74:	e070      	b.n	8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003e76:	4b8a      	ldr	r3, [pc, #552]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e82:	d107      	bne.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003e84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f000 feaf 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003e92:	e3e4      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003e94:	2300      	movs	r3, #0
 8003e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003e98:	e3e1      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003e9a:	4b81      	ldr	r3, [pc, #516]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ea2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ea6:	d107      	bne.n	8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ea8:	f107 0318 	add.w	r3, r7, #24
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fbf5 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003eb6:	e3d2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ebc:	e3cf      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8003ebe:	4b78      	ldr	r3, [pc, #480]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003eca:	d107      	bne.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003ecc:	f107 030c 	add.w	r3, r7, #12
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f000 fd37 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003eda:	e3c0      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003ee0:	e3bd      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003eec:	4b6c      	ldr	r3, [pc, #432]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d10c      	bne.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8003ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d109      	bne.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003efe:	4b68      	ldr	r3, [pc, #416]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	08db      	lsrs	r3, r3, #3
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	4a66      	ldr	r2, [pc, #408]	@ (80040a4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8003f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f10:	e01e      	b.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003f12:	4b63      	ldr	r3, [pc, #396]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8003f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f26:	d102      	bne.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8003f28:	4b5f      	ldr	r3, [pc, #380]	@ (80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8003f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f2c:	e010      	b.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003f2e:	4b5c      	ldr	r3, [pc, #368]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f3a:	d106      	bne.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8003f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f42:	d102      	bne.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8003f44:	4b59      	ldr	r3, [pc, #356]	@ (80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8003f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f48:	e002      	b.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8003f4e:	e386      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8003f50:	e385      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8003f52:	4b57      	ldr	r3, [pc, #348]	@ (80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8003f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f56:	e382      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003f5c:	e37f      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8003f5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f62:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8003f66:	430b      	orrs	r3, r1
 8003f68:	f040 80a7 	bne.w	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8003f6c:	4b4c      	ldr	r3, [pc, #304]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f70:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8003f74:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f7c:	d055      	beq.n	800402a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f84:	f200 8096 	bhi.w	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f8e:	f000 8084 	beq.w	800409a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8003f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f94:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f98:	f200 808c 	bhi.w	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fa2:	d030      	beq.n	8004006 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8003fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003faa:	f200 8083 	bhi.w	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d004      	beq.n	8003fbe <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fba:	d012      	beq.n	8003fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003fbc:	e07a      	b.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003fbe:	4b38      	ldr	r3, [pc, #224]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fca:	d107      	bne.n	8003fdc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003fcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fe0b 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003fda:	e340      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003fe0:	e33d      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fee:	d107      	bne.n	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ff0:	f107 0318 	add.w	r3, r7, #24
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 fb51 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8003ffe:	e32e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004000:	2300      	movs	r3, #0
 8004002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004004:	e32b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004006:	4b26      	ldr	r3, [pc, #152]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800400e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004012:	d107      	bne.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004014:	f107 030c 	add.w	r3, r7, #12
 8004018:	4618      	mov	r0, r3
 800401a:	f000 fc93 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004022:	e31c      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004028:	e319      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800402a:	4b1d      	ldr	r3, [pc, #116]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800402c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004032:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004034:	4b1a      	ldr	r3, [pc, #104]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b04      	cmp	r3, #4
 800403e:	d10c      	bne.n	800405a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8004040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004042:	2b00      	cmp	r3, #0
 8004044:	d109      	bne.n	800405a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004046:	4b16      	ldr	r3, [pc, #88]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	08db      	lsrs	r3, r3, #3
 800404c:	f003 0303 	and.w	r3, r3, #3
 8004050:	4a14      	ldr	r2, [pc, #80]	@ (80040a4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004052:	fa22 f303 	lsr.w	r3, r2, r3
 8004056:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004058:	e01e      	b.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800405a:	4b11      	ldr	r3, [pc, #68]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004062:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004066:	d106      	bne.n	8004076 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8004068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800406a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800406e:	d102      	bne.n	8004076 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004070:	4b0d      	ldr	r3, [pc, #52]	@ (80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004074:	e010      	b.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004076:	4b0a      	ldr	r3, [pc, #40]	@ (80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004082:	d106      	bne.n	8004092 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8004084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004086:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800408a:	d102      	bne.n	8004092 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800408c:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800408e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004090:	e002      	b.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004092:	2300      	movs	r3, #0
 8004094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004096:	e2e2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004098:	e2e1      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800409a:	4b05      	ldr	r3, [pc, #20]	@ (80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800409c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800409e:	e2de      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80040a0:	58024400 	.word	0x58024400
 80040a4:	03d09000 	.word	0x03d09000
 80040a8:	003d0900 	.word	0x003d0900
 80040ac:	018cba80 	.word	0x018cba80
 80040b0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80040b8:	e2d1      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80040ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040be:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80040c2:	430b      	orrs	r3, r1
 80040c4:	f040 809c 	bne.w	8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80040c8:	4b93      	ldr	r3, [pc, #588]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80040ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040cc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80040d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80040d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040d8:	d054      	beq.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040e0:	f200 808b 	bhi.w	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80040e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040ea:	f000 8083 	beq.w	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80040ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040f4:	f200 8081 	bhi.w	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80040f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040fe:	d02f      	beq.n	8004160 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004106:	d878      	bhi.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410a:	2b00      	cmp	r3, #0
 800410c:	d004      	beq.n	8004118 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800410e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004114:	d012      	beq.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8004116:	e070      	b.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004118:	4b7f      	ldr	r3, [pc, #508]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004120:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004124:	d107      	bne.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004126:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800412a:	4618      	mov	r0, r3
 800412c:	f000 fd5e 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004134:	e293      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800413a:	e290      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800413c:	4b76      	ldr	r3, [pc, #472]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004144:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004148:	d107      	bne.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800414a:	f107 0318 	add.w	r3, r7, #24
 800414e:	4618      	mov	r0, r3
 8004150:	f000 faa4 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004158:	e281      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800415a:	2300      	movs	r3, #0
 800415c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800415e:	e27e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004160:	4b6d      	ldr	r3, [pc, #436]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800416c:	d107      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800416e:	f107 030c 	add.w	r3, r7, #12
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fbe6 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800417c:	e26f      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004182:	e26c      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004184:	4b64      	ldr	r3, [pc, #400]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004188:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800418e:	4b62      	ldr	r3, [pc, #392]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b04      	cmp	r3, #4
 8004198:	d10c      	bne.n	80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800419c:	2b00      	cmp	r3, #0
 800419e:	d109      	bne.n	80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041a0:	4b5d      	ldr	r3, [pc, #372]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	08db      	lsrs	r3, r3, #3
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	4a5c      	ldr	r2, [pc, #368]	@ (800431c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
 80041b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041b2:	e01e      	b.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80041b4:	4b58      	ldr	r3, [pc, #352]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c0:	d106      	bne.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80041c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041c8:	d102      	bne.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80041ca:	4b55      	ldr	r3, [pc, #340]	@ (8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80041cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ce:	e010      	b.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80041d0:	4b51      	ldr	r3, [pc, #324]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041dc:	d106      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80041de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041e4:	d102      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80041e6:	4b4f      	ldr	r3, [pc, #316]	@ (8004324 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ea:	e002      	b.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80041ec:	2300      	movs	r3, #0
 80041ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80041f0:	e235      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80041f2:	e234      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80041f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80041f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041f8:	e231      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80041fa:	2300      	movs	r3, #0
 80041fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80041fe:	e22e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004204:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004208:	430b      	orrs	r3, r1
 800420a:	f040 808f 	bne.w	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800420e:	4b42      	ldr	r3, [pc, #264]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004212:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004216:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800421e:	d06b      	beq.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8004220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004222:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004226:	d874      	bhi.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800422e:	d056      	beq.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8004230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004232:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004236:	d86c      	bhi.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800423a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800423e:	d03b      	beq.n	80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8004240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004242:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004246:	d864      	bhi.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800424e:	d021      	beq.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004256:	d85c      	bhi.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800425a:	2b00      	cmp	r3, #0
 800425c:	d004      	beq.n	8004268 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800425e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004264:	d004      	beq.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8004266:	e054      	b.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8004268:	f7fe fa62 	bl	8002730 <HAL_RCC_GetPCLK1Freq>
 800426c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800426e:	e1f6      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004270:	4b29      	ldr	r3, [pc, #164]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004278:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800427c:	d107      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800427e:	f107 0318 	add.w	r3, r7, #24
 8004282:	4618      	mov	r0, r3
 8004284:	f000 fa0a 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800428c:	e1e7      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800428e:	2300      	movs	r3, #0
 8004290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004292:	e1e4      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004294:	4b20      	ldr	r3, [pc, #128]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800429c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042a0:	d107      	bne.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80042a2:	f107 030c 	add.w	r3, r7, #12
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fb4c 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80042b0:	e1d5      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80042b2:	2300      	movs	r3, #0
 80042b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042b6:	e1d2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042b8:	4b17      	ldr	r3, [pc, #92]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d109      	bne.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042c4:	4b14      	ldr	r3, [pc, #80]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	08db      	lsrs	r3, r3, #3
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	4a13      	ldr	r2, [pc, #76]	@ (800431c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80042d0:	fa22 f303 	lsr.w	r3, r2, r3
 80042d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80042d6:	e1c2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80042d8:	2300      	movs	r3, #0
 80042da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042dc:	e1bf      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80042de:	4b0e      	ldr	r3, [pc, #56]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ea:	d102      	bne.n	80042f2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80042ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80042ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80042f0:	e1b5      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80042f2:	2300      	movs	r3, #0
 80042f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80042f6:	e1b2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042f8:	4b07      	ldr	r3, [pc, #28]	@ (8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004300:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004304:	d102      	bne.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004306:	4b07      	ldr	r3, [pc, #28]	@ (8004324 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800430a:	e1a8      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800430c:	2300      	movs	r3, #0
 800430e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004310:	e1a5      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004312:	2300      	movs	r3, #0
 8004314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004316:	e1a2      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004318:	58024400 	.word	0x58024400
 800431c:	03d09000 	.word	0x03d09000
 8004320:	003d0900 	.word	0x003d0900
 8004324:	018cba80 	.word	0x018cba80
 8004328:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800432c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004330:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8004334:	430b      	orrs	r3, r1
 8004336:	d173      	bne.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004338:	4b9c      	ldr	r3, [pc, #624]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800433a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004340:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004348:	d02f      	beq.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800434a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004350:	d863      	bhi.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004354:	2b00      	cmp	r3, #0
 8004356:	d004      	beq.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8004358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800435e:	d012      	beq.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8004360:	e05b      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004362:	4b92      	ldr	r3, [pc, #584]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800436a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800436e:	d107      	bne.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004370:	f107 0318 	add.w	r3, r7, #24
 8004374:	4618      	mov	r0, r3
 8004376:	f000 f991 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800437e:	e16e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004380:	2300      	movs	r3, #0
 8004382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004384:	e16b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004386:	4b89      	ldr	r3, [pc, #548]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800438e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004392:	d107      	bne.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004394:	f107 030c 	add.w	r3, r7, #12
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fad3 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80043a2:	e15c      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80043a4:	2300      	movs	r3, #0
 80043a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80043a8:	e159      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80043aa:	4b80      	ldr	r3, [pc, #512]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80043b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80043b4:	4b7d      	ldr	r3, [pc, #500]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0304 	and.w	r3, r3, #4
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d10c      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80043c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80043c6:	4b79      	ldr	r3, [pc, #484]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	08db      	lsrs	r3, r3, #3
 80043cc:	f003 0303 	and.w	r3, r3, #3
 80043d0:	4a77      	ldr	r2, [pc, #476]	@ (80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80043d2:	fa22 f303 	lsr.w	r3, r2, r3
 80043d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043d8:	e01e      	b.n	8004418 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80043da:	4b74      	ldr	r3, [pc, #464]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043e6:	d106      	bne.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80043e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043ee:	d102      	bne.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80043f0:	4b70      	ldr	r3, [pc, #448]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80043f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043f4:	e010      	b.n	8004418 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80043f6:	4b6d      	ldr	r3, [pc, #436]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004402:	d106      	bne.n	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800440a:	d102      	bne.n	8004412 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800440c:	4b6a      	ldr	r3, [pc, #424]	@ (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800440e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004410:	e002      	b.n	8004418 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004416:	e122      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004418:	e121      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800441a:	2300      	movs	r3, #0
 800441c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800441e:	e11e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004424:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004428:	430b      	orrs	r3, r1
 800442a:	d133      	bne.n	8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800442c:	4b5f      	ldr	r3, [pc, #380]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800442e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004434:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004438:	2b00      	cmp	r3, #0
 800443a:	d004      	beq.n	8004446 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800443c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004442:	d012      	beq.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8004444:	e023      	b.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004446:	4b59      	ldr	r3, [pc, #356]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004452:	d107      	bne.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004458:	4618      	mov	r0, r3
 800445a:	f000 fbc7 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800445e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004462:	e0fc      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004464:	2300      	movs	r3, #0
 8004466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004468:	e0f9      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800446a:	4b50      	ldr	r3, [pc, #320]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004476:	d107      	bne.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004478:	f107 0318 	add.w	r3, r7, #24
 800447c:	4618      	mov	r0, r3
 800447e:	f000 f90d 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004486:	e0ea      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004488:	2300      	movs	r3, #0
 800448a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800448c:	e0e7      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800448e:	2300      	movs	r3, #0
 8004490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004492:	e0e4      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004498:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800449c:	430b      	orrs	r3, r1
 800449e:	f040 808d 	bne.w	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80044a2:	4b42      	ldr	r3, [pc, #264]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80044a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80044aa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80044ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044b2:	d06b      	beq.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80044b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044ba:	d874      	bhi.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80044bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c2:	d056      	beq.n	8004572 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80044c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ca:	d86c      	bhi.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80044cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044d2:	d03b      	beq.n	800454c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80044d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044da:	d864      	bhi.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80044dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044e2:	d021      	beq.n	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80044e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044ea:	d85c      	bhi.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d004      	beq.n	80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044f8:	d004      	beq.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80044fa:	e054      	b.n	80045a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80044fc:	f000 f8b8 	bl	8004670 <HAL_RCCEx_GetD3PCLK1Freq>
 8004500:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004502:	e0ac      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004504:	4b29      	ldr	r3, [pc, #164]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800450c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004510:	d107      	bne.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004512:	f107 0318 	add.w	r3, r7, #24
 8004516:	4618      	mov	r0, r3
 8004518:	f000 f8c0 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004520:	e09d      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004522:	2300      	movs	r3, #0
 8004524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004526:	e09a      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004528:	4b20      	ldr	r3, [pc, #128]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004534:	d107      	bne.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004536:	f107 030c 	add.w	r3, r7, #12
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fa02 	bl	8004944 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004544:	e08b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004546:	2300      	movs	r3, #0
 8004548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800454a:	e088      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800454c:	4b17      	ldr	r3, [pc, #92]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b04      	cmp	r3, #4
 8004556:	d109      	bne.n	800456c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004558:	4b14      	ldr	r3, [pc, #80]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	08db      	lsrs	r3, r3, #3
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	4a13      	ldr	r2, [pc, #76]	@ (80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8004564:	fa22 f303 	lsr.w	r3, r2, r3
 8004568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800456a:	e078      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800456c:	2300      	movs	r3, #0
 800456e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004570:	e075      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004572:	4b0e      	ldr	r3, [pc, #56]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800457a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800457e:	d102      	bne.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8004580:	4b0c      	ldr	r3, [pc, #48]	@ (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8004582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004584:	e06b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004586:	2300      	movs	r3, #0
 8004588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800458a:	e068      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800458c:	4b07      	ldr	r3, [pc, #28]	@ (80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004598:	d102      	bne.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800459a:	4b07      	ldr	r3, [pc, #28]	@ (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800459c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800459e:	e05e      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80045a0:	2300      	movs	r3, #0
 80045a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045a4:	e05b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80045a6:	2300      	movs	r3, #0
 80045a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80045aa:	e058      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80045ac:	58024400 	.word	0x58024400
 80045b0:	03d09000 	.word	0x03d09000
 80045b4:	003d0900 	.word	0x003d0900
 80045b8:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80045bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80045c4:	430b      	orrs	r3, r1
 80045c6:	d148      	bne.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80045c8:	4b27      	ldr	r3, [pc, #156]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80045ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80045d0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80045d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045d8:	d02a      	beq.n	8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80045da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e0:	d838      	bhi.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80045e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d004      	beq.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80045e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ee:	d00d      	beq.n	800460c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80045f0:	e030      	b.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045fe:	d102      	bne.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8004600:	4b1a      	ldr	r3, [pc, #104]	@ (800466c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8004602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004604:	e02b      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004606:	2300      	movs	r3, #0
 8004608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800460a:	e028      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800460c:	4b16      	ldr	r3, [pc, #88]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004618:	d107      	bne.n	800462a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800461a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fae4 	bl	8004bec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004628:	e019      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800462e:	e016      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004630:	4b0d      	ldr	r3, [pc, #52]	@ (8004668 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004638:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800463c:	d107      	bne.n	800464e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800463e:	f107 0318 	add.w	r3, r7, #24
 8004642:	4618      	mov	r0, r3
 8004644:	f000 f82a 	bl	800469c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800464c:	e007      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800464e:	2300      	movs	r3, #0
 8004650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004652:	e004      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004654:	2300      	movs	r3, #0
 8004656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004658:	e001      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800465a:	2300      	movs	r3, #0
 800465c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800465e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004660:	4618      	mov	r0, r3
 8004662:	3740      	adds	r7, #64	@ 0x40
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	58024400 	.word	0x58024400
 800466c:	018cba80 	.word	0x018cba80

08004670 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004674:	f7fe f82c 	bl	80026d0 <HAL_RCC_GetHCLKFreq>
 8004678:	4602      	mov	r2, r0
 800467a:	4b06      	ldr	r3, [pc, #24]	@ (8004694 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	091b      	lsrs	r3, r3, #4
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	4904      	ldr	r1, [pc, #16]	@ (8004698 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004686:	5ccb      	ldrb	r3, [r1, r3]
 8004688:	f003 031f 	and.w	r3, r3, #31
 800468c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004690:	4618      	mov	r0, r3
 8004692:	bd80      	pop	{r7, pc}
 8004694:	58024400 	.word	0x58024400
 8004698:	08009a10 	.word	0x08009a10

0800469c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800469c:	b480      	push	{r7}
 800469e:	b089      	sub	sp, #36	@ 0x24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046a4:	4ba1      	ldr	r3, [pc, #644]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a8:	f003 0303 	and.w	r3, r3, #3
 80046ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80046ae:	4b9f      	ldr	r3, [pc, #636]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b2:	0b1b      	lsrs	r3, r3, #12
 80046b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80046ba:	4b9c      	ldr	r3, [pc, #624]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	091b      	lsrs	r3, r3, #4
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80046c6:	4b99      	ldr	r3, [pc, #612]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ca:	08db      	lsrs	r3, r3, #3
 80046cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	ee07 3a90 	vmov	s15, r3
 80046da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 8111 	beq.w	800490c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	f000 8083 	beq.w	80047f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	f200 80a1 	bhi.w	800483c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d056      	beq.n	80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004706:	e099      	b.n	800483c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004708:	4b88      	ldr	r3, [pc, #544]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d02d      	beq.n	8004770 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004714:	4b85      	ldr	r3, [pc, #532]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	08db      	lsrs	r3, r3, #3
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	4a84      	ldr	r2, [pc, #528]	@ (8004930 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004720:	fa22 f303 	lsr.w	r3, r2, r3
 8004724:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	ee07 3a90 	vmov	s15, r3
 800472c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	ee07 3a90 	vmov	s15, r3
 8004736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800473a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800473e:	4b7b      	ldr	r3, [pc, #492]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004746:	ee07 3a90 	vmov	s15, r3
 800474a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800474e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004752:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800475a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800475e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800476e:	e087      	b.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	ee07 3a90 	vmov	s15, r3
 8004776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800477a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800477e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004782:	4b6a      	ldr	r3, [pc, #424]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800478a:	ee07 3a90 	vmov	s15, r3
 800478e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004792:	ed97 6a03 	vldr	s12, [r7, #12]
 8004796:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800479a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800479e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047b2:	e065      	b.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	ee07 3a90 	vmov	s15, r3
 80047ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047c6:	4b59      	ldr	r3, [pc, #356]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ce:	ee07 3a90 	vmov	s15, r3
 80047d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80047da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047f6:	e043      	b.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	ee07 3a90 	vmov	s15, r3
 80047fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004802:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480a:	4b48      	ldr	r3, [pc, #288]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004812:	ee07 3a90 	vmov	s15, r3
 8004816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481a:	ed97 6a03 	vldr	s12, [r7, #12]
 800481e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004836:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800483a:	e021      	b.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004846:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800484a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800484e:	4b37      	ldr	r3, [pc, #220]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004856:	ee07 3a90 	vmov	s15, r3
 800485a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004862:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800486e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800487e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004880:	4b2a      	ldr	r3, [pc, #168]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004884:	0a5b      	lsrs	r3, r3, #9
 8004886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800488a:	ee07 3a90 	vmov	s15, r3
 800488e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004892:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004896:	ee37 7a87 	vadd.f32	s14, s15, s14
 800489a:	edd7 6a07 	vldr	s13, [r7, #28]
 800489e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048a6:	ee17 2a90 	vmov	r2, s15
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80048ae:	4b1f      	ldr	r3, [pc, #124]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b2:	0c1b      	lsrs	r3, r3, #16
 80048b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048b8:	ee07 3a90 	vmov	s15, r3
 80048bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80048cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048d4:	ee17 2a90 	vmov	r2, s15
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80048dc:	4b13      	ldr	r3, [pc, #76]	@ (800492c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e0:	0e1b      	lsrs	r3, r3, #24
 80048e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80048fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004902:	ee17 2a90 	vmov	r2, s15
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800490a:	e008      	b.n	800491e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	609a      	str	r2, [r3, #8]
}
 800491e:	bf00      	nop
 8004920:	3724      	adds	r7, #36	@ 0x24
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	58024400 	.word	0x58024400
 8004930:	03d09000 	.word	0x03d09000
 8004934:	46000000 	.word	0x46000000
 8004938:	4c742400 	.word	0x4c742400
 800493c:	4a742400 	.word	0x4a742400
 8004940:	4bc65d40 	.word	0x4bc65d40

08004944 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004944:	b480      	push	{r7}
 8004946:	b089      	sub	sp, #36	@ 0x24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800494c:	4ba1      	ldr	r3, [pc, #644]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	f003 0303 	and.w	r3, r3, #3
 8004954:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004956:	4b9f      	ldr	r3, [pc, #636]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495a:	0d1b      	lsrs	r3, r3, #20
 800495c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004960:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004962:	4b9c      	ldr	r3, [pc, #624]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800496e:	4b99      	ldr	r3, [pc, #612]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004972:	08db      	lsrs	r3, r3, #3
 8004974:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	ee07 3a90 	vmov	s15, r3
 8004982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004986:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 8111 	beq.w	8004bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	2b02      	cmp	r3, #2
 8004996:	f000 8083 	beq.w	8004aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2b02      	cmp	r3, #2
 800499e:	f200 80a1 	bhi.w	8004ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d003      	beq.n	80049b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d056      	beq.n	8004a5c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80049ae:	e099      	b.n	8004ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049b0:	4b88      	ldr	r3, [pc, #544]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d02d      	beq.n	8004a18 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049bc:	4b85      	ldr	r3, [pc, #532]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	08db      	lsrs	r3, r3, #3
 80049c2:	f003 0303 	and.w	r3, r3, #3
 80049c6:	4a84      	ldr	r2, [pc, #528]	@ (8004bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80049c8:	fa22 f303 	lsr.w	r3, r2, r3
 80049cc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	ee07 3a90 	vmov	s15, r3
 80049d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	ee07 3a90 	vmov	s15, r3
 80049de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049e6:	4b7b      	ldr	r3, [pc, #492]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ee:	ee07 3a90 	vmov	s15, r3
 80049f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80049fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a16:	e087      	b.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	ee07 3a90 	vmov	s15, r3
 8004a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a32:	ee07 3a90 	vmov	s15, r3
 8004a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a5a:	e065      	b.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	ee07 3a90 	vmov	s15, r3
 8004a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a6e:	4b59      	ldr	r3, [pc, #356]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a76:	ee07 3a90 	vmov	s15, r3
 8004a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a9e:	e043      	b.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aaa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ab2:	4b48      	ldr	r3, [pc, #288]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aba:	ee07 3a90 	vmov	s15, r3
 8004abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ac6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ae2:	e021      	b.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af6:	4b37      	ldr	r3, [pc, #220]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004b28:	4b2a      	ldr	r3, [pc, #168]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	0a5b      	lsrs	r3, r3, #9
 8004b2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b32:	ee07 3a90 	vmov	s15, r3
 8004b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b42:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b4e:	ee17 2a90 	vmov	r2, s15
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004b56:	4b1f      	ldr	r3, [pc, #124]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5a:	0c1b      	lsrs	r3, r3, #16
 8004b5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b60:	ee07 3a90 	vmov	s15, r3
 8004b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b70:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b7c:	ee17 2a90 	vmov	r2, s15
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004b84:	4b13      	ldr	r3, [pc, #76]	@ (8004bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b88:	0e1b      	lsrs	r3, r3, #24
 8004b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b8e:	ee07 3a90 	vmov	s15, r3
 8004b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004baa:	ee17 2a90 	vmov	r2, s15
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	609a      	str	r2, [r3, #8]
}
 8004bc6:	bf00      	nop
 8004bc8:	3724      	adds	r7, #36	@ 0x24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	58024400 	.word	0x58024400
 8004bd8:	03d09000 	.word	0x03d09000
 8004bdc:	46000000 	.word	0x46000000
 8004be0:	4c742400 	.word	0x4c742400
 8004be4:	4a742400 	.word	0x4a742400
 8004be8:	4bc65d40 	.word	0x4bc65d40

08004bec <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b089      	sub	sp, #36	@ 0x24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004bf4:	4ba0      	ldr	r3, [pc, #640]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf8:	f003 0303 	and.w	r3, r3, #3
 8004bfc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004bfe:	4b9e      	ldr	r3, [pc, #632]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c02:	091b      	lsrs	r3, r3, #4
 8004c04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c08:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004c0a:	4b9b      	ldr	r3, [pc, #620]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004c14:	4b98      	ldr	r3, [pc, #608]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c18:	08db      	lsrs	r3, r3, #3
 8004c1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	fb02 f303 	mul.w	r3, r2, r3
 8004c24:	ee07 3a90 	vmov	s15, r3
 8004c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 8111 	beq.w	8004e5a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	f000 8083 	beq.w	8004d46 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	f200 80a1 	bhi.w	8004d8a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d056      	beq.n	8004d02 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8004c54:	e099      	b.n	8004d8a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c56:	4b88      	ldr	r3, [pc, #544]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0320 	and.w	r3, r3, #32
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d02d      	beq.n	8004cbe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c62:	4b85      	ldr	r3, [pc, #532]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	08db      	lsrs	r3, r3, #3
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	4a83      	ldr	r2, [pc, #524]	@ (8004e7c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8004c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c72:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	ee07 3a90 	vmov	s15, r3
 8004c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	ee07 3a90 	vmov	s15, r3
 8004c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c8c:	4b7a      	ldr	r3, [pc, #488]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c94:	ee07 3a90 	vmov	s15, r3
 8004c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ca0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8004e80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004ca4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ca8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cb8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004cbc:	e087      	b.n	8004dce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	ee07 3a90 	vmov	s15, r3
 8004cc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8004e84 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8004ccc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cd0:	4b69      	ldr	r3, [pc, #420]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd8:	ee07 3a90 	vmov	s15, r3
 8004cdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ce0:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ce4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8004e80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004ce8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cfc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d00:	e065      	b.n	8004dce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	ee07 3a90 	vmov	s15, r3
 8004d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d0c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8004e88 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8004d10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d14:	4b58      	ldr	r3, [pc, #352]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d1c:	ee07 3a90 	vmov	s15, r3
 8004d20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d24:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d28:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8004e80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004d2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d44:	e043      	b.n	8004dce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	ee07 3a90 	vmov	s15, r3
 8004d4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d50:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8004e8c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8004d54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d58:	4b47      	ldr	r3, [pc, #284]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d60:	ee07 3a90 	vmov	s15, r3
 8004d64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d68:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d6c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8004e80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004d70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d88:	e021      	b.n	8004dce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	ee07 3a90 	vmov	s15, r3
 8004d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d94:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8004e84 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8004d98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d9c:	4b36      	ldr	r3, [pc, #216]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da4:	ee07 3a90 	vmov	s15, r3
 8004da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dac:	ed97 6a03 	vldr	s12, [r7, #12]
 8004db0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8004e80 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004db4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004db8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dc8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dcc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004dce:	4b2a      	ldr	r3, [pc, #168]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd2:	0a5b      	lsrs	r3, r3, #9
 8004dd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dd8:	ee07 3a90 	vmov	s15, r3
 8004ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004de4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004de8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004dec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004df4:	ee17 2a90 	vmov	r2, s15
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8004dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e00:	0c1b      	lsrs	r3, r3, #16
 8004e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e16:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e22:	ee17 2a90 	vmov	r2, s15
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004e2a:	4b13      	ldr	r3, [pc, #76]	@ (8004e78 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2e:	0e1b      	lsrs	r3, r3, #24
 8004e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e34:	ee07 3a90 	vmov	s15, r3
 8004e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e50:	ee17 2a90 	vmov	r2, s15
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004e58:	e008      	b.n	8004e6c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	609a      	str	r2, [r3, #8]
}
 8004e6c:	bf00      	nop
 8004e6e:	3724      	adds	r7, #36	@ 0x24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	58024400 	.word	0x58024400
 8004e7c:	03d09000 	.word	0x03d09000
 8004e80:	46000000 	.word	0x46000000
 8004e84:	4c742400 	.word	0x4c742400
 8004e88:	4a742400 	.word	0x4a742400
 8004e8c:	4bc65d40 	.word	0x4bc65d40

08004e90 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e9e:	4b53      	ldr	r3, [pc, #332]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	d101      	bne.n	8004eae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e099      	b.n	8004fe2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004eae:	4b4f      	ldr	r3, [pc, #316]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a4e      	ldr	r2, [pc, #312]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004eb4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004eb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eba:	f7fc f8a1 	bl	8001000 <HAL_GetTick>
 8004ebe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ec0:	e008      	b.n	8004ed4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ec2:	f7fc f89d 	bl	8001000 <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d901      	bls.n	8004ed4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e086      	b.n	8004fe2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ed4:	4b45      	ldr	r3, [pc, #276]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1f0      	bne.n	8004ec2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004ee0:	4b42      	ldr	r3, [pc, #264]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	031b      	lsls	r3, r3, #12
 8004eee:	493f      	ldr	r1, [pc, #252]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	025b      	lsls	r3, r3, #9
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	041b      	lsls	r3, r3, #16
 8004f12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f16:	431a      	orrs	r2, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	061b      	lsls	r3, r3, #24
 8004f20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f24:	4931      	ldr	r1, [pc, #196]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004f2a:	4b30      	ldr	r3, [pc, #192]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	492d      	ldr	r1, [pc, #180]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f40:	f023 0220 	bic.w	r2, r3, #32
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	4928      	ldr	r1, [pc, #160]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004f4e:	4b27      	ldr	r3, [pc, #156]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f52:	4a26      	ldr	r2, [pc, #152]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f54:	f023 0310 	bic.w	r3, r3, #16
 8004f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004f5a:	4b24      	ldr	r3, [pc, #144]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f5e:	4b24      	ldr	r3, [pc, #144]	@ (8004ff0 <RCCEx_PLL2_Config+0x160>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	69d2      	ldr	r2, [r2, #28]
 8004f66:	00d2      	lsls	r2, r2, #3
 8004f68:	4920      	ldr	r1, [pc, #128]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	4a1e      	ldr	r2, [pc, #120]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f74:	f043 0310 	orr.w	r3, r3, #16
 8004f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d106      	bne.n	8004f8e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004f80:	4b1a      	ldr	r3, [pc, #104]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f84:	4a19      	ldr	r2, [pc, #100]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f8c:	e00f      	b.n	8004fae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d106      	bne.n	8004fa2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004f94:	4b15      	ldr	r3, [pc, #84]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f98:	4a14      	ldr	r2, [pc, #80]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004fa0:	e005      	b.n	8004fae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	4a11      	ldr	r2, [pc, #68]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004fa8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004fae:	4b0f      	ldr	r3, [pc, #60]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004fb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004fb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fba:	f7fc f821 	bl	8001000 <HAL_GetTick>
 8004fbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004fc0:	e008      	b.n	8004fd4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004fc2:	f7fc f81d 	bl	8001000 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d901      	bls.n	8004fd4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e006      	b.n	8004fe2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004fd4:	4b05      	ldr	r3, [pc, #20]	@ (8004fec <RCCEx_PLL2_Config+0x15c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0f0      	beq.n	8004fc2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	58024400 	.word	0x58024400
 8004ff0:	ffff0007 	.word	0xffff0007

08004ff4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ffe:	2300      	movs	r3, #0
 8005000:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005002:	4b53      	ldr	r3, [pc, #332]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005006:	f003 0303 	and.w	r3, r3, #3
 800500a:	2b03      	cmp	r3, #3
 800500c:	d101      	bne.n	8005012 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e099      	b.n	8005146 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005012:	4b4f      	ldr	r3, [pc, #316]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a4e      	ldr	r2, [pc, #312]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800501c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501e:	f7fb ffef 	bl	8001000 <HAL_GetTick>
 8005022:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005024:	e008      	b.n	8005038 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005026:	f7fb ffeb 	bl	8001000 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e086      	b.n	8005146 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005038:	4b45      	ldr	r3, [pc, #276]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1f0      	bne.n	8005026 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005044:	4b42      	ldr	r3, [pc, #264]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005048:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	051b      	lsls	r3, r3, #20
 8005052:	493f      	ldr	r1, [pc, #252]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005054:	4313      	orrs	r3, r2
 8005056:	628b      	str	r3, [r1, #40]	@ 0x28
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	3b01      	subs	r3, #1
 800505e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	3b01      	subs	r3, #1
 8005068:	025b      	lsls	r3, r3, #9
 800506a:	b29b      	uxth	r3, r3
 800506c:	431a      	orrs	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	3b01      	subs	r3, #1
 8005074:	041b      	lsls	r3, r3, #16
 8005076:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	3b01      	subs	r3, #1
 8005082:	061b      	lsls	r3, r3, #24
 8005084:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005088:	4931      	ldr	r1, [pc, #196]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 800508a:	4313      	orrs	r3, r2
 800508c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800508e:	4b30      	ldr	r3, [pc, #192]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005092:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	492d      	ldr	r1, [pc, #180]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 800509c:	4313      	orrs	r3, r2
 800509e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80050a0:	4b2b      	ldr	r3, [pc, #172]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	4928      	ldr	r1, [pc, #160]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80050b2:	4b27      	ldr	r3, [pc, #156]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b6:	4a26      	ldr	r2, [pc, #152]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80050be:	4b24      	ldr	r3, [pc, #144]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050c2:	4b24      	ldr	r3, [pc, #144]	@ (8005154 <RCCEx_PLL3_Config+0x160>)
 80050c4:	4013      	ands	r3, r2
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	69d2      	ldr	r2, [r2, #28]
 80050ca:	00d2      	lsls	r2, r2, #3
 80050cc:	4920      	ldr	r1, [pc, #128]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80050d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80050e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	4a19      	ldr	r2, [pc, #100]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80050ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80050f0:	e00f      	b.n	8005112 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d106      	bne.n	8005106 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80050f8:	4b15      	ldr	r3, [pc, #84]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fc:	4a14      	ldr	r2, [pc, #80]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 80050fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005102:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005104:	e005      	b.n	8005112 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005106:	4b12      	ldr	r3, [pc, #72]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	4a11      	ldr	r2, [pc, #68]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 800510c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005110:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005112:	4b0f      	ldr	r3, [pc, #60]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a0e      	ldr	r2, [pc, #56]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 8005118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800511c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800511e:	f7fb ff6f 	bl	8001000 <HAL_GetTick>
 8005122:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005124:	e008      	b.n	8005138 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005126:	f7fb ff6b 	bl	8001000 <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	2b02      	cmp	r3, #2
 8005132:	d901      	bls.n	8005138 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e006      	b.n	8005146 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005138:	4b05      	ldr	r3, [pc, #20]	@ (8005150 <RCCEx_PLL3_Config+0x15c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0f0      	beq.n	8005126 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005144:	7bfb      	ldrb	r3, [r7, #15]
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	58024400 	.word	0x58024400
 8005154:	ffff0007 	.word	0xffff0007

08005158 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	@ 0x28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e075      	b.n	8005256 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d105      	bne.n	8005182 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f7fb fab9 	bl	80006f4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2204      	movs	r2, #4
 8005186:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f868 	bl	8005260 <HAL_SD_InitCard>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e05d      	b.n	8005256 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800519a:	f107 0308 	add.w	r3, r7, #8
 800519e:	4619      	mov	r1, r3
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 fdaf 	bl	8005d04 <HAL_SD_GetCardStatus>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e052      	b.n	8005256 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80051b0:	7e3b      	ldrb	r3, [r7, #24]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80051b6:	7e7b      	ldrb	r3, [r7, #25]
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d10a      	bne.n	80051da <HAL_SD_Init+0x82>
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d102      	bne.n	80051d0 <HAL_SD_Init+0x78>
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80051d8:	e00b      	b.n	80051f2 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d104      	bne.n	80051ec <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80051e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80051ea:	e002      	b.n	80051f2 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	4619      	mov	r1, r3
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fe6d 	bl	8005ed8 <HAL_SD_ConfigWideBusOperation>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e026      	b.n	8005256 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8005208:	f7fb fefa 	bl	8001000 <HAL_GetTick>
 800520c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800520e:	e011      	b.n	8005234 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005210:	f7fb fef6 	bl	8001000 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521e:	d109      	bne.n	8005234 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005226:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e010      	b.n	8005256 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 ff61 	bl	80060fc <HAL_SD_GetCardState>
 800523a:	4603      	mov	r3, r0
 800523c:	2b04      	cmp	r3, #4
 800523e:	d1e7      	bne.n	8005210 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3728      	adds	r7, #40	@ 0x28
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005260:	b590      	push	{r4, r7, lr}
 8005262:	b08d      	sub	sp, #52	@ 0x34
 8005264:	af02      	add	r7, sp, #8
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800526c:	2300      	movs	r3, #0
 800526e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005270:	2300      	movs	r3, #0
 8005272:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005274:	2300      	movs	r3, #0
 8005276:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005278:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800527c:	f04f 0100 	mov.w	r1, #0
 8005280:	f7fe fc76 	bl	8003b70 <HAL_RCCEx_GetPeriphCLKFreq>
 8005284:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	2b00      	cmp	r3, #0
 800528a:	d109      	bne.n	80052a0 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800529a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e070      	b.n	8005382 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a2:	0a1b      	lsrs	r3, r3, #8
 80052a4:	4a39      	ldr	r2, [pc, #228]	@ (800538c <HAL_SD_InitCard+0x12c>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	091b      	lsrs	r3, r3, #4
 80052ac:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681c      	ldr	r4, [r3, #0]
 80052b2:	466a      	mov	r2, sp
 80052b4:	f107 0318 	add.w	r3, r7, #24
 80052b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80052bc:	e882 0003 	stmia.w	r2, {r0, r1}
 80052c0:	f107 030c 	add.w	r3, r7, #12
 80052c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052c6:	4620      	mov	r0, r4
 80052c8:	f001 fbaa 	bl	8006a20 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4618      	mov	r0, r3
 80052d2:	f001 fbed 	bl	8006ab0 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d007      	beq.n	80052fe <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 80052ee:	4a28      	ldr	r2, [pc, #160]	@ (8005390 <HAL_SD_InitCard+0x130>)
 80052f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f6:	3301      	adds	r3, #1
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7fb fe8d 	bl	8001018 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 ffea 	bl	80062d8 <SD_PowerON>
 8005304:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00b      	beq.n	8005324 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e02e      	b.n	8005382 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 ff09 	bl	800613c <SD_InitCard>
 800532a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800532c:	6a3b      	ldr	r3, [r7, #32]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00b      	beq.n	800534a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e01b      	b.n	8005382 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005352:	4618      	mov	r0, r3
 8005354:	f001 fc42 	bl	8006bdc <SDMMC_CmdBlockLength>
 8005358:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800535a:	6a3b      	ldr	r3, [r7, #32]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00f      	beq.n	8005380 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a0b      	ldr	r2, [pc, #44]	@ (8005394 <HAL_SD_InitCard+0x134>)
 8005366:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e000      	b.n	8005382 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	372c      	adds	r7, #44	@ 0x2c
 8005386:	46bd      	mov	sp, r7
 8005388:	bd90      	pop	{r4, r7, pc}
 800538a:	bf00      	nop
 800538c:	014f8b59 	.word	0x014f8b59
 8005390:	00012110 	.word	0x00012110
 8005394:	1fe00fff 	.word	0x1fe00fff

08005398 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b08c      	sub	sp, #48	@ 0x30
 800539c:	af00      	add	r7, sp, #0
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	607a      	str	r2, [r7, #4]
 80053a4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d107      	bne.n	80053c0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053b4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e08d      	b.n	80054dc <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	f040 8086 	bne.w	80054da <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80053d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	441a      	add	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053de:	429a      	cmp	r2, r3
 80053e0:	d907      	bls.n	80053f2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e074      	b.n	80054dc <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2203      	movs	r2, #3
 80053f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2200      	movs	r2, #0
 8005400:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	025a      	lsls	r2, r3, #9
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005414:	2b01      	cmp	r3, #1
 8005416:	d002      	beq.n	800541e <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8005418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541a:	025b      	lsls	r3, r3, #9
 800541c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800541e:	f04f 33ff 	mov.w	r3, #4294967295
 8005422:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	025b      	lsls	r3, r3, #9
 8005428:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800542a:	2390      	movs	r3, #144	@ 0x90
 800542c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800542e:	2302      	movs	r3, #2
 8005430:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005432:	2300      	movs	r3, #0
 8005434:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8005436:	2300      	movs	r3, #0
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f107 0210 	add.w	r2, r7, #16
 8005442:	4611      	mov	r1, r2
 8005444:	4618      	mov	r0, r3
 8005446:	f001 fb9d 	bl	8006b84 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005458:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2201      	movs	r2, #1
 8005468:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d90a      	bls.n	8005486 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2282      	movs	r2, #130	@ 0x82
 8005474:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800547c:	4618      	mov	r0, r3
 800547e:	f001 fbf3 	bl	8006c68 <SDMMC_CmdReadMultiBlock>
 8005482:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005484:	e009      	b.n	800549a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2281      	movs	r2, #129	@ 0x81
 800548a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005492:	4618      	mov	r0, r3
 8005494:	f001 fbc5 	bl	8006c22 <SDMMC_CmdReadSingleBlock>
 8005498:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800549a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549c:	2b00      	cmp	r3, #0
 800549e:	d012      	beq.n	80054c6 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a0f      	ldr	r2, [pc, #60]	@ (80054e4 <HAL_SD_ReadBlocks_DMA+0x14c>)
 80054a6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ae:	431a      	orrs	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e00a      	b.n	80054dc <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80054d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80054d6:	2300      	movs	r3, #0
 80054d8:	e000      	b.n	80054dc <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 80054da:	2302      	movs	r3, #2
  }
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3730      	adds	r7, #48	@ 0x30
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	1fe00fff 	.word	0x1fe00fff

080054e8 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b08c      	sub	sp, #48	@ 0x30
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d107      	bne.n	8005510 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005504:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e08d      	b.n	800562c <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b01      	cmp	r3, #1
 800551a:	f040 8086 	bne.w	800562a <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005524:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	441a      	add	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552e:	429a      	cmp	r2, r3
 8005530:	d907      	bls.n	8005542 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005536:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e074      	b.n	800562c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2203      	movs	r2, #3
 8005546:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2200      	movs	r2, #0
 8005550:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	025a      	lsls	r2, r3, #9
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005564:	2b01      	cmp	r3, #1
 8005566:	d002      	beq.n	800556e <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8005568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800556a:	025b      	lsls	r3, r3, #9
 800556c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800556e:	f04f 33ff 	mov.w	r3, #4294967295
 8005572:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	025b      	lsls	r3, r3, #9
 8005578:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800557a:	2390      	movs	r3, #144	@ 0x90
 800557c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800557e:	2300      	movs	r3, #0
 8005580:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005582:	2300      	movs	r3, #0
 8005584:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8005586:	2300      	movs	r3, #0
 8005588:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f107 0210 	add.w	r2, r7, #16
 8005592:	4611      	mov	r1, r2
 8005594:	4618      	mov	r0, r3
 8005596:	f001 faf5 	bl	8006b84 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055a8:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2201      	movs	r2, #1
 80055b8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d90a      	bls.n	80055d6 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	22a0      	movs	r2, #160	@ 0xa0
 80055c4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055cc:	4618      	mov	r0, r3
 80055ce:	f001 fb91 	bl	8006cf4 <SDMMC_CmdWriteMultiBlock>
 80055d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80055d4:	e009      	b.n	80055ea <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2290      	movs	r2, #144	@ 0x90
 80055da:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055e2:	4618      	mov	r0, r3
 80055e4:	f001 fb63 	bl	8006cae <SDMMC_CmdWriteSingleBlock>
 80055e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80055ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d012      	beq.n	8005616 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a0f      	ldr	r2, [pc, #60]	@ (8005634 <HAL_SD_WriteBlocks_DMA+0x14c>)
 80055f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fe:	431a      	orrs	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e00a      	b.n	800562c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8005624:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
  }
}
 800562c:	4618      	mov	r0, r3
 800562e:	3730      	adds	r7, #48	@ 0x30
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	1fe00fff 	.word	0x1fe00fff

08005638 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800564c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d008      	beq.n	8005666 <HAL_SD_IRQHandler+0x2e>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d003      	beq.n	8005666 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f001 f926 	bl	80068b0 <SD_Read_IT>
 8005664:	e19a      	b.n	800599c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 80ac 	beq.w	80057ce <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800567e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	4b59      	ldr	r3, [pc, #356]	@ (80057f0 <HAL_SD_IRQHandler+0x1b8>)
 800568c:	400b      	ands	r3, r1
 800568e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800569e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ae:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d038      	beq.n	800572c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d104      	bne.n	80056ce <HAL_SD_IRQHandler+0x96>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d011      	beq.n	80056f2 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f001 fb32 	bl	8006d3c <SDMMC_CmdStopTransfer>
 80056d8:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f95b 	bl	80059a8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a3f      	ldr	r2, [pc, #252]	@ (80057f4 <HAL_SD_IRQHandler+0x1bc>)
 80056f8:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d104      	bne.n	800571c <HAL_SD_IRQHandler+0xe4>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7fb f96d 	bl	80009fc <HAL_SD_RxCpltCallback>
 8005722:	e13b      	b.n	800599c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7fb f95f 	bl	80009e8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800572a:	e137      	b.n	800599c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005732:	2b00      	cmp	r3, #0
 8005734:	f000 8132 	beq.w	800599c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2200      	movs	r2, #0
 800573e:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2200      	movs	r2, #0
 8005746:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2200      	movs	r2, #0
 800574e:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d104      	bne.n	8005764 <HAL_SD_IRQHandler+0x12c>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f003 0320 	and.w	r3, r3, #32
 8005760:	2b00      	cmp	r3, #0
 8005762:	d011      	beq.n	8005788 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4618      	mov	r0, r3
 800576a:	f001 fae7 	bl	8006d3c <SDMMC_CmdStopTransfer>
 800576e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d008      	beq.n	8005788 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	431a      	orrs	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f910 	bl	80059a8 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	2b00      	cmp	r3, #0
 800579e:	d104      	bne.n	80057aa <HAL_SD_IRQHandler+0x172>
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f003 0320 	and.w	r3, r3, #32
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7fb f91c 	bl	80009e8 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <HAL_SD_IRQHandler+0x18e>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80eb 	beq.w	800599c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fb f918 	bl	80009fc <HAL_SD_RxCpltCallback>
}
 80057cc:	e0e6      	b.n	800599c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00d      	beq.n	80057f8 <HAL_SD_IRQHandler+0x1c0>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 0308 	and.w	r3, r3, #8
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d008      	beq.n	80057f8 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f001 f8a8 	bl	800693c <SD_Write_IT>
 80057ec:	e0d6      	b.n	800599c <HAL_SD_IRQHandler+0x364>
 80057ee:	bf00      	nop
 80057f0:	ffff3ec5 	.word	0xffff3ec5
 80057f4:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057fe:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 809d 	beq.w	8005942 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800581a:	f043 0202 	orr.w	r2, r3, #2
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005828:	f003 0308 	and.w	r3, r3, #8
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005834:	f043 0208 	orr.w	r2, r3, #8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d005      	beq.n	8005856 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584e:	f043 0220 	orr.w	r2, r3, #32
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800585c:	f003 0310 	and.w	r3, r3, #16
 8005860:	2b00      	cmp	r3, #0
 8005862:	d005      	beq.n	8005870 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005868:	f043 0210 	orr.w	r2, r3, #16
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a4b      	ldr	r2, [pc, #300]	@ (80059a4 <HAL_SD_IRQHandler+0x36c>)
 8005876:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8005886:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005896:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80058b6:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 fa3d 	bl	8006d3c <SDMMC_CmdStopTransfer>
 80058c2:	4602      	mov	r2, r0
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c8:	431a      	orrs	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058dc:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058e6:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f851 	bl	80059a8 <HAL_SD_ErrorCallback>
}
 8005906:	e049      	b.n	800599c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590e:	2b00      	cmp	r3, #0
 8005910:	d044      	beq.n	800599c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005916:	2b00      	cmp	r3, #0
 8005918:	d040      	beq.n	800599c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005928:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2200      	movs	r2, #0
 8005930:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f834 	bl	80059a8 <HAL_SD_ErrorCallback>
}
 8005940:	e02c      	b.n	800599c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d025      	beq.n	800599c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005958:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005960:	f003 0304 	and.w	r3, r3, #4
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10c      	bne.n	8005982 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 0320 	and.w	r3, r3, #32
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f001 f84a 	bl	8006a0c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8005978:	e010      	b.n	800599c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f001 f832 	bl	80069e4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8005980:	e00c      	b.n	800599c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f001 f833 	bl	80069f8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8005992:	e003      	b.n	800599c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f001 f81b 	bl	80069d0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800599a:	e7ff      	b.n	800599c <HAL_SD_IRQHandler+0x364>
 800599c:	bf00      	nop
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	18000f3a 	.word	0x18000f3a

080059a8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ca:	0f9b      	lsrs	r3, r3, #30
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d6:	0e9b      	lsrs	r3, r3, #26
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	f003 030f 	and.w	r3, r3, #15
 80059de:	b2da      	uxtb	r2, r3
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059e8:	0e1b      	lsrs	r3, r3, #24
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	f003 0303 	and.w	r3, r3, #3
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059fa:	0c1b      	lsrs	r3, r3, #16
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a06:	0a1b      	lsrs	r3, r3, #8
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1c:	0d1b      	lsrs	r3, r3, #20
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a28:	0c1b      	lsrs	r3, r3, #16
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a3a:	0bdb      	lsrs	r3, r3, #15
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	b2da      	uxtb	r2, r3
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4c:	0b9b      	lsrs	r3, r3, #14
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	f003 0301 	and.w	r3, r3, #1
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a5e:	0b5b      	lsrs	r3, r3, #13
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	b2da      	uxtb	r2, r3
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a70:	0b1b      	lsrs	r3, r3, #12
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	2200      	movs	r2, #0
 8005a82:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d163      	bne.n	8005b54 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a90:	009a      	lsls	r2, r3, #2
 8005a92:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a96:	4013      	ands	r3, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8005a9c:	0f92      	lsrs	r2, r2, #30
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aa8:	0edb      	lsrs	r3, r3, #27
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f003 0307 	and.w	r3, r3, #7
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aba:	0e1b      	lsrs	r3, r3, #24
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005acc:	0d5b      	lsrs	r3, r3, #21
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ade:	0c9b      	lsrs	r3, r3, #18
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005af0:	0bdb      	lsrs	r3, r3, #15
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	f003 0307 	and.w	r3, r3, #7
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	1c5a      	adds	r2, r3, #1
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	7e1b      	ldrb	r3, [r3, #24]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	3302      	adds	r3, #2
 8005b14:	2201      	movs	r2, #1
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b1e:	fb03 f202 	mul.w	r2, r3, r2
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	7a1b      	ldrb	r3, [r3, #8]
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	f003 030f 	and.w	r3, r3, #15
 8005b30:	2201      	movs	r2, #1
 8005b32:	409a      	lsls	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b40:	0a52      	lsrs	r2, r2, #9
 8005b42:	fb03 f202 	mul.w	r2, r3, r2
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b50:	655a      	str	r2, [r3, #84]	@ 0x54
 8005b52:	e031      	b.n	8005bb8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d11d      	bne.n	8005b98 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b60:	041b      	lsls	r3, r3, #16
 8005b62:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6a:	0c1b      	lsrs	r3, r3, #16
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	3301      	adds	r3, #1
 8005b78:	029a      	lsls	r2, r3, #10
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b8c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	655a      	str	r2, [r3, #84]	@ 0x54
 8005b96:	e00f      	b.n	8005bb8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a58      	ldr	r2, [pc, #352]	@ (8005d00 <HAL_SD_GetCardCSD+0x344>)
 8005b9e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e09d      	b.n	8005cf4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bbc:	0b9b      	lsrs	r3, r3, #14
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bce:	09db      	lsrs	r3, r3, #7
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005bf0:	0fdb      	lsrs	r3, r3, #31
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005bfc:	0f5b      	lsrs	r3, r3, #29
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	f003 0303 	and.w	r3, r3, #3
 8005c04:	b2da      	uxtb	r2, r3
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c0e:	0e9b      	lsrs	r3, r3, #26
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	b2da      	uxtb	r2, r3
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c20:	0d9b      	lsrs	r3, r3, #22
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	f003 030f 	and.w	r3, r3, #15
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c32:	0d5b      	lsrs	r3, r3, #21
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	b2da      	uxtb	r2, r3
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c4e:	0c1b      	lsrs	r3, r3, #16
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c62:	0bdb      	lsrs	r3, r3, #15
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c76:	0b9b      	lsrs	r3, r3, #14
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c8a:	0b5b      	lsrs	r3, r3, #13
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c9e:	0b1b      	lsrs	r3, r3, #12
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cb2:	0a9b      	lsrs	r3, r3, #10
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cc6:	0a1b      	lsrs	r3, r3, #8
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	b2da      	uxtb	r2, r3
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cda:	085b      	lsrs	r3, r3, #1
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	1fe00fff 	.word	0x1fe00fff

08005d04 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b094      	sub	sp, #80	@ 0x50
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	d101      	bne.n	8005d24 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0a7      	b.n	8005e74 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8005d24:	f107 0308 	add.w	r3, r7, #8
 8005d28:	4619      	mov	r1, r3
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fb62 	bl	80063f4 <SD_SendSDStatus>
 8005d30:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8005d32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d011      	beq.n	8005d5c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a4f      	ldr	r2, [pc, #316]	@ (8005e7c <HAL_SD_GetCardStatus+0x178>)
 8005d3e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d46:	431a      	orrs	r2, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8005d5a:	e070      	b.n	8005e3e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	099b      	lsrs	r3, r3, #6
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	095b      	lsrs	r3, r3, #5
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	0a1b      	lsrs	r3, r3, #8
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	0e1b      	lsrs	r3, r3, #24
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	061a      	lsls	r2, r3, #24
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	021b      	lsls	r3, r3, #8
 8005d9e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005da2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	0a1b      	lsrs	r3, r3, #8
 8005da8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005dac:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	0e1b      	lsrs	r3, r3, #24
 8005db2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	0d1b      	lsrs	r3, r3, #20
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	f003 030f 	and.w	r3, r3, #15
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	0c1b      	lsrs	r3, r3, #16
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	4313      	orrs	r3, r2
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	0a9b      	lsrs	r3, r3, #10
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	0a1b      	lsrs	r3, r3, #8
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	f003 0303 	and.w	r3, r3, #3
 8005e10:	b2da      	uxtb	r2, r3
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	091b      	lsrs	r3, r3, #4
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	f003 030f 	and.w	r3, r3, #15
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	f003 030f 	and.w	r3, r3, #15
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	0e1b      	lsrs	r3, r3, #24
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fec8 	bl	8006bdc <SDMMC_CmdBlockLength>
 8005e4c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8005e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00d      	beq.n	8005e70 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a08      	ldr	r2, [pc, #32]	@ (8005e7c <HAL_SD_GetCardStatus+0x178>)
 8005e5a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e60:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8005e70:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3750      	adds	r7, #80	@ 0x50
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	1fe00fff 	.word	0x1fe00fff

08005e80 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005ed8:	b590      	push	{r4, r7, lr}
 8005eda:	b08d      	sub	sp, #52	@ 0x34
 8005edc:	af02      	add	r7, sp, #8
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2203      	movs	r2, #3
 8005eec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d02e      	beq.n	8005f56 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005efe:	d106      	bne.n	8005f0e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f0c:	e029      	b.n	8005f62 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f14:	d10a      	bne.n	8005f2c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fb64 	bl	80065e4 <SD_WideBus_Enable>
 8005f1c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f22:	6a3b      	ldr	r3, [r7, #32]
 8005f24:	431a      	orrs	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f2a:	e01a      	b.n	8005f62 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10a      	bne.n	8005f48 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fba1 	bl	800667a <SD_WideBus_Disable>
 8005f38:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	431a      	orrs	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f46:	e00c      	b.n	8005f62 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f4c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f54:	e005      	b.n	8005f62 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f5a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d007      	beq.n	8005f7a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a5f      	ldr	r2, [pc, #380]	@ (80060ec <HAL_SD_ConfigWideBusOperation+0x214>)
 8005f70:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005f78:	e096      	b.n	80060a8 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005f7a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8005f7e:	f04f 0100 	mov.w	r1, #0
 8005f82:	f7fd fdf5 	bl	8003b70 <HAL_RCCEx_GetPeriphCLKFreq>
 8005f86:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 8083 	beq.w	8006096 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	4950      	ldr	r1, [pc, #320]	@ (80060f0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8005fae:	fba1 1303 	umull	r1, r3, r1, r3
 8005fb2:	0e1b      	lsrs	r3, r3, #24
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d303      	bcc.n	8005fc0 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	61bb      	str	r3, [r7, #24]
 8005fbe:	e05a      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fc8:	d103      	bne.n	8005fd2 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e051      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fda:	d126      	bne.n	800602a <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d10e      	bne.n	8006002 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	4a43      	ldr	r2, [pc, #268]	@ (80060f4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d906      	bls.n	8005ffa <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	4a40      	ldr	r2, [pc, #256]	@ (80060f0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8005ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff4:	0e5b      	lsrs	r3, r3, #25
 8005ff6:	61bb      	str	r3, [r7, #24]
 8005ff8:	e03d      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	61bb      	str	r3, [r7, #24]
 8006000:	e039      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	69fa      	ldr	r2, [r7, #28]
 800600a:	fbb2 f3f3 	udiv	r3, r2, r3
 800600e:	4a39      	ldr	r2, [pc, #228]	@ (80060f4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d906      	bls.n	8006022 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	4a36      	ldr	r2, [pc, #216]	@ (80060f0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8006018:	fba2 2303 	umull	r2, r3, r2, r3
 800601c:	0e5b      	lsrs	r3, r3, #25
 800601e:	61bb      	str	r3, [r7, #24]
 8006020:	e029      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	61bb      	str	r3, [r7, #24]
 8006028:	e025      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10e      	bne.n	8006050 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	4a30      	ldr	r2, [pc, #192]	@ (80060f8 <HAL_SD_ConfigWideBusOperation+0x220>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d906      	bls.n	8006048 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	4a2c      	ldr	r2, [pc, #176]	@ (80060f0 <HAL_SD_ConfigWideBusOperation+0x218>)
 800603e:	fba2 2303 	umull	r2, r3, r2, r3
 8006042:	0e1b      	lsrs	r3, r3, #24
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	e016      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	61bb      	str	r3, [r7, #24]
 800604e:	e012      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	69fa      	ldr	r2, [r7, #28]
 8006058:	fbb2 f3f3 	udiv	r3, r2, r3
 800605c:	4a26      	ldr	r2, [pc, #152]	@ (80060f8 <HAL_SD_ConfigWideBusOperation+0x220>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d906      	bls.n	8006070 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	4a22      	ldr	r2, [pc, #136]	@ (80060f0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8006066:	fba2 2303 	umull	r2, r3, r2, r3
 800606a:	0e1b      	lsrs	r3, r3, #24
 800606c:	61bb      	str	r3, [r7, #24]
 800606e:	e002      	b.n	8006076 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681c      	ldr	r4, [r3, #0]
 800607a:	466a      	mov	r2, sp
 800607c:	f107 0314 	add.w	r3, r7, #20
 8006080:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006084:	e882 0003 	stmia.w	r2, {r0, r1}
 8006088:	f107 0308 	add.w	r3, r7, #8
 800608c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800608e:	4620      	mov	r0, r4
 8006090:	f000 fcc6 	bl	8006a20 <SDMMC_Init>
 8006094:	e008      	b.n	80060a8 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800609a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 fd93 	bl	8006bdc <SDMMC_CmdBlockLength>
 80060b6:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00c      	beq.n	80060d8 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a0a      	ldr	r2, [pc, #40]	@ (80060ec <HAL_SD_ConfigWideBusOperation+0x214>)
 80060c4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 80060e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	372c      	adds	r7, #44	@ 0x2c
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd90      	pop	{r4, r7, pc}
 80060ec:	1fe00fff 	.word	0x1fe00fff
 80060f0:	55e63b89 	.word	0x55e63b89
 80060f4:	02faf080 	.word	0x02faf080
 80060f8:	017d7840 	.word	0x017d7840

080060fc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006104:	2300      	movs	r3, #0
 8006106:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006108:	f107 030c 	add.w	r3, r7, #12
 800610c:	4619      	mov	r1, r3
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fa40 	bl	8006594 <SD_SendStatus>
 8006114:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	0a5b      	lsrs	r3, r3, #9
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006132:	693b      	ldr	r3, [r7, #16]
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b090      	sub	sp, #64	@ 0x40
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8006144:	2300      	movs	r3, #0
 8006146:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8006148:	f7fa ff5a 	bl	8001000 <HAL_GetTick>
 800614c:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fcbd 	bl	8006ad2 <SDMMC_GetPowerState>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d102      	bne.n	8006164 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800615e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8006162:	e0b5      	b.n	80062d0 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006168:	2b03      	cmp	r3, #3
 800616a:	d02e      	beq.n	80061ca <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4618      	mov	r0, r3
 8006172:	f000 ff08 	bl	8006f86 <SDMMC_CmdSendCID>
 8006176:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8006178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <SD_InitCard+0x46>
    {
      return errorstate;
 800617e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006180:	e0a6      	b.n	80062d0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2100      	movs	r1, #0
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fce8 	bl	8006b5e <SDMMC_GetResponse>
 800618e:	4602      	mov	r2, r0
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2104      	movs	r1, #4
 800619a:	4618      	mov	r0, r3
 800619c:	f000 fcdf 	bl	8006b5e <SDMMC_GetResponse>
 80061a0:	4602      	mov	r2, r0
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2108      	movs	r1, #8
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fcd6 	bl	8006b5e <SDMMC_GetResponse>
 80061b2:	4602      	mov	r2, r0
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	210c      	movs	r1, #12
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fccd 	bl	8006b5e <SDMMC_GetResponse>
 80061c4:	4602      	mov	r2, r0
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ce:	2b03      	cmp	r3, #3
 80061d0:	d01d      	beq.n	800620e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 80061d2:	e019      	b.n	8006208 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f107 020a 	add.w	r2, r7, #10
 80061dc:	4611      	mov	r1, r2
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 ff10 	bl	8007004 <SDMMC_CmdSetRelAdd>
 80061e4:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 80061e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d001      	beq.n	80061f0 <SD_InitCard+0xb4>
      {
        return errorstate;
 80061ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ee:	e06f      	b.n	80062d0 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 80061f0:	f7fa ff06 	bl	8001000 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	f241 3287 	movw	r2, #4999	@ 0x1387
 80061fe:	4293      	cmp	r3, r2
 8006200:	d902      	bls.n	8006208 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8006202:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006206:	e063      	b.n	80062d0 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8006208:	897b      	ldrh	r3, [r7, #10]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d0e2      	beq.n	80061d4 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006212:	2b03      	cmp	r3, #3
 8006214:	d036      	beq.n	8006284 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006216:	897b      	ldrh	r3, [r7, #10]
 8006218:	461a      	mov	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006226:	041b      	lsls	r3, r3, #16
 8006228:	4619      	mov	r1, r3
 800622a:	4610      	mov	r0, r2
 800622c:	f000 feca 	bl	8006fc4 <SDMMC_CmdSendCSD>
 8006230:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8006232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <SD_InitCard+0x100>
    {
      return errorstate;
 8006238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623a:	e049      	b.n	80062d0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2100      	movs	r1, #0
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fc8b 	bl	8006b5e <SDMMC_GetResponse>
 8006248:	4602      	mov	r2, r0
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2104      	movs	r1, #4
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fc82 	bl	8006b5e <SDMMC_GetResponse>
 800625a:	4602      	mov	r2, r0
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2108      	movs	r1, #8
 8006266:	4618      	mov	r0, r3
 8006268:	f000 fc79 	bl	8006b5e <SDMMC_GetResponse>
 800626c:	4602      	mov	r2, r0
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	210c      	movs	r1, #12
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fc70 	bl	8006b5e <SDMMC_GetResponse>
 800627e:	4602      	mov	r2, r0
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2104      	movs	r1, #4
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fc67 	bl	8006b5e <SDMMC_GetResponse>
 8006290:	4603      	mov	r3, r0
 8006292:	0d1a      	lsrs	r2, r3, #20
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006298:	f107 030c 	add.w	r3, r7, #12
 800629c:	4619      	mov	r1, r3
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7ff fb8c 	bl	80059bc <HAL_SD_GetCardCSD>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80062aa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80062ae:	e00f      	b.n	80062d0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b8:	041b      	lsls	r3, r3, #16
 80062ba:	4619      	mov	r1, r3
 80062bc:	4610      	mov	r0, r2
 80062be:	f000 fd79 	bl	8006db4 <SDMMC_CmdSelDesel>
 80062c2:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <SD_InitCard+0x192>
  {
    return errorstate;
 80062ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062cc:	e000      	b.n	80062d0 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3740      	adds	r7, #64	@ 0x40
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062e0:	2300      	movs	r3, #0
 80062e2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f000 fd82 	bl	8006dfa <SDMMC_CmdGoIdleState>
 80062f6:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <SD_PowerON+0x2a>
  {
    return errorstate;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	e072      	b.n	80063e8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4618      	mov	r0, r3
 8006308:	f000 fd95 	bl	8006e36 <SDMMC_CmdOperCond>
 800630c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006314:	d10d      	bne.n	8006332 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4618      	mov	r0, r3
 8006322:	f000 fd6a 	bl	8006dfa <SDMMC_CmdGoIdleState>
 8006326:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d004      	beq.n	8006338 <SD_PowerON+0x60>
    {
      return errorstate;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	e05a      	b.n	80063e8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633c:	2b01      	cmp	r3, #1
 800633e:	d137      	bne.n	80063b0 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2100      	movs	r1, #0
 8006346:	4618      	mov	r0, r3
 8006348:	f000 fd95 	bl	8006e76 <SDMMC_CmdAppCommand>
 800634c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d02d      	beq.n	80063b0 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006354:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006358:	e046      	b.n	80063e8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2100      	movs	r1, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fd88 	bl	8006e76 <SDMMC_CmdAppCommand>
 8006366:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <SD_PowerON+0x9a>
    {
      return errorstate;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	e03a      	b.n	80063e8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	491e      	ldr	r1, [pc, #120]	@ (80063f0 <SD_PowerON+0x118>)
 8006378:	4618      	mov	r0, r3
 800637a:	f000 fd9f 	bl	8006ebc <SDMMC_CmdAppOperCommand>
 800637e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006386:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800638a:	e02d      	b.n	80063e8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2100      	movs	r1, #0
 8006392:	4618      	mov	r0, r3
 8006394:	f000 fbe3 	bl	8006b5e <SDMMC_GetResponse>
 8006398:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	0fdb      	lsrs	r3, r3, #31
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d101      	bne.n	80063a6 <SD_PowerON+0xce>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e000      	b.n	80063a8 <SD_PowerON+0xd0>
 80063a6:	2300      	movs	r3, #0
 80063a8:	613b      	str	r3, [r7, #16]

    count++;
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	3301      	adds	r3, #1
 80063ae:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d802      	bhi.n	80063c0 <SD_PowerON+0xe8>
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d0cc      	beq.n	800635a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d902      	bls.n	80063d0 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80063ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063ce:	e00b      	b.n	80063e8 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	c1100000 	.word	0xc1100000

080063f4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b08c      	sub	sp, #48	@ 0x30
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80063fe:	f7fa fdff 	bl	8001000 <HAL_GetTick>
 8006402:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2100      	movs	r1, #0
 800640e:	4618      	mov	r0, r3
 8006410:	f000 fba5 	bl	8006b5e <SDMMC_GetResponse>
 8006414:	4603      	mov	r3, r0
 8006416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800641a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800641e:	d102      	bne.n	8006426 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006420:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006424:	e0b0      	b.n	8006588 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2140      	movs	r1, #64	@ 0x40
 800642c:	4618      	mov	r0, r3
 800642e:	f000 fbd5 	bl	8006bdc <SDMMC_CmdBlockLength>
 8006432:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006434:	6a3b      	ldr	r3, [r7, #32]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d005      	beq.n	8006446 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	e0a0      	b.n	8006588 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644e:	041b      	lsls	r3, r3, #16
 8006450:	4619      	mov	r1, r3
 8006452:	4610      	mov	r0, r2
 8006454:	f000 fd0f 	bl	8006e76 <SDMMC_CmdAppCommand>
 8006458:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	e08d      	b.n	8006588 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800646c:	f04f 33ff 	mov.w	r3, #4294967295
 8006470:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8006472:	2340      	movs	r3, #64	@ 0x40
 8006474:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8006476:	2360      	movs	r3, #96	@ 0x60
 8006478:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800647a:	2302      	movs	r3, #2
 800647c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800647e:	2300      	movs	r3, #0
 8006480:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006482:	2301      	movs	r3, #1
 8006484:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f107 0208 	add.w	r2, r7, #8
 800648e:	4611      	mov	r1, r2
 8006490:	4618      	mov	r0, r3
 8006492:	f000 fb77 	bl	8006b84 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4618      	mov	r0, r3
 800649c:	f000 fdf7 	bl	800708e <SDMMC_CmdStatusRegister>
 80064a0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80064a2:	6a3b      	ldr	r3, [r7, #32]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d02b      	beq.n	8006500 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	e069      	b.n	8006588 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d013      	beq.n	80064ea <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 80064c2:	2300      	movs	r3, #0
 80064c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064c6:	e00d      	b.n	80064e4 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 fad1 	bl	8006a74 <SDMMC_ReadFIFO>
 80064d2:	4602      	mov	r2, r0
 80064d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d6:	601a      	str	r2, [r3, #0]
        pData++;
 80064d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064da:	3304      	adds	r3, #4
 80064dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 80064de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e0:	3301      	adds	r3, #1
 80064e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e6:	2b07      	cmp	r3, #7
 80064e8:	d9ee      	bls.n	80064c8 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80064ea:	f7fa fd89 	bl	8001000 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f8:	d102      	bne.n	8006500 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80064fa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80064fe:	e043      	b.n	8006588 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006506:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800650a:	2b00      	cmp	r3, #0
 800650c:	d0d2      	beq.n	80064b4 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006514:	f003 0308 	and.w	r3, r3, #8
 8006518:	2b00      	cmp	r3, #0
 800651a:	d001      	beq.n	8006520 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800651c:	2308      	movs	r3, #8
 800651e:	e033      	b.n	8006588 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800652e:	2302      	movs	r3, #2
 8006530:	e02a      	b.n	8006588 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006538:	f003 0320 	and.w	r3, r3, #32
 800653c:	2b00      	cmp	r3, #0
 800653e:	d017      	beq.n	8006570 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8006540:	2320      	movs	r3, #32
 8006542:	e021      	b.n	8006588 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	f000 fa93 	bl	8006a74 <SDMMC_ReadFIFO>
 800654e:	4602      	mov	r2, r0
 8006550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006552:	601a      	str	r2, [r3, #0]
    pData++;
 8006554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006556:	3304      	adds	r3, #4
 8006558:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800655a:	f7fa fd51 	bl	8001000 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d102      	bne.n	8006570 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800656a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800656e:	e00b      	b.n	8006588 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1e2      	bne.n	8006544 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a03      	ldr	r2, [pc, #12]	@ (8006590 <SD_SendSDStatus+0x19c>)
 8006584:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3730      	adds	r7, #48	@ 0x30
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	18000f3a 	.word	0x18000f3a

08006594 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d102      	bne.n	80065aa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80065a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80065a8:	e018      	b.n	80065dc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b2:	041b      	lsls	r3, r3, #16
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f000 fd46 	bl	8007048 <SDMMC_CmdSendStatus>
 80065bc:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	e009      	b.n	80065dc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2100      	movs	r1, #0
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 fac5 	bl	8006b5e <SDMMC_GetResponse>
 80065d4:	4602      	mov	r2, r0
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b086      	sub	sp, #24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80065ec:	2300      	movs	r3, #0
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	2300      	movs	r3, #0
 80065f2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2100      	movs	r1, #0
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 faaf 	bl	8006b5e <SDMMC_GetResponse>
 8006600:	4603      	mov	r3, r0
 8006602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006606:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800660a:	d102      	bne.n	8006612 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800660c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006610:	e02f      	b.n	8006672 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006612:	f107 030c 	add.w	r3, r7, #12
 8006616:	4619      	mov	r1, r3
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f879 	bl	8006710 <SD_FindSCR>
 800661e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	e023      	b.n	8006672 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d01c      	beq.n	800666e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800663c:	041b      	lsls	r3, r3, #16
 800663e:	4619      	mov	r1, r3
 8006640:	4610      	mov	r0, r2
 8006642:	f000 fc18 	bl	8006e76 <SDMMC_CmdAppCommand>
 8006646:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	e00f      	b.n	8006672 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2102      	movs	r1, #2
 8006658:	4618      	mov	r0, r3
 800665a:	f000 fc4f 	bl	8006efc <SDMMC_CmdBusWidth>
 800665e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d001      	beq.n	800666a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	e003      	b.n	8006672 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800666a:	2300      	movs	r3, #0
 800666c:	e001      	b.n	8006672 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800666e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b086      	sub	sp, #24
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	2300      	movs	r3, #0
 8006688:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2100      	movs	r1, #0
 8006690:	4618      	mov	r0, r3
 8006692:	f000 fa64 	bl	8006b5e <SDMMC_GetResponse>
 8006696:	4603      	mov	r3, r0
 8006698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800669c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066a0:	d102      	bne.n	80066a8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80066a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80066a6:	e02f      	b.n	8006708 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80066a8:	f107 030c 	add.w	r3, r7, #12
 80066ac:	4619      	mov	r1, r3
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f82e 	bl	8006710 <SD_FindSCR>
 80066b4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	e023      	b.n	8006708 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d01c      	beq.n	8006704 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d2:	041b      	lsls	r3, r3, #16
 80066d4:	4619      	mov	r1, r3
 80066d6:	4610      	mov	r0, r2
 80066d8:	f000 fbcd 	bl	8006e76 <SDMMC_CmdAppCommand>
 80066dc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	e00f      	b.n	8006708 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2100      	movs	r1, #0
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 fc04 	bl	8006efc <SDMMC_CmdBusWidth>
 80066f4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d001      	beq.n	8006700 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	e003      	b.n	8006708 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006700:	2300      	movs	r3, #0
 8006702:	e001      	b.n	8006708 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006704:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006708:	4618      	mov	r0, r3
 800670a:	3718      	adds	r7, #24
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b08e      	sub	sp, #56	@ 0x38
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800671a:	f7fa fc71 	bl	8001000 <HAL_GetTick>
 800671e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006724:	2300      	movs	r3, #0
 8006726:	60bb      	str	r3, [r7, #8]
 8006728:	2300      	movs	r3, #0
 800672a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2108      	movs	r1, #8
 8006736:	4618      	mov	r0, r3
 8006738:	f000 fa50 	bl	8006bdc <SDMMC_CmdBlockLength>
 800673c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800673e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006740:	2b00      	cmp	r3, #0
 8006742:	d001      	beq.n	8006748 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006746:	e0ad      	b.n	80068a4 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006750:	041b      	lsls	r3, r3, #16
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f000 fb8e 	bl	8006e76 <SDMMC_CmdAppCommand>
 800675a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006764:	e09e      	b.n	80068a4 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006766:	f04f 33ff 	mov.w	r3, #4294967295
 800676a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800676c:	2308      	movs	r3, #8
 800676e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006770:	2330      	movs	r3, #48	@ 0x30
 8006772:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006774:	2302      	movs	r3, #2
 8006776:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006778:	2300      	movs	r3, #0
 800677a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800677c:	2301      	movs	r3, #1
 800677e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f107 0210 	add.w	r2, r7, #16
 8006788:	4611      	mov	r1, r2
 800678a:	4618      	mov	r0, r3
 800678c:	f000 f9fa 	bl	8006b84 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4618      	mov	r0, r3
 8006796:	f000 fbd4 	bl	8006f42 <SDMMC_CmdSendSCR>
 800679a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800679c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d027      	beq.n	80067f2 <SD_FindSCR+0xe2>
  {
    return errorstate;
 80067a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a4:	e07e      	b.n	80068a4 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d113      	bne.n	80067dc <SD_FindSCR+0xcc>
 80067b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d110      	bne.n	80067dc <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 f958 	bl	8006a74 <SDMMC_ReadFIFO>
 80067c4:	4603      	mov	r3, r0
 80067c6:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f000 f951 	bl	8006a74 <SDMMC_ReadFIFO>
 80067d2:	4603      	mov	r3, r0
 80067d4:	60fb      	str	r3, [r7, #12]
      index++;
 80067d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067d8:	3301      	adds	r3, #1
 80067da:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80067dc:	f7fa fc10 	bl	8001000 <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ea:	d102      	bne.n	80067f2 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80067ec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80067f0:	e058      	b.n	80068a4 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067f8:	f240 532a 	movw	r3, #1322	@ 0x52a
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0d1      	beq.n	80067a6 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d005      	beq.n	800681c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2208      	movs	r2, #8
 8006816:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006818:	2308      	movs	r3, #8
 800681a:	e043      	b.n	80068a4 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d005      	beq.n	8006836 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2202      	movs	r2, #2
 8006830:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006832:	2302      	movs	r3, #2
 8006834:	e036      	b.n	80068a4 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683c:	f003 0320 	and.w	r3, r3, #32
 8006840:	2b00      	cmp	r3, #0
 8006842:	d005      	beq.n	8006850 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2220      	movs	r2, #32
 800684a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800684c:	2320      	movs	r3, #32
 800684e:	e029      	b.n	80068a4 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a15      	ldr	r2, [pc, #84]	@ (80068ac <SD_FindSCR+0x19c>)
 8006856:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	061a      	lsls	r2, r3, #24
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	021b      	lsls	r3, r3, #8
 8006860:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006864:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	0a1b      	lsrs	r3, r3, #8
 800686a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800686e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	0e1b      	lsrs	r3, r3, #24
 8006874:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006878:	601a      	str	r2, [r3, #0]
    scr++;
 800687a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800687c:	3304      	adds	r3, #4
 800687e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	061a      	lsls	r2, r3, #24
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800688c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	0a1b      	lsrs	r3, r3, #8
 8006892:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006896:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	0e1b      	lsrs	r3, r3, #24
 800689c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800689e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3738      	adds	r7, #56	@ 0x38
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	18000f3a 	.word	0x18000f3a

080068b0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068bc:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c2:	2b1f      	cmp	r3, #31
 80068c4:	d936      	bls.n	8006934 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80068c6:	2300      	movs	r3, #0
 80068c8:	617b      	str	r3, [r7, #20]
 80068ca:	e027      	b.n	800691c <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f000 f8cf 	bl	8006a74 <SDMMC_ReadFIFO>
 80068d6:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	3301      	adds	r3, #1
 80068e4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	0a1b      	lsrs	r3, r3, #8
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	3301      	adds	r3, #1
 80068f4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	0c1b      	lsrs	r3, r3, #16
 80068fa:	b2da      	uxtb	r2, r3
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	3301      	adds	r3, #1
 8006904:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	0e1b      	lsrs	r3, r3, #24
 800690a:	b2da      	uxtb	r2, r3
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	3301      	adds	r3, #1
 8006914:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	3301      	adds	r3, #1
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	2b07      	cmp	r3, #7
 8006920:	d9d4      	bls.n	80068cc <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f1a3 0220 	sub.w	r2, r3, #32
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 8006934:	bf00      	nop
 8006936:	3718      	adds	r7, #24
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	2b1f      	cmp	r3, #31
 8006950:	d93a      	bls.n	80069c8 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8006952:	2300      	movs	r3, #0
 8006954:	617b      	str	r3, [r7, #20]
 8006956:	e02b      	b.n	80069b0 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	3301      	adds	r3, #1
 8006962:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	021a      	lsls	r2, r3, #8
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	4313      	orrs	r3, r2
 800696e:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	3301      	adds	r3, #1
 8006974:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	041a      	lsls	r2, r3, #16
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	3301      	adds	r3, #1
 8006986:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	061a      	lsls	r2, r3, #24
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4313      	orrs	r3, r2
 8006992:	60fb      	str	r3, [r7, #12]
      tmp++;
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	3301      	adds	r3, #1
 8006998:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f107 020c 	add.w	r2, r7, #12
 80069a2:	4611      	mov	r1, r2
 80069a4:	4618      	mov	r0, r3
 80069a6:	f000 f872 	bl	8006a8e <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	3301      	adds	r3, #1
 80069ae:	617b      	str	r3, [r7, #20]
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2b07      	cmp	r3, #7
 80069b4:	d9d0      	bls.n	8006958 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	f1a3 0220 	sub.w	r2, r3, #32
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	621a      	str	r2, [r3, #32]
  }
}
 80069c8:	bf00      	nop
 80069ca:	3718      	adds	r7, #24
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b083      	sub	sp, #12
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8006a14:	bf00      	nop
 8006a16:	370c      	adds	r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8006a20:	b084      	sub	sp, #16
 8006a22:	b480      	push	{r7}
 8006a24:	b085      	sub	sp, #20
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	f107 001c 	add.w	r0, r7, #28
 8006a2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006a32:	2300      	movs	r3, #0
 8006a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8006a36:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8006a38:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8006a3a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8006a3e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8006a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8006a42:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8006a46:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	4b07      	ldr	r3, [pc, #28]	@ (8006a70 <SDMMC_Init+0x50>)
 8006a54:	4013      	ands	r3, r2
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	b004      	add	sp, #16
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	ffc02c00 	.word	0xffc02c00

08006a74 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	370c      	adds	r7, #12
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f043 0203 	orr.w	r2, r3, #3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr

08006ad2 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b083      	sub	sp, #12
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0303 	and.w	r3, r3, #3
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
	...

08006af0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006afa:	2300      	movs	r3, #0
 8006afc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006b0e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8006b14:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8006b1a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68da      	ldr	r2, [r3, #12]
 8006b26:	4b06      	ldr	r3, [pc, #24]	@ (8006b40 <SDMMC_SendCommand+0x50>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3714      	adds	r7, #20
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr
 8006b40:	fffee0c0 	.word	0xfffee0c0

08006b44 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	b2db      	uxtb	r3, r3
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b085      	sub	sp, #20
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	3314      	adds	r3, #20
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	4413      	add	r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006baa:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8006bb0:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8006bb6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006bce:	2300      	movs	r3, #0

}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006bea:	2310      	movs	r3, #16
 8006bec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006bee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006bf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006bfc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006bfe:	f107 0308 	add.w	r3, r7, #8
 8006c02:	4619      	mov	r1, r3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7ff ff73 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c0e:	2110      	movs	r1, #16
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 fa5f 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006c16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c18:	69fb      	ldr	r3, [r7, #28]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3720      	adds	r7, #32
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b088      	sub	sp, #32
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
 8006c2a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006c30:	2311      	movs	r3, #17
 8006c32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c44:	f107 0308 	add.w	r3, r7, #8
 8006c48:	4619      	mov	r1, r3
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7ff ff50 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c54:	2111      	movs	r1, #17
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fa3c 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006c5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c5e:	69fb      	ldr	r3, [r7, #28]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3720      	adds	r7, #32
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b088      	sub	sp, #32
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006c76:	2312      	movs	r3, #18
 8006c78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c80:	2300      	movs	r3, #0
 8006c82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c88:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c8a:	f107 0308 	add.w	r3, r7, #8
 8006c8e:	4619      	mov	r1, r3
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f7ff ff2d 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c9a:	2112      	movs	r1, #18
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fa19 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006ca2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ca4:	69fb      	ldr	r3, [r7, #28]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3720      	adds	r7, #32
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b088      	sub	sp, #32
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
 8006cb6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006cbc:	2318      	movs	r3, #24
 8006cbe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006cc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cd0:	f107 0308 	add.w	r3, r7, #8
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff ff0a 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ce0:	2118      	movs	r1, #24
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 f9f6 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006ce8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cea:	69fb      	ldr	r3, [r7, #28]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3720      	adds	r7, #32
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b088      	sub	sp, #32
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006d02:	2319      	movs	r3, #25
 8006d04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d14:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d16:	f107 0308 	add.w	r3, r7, #8
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f7ff fee7 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d26:	2119      	movs	r1, #25
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 f9d3 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006d2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d30:	69fb      	ldr	r3, [r7, #28]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3720      	adds	r7, #32
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006d48:	230c      	movs	r3, #12
 8006d4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d5a:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d74:	f107 0308 	add.w	r3, r7, #8
 8006d78:	4619      	mov	r1, r3
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7ff feb8 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8006d80:	4a0b      	ldr	r2, [pc, #44]	@ (8006db0 <SDMMC_CmdStopTransfer+0x74>)
 8006d82:	210c      	movs	r1, #12
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f9a5 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006d8a:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d9e:	d101      	bne.n	8006da4 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8006da0:	2300      	movs	r3, #0
 8006da2:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8006da4:	69fb      	ldr	r3, [r7, #28]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3720      	adds	r7, #32
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	05f5e100 	.word	0x05f5e100

08006db4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b088      	sub	sp, #32
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006dc2:	2307      	movs	r3, #7
 8006dc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006dc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006dca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006dd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006dd4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006dd6:	f107 0308 	add.w	r3, r7, #8
 8006dda:	4619      	mov	r1, r3
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f7ff fe87 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006de6:	2107      	movs	r1, #7
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f973 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006dee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006df0:	69fb      	ldr	r3, [r7, #28]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3720      	adds	r7, #32
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b088      	sub	sp, #32
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006e06:	2300      	movs	r3, #0
 8006e08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e18:	f107 0308 	add.w	r3, r7, #8
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff fe66 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fb97 	bl	8007558 <SDMMC_GetCmdError>
 8006e2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e2c:	69fb      	ldr	r3, [r7, #28]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3720      	adds	r7, #32
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b088      	sub	sp, #32
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006e3e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8006e42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006e44:	2308      	movs	r3, #8
 8006e46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e58:	f107 0308 	add.w	r3, r7, #8
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7ff fe46 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fb29 	bl	80074bc <SDMMC_GetCmdResp7>
 8006e6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e6c:	69fb      	ldr	r3, [r7, #28]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3720      	adds	r7, #32
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b088      	sub	sp, #32
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006e84:	2337      	movs	r3, #55	@ 0x37
 8006e86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e98:	f107 0308 	add.w	r3, r7, #8
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7ff fe26 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ea8:	2137      	movs	r1, #55	@ 0x37
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f912 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006eb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006eb2:	69fb      	ldr	r3, [r7, #28]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3720      	adds	r7, #32
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b088      	sub	sp, #32
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006eca:	2329      	movs	r3, #41	@ 0x29
 8006ecc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ece:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ed2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ed8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006edc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ede:	f107 0308 	add.w	r3, r7, #8
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f7ff fe03 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa2e 	bl	800734c <SDMMC_GetCmdResp3>
 8006ef0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ef2:	69fb      	ldr	r3, [r7, #28]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3720      	adds	r7, #32
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b088      	sub	sp, #32
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006f0a:	2306      	movs	r3, #6
 8006f0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006f0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006f12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f14:	2300      	movs	r3, #0
 8006f16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f1c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f1e:	f107 0308 	add.w	r3, r7, #8
 8006f22:	4619      	mov	r1, r3
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f7ff fde3 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f2e:	2106      	movs	r1, #6
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f8cf 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006f36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f38:	69fb      	ldr	r3, [r7, #28]
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3720      	adds	r7, #32
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b088      	sub	sp, #32
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006f4e:	2333      	movs	r3, #51	@ 0x33
 8006f50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006f52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006f56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f60:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f62:	f107 0308 	add.w	r3, r7, #8
 8006f66:	4619      	mov	r1, r3
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f7ff fdc1 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f72:	2133      	movs	r1, #51	@ 0x33
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 f8ad 	bl	80070d4 <SDMMC_GetCmdResp1>
 8006f7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f7c:	69fb      	ldr	r3, [r7, #28]
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3720      	adds	r7, #32
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b088      	sub	sp, #32
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006f92:	2302      	movs	r3, #2
 8006f94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006f96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006f9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006fa4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006fa6:	f107 0308 	add.w	r3, r7, #8
 8006faa:	4619      	mov	r1, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f7ff fd9f 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f980 	bl	80072b8 <SDMMC_GetCmdResp2>
 8006fb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fba:	69fb      	ldr	r3, [r7, #28]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3720      	adds	r7, #32
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b088      	sub	sp, #32
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006fd2:	2309      	movs	r3, #9
 8006fd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006fd6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006fda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006fe4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006fe6:	f107 0308 	add.w	r3, r7, #8
 8006fea:	4619      	mov	r1, r3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f7ff fd7f 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f960 	bl	80072b8 <SDMMC_GetCmdResp2>
 8006ff8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ffa:	69fb      	ldr	r3, [r7, #28]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3720      	adds	r7, #32
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b088      	sub	sp, #32
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007012:	2303      	movs	r3, #3
 8007014:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007016:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800701a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800701c:	2300      	movs	r3, #0
 800701e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007020:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007024:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007026:	f107 0308 	add.w	r3, r7, #8
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7ff fd5f 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	2103      	movs	r1, #3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f9c8 	bl	80073cc <SDMMC_GetCmdResp6>
 800703c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800703e:	69fb      	ldr	r3, [r7, #28]
}
 8007040:	4618      	mov	r0, r3
 8007042:	3720      	adds	r7, #32
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b088      	sub	sp, #32
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
 8007050:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007056:	230d      	movs	r3, #13
 8007058:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800705a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800705e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007060:	2300      	movs	r3, #0
 8007062:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007068:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800706a:	f107 0308 	add.w	r3, r7, #8
 800706e:	4619      	mov	r1, r3
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7ff fd3d 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8007076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800707a:	210d      	movs	r1, #13
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 f829 	bl	80070d4 <SDMMC_GetCmdResp1>
 8007082:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007084:	69fb      	ldr	r3, [r7, #28]
}
 8007086:	4618      	mov	r0, r3
 8007088:	3720      	adds	r7, #32
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800708e:	b580      	push	{r7, lr}
 8007090:	b088      	sub	sp, #32
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8007096:	2300      	movs	r3, #0
 8007098:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800709a:	230d      	movs	r3, #13
 800709c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800709e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80070a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80070a4:	2300      	movs	r3, #0
 80070a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80070a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80070ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80070ae:	f107 0308 	add.w	r3, r7, #8
 80070b2:	4619      	mov	r1, r3
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7ff fd1b 	bl	8006af0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80070ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070be:	210d      	movs	r1, #13
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f807 	bl	80070d4 <SDMMC_GetCmdResp1>
 80070c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070c8:	69fb      	ldr	r3, [r7, #28]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3720      	adds	r7, #32
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
	...

080070d4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b088      	sub	sp, #32
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	460b      	mov	r3, r1
 80070de:	607a      	str	r2, [r7, #4]
 80070e0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80070e2:	4b70      	ldr	r3, [pc, #448]	@ (80072a4 <SDMMC_GetCmdResp1+0x1d0>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a70      	ldr	r2, [pc, #448]	@ (80072a8 <SDMMC_GetCmdResp1+0x1d4>)
 80070e8:	fba2 2303 	umull	r2, r3, r2, r3
 80070ec:	0a5a      	lsrs	r2, r3, #9
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	fb02 f303 	mul.w	r3, r2, r3
 80070f4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	1e5a      	subs	r2, r3, #1
 80070fa:	61fa      	str	r2, [r7, #28]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d102      	bne.n	8007106 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007100:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007104:	e0c9      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	4b67      	ldr	r3, [pc, #412]	@ (80072ac <SDMMC_GetCmdResp1+0x1d8>)
 8007110:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0ef      	beq.n	80070f6 <SDMMC_GetCmdResp1+0x22>
 8007116:	69bb      	ldr	r3, [r7, #24]
 8007118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1ea      	bne.n	80070f6 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007124:	f003 0304 	and.w	r3, r3, #4
 8007128:	2b00      	cmp	r3, #0
 800712a:	d004      	beq.n	8007136 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2204      	movs	r2, #4
 8007130:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007132:	2304      	movs	r3, #4
 8007134:	e0b1      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	d004      	beq.n	800714c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2201      	movs	r2, #1
 8007146:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007148:	2301      	movs	r3, #1
 800714a:	e0a6      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	4a58      	ldr	r2, [pc, #352]	@ (80072b0 <SDMMC_GetCmdResp1+0x1dc>)
 8007150:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f7ff fcf6 	bl	8006b44 <SDMMC_GetCommandResponse>
 8007158:	4603      	mov	r3, r0
 800715a:	461a      	mov	r2, r3
 800715c:	7afb      	ldrb	r3, [r7, #11]
 800715e:	4293      	cmp	r3, r2
 8007160:	d001      	beq.n	8007166 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007162:	2301      	movs	r3, #1
 8007164:	e099      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007166:	2100      	movs	r1, #0
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f7ff fcf8 	bl	8006b5e <SDMMC_GetResponse>
 800716e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4b50      	ldr	r3, [pc, #320]	@ (80072b4 <SDMMC_GetCmdResp1+0x1e0>)
 8007174:	4013      	ands	r3, r2
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800717a:	2300      	movs	r3, #0
 800717c:	e08d      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	2b00      	cmp	r3, #0
 8007182:	da02      	bge.n	800718a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007184:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007188:	e087      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007190:	2b00      	cmp	r3, #0
 8007192:	d001      	beq.n	8007198 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007194:	2340      	movs	r3, #64	@ 0x40
 8007196:	e080      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80071a2:	2380      	movs	r3, #128	@ 0x80
 80071a4:	e079      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d002      	beq.n	80071b6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80071b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80071b4:	e071      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d002      	beq.n	80071c6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80071c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071c4:	e069      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80071d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071d4:	e061      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d002      	beq.n	80071e6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80071e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80071e4:	e059      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80071f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80071f4:	e051      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007200:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007204:	e049      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007210:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007214:	e041      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d002      	beq.n	8007226 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007220:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007224:	e039      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d002      	beq.n	8007236 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007230:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007234:	e031      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d002      	beq.n	8007246 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007240:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8007244:	e029      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007250:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007254:	e021      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007260:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007264:	e019      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800726c:	2b00      	cmp	r3, #0
 800726e:	d002      	beq.n	8007276 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007270:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007274:	e011      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007280:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007284:	e009      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f003 0308 	and.w	r3, r3, #8
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007290:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007294:	e001      	b.n	800729a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007296:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800729a:	4618      	mov	r0, r3
 800729c:	3720      	adds	r7, #32
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	24000004 	.word	0x24000004
 80072a8:	10624dd3 	.word	0x10624dd3
 80072ac:	00200045 	.word	0x00200045
 80072b0:	002000c5 	.word	0x002000c5
 80072b4:	fdffe008 	.word	0xfdffe008

080072b8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80072c0:	4b1f      	ldr	r3, [pc, #124]	@ (8007340 <SDMMC_GetCmdResp2+0x88>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007344 <SDMMC_GetCmdResp2+0x8c>)
 80072c6:	fba2 2303 	umull	r2, r3, r2, r3
 80072ca:	0a5b      	lsrs	r3, r3, #9
 80072cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072d0:	fb02 f303 	mul.w	r3, r2, r3
 80072d4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	1e5a      	subs	r2, r3, #1
 80072da:	60fa      	str	r2, [r7, #12]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d102      	bne.n	80072e6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80072e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80072e4:	e026      	b.n	8007334 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ea:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0ef      	beq.n	80072d6 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1ea      	bne.n	80072d6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d004      	beq.n	8007316 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2204      	movs	r2, #4
 8007310:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007312:	2304      	movs	r3, #4
 8007314:	e00e      	b.n	8007334 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	d004      	beq.n	800732c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2201      	movs	r2, #1
 8007326:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007328:	2301      	movs	r3, #1
 800732a:	e003      	b.n	8007334 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a06      	ldr	r2, [pc, #24]	@ (8007348 <SDMMC_GetCmdResp2+0x90>)
 8007330:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3714      	adds	r7, #20
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr
 8007340:	24000004 	.word	0x24000004
 8007344:	10624dd3 	.word	0x10624dd3
 8007348:	002000c5 	.word	0x002000c5

0800734c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8007354:	4b1a      	ldr	r3, [pc, #104]	@ (80073c0 <SDMMC_GetCmdResp3+0x74>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a1a      	ldr	r2, [pc, #104]	@ (80073c4 <SDMMC_GetCmdResp3+0x78>)
 800735a:	fba2 2303 	umull	r2, r3, r2, r3
 800735e:	0a5b      	lsrs	r3, r3, #9
 8007360:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007364:	fb02 f303 	mul.w	r3, r2, r3
 8007368:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	1e5a      	subs	r2, r3, #1
 800736e:	60fa      	str	r2, [r7, #12]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d102      	bne.n	800737a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007374:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007378:	e01b      	b.n	80073b2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800737e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007386:	2b00      	cmp	r3, #0
 8007388:	d0ef      	beq.n	800736a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1ea      	bne.n	800736a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007398:	f003 0304 	and.w	r3, r3, #4
 800739c:	2b00      	cmp	r3, #0
 800739e:	d004      	beq.n	80073aa <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2204      	movs	r2, #4
 80073a4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073a6:	2304      	movs	r3, #4
 80073a8:	e003      	b.n	80073b2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a06      	ldr	r2, [pc, #24]	@ (80073c8 <SDMMC_GetCmdResp3+0x7c>)
 80073ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr
 80073be:	bf00      	nop
 80073c0:	24000004 	.word	0x24000004
 80073c4:	10624dd3 	.word	0x10624dd3
 80073c8:	002000c5 	.word	0x002000c5

080073cc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b088      	sub	sp, #32
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	460b      	mov	r3, r1
 80073d6:	607a      	str	r2, [r7, #4]
 80073d8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80073da:	4b35      	ldr	r3, [pc, #212]	@ (80074b0 <SDMMC_GetCmdResp6+0xe4>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a35      	ldr	r2, [pc, #212]	@ (80074b4 <SDMMC_GetCmdResp6+0xe8>)
 80073e0:	fba2 2303 	umull	r2, r3, r2, r3
 80073e4:	0a5b      	lsrs	r3, r3, #9
 80073e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	1e5a      	subs	r2, r3, #1
 80073f4:	61fa      	str	r2, [r7, #28]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d102      	bne.n	8007400 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80073fa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80073fe:	e052      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007404:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800740c:	2b00      	cmp	r3, #0
 800740e:	d0ef      	beq.n	80073f0 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8007410:	69bb      	ldr	r3, [r7, #24]
 8007412:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1ea      	bne.n	80073f0 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	2b00      	cmp	r3, #0
 8007424:	d004      	beq.n	8007430 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2204      	movs	r2, #4
 800742a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800742c:	2304      	movs	r3, #4
 800742e:	e03a      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	2b00      	cmp	r3, #0
 800743a:	d004      	beq.n	8007446 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2201      	movs	r2, #1
 8007440:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007442:	2301      	movs	r3, #1
 8007444:	e02f      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f7ff fb7c 	bl	8006b44 <SDMMC_GetCommandResponse>
 800744c:	4603      	mov	r3, r0
 800744e:	461a      	mov	r2, r3
 8007450:	7afb      	ldrb	r3, [r7, #11]
 8007452:	4293      	cmp	r3, r2
 8007454:	d001      	beq.n	800745a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007456:	2301      	movs	r3, #1
 8007458:	e025      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	4a16      	ldr	r2, [pc, #88]	@ (80074b8 <SDMMC_GetCmdResp6+0xec>)
 800745e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007460:	2100      	movs	r1, #0
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f7ff fb7b 	bl	8006b5e <SDMMC_GetResponse>
 8007468:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	0c1b      	lsrs	r3, r3, #16
 8007478:	b29a      	uxth	r2, r3
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800747e:	2300      	movs	r3, #0
 8007480:	e011      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800748c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007490:	e009      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d002      	beq.n	80074a2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800749c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80074a0:	e001      	b.n	80074a6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3720      	adds	r7, #32
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	24000004 	.word	0x24000004
 80074b4:	10624dd3 	.word	0x10624dd3
 80074b8:	002000c5 	.word	0x002000c5

080074bc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80074bc:	b480      	push	{r7}
 80074be:	b085      	sub	sp, #20
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80074c4:	4b22      	ldr	r3, [pc, #136]	@ (8007550 <SDMMC_GetCmdResp7+0x94>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a22      	ldr	r2, [pc, #136]	@ (8007554 <SDMMC_GetCmdResp7+0x98>)
 80074ca:	fba2 2303 	umull	r2, r3, r2, r3
 80074ce:	0a5b      	lsrs	r3, r3, #9
 80074d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074d4:	fb02 f303 	mul.w	r3, r2, r3
 80074d8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	1e5a      	subs	r2, r3, #1
 80074de:	60fa      	str	r2, [r7, #12]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80074e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80074e8:	e02c      	b.n	8007544 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074ee:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d0ef      	beq.n	80074da <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1ea      	bne.n	80074da <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d004      	beq.n	800751a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2204      	movs	r2, #4
 8007514:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007516:	2304      	movs	r3, #4
 8007518:	e014      	b.n	8007544 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800751e:	f003 0301 	and.w	r3, r3, #1
 8007522:	2b00      	cmp	r3, #0
 8007524:	d004      	beq.n	8007530 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800752c:	2301      	movs	r3, #1
 800752e:	e009      	b.n	8007544 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	d002      	beq.n	8007542 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2240      	movs	r2, #64	@ 0x40
 8007540:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007542:	2300      	movs	r3, #0

}
 8007544:	4618      	mov	r0, r3
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr
 8007550:	24000004 	.word	0x24000004
 8007554:	10624dd3 	.word	0x10624dd3

08007558 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8007560:	4b11      	ldr	r3, [pc, #68]	@ (80075a8 <SDMMC_GetCmdError+0x50>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a11      	ldr	r2, [pc, #68]	@ (80075ac <SDMMC_GetCmdError+0x54>)
 8007566:	fba2 2303 	umull	r2, r3, r2, r3
 800756a:	0a5b      	lsrs	r3, r3, #9
 800756c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007570:	fb02 f303 	mul.w	r3, r2, r3
 8007574:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	1e5a      	subs	r2, r3, #1
 800757a:	60fa      	str	r2, [r7, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d102      	bne.n	8007586 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007580:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007584:	e009      	b.n	800759a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800758a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800758e:	2b00      	cmp	r3, #0
 8007590:	d0f1      	beq.n	8007576 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a06      	ldr	r2, [pc, #24]	@ (80075b0 <SDMMC_GetCmdError+0x58>)
 8007596:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	24000004 	.word	0x24000004
 80075ac:	10624dd3 	.word	0x10624dd3
 80075b0:	002000c5 	.word	0x002000c5

080075b4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	4603      	mov	r3, r0
 80075bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80075be:	79fb      	ldrb	r3, [r7, #7]
 80075c0:	4a08      	ldr	r2, [pc, #32]	@ (80075e4 <disk_status+0x30>)
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4413      	add	r3, r2
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	79fa      	ldrb	r2, [r7, #7]
 80075cc:	4905      	ldr	r1, [pc, #20]	@ (80075e4 <disk_status+0x30>)
 80075ce:	440a      	add	r2, r1
 80075d0:	7a12      	ldrb	r2, [r2, #8]
 80075d2:	4610      	mov	r0, r2
 80075d4:	4798      	blx	r3
 80075d6:	4603      	mov	r3, r0
 80075d8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	24000548 	.word	0x24000548

080075e8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	4603      	mov	r3, r0
 80075f0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80075f6:	79fb      	ldrb	r3, [r7, #7]
 80075f8:	4a0e      	ldr	r2, [pc, #56]	@ (8007634 <disk_initialize+0x4c>)
 80075fa:	5cd3      	ldrb	r3, [r2, r3]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d114      	bne.n	800762a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007600:	79fb      	ldrb	r3, [r7, #7]
 8007602:	4a0c      	ldr	r2, [pc, #48]	@ (8007634 <disk_initialize+0x4c>)
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	4413      	add	r3, r2
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	79fa      	ldrb	r2, [r7, #7]
 800760e:	4909      	ldr	r1, [pc, #36]	@ (8007634 <disk_initialize+0x4c>)
 8007610:	440a      	add	r2, r1
 8007612:	7a12      	ldrb	r2, [r2, #8]
 8007614:	4610      	mov	r0, r2
 8007616:	4798      	blx	r3
 8007618:	4603      	mov	r3, r0
 800761a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800761c:	7bfb      	ldrb	r3, [r7, #15]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d103      	bne.n	800762a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007622:	79fb      	ldrb	r3, [r7, #7]
 8007624:	4a03      	ldr	r2, [pc, #12]	@ (8007634 <disk_initialize+0x4c>)
 8007626:	2101      	movs	r1, #1
 8007628:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800762a:	7bfb      	ldrb	r3, [r7, #15]
}
 800762c:	4618      	mov	r0, r3
 800762e:	3710      	adds	r7, #16
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}
 8007634:	24000548 	.word	0x24000548

08007638 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007638:	b590      	push	{r4, r7, lr}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60b9      	str	r1, [r7, #8]
 8007640:	607a      	str	r2, [r7, #4]
 8007642:	603b      	str	r3, [r7, #0]
 8007644:	4603      	mov	r3, r0
 8007646:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007648:	7bfb      	ldrb	r3, [r7, #15]
 800764a:	4a0a      	ldr	r2, [pc, #40]	@ (8007674 <disk_read+0x3c>)
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	689c      	ldr	r4, [r3, #8]
 8007654:	7bfb      	ldrb	r3, [r7, #15]
 8007656:	4a07      	ldr	r2, [pc, #28]	@ (8007674 <disk_read+0x3c>)
 8007658:	4413      	add	r3, r2
 800765a:	7a18      	ldrb	r0, [r3, #8]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	68b9      	ldr	r1, [r7, #8]
 8007662:	47a0      	blx	r4
 8007664:	4603      	mov	r3, r0
 8007666:	75fb      	strb	r3, [r7, #23]
  return res;
 8007668:	7dfb      	ldrb	r3, [r7, #23]
}
 800766a:	4618      	mov	r0, r3
 800766c:	371c      	adds	r7, #28
 800766e:	46bd      	mov	sp, r7
 8007670:	bd90      	pop	{r4, r7, pc}
 8007672:	bf00      	nop
 8007674:	24000548 	.word	0x24000548

08007678 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007678:	b590      	push	{r4, r7, lr}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60b9      	str	r1, [r7, #8]
 8007680:	607a      	str	r2, [r7, #4]
 8007682:	603b      	str	r3, [r7, #0]
 8007684:	4603      	mov	r3, r0
 8007686:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	4a0a      	ldr	r2, [pc, #40]	@ (80076b4 <disk_write+0x3c>)
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4413      	add	r3, r2
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	68dc      	ldr	r4, [r3, #12]
 8007694:	7bfb      	ldrb	r3, [r7, #15]
 8007696:	4a07      	ldr	r2, [pc, #28]	@ (80076b4 <disk_write+0x3c>)
 8007698:	4413      	add	r3, r2
 800769a:	7a18      	ldrb	r0, [r3, #8]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	68b9      	ldr	r1, [r7, #8]
 80076a2:	47a0      	blx	r4
 80076a4:	4603      	mov	r3, r0
 80076a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80076a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	371c      	adds	r7, #28
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd90      	pop	{r4, r7, pc}
 80076b2:	bf00      	nop
 80076b4:	24000548 	.word	0x24000548

080076b8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	4603      	mov	r3, r0
 80076c0:	603a      	str	r2, [r7, #0]
 80076c2:	71fb      	strb	r3, [r7, #7]
 80076c4:	460b      	mov	r3, r1
 80076c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80076c8:	79fb      	ldrb	r3, [r7, #7]
 80076ca:	4a09      	ldr	r2, [pc, #36]	@ (80076f0 <disk_ioctl+0x38>)
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	79fa      	ldrb	r2, [r7, #7]
 80076d6:	4906      	ldr	r1, [pc, #24]	@ (80076f0 <disk_ioctl+0x38>)
 80076d8:	440a      	add	r2, r1
 80076da:	7a10      	ldrb	r0, [r2, #8]
 80076dc:	79b9      	ldrb	r1, [r7, #6]
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	4798      	blx	r3
 80076e2:	4603      	mov	r3, r0
 80076e4:	73fb      	strb	r3, [r7, #15]
  return res;
 80076e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	24000548 	.word	0x24000548

080076f4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3301      	adds	r3, #1
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007704:	89fb      	ldrh	r3, [r7, #14]
 8007706:	021b      	lsls	r3, r3, #8
 8007708:	b21a      	sxth	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	b21b      	sxth	r3, r3
 8007710:	4313      	orrs	r3, r2
 8007712:	b21b      	sxth	r3, r3
 8007714:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007716:	89fb      	ldrh	r3, [r7, #14]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	3303      	adds	r3, #3
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	021b      	lsls	r3, r3, #8
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	3202      	adds	r2, #2
 800773c:	7812      	ldrb	r2, [r2, #0]
 800773e:	4313      	orrs	r3, r2
 8007740:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	021b      	lsls	r3, r3, #8
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	3201      	adds	r2, #1
 800774a:	7812      	ldrb	r2, [r2, #0]
 800774c:	4313      	orrs	r3, r2
 800774e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	021b      	lsls	r3, r3, #8
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	7812      	ldrb	r2, [r2, #0]
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]
	return rv;
 800775c:	68fb      	ldr	r3, [r7, #12]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	460b      	mov	r3, r1
 8007774:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	607a      	str	r2, [r7, #4]
 800777c:	887a      	ldrh	r2, [r7, #2]
 800777e:	b2d2      	uxtb	r2, r2
 8007780:	701a      	strb	r2, [r3, #0]
 8007782:	887b      	ldrh	r3, [r7, #2]
 8007784:	0a1b      	lsrs	r3, r3, #8
 8007786:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	1c5a      	adds	r2, r3, #1
 800778c:	607a      	str	r2, [r7, #4]
 800778e:	887a      	ldrh	r2, [r7, #2]
 8007790:	b2d2      	uxtb	r2, r2
 8007792:	701a      	strb	r2, [r3, #0]
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	607a      	str	r2, [r7, #4]
 80077b0:	683a      	ldr	r2, [r7, #0]
 80077b2:	b2d2      	uxtb	r2, r2
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	0a1b      	lsrs	r3, r3, #8
 80077ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	1c5a      	adds	r2, r3, #1
 80077c0:	607a      	str	r2, [r7, #4]
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	b2d2      	uxtb	r2, r2
 80077c6:	701a      	strb	r2, [r3, #0]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	0a1b      	lsrs	r3, r3, #8
 80077cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	701a      	strb	r2, [r3, #0]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	0a1b      	lsrs	r3, r3, #8
 80077de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	1c5a      	adds	r2, r3, #1
 80077e4:	607a      	str	r2, [r7, #4]
 80077e6:	683a      	ldr	r2, [r7, #0]
 80077e8:	b2d2      	uxtb	r2, r2
 80077ea:	701a      	strb	r2, [r3, #0]
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80077f8:	b480      	push	{r7}
 80077fa:	b087      	sub	sp, #28
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00d      	beq.n	800782e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	1c53      	adds	r3, r2, #1
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	1c59      	adds	r1, r3, #1
 800781c:	6179      	str	r1, [r7, #20]
 800781e:	7812      	ldrb	r2, [r2, #0]
 8007820:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	3b01      	subs	r3, #1
 8007826:	607b      	str	r3, [r7, #4]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1f1      	bne.n	8007812 <mem_cpy+0x1a>
	}
}
 800782e:	bf00      	nop
 8007830:	371c      	adds	r7, #28
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr

0800783a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800783a:	b480      	push	{r7}
 800783c:	b087      	sub	sp, #28
 800783e:	af00      	add	r7, sp, #0
 8007840:	60f8      	str	r0, [r7, #12]
 8007842:	60b9      	str	r1, [r7, #8]
 8007844:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	617a      	str	r2, [r7, #20]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	b2d2      	uxtb	r2, r2
 8007854:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	3b01      	subs	r3, #1
 800785a:	607b      	str	r3, [r7, #4]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1f3      	bne.n	800784a <mem_set+0x10>
}
 8007862:	bf00      	nop
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007870:	b480      	push	{r7}
 8007872:	b089      	sub	sp, #36	@ 0x24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	61fb      	str	r3, [r7, #28]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007884:	2300      	movs	r3, #0
 8007886:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	1c5a      	adds	r2, r3, #1
 800788c:	61fa      	str	r2, [r7, #28]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	4619      	mov	r1, r3
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	61ba      	str	r2, [r7, #24]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	1acb      	subs	r3, r1, r3
 800789c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	607b      	str	r3, [r7, #4]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d002      	beq.n	80078b0 <mem_cmp+0x40>
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d0eb      	beq.n	8007888 <mem_cmp+0x18>

	return r;
 80078b0:	697b      	ldr	r3, [r7, #20]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3724      	adds	r7, #36	@ 0x24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80078be:	b480      	push	{r7}
 80078c0:	b083      	sub	sp, #12
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
 80078c6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80078c8:	e002      	b.n	80078d0 <chk_chr+0x12>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	3301      	adds	r3, #1
 80078ce:	607b      	str	r3, [r7, #4]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <chk_chr+0x26>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	461a      	mov	r2, r3
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d1f2      	bne.n	80078ca <chk_chr+0xc>
	return *str;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	781b      	ldrb	r3, [r3, #0]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80078fe:	2300      	movs	r3, #0
 8007900:	60bb      	str	r3, [r7, #8]
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	60fb      	str	r3, [r7, #12]
 8007906:	e029      	b.n	800795c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007908:	4a27      	ldr	r2, [pc, #156]	@ (80079a8 <chk_lock+0xb4>)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	011b      	lsls	r3, r3, #4
 800790e:	4413      	add	r3, r2
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d01d      	beq.n	8007952 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007916:	4a24      	ldr	r2, [pc, #144]	@ (80079a8 <chk_lock+0xb4>)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	011b      	lsls	r3, r3, #4
 800791c:	4413      	add	r3, r2
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	429a      	cmp	r2, r3
 8007926:	d116      	bne.n	8007956 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007928:	4a1f      	ldr	r2, [pc, #124]	@ (80079a8 <chk_lock+0xb4>)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	011b      	lsls	r3, r3, #4
 800792e:	4413      	add	r3, r2
 8007930:	3304      	adds	r3, #4
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007938:	429a      	cmp	r2, r3
 800793a:	d10c      	bne.n	8007956 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800793c:	4a1a      	ldr	r2, [pc, #104]	@ (80079a8 <chk_lock+0xb4>)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	011b      	lsls	r3, r3, #4
 8007942:	4413      	add	r3, r2
 8007944:	3308      	adds	r3, #8
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800794c:	429a      	cmp	r2, r3
 800794e:	d102      	bne.n	8007956 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007950:	e007      	b.n	8007962 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007952:	2301      	movs	r3, #1
 8007954:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	3301      	adds	r3, #1
 800795a:	60fb      	str	r3, [r7, #12]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d9d2      	bls.n	8007908 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2b02      	cmp	r3, #2
 8007966:	d109      	bne.n	800797c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d102      	bne.n	8007974 <chk_lock+0x80>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	2b02      	cmp	r3, #2
 8007972:	d101      	bne.n	8007978 <chk_lock+0x84>
 8007974:	2300      	movs	r3, #0
 8007976:	e010      	b.n	800799a <chk_lock+0xa6>
 8007978:	2312      	movs	r3, #18
 800797a:	e00e      	b.n	800799a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d108      	bne.n	8007994 <chk_lock+0xa0>
 8007982:	4a09      	ldr	r2, [pc, #36]	@ (80079a8 <chk_lock+0xb4>)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	4413      	add	r3, r2
 800798a:	330c      	adds	r3, #12
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007992:	d101      	bne.n	8007998 <chk_lock+0xa4>
 8007994:	2310      	movs	r3, #16
 8007996:	e000      	b.n	800799a <chk_lock+0xa6>
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3714      	adds	r7, #20
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	24000528 	.word	0x24000528

080079ac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80079b2:	2300      	movs	r3, #0
 80079b4:	607b      	str	r3, [r7, #4]
 80079b6:	e002      	b.n	80079be <enq_lock+0x12>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	3301      	adds	r3, #1
 80079bc:	607b      	str	r3, [r7, #4]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d806      	bhi.n	80079d2 <enq_lock+0x26>
 80079c4:	4a09      	ldr	r2, [pc, #36]	@ (80079ec <enq_lock+0x40>)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	011b      	lsls	r3, r3, #4
 80079ca:	4413      	add	r3, r2
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1f2      	bne.n	80079b8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	bf14      	ite	ne
 80079d8:	2301      	movne	r3, #1
 80079da:	2300      	moveq	r3, #0
 80079dc:	b2db      	uxtb	r3, r3
}
 80079de:	4618      	mov	r0, r3
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	24000528 	.word	0x24000528

080079f0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b085      	sub	sp, #20
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80079fa:	2300      	movs	r3, #0
 80079fc:	60fb      	str	r3, [r7, #12]
 80079fe:	e01f      	b.n	8007a40 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007a00:	4a41      	ldr	r2, [pc, #260]	@ (8007b08 <inc_lock+0x118>)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	4413      	add	r3, r2
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d113      	bne.n	8007a3a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007a12:	4a3d      	ldr	r2, [pc, #244]	@ (8007b08 <inc_lock+0x118>)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	4413      	add	r3, r2
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d109      	bne.n	8007a3a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007a26:	4a38      	ldr	r2, [pc, #224]	@ (8007b08 <inc_lock+0x118>)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	011b      	lsls	r3, r3, #4
 8007a2c:	4413      	add	r3, r2
 8007a2e:	3308      	adds	r3, #8
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d006      	beq.n	8007a48 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	60fb      	str	r3, [r7, #12]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d9dc      	bls.n	8007a00 <inc_lock+0x10>
 8007a46:	e000      	b.n	8007a4a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007a48:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d132      	bne.n	8007ab6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007a50:	2300      	movs	r3, #0
 8007a52:	60fb      	str	r3, [r7, #12]
 8007a54:	e002      	b.n	8007a5c <inc_lock+0x6c>
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	60fb      	str	r3, [r7, #12]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d806      	bhi.n	8007a70 <inc_lock+0x80>
 8007a62:	4a29      	ldr	r2, [pc, #164]	@ (8007b08 <inc_lock+0x118>)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	4413      	add	r3, r2
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1f2      	bne.n	8007a56 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2b02      	cmp	r3, #2
 8007a74:	d101      	bne.n	8007a7a <inc_lock+0x8a>
 8007a76:	2300      	movs	r3, #0
 8007a78:	e040      	b.n	8007afc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	4922      	ldr	r1, [pc, #136]	@ (8007b08 <inc_lock+0x118>)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	011b      	lsls	r3, r3, #4
 8007a84:	440b      	add	r3, r1
 8007a86:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	491e      	ldr	r1, [pc, #120]	@ (8007b08 <inc_lock+0x118>)
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	011b      	lsls	r3, r3, #4
 8007a92:	440b      	add	r3, r1
 8007a94:	3304      	adds	r3, #4
 8007a96:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	695a      	ldr	r2, [r3, #20]
 8007a9c:	491a      	ldr	r1, [pc, #104]	@ (8007b08 <inc_lock+0x118>)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	011b      	lsls	r3, r3, #4
 8007aa2:	440b      	add	r3, r1
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007aa8:	4a17      	ldr	r2, [pc, #92]	@ (8007b08 <inc_lock+0x118>)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	4413      	add	r3, r2
 8007ab0:	330c      	adds	r3, #12
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d009      	beq.n	8007ad0 <inc_lock+0xe0>
 8007abc:	4a12      	ldr	r2, [pc, #72]	@ (8007b08 <inc_lock+0x118>)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	4413      	add	r3, r2
 8007ac4:	330c      	adds	r3, #12
 8007ac6:	881b      	ldrh	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <inc_lock+0xe0>
 8007acc:	2300      	movs	r3, #0
 8007ace:	e015      	b.n	8007afc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d108      	bne.n	8007ae8 <inc_lock+0xf8>
 8007ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8007b08 <inc_lock+0x118>)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	4413      	add	r3, r2
 8007ade:	330c      	adds	r3, #12
 8007ae0:	881b      	ldrh	r3, [r3, #0]
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	e001      	b.n	8007aec <inc_lock+0xfc>
 8007ae8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007aec:	4906      	ldr	r1, [pc, #24]	@ (8007b08 <inc_lock+0x118>)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	011b      	lsls	r3, r3, #4
 8007af2:	440b      	add	r3, r1
 8007af4:	330c      	adds	r3, #12
 8007af6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	3301      	adds	r3, #1
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3714      	adds	r7, #20
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr
 8007b08:	24000528 	.word	0x24000528

08007b0c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	3b01      	subs	r3, #1
 8007b18:	607b      	str	r3, [r7, #4]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d825      	bhi.n	8007b6c <dec_lock+0x60>
		n = Files[i].ctr;
 8007b20:	4a17      	ldr	r2, [pc, #92]	@ (8007b80 <dec_lock+0x74>)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	011b      	lsls	r3, r3, #4
 8007b26:	4413      	add	r3, r2
 8007b28:	330c      	adds	r3, #12
 8007b2a:	881b      	ldrh	r3, [r3, #0]
 8007b2c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007b2e:	89fb      	ldrh	r3, [r7, #14]
 8007b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b34:	d101      	bne.n	8007b3a <dec_lock+0x2e>
 8007b36:	2300      	movs	r3, #0
 8007b38:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007b3a:	89fb      	ldrh	r3, [r7, #14]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d002      	beq.n	8007b46 <dec_lock+0x3a>
 8007b40:	89fb      	ldrh	r3, [r7, #14]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007b46:	4a0e      	ldr	r2, [pc, #56]	@ (8007b80 <dec_lock+0x74>)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	011b      	lsls	r3, r3, #4
 8007b4c:	4413      	add	r3, r2
 8007b4e:	330c      	adds	r3, #12
 8007b50:	89fa      	ldrh	r2, [r7, #14]
 8007b52:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007b54:	89fb      	ldrh	r3, [r7, #14]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d105      	bne.n	8007b66 <dec_lock+0x5a>
 8007b5a:	4a09      	ldr	r2, [pc, #36]	@ (8007b80 <dec_lock+0x74>)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	4413      	add	r3, r2
 8007b62:	2200      	movs	r2, #0
 8007b64:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	737b      	strb	r3, [r7, #13]
 8007b6a:	e001      	b.n	8007b70 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007b70:	7b7b      	ldrb	r3, [r7, #13]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	24000528 	.word	0x24000528

08007b84 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	60fb      	str	r3, [r7, #12]
 8007b90:	e010      	b.n	8007bb4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007b92:	4a0d      	ldr	r2, [pc, #52]	@ (8007bc8 <clear_lock+0x44>)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	4413      	add	r3, r2
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d105      	bne.n	8007bae <clear_lock+0x2a>
 8007ba2:	4a09      	ldr	r2, [pc, #36]	@ (8007bc8 <clear_lock+0x44>)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	011b      	lsls	r3, r3, #4
 8007ba8:	4413      	add	r3, r2
 8007baa:	2200      	movs	r2, #0
 8007bac:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	60fb      	str	r3, [r7, #12]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d9eb      	bls.n	8007b92 <clear_lock+0xe>
	}
}
 8007bba:	bf00      	nop
 8007bbc:	bf00      	nop
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	24000528 	.word	0x24000528

08007bcc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	78db      	ldrb	r3, [r3, #3]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d034      	beq.n	8007c4a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	7858      	ldrb	r0, [r3, #1]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	f7ff fd40 	bl	8007678 <disk_write>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d002      	beq.n	8007c04 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	73fb      	strb	r3, [r7, #15]
 8007c02:	e022      	b.n	8007c4a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	1ad2      	subs	r2, r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d217      	bcs.n	8007c4a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	789b      	ldrb	r3, [r3, #2]
 8007c1e:	613b      	str	r3, [r7, #16]
 8007c20:	e010      	b.n	8007c44 <sync_window+0x78>
					wsect += fs->fsize;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	4413      	add	r3, r2
 8007c2a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	7858      	ldrb	r0, [r3, #1]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c36:	2301      	movs	r3, #1
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	f7ff fd1d 	bl	8007678 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	613b      	str	r3, [r7, #16]
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d8eb      	bhi.n	8007c22 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d01b      	beq.n	8007ca4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7ff ffad 	bl	8007bcc <sync_window>
 8007c72:	4603      	mov	r3, r0
 8007c74:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d113      	bne.n	8007ca4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	7858      	ldrb	r0, [r3, #1]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c86:	2301      	movs	r3, #1
 8007c88:	683a      	ldr	r2, [r7, #0]
 8007c8a:	f7ff fcd5 	bl	8007638 <disk_read>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d004      	beq.n	8007c9e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007c94:	f04f 33ff 	mov.w	r3, #4294967295
 8007c98:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
	...

08007cb0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f7ff ff87 	bl	8007bcc <sync_window>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007cc2:	7bfb      	ldrb	r3, [r7, #15]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d158      	bne.n	8007d7a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	2b03      	cmp	r3, #3
 8007cce:	d148      	bne.n	8007d62 <sync_fs+0xb2>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	791b      	ldrb	r3, [r3, #4]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d144      	bne.n	8007d62 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	3330      	adds	r3, #48	@ 0x30
 8007cdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f7ff fda9 	bl	800783a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	3330      	adds	r3, #48	@ 0x30
 8007cec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007cf0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff fd38 	bl	800776a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	3330      	adds	r3, #48	@ 0x30
 8007cfe:	4921      	ldr	r1, [pc, #132]	@ (8007d84 <sync_fs+0xd4>)
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7ff fd4d 	bl	80077a0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	3330      	adds	r3, #48	@ 0x30
 8007d0a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007d0e:	491e      	ldr	r1, [pc, #120]	@ (8007d88 <sync_fs+0xd8>)
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7ff fd45 	bl	80077a0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	3330      	adds	r3, #48	@ 0x30
 8007d1a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	4619      	mov	r1, r3
 8007d24:	4610      	mov	r0, r2
 8007d26:	f7ff fd3b 	bl	80077a0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	3330      	adds	r3, #48	@ 0x30
 8007d2e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f7ff fd31 	bl	80077a0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	69db      	ldr	r3, [r3, #28]
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	7858      	ldrb	r0, [r3, #1]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d56:	2301      	movs	r3, #1
 8007d58:	f7ff fc8e 	bl	8007678 <disk_write>
			fs->fsi_flag = 0;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	785b      	ldrb	r3, [r3, #1]
 8007d66:	2200      	movs	r2, #0
 8007d68:	2100      	movs	r1, #0
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7ff fca4 	bl	80076b8 <disk_ioctl>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d001      	beq.n	8007d7a <sync_fs+0xca>
 8007d76:	2301      	movs	r3, #1
 8007d78:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	41615252 	.word	0x41615252
 8007d88:	61417272 	.word	0x61417272

08007d8c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	3b02      	subs	r3, #2
 8007d9a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	3b02      	subs	r3, #2
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d301      	bcc.n	8007dac <clust2sect+0x20>
 8007da8:	2300      	movs	r3, #0
 8007daa:	e008      	b.n	8007dbe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	895b      	ldrh	r3, [r3, #10]
 8007db0:	461a      	mov	r2, r3
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	fb03 f202 	mul.w	r2, r3, r2
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dbc:	4413      	add	r3, r2
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr

08007dca <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b086      	sub	sp, #24
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d904      	bls.n	8007dea <get_fat+0x20>
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	695b      	ldr	r3, [r3, #20]
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d302      	bcc.n	8007df0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007dea:	2301      	movs	r3, #1
 8007dec:	617b      	str	r3, [r7, #20]
 8007dee:	e08e      	b.n	8007f0e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007df0:	f04f 33ff 	mov.w	r3, #4294967295
 8007df4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	2b03      	cmp	r3, #3
 8007dfc:	d061      	beq.n	8007ec2 <get_fat+0xf8>
 8007dfe:	2b03      	cmp	r3, #3
 8007e00:	dc7b      	bgt.n	8007efa <get_fat+0x130>
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d002      	beq.n	8007e0c <get_fat+0x42>
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d041      	beq.n	8007e8e <get_fat+0xc4>
 8007e0a:	e076      	b.n	8007efa <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	60fb      	str	r3, [r7, #12]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	085b      	lsrs	r3, r3, #1
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	6a1a      	ldr	r2, [r3, #32]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	0a5b      	lsrs	r3, r3, #9
 8007e22:	4413      	add	r3, r2
 8007e24:	4619      	mov	r1, r3
 8007e26:	6938      	ldr	r0, [r7, #16]
 8007e28:	f7ff ff14 	bl	8007c54 <move_window>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d166      	bne.n	8007f00 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	1c5a      	adds	r2, r3, #1
 8007e36:	60fa      	str	r2, [r7, #12]
 8007e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	4413      	add	r3, r2
 8007e40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e44:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	6a1a      	ldr	r2, [r3, #32]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	0a5b      	lsrs	r3, r3, #9
 8007e4e:	4413      	add	r3, r2
 8007e50:	4619      	mov	r1, r3
 8007e52:	6938      	ldr	r0, [r7, #16]
 8007e54:	f7ff fefe 	bl	8007c54 <move_window>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d152      	bne.n	8007f04 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	4413      	add	r3, r2
 8007e68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007e6c:	021b      	lsls	r3, r3, #8
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <get_fat+0xba>
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	091b      	lsrs	r3, r3, #4
 8007e82:	e002      	b.n	8007e8a <get_fat+0xc0>
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e8a:	617b      	str	r3, [r7, #20]
			break;
 8007e8c:	e03f      	b.n	8007f0e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	6a1a      	ldr	r2, [r3, #32]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	0a1b      	lsrs	r3, r3, #8
 8007e96:	4413      	add	r3, r2
 8007e98:	4619      	mov	r1, r3
 8007e9a:	6938      	ldr	r0, [r7, #16]
 8007e9c:	f7ff feda 	bl	8007c54 <move_window>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d130      	bne.n	8007f08 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007eb4:	4413      	add	r3, r2
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7ff fc1c 	bl	80076f4 <ld_word>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	617b      	str	r3, [r7, #20]
			break;
 8007ec0:	e025      	b.n	8007f0e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	6a1a      	ldr	r2, [r3, #32]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	09db      	lsrs	r3, r3, #7
 8007eca:	4413      	add	r3, r2
 8007ecc:	4619      	mov	r1, r3
 8007ece:	6938      	ldr	r0, [r7, #16]
 8007ed0:	f7ff fec0 	bl	8007c54 <move_window>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d118      	bne.n	8007f0c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007ee8:	4413      	add	r3, r2
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7ff fc1a 	bl	8007724 <ld_dword>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007ef6:	617b      	str	r3, [r7, #20]
			break;
 8007ef8:	e009      	b.n	8007f0e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007efa:	2301      	movs	r3, #1
 8007efc:	617b      	str	r3, [r7, #20]
 8007efe:	e006      	b.n	8007f0e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f00:	bf00      	nop
 8007f02:	e004      	b.n	8007f0e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007f04:	bf00      	nop
 8007f06:	e002      	b.n	8007f0e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007f08:	bf00      	nop
 8007f0a:	e000      	b.n	8007f0e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007f0c:	bf00      	nop
		}
	}

	return val;
 8007f0e:	697b      	ldr	r3, [r7, #20]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3718      	adds	r7, #24
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007f18:	b590      	push	{r4, r7, lr}
 8007f1a:	b089      	sub	sp, #36	@ 0x24
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007f24:	2302      	movs	r3, #2
 8007f26:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	f240 80d9 	bls.w	80080e2 <put_fat+0x1ca>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	f080 80d3 	bcs.w	80080e2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	2b03      	cmp	r3, #3
 8007f42:	f000 8096 	beq.w	8008072 <put_fat+0x15a>
 8007f46:	2b03      	cmp	r3, #3
 8007f48:	f300 80cb 	bgt.w	80080e2 <put_fat+0x1ca>
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d002      	beq.n	8007f56 <put_fat+0x3e>
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d06e      	beq.n	8008032 <put_fat+0x11a>
 8007f54:	e0c5      	b.n	80080e2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	61bb      	str	r3, [r7, #24]
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	085b      	lsrs	r3, r3, #1
 8007f5e:	69ba      	ldr	r2, [r7, #24]
 8007f60:	4413      	add	r3, r2
 8007f62:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6a1a      	ldr	r2, [r3, #32]
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	0a5b      	lsrs	r3, r3, #9
 8007f6c:	4413      	add	r3, r2
 8007f6e:	4619      	mov	r1, r3
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f7ff fe6f 	bl	8007c54 <move_window>
 8007f76:	4603      	mov	r3, r0
 8007f78:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007f7a:	7ffb      	ldrb	r3, [r7, #31]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f040 80a9 	bne.w	80080d4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	1c59      	adds	r1, r3, #1
 8007f8c:	61b9      	str	r1, [r7, #24]
 8007f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f92:	4413      	add	r3, r2
 8007f94:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	f003 0301 	and.w	r3, r3, #1
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00d      	beq.n	8007fbc <put_fat+0xa4>
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	b25b      	sxtb	r3, r3
 8007fa6:	f003 030f 	and.w	r3, r3, #15
 8007faa:	b25a      	sxtb	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	011b      	lsls	r3, r3, #4
 8007fb2:	b25b      	sxtb	r3, r3
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	b25b      	sxtb	r3, r3
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	e001      	b.n	8007fc0 <put_fat+0xa8>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	697a      	ldr	r2, [r7, #20]
 8007fc2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6a1a      	ldr	r2, [r3, #32]
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	0a5b      	lsrs	r3, r3, #9
 8007fd2:	4413      	add	r3, r2
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f7ff fe3c 	bl	8007c54 <move_window>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007fe0:	7ffb      	ldrb	r3, [r7, #31]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d178      	bne.n	80080d8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ff2:	4413      	add	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f003 0301 	and.w	r3, r3, #1
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d003      	beq.n	8008008 <put_fat+0xf0>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	091b      	lsrs	r3, r3, #4
 8008004:	b2db      	uxtb	r3, r3
 8008006:	e00e      	b.n	8008026 <put_fat+0x10e>
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	b25b      	sxtb	r3, r3
 800800e:	f023 030f 	bic.w	r3, r3, #15
 8008012:	b25a      	sxtb	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	0a1b      	lsrs	r3, r3, #8
 8008018:	b25b      	sxtb	r3, r3
 800801a:	f003 030f 	and.w	r3, r3, #15
 800801e:	b25b      	sxtb	r3, r3
 8008020:	4313      	orrs	r3, r2
 8008022:	b25b      	sxtb	r3, r3
 8008024:	b2db      	uxtb	r3, r3
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2201      	movs	r2, #1
 800802e:	70da      	strb	r2, [r3, #3]
			break;
 8008030:	e057      	b.n	80080e2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6a1a      	ldr	r2, [r3, #32]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	0a1b      	lsrs	r3, r3, #8
 800803a:	4413      	add	r3, r2
 800803c:	4619      	mov	r1, r3
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f7ff fe08 	bl	8007c54 <move_window>
 8008044:	4603      	mov	r3, r0
 8008046:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008048:	7ffb      	ldrb	r3, [r7, #31]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d146      	bne.n	80080dc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800805c:	4413      	add	r3, r2
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	b292      	uxth	r2, r2
 8008062:	4611      	mov	r1, r2
 8008064:	4618      	mov	r0, r3
 8008066:	f7ff fb80 	bl	800776a <st_word>
			fs->wflag = 1;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2201      	movs	r2, #1
 800806e:	70da      	strb	r2, [r3, #3]
			break;
 8008070:	e037      	b.n	80080e2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a1a      	ldr	r2, [r3, #32]
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	09db      	lsrs	r3, r3, #7
 800807a:	4413      	add	r3, r2
 800807c:	4619      	mov	r1, r3
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fde8 	bl	8007c54 <move_window>
 8008084:	4603      	mov	r3, r0
 8008086:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008088:	7ffb      	ldrb	r3, [r7, #31]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d128      	bne.n	80080e0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080a2:	4413      	add	r3, r2
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7ff fb3d 	bl	8007724 <ld_dword>
 80080aa:	4603      	mov	r3, r0
 80080ac:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80080b0:	4323      	orrs	r3, r4
 80080b2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80080c2:	4413      	add	r3, r2
 80080c4:	6879      	ldr	r1, [r7, #4]
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff fb6a 	bl	80077a0 <st_dword>
			fs->wflag = 1;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2201      	movs	r2, #1
 80080d0:	70da      	strb	r2, [r3, #3]
			break;
 80080d2:	e006      	b.n	80080e2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080d4:	bf00      	nop
 80080d6:	e004      	b.n	80080e2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080d8:	bf00      	nop
 80080da:	e002      	b.n	80080e2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080dc:	bf00      	nop
 80080de:	e000      	b.n	80080e2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80080e0:	bf00      	nop
		}
	}
	return res;
 80080e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3724      	adds	r7, #36	@ 0x24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd90      	pop	{r4, r7, pc}

080080ec <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b088      	sub	sp, #32
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80080f8:	2300      	movs	r3, #0
 80080fa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d904      	bls.n	8008112 <remove_chain+0x26>
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	695b      	ldr	r3, [r3, #20]
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	429a      	cmp	r2, r3
 8008110:	d301      	bcc.n	8008116 <remove_chain+0x2a>
 8008112:	2302      	movs	r3, #2
 8008114:	e04b      	b.n	80081ae <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00c      	beq.n	8008136 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800811c:	f04f 32ff 	mov.w	r2, #4294967295
 8008120:	6879      	ldr	r1, [r7, #4]
 8008122:	69b8      	ldr	r0, [r7, #24]
 8008124:	f7ff fef8 	bl	8007f18 <put_fat>
 8008128:	4603      	mov	r3, r0
 800812a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800812c:	7ffb      	ldrb	r3, [r7, #31]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d001      	beq.n	8008136 <remove_chain+0x4a>
 8008132:	7ffb      	ldrb	r3, [r7, #31]
 8008134:	e03b      	b.n	80081ae <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008136:	68b9      	ldr	r1, [r7, #8]
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f7ff fe46 	bl	8007dca <get_fat>
 800813e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d031      	beq.n	80081aa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <remove_chain+0x64>
 800814c:	2302      	movs	r3, #2
 800814e:	e02e      	b.n	80081ae <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008156:	d101      	bne.n	800815c <remove_chain+0x70>
 8008158:	2301      	movs	r3, #1
 800815a:	e028      	b.n	80081ae <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800815c:	2200      	movs	r2, #0
 800815e:	68b9      	ldr	r1, [r7, #8]
 8008160:	69b8      	ldr	r0, [r7, #24]
 8008162:	f7ff fed9 	bl	8007f18 <put_fat>
 8008166:	4603      	mov	r3, r0
 8008168:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800816a:	7ffb      	ldrb	r3, [r7, #31]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <remove_chain+0x88>
 8008170:	7ffb      	ldrb	r3, [r7, #31]
 8008172:	e01c      	b.n	80081ae <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	691a      	ldr	r2, [r3, #16]
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	3b02      	subs	r3, #2
 800817e:	429a      	cmp	r2, r3
 8008180:	d20b      	bcs.n	800819a <remove_chain+0xae>
			fs->free_clst++;
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	1c5a      	adds	r2, r3, #1
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	791b      	ldrb	r3, [r3, #4]
 8008190:	f043 0301 	orr.w	r3, r3, #1
 8008194:	b2da      	uxtb	r2, r3
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d3c6      	bcc.n	8008136 <remove_chain+0x4a>
 80081a8:	e000      	b.n	80081ac <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80081aa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3720      	adds	r7, #32
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b088      	sub	sp, #32
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
 80081be:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10d      	bne.n	80081e8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d004      	beq.n	80081e2 <create_chain+0x2c>
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	695b      	ldr	r3, [r3, #20]
 80081dc:	69ba      	ldr	r2, [r7, #24]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d31b      	bcc.n	800821a <create_chain+0x64>
 80081e2:	2301      	movs	r3, #1
 80081e4:	61bb      	str	r3, [r7, #24]
 80081e6:	e018      	b.n	800821a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7ff fded 	bl	8007dca <get_fat>
 80081f0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d801      	bhi.n	80081fc <create_chain+0x46>
 80081f8:	2301      	movs	r3, #1
 80081fa:	e070      	b.n	80082de <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008202:	d101      	bne.n	8008208 <create_chain+0x52>
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	e06a      	b.n	80082de <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	695b      	ldr	r3, [r3, #20]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	429a      	cmp	r2, r3
 8008210:	d201      	bcs.n	8008216 <create_chain+0x60>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	e063      	b.n	80082de <create_chain+0x128>
		scl = clst;
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	3301      	adds	r3, #1
 8008222:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	69fa      	ldr	r2, [r7, #28]
 800822a:	429a      	cmp	r2, r3
 800822c:	d307      	bcc.n	800823e <create_chain+0x88>
				ncl = 2;
 800822e:	2302      	movs	r3, #2
 8008230:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008232:	69fa      	ldr	r2, [r7, #28]
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	429a      	cmp	r2, r3
 8008238:	d901      	bls.n	800823e <create_chain+0x88>
 800823a:	2300      	movs	r3, #0
 800823c:	e04f      	b.n	80082de <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800823e:	69f9      	ldr	r1, [r7, #28]
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f7ff fdc2 	bl	8007dca <get_fat>
 8008246:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00e      	beq.n	800826c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d003      	beq.n	800825c <create_chain+0xa6>
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800825a:	d101      	bne.n	8008260 <create_chain+0xaa>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	e03e      	b.n	80082de <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	429a      	cmp	r2, r3
 8008266:	d1da      	bne.n	800821e <create_chain+0x68>
 8008268:	2300      	movs	r3, #0
 800826a:	e038      	b.n	80082de <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800826c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800826e:	f04f 32ff 	mov.w	r2, #4294967295
 8008272:	69f9      	ldr	r1, [r7, #28]
 8008274:	6938      	ldr	r0, [r7, #16]
 8008276:	f7ff fe4f 	bl	8007f18 <put_fat>
 800827a:	4603      	mov	r3, r0
 800827c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800827e:	7dfb      	ldrb	r3, [r7, #23]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d109      	bne.n	8008298 <create_chain+0xe2>
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d006      	beq.n	8008298 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6938      	ldr	r0, [r7, #16]
 8008290:	f7ff fe42 	bl	8007f18 <put_fat>
 8008294:	4603      	mov	r3, r0
 8008296:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008298:	7dfb      	ldrb	r3, [r7, #23]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d116      	bne.n	80082cc <create_chain+0x116>
		fs->last_clst = ncl;
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	69fa      	ldr	r2, [r7, #28]
 80082a2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	691a      	ldr	r2, [r3, #16]
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	695b      	ldr	r3, [r3, #20]
 80082ac:	3b02      	subs	r3, #2
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d804      	bhi.n	80082bc <create_chain+0x106>
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	691b      	ldr	r3, [r3, #16]
 80082b6:	1e5a      	subs	r2, r3, #1
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	791b      	ldrb	r3, [r3, #4]
 80082c0:	f043 0301 	orr.w	r3, r3, #1
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	711a      	strb	r2, [r3, #4]
 80082ca:	e007      	b.n	80082dc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80082cc:	7dfb      	ldrb	r3, [r7, #23]
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d102      	bne.n	80082d8 <create_chain+0x122>
 80082d2:	f04f 33ff 	mov.w	r3, #4294967295
 80082d6:	e000      	b.n	80082da <create_chain+0x124>
 80082d8:	2301      	movs	r3, #1
 80082da:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80082dc:	69fb      	ldr	r3, [r7, #28]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3720      	adds	r7, #32
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b087      	sub	sp, #28
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
 80082ee:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fa:	3304      	adds	r3, #4
 80082fc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	0a5b      	lsrs	r3, r3, #9
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	8952      	ldrh	r2, [r2, #10]
 8008306:	fbb3 f3f2 	udiv	r3, r3, r2
 800830a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	1d1a      	adds	r2, r3, #4
 8008310:	613a      	str	r2, [r7, #16]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <clmt_clust+0x3a>
 800831c:	2300      	movs	r3, #0
 800831e:	e010      	b.n	8008342 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	429a      	cmp	r2, r3
 8008326:	d307      	bcc.n	8008338 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	3304      	adds	r3, #4
 8008334:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008336:	e7e9      	b.n	800830c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008338:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	4413      	add	r3, r2
}
 8008342:	4618      	mov	r0, r3
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b086      	sub	sp, #24
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008364:	d204      	bcs.n	8008370 <dir_sdi+0x22>
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	f003 031f 	and.w	r3, r3, #31
 800836c:	2b00      	cmp	r3, #0
 800836e:	d001      	beq.n	8008374 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008370:	2302      	movs	r3, #2
 8008372:	e063      	b.n	800843c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	683a      	ldr	r2, [r7, #0]
 8008378:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d106      	bne.n	8008394 <dir_sdi+0x46>
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	2b02      	cmp	r3, #2
 800838c:	d902      	bls.n	8008394 <dir_sdi+0x46>
		clst = fs->dirbase;
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008392:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10c      	bne.n	80083b4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	095b      	lsrs	r3, r3, #5
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	8912      	ldrh	r2, [r2, #8]
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d301      	bcc.n	80083aa <dir_sdi+0x5c>
 80083a6:	2302      	movs	r3, #2
 80083a8:	e048      	b.n	800843c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	61da      	str	r2, [r3, #28]
 80083b2:	e029      	b.n	8008408 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	895b      	ldrh	r3, [r3, #10]
 80083b8:	025b      	lsls	r3, r3, #9
 80083ba:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083bc:	e019      	b.n	80083f2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6979      	ldr	r1, [r7, #20]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff fd01 	bl	8007dca <get_fat>
 80083c8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d0:	d101      	bne.n	80083d6 <dir_sdi+0x88>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e032      	b.n	800843c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d904      	bls.n	80083e6 <dir_sdi+0x98>
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	695b      	ldr	r3, [r3, #20]
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d301      	bcc.n	80083ea <dir_sdi+0x9c>
 80083e6:	2302      	movs	r3, #2
 80083e8:	e028      	b.n	800843c <dir_sdi+0xee>
			ofs -= csz;
 80083ea:	683a      	ldr	r2, [r7, #0]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d2e1      	bcs.n	80083be <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80083fa:	6979      	ldr	r1, [r7, #20]
 80083fc:	6938      	ldr	r0, [r7, #16]
 80083fe:	f7ff fcc5 	bl	8007d8c <clust2sect>
 8008402:	4602      	mov	r2, r0
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	69db      	ldr	r3, [r3, #28]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d101      	bne.n	800841a <dir_sdi+0xcc>
 8008416:	2302      	movs	r3, #2
 8008418:	e010      	b.n	800843c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	69da      	ldr	r2, [r3, #28]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	0a5b      	lsrs	r3, r3, #9
 8008422:	441a      	add	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008434:	441a      	add	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3718      	adds	r7, #24
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	3320      	adds	r3, #32
 800845a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	69db      	ldr	r3, [r3, #28]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d003      	beq.n	800846c <dir_next+0x28>
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800846a:	d301      	bcc.n	8008470 <dir_next+0x2c>
 800846c:	2304      	movs	r3, #4
 800846e:	e0aa      	b.n	80085c6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008476:	2b00      	cmp	r3, #0
 8008478:	f040 8098 	bne.w	80085ac <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	69db      	ldr	r3, [r3, #28]
 8008480:	1c5a      	adds	r2, r3, #1
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	699b      	ldr	r3, [r3, #24]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d10b      	bne.n	80084a6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	095b      	lsrs	r3, r3, #5
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	8912      	ldrh	r2, [r2, #8]
 8008496:	4293      	cmp	r3, r2
 8008498:	f0c0 8088 	bcc.w	80085ac <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	61da      	str	r2, [r3, #28]
 80084a2:	2304      	movs	r3, #4
 80084a4:	e08f      	b.n	80085c6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	0a5b      	lsrs	r3, r3, #9
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	8952      	ldrh	r2, [r2, #10]
 80084ae:	3a01      	subs	r2, #1
 80084b0:	4013      	ands	r3, r2
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d17a      	bne.n	80085ac <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	699b      	ldr	r3, [r3, #24]
 80084bc:	4619      	mov	r1, r3
 80084be:	4610      	mov	r0, r2
 80084c0:	f7ff fc83 	bl	8007dca <get_fat>
 80084c4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d801      	bhi.n	80084d0 <dir_next+0x8c>
 80084cc:	2302      	movs	r3, #2
 80084ce:	e07a      	b.n	80085c6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d6:	d101      	bne.n	80084dc <dir_next+0x98>
 80084d8:	2301      	movs	r3, #1
 80084da:	e074      	b.n	80085c6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	697a      	ldr	r2, [r7, #20]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d358      	bcc.n	8008598 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d104      	bne.n	80084f6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2200      	movs	r2, #0
 80084f0:	61da      	str	r2, [r3, #28]
 80084f2:	2304      	movs	r3, #4
 80084f4:	e067      	b.n	80085c6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	4619      	mov	r1, r3
 80084fe:	4610      	mov	r0, r2
 8008500:	f7ff fe59 	bl	80081b6 <create_chain>
 8008504:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d101      	bne.n	8008510 <dir_next+0xcc>
 800850c:	2307      	movs	r3, #7
 800850e:	e05a      	b.n	80085c6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d101      	bne.n	800851a <dir_next+0xd6>
 8008516:	2302      	movs	r3, #2
 8008518:	e055      	b.n	80085c6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008520:	d101      	bne.n	8008526 <dir_next+0xe2>
 8008522:	2301      	movs	r3, #1
 8008524:	e04f      	b.n	80085c6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f7ff fb50 	bl	8007bcc <sync_window>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d001      	beq.n	8008536 <dir_next+0xf2>
 8008532:	2301      	movs	r3, #1
 8008534:	e047      	b.n	80085c6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3330      	adds	r3, #48	@ 0x30
 800853a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800853e:	2100      	movs	r1, #0
 8008540:	4618      	mov	r0, r3
 8008542:	f7ff f97a 	bl	800783a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008546:	2300      	movs	r3, #0
 8008548:	613b      	str	r3, [r7, #16]
 800854a:	6979      	ldr	r1, [r7, #20]
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f7ff fc1d 	bl	8007d8c <clust2sect>
 8008552:	4602      	mov	r2, r0
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008558:	e012      	b.n	8008580 <dir_next+0x13c>
						fs->wflag = 1;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2201      	movs	r2, #1
 800855e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f7ff fb33 	bl	8007bcc <sync_window>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <dir_next+0x12c>
 800856c:	2301      	movs	r3, #1
 800856e:	e02a      	b.n	80085c6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	3301      	adds	r3, #1
 8008574:	613b      	str	r3, [r7, #16]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	895b      	ldrh	r3, [r3, #10]
 8008584:	461a      	mov	r2, r3
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	4293      	cmp	r3, r2
 800858a:	d3e6      	bcc.n	800855a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	1ad2      	subs	r2, r2, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	697a      	ldr	r2, [r7, #20]
 800859c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800859e:	6979      	ldr	r1, [r7, #20]
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f7ff fbf3 	bl	8007d8c <clust2sect>
 80085a6:	4602      	mov	r2, r0
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68ba      	ldr	r2, [r7, #8]
 80085b0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085be:	441a      	add	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3718      	adds	r7, #24
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b086      	sub	sp, #24
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80085de:	2100      	movs	r1, #0
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f7ff feb4 	bl	800834e <dir_sdi>
 80085e6:	4603      	mov	r3, r0
 80085e8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80085ea:	7dfb      	ldrb	r3, [r7, #23]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d12b      	bne.n	8008648 <dir_alloc+0x7a>
		n = 0;
 80085f0:	2300      	movs	r3, #0
 80085f2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	4619      	mov	r1, r3
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f7ff fb2a 	bl	8007c54 <move_window>
 8008600:	4603      	mov	r3, r0
 8008602:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008604:	7dfb      	ldrb	r3, [r7, #23]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d11d      	bne.n	8008646 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	2be5      	cmp	r3, #229	@ 0xe5
 8008612:	d004      	beq.n	800861e <dir_alloc+0x50>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	781b      	ldrb	r3, [r3, #0]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d107      	bne.n	800862e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	3301      	adds	r3, #1
 8008622:	613b      	str	r3, [r7, #16]
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	429a      	cmp	r2, r3
 800862a:	d102      	bne.n	8008632 <dir_alloc+0x64>
 800862c:	e00c      	b.n	8008648 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800862e:	2300      	movs	r3, #0
 8008630:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008632:	2101      	movs	r1, #1
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7ff ff05 	bl	8008444 <dir_next>
 800863a:	4603      	mov	r3, r0
 800863c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800863e:	7dfb      	ldrb	r3, [r7, #23]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d0d7      	beq.n	80085f4 <dir_alloc+0x26>
 8008644:	e000      	b.n	8008648 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008646:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008648:	7dfb      	ldrb	r3, [r7, #23]
 800864a:	2b04      	cmp	r3, #4
 800864c:	d101      	bne.n	8008652 <dir_alloc+0x84>
 800864e:	2307      	movs	r3, #7
 8008650:	75fb      	strb	r3, [r7, #23]
	return res;
 8008652:	7dfb      	ldrb	r3, [r7, #23]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3718      	adds	r7, #24
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	331a      	adds	r3, #26
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff f842 	bl	80076f4 <ld_word>
 8008670:	4603      	mov	r3, r0
 8008672:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	2b03      	cmp	r3, #3
 800867a:	d109      	bne.n	8008690 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	3314      	adds	r3, #20
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff f837 	bl	80076f4 <ld_word>
 8008686:	4603      	mov	r3, r0
 8008688:	041b      	lsls	r3, r3, #16
 800868a:	68fa      	ldr	r2, [r7, #12]
 800868c:	4313      	orrs	r3, r2
 800868e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008690:	68fb      	ldr	r3, [r7, #12]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b084      	sub	sp, #16
 800869e:	af00      	add	r7, sp, #0
 80086a0:	60f8      	str	r0, [r7, #12]
 80086a2:	60b9      	str	r1, [r7, #8]
 80086a4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	331a      	adds	r3, #26
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	b292      	uxth	r2, r2
 80086ae:	4611      	mov	r1, r2
 80086b0:	4618      	mov	r0, r3
 80086b2:	f7ff f85a 	bl	800776a <st_word>
	if (fs->fs_type == FS_FAT32) {
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	2b03      	cmp	r3, #3
 80086bc:	d109      	bne.n	80086d2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	f103 0214 	add.w	r2, r3, #20
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	0c1b      	lsrs	r3, r3, #16
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	4619      	mov	r1, r3
 80086cc:	4610      	mov	r0, r2
 80086ce:	f7ff f84c 	bl	800776a <st_word>
	}
}
 80086d2:	bf00      	nop
 80086d4:	3710      	adds	r7, #16
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b086      	sub	sp, #24
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80086e8:	2100      	movs	r1, #0
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f7ff fe2f 	bl	800834e <dir_sdi>
 80086f0:	4603      	mov	r3, r0
 80086f2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80086f4:	7dfb      	ldrb	r3, [r7, #23]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d001      	beq.n	80086fe <dir_find+0x24>
 80086fa:	7dfb      	ldrb	r3, [r7, #23]
 80086fc:	e03e      	b.n	800877c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	69db      	ldr	r3, [r3, #28]
 8008702:	4619      	mov	r1, r3
 8008704:	6938      	ldr	r0, [r7, #16]
 8008706:	f7ff faa5 	bl	8007c54 <move_window>
 800870a:	4603      	mov	r3, r0
 800870c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800870e:	7dfb      	ldrb	r3, [r7, #23]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d12f      	bne.n	8008774 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	781b      	ldrb	r3, [r3, #0]
 800871a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800871c:	7bfb      	ldrb	r3, [r7, #15]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d102      	bne.n	8008728 <dir_find+0x4e>
 8008722:	2304      	movs	r3, #4
 8008724:	75fb      	strb	r3, [r7, #23]
 8008726:	e028      	b.n	800877a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a1b      	ldr	r3, [r3, #32]
 800872c:	330b      	adds	r3, #11
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008734:	b2da      	uxtb	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a1b      	ldr	r3, [r3, #32]
 800873e:	330b      	adds	r3, #11
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	f003 0308 	and.w	r3, r3, #8
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <dir_find+0x86>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a18      	ldr	r0, [r3, #32]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	3324      	adds	r3, #36	@ 0x24
 8008752:	220b      	movs	r2, #11
 8008754:	4619      	mov	r1, r3
 8008756:	f7ff f88b 	bl	8007870 <mem_cmp>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00b      	beq.n	8008778 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008760:	2100      	movs	r1, #0
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7ff fe6e 	bl	8008444 <dir_next>
 8008768:	4603      	mov	r3, r0
 800876a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800876c:	7dfb      	ldrb	r3, [r7, #23]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d0c5      	beq.n	80086fe <dir_find+0x24>
 8008772:	e002      	b.n	800877a <dir_find+0xa0>
		if (res != FR_OK) break;
 8008774:	bf00      	nop
 8008776:	e000      	b.n	800877a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008778:	bf00      	nop

	return res;
 800877a:	7dfb      	ldrb	r3, [r7, #23]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008792:	2101      	movs	r1, #1
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f7ff ff1a 	bl	80085ce <dir_alloc>
 800879a:	4603      	mov	r3, r0
 800879c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800879e:	7bfb      	ldrb	r3, [r7, #15]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d11c      	bne.n	80087de <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	69db      	ldr	r3, [r3, #28]
 80087a8:	4619      	mov	r1, r3
 80087aa:	68b8      	ldr	r0, [r7, #8]
 80087ac:	f7ff fa52 	bl	8007c54 <move_window>
 80087b0:	4603      	mov	r3, r0
 80087b2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d111      	bne.n	80087de <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	2220      	movs	r2, #32
 80087c0:	2100      	movs	r1, #0
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7ff f839 	bl	800783a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a18      	ldr	r0, [r3, #32]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3324      	adds	r3, #36	@ 0x24
 80087d0:	220b      	movs	r2, #11
 80087d2:	4619      	mov	r1, r3
 80087d4:	f7ff f810 	bl	80077f8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	2201      	movs	r2, #1
 80087dc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80087de:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3710      	adds	r7, #16
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	60fb      	str	r3, [r7, #12]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	3324      	adds	r3, #36	@ 0x24
 80087fc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80087fe:	220b      	movs	r2, #11
 8008800:	2120      	movs	r1, #32
 8008802:	68b8      	ldr	r0, [r7, #8]
 8008804:	f7ff f819 	bl	800783a <mem_set>
	si = i = 0; ni = 8;
 8008808:	2300      	movs	r3, #0
 800880a:	613b      	str	r3, [r7, #16]
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	61fb      	str	r3, [r7, #28]
 8008810:	2308      	movs	r3, #8
 8008812:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	1c5a      	adds	r2, r3, #1
 8008818:	61fa      	str	r2, [r7, #28]
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	4413      	add	r3, r2
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008822:	7efb      	ldrb	r3, [r7, #27]
 8008824:	2b20      	cmp	r3, #32
 8008826:	d94e      	bls.n	80088c6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008828:	7efb      	ldrb	r3, [r7, #27]
 800882a:	2b2f      	cmp	r3, #47	@ 0x2f
 800882c:	d006      	beq.n	800883c <create_name+0x54>
 800882e:	7efb      	ldrb	r3, [r7, #27]
 8008830:	2b5c      	cmp	r3, #92	@ 0x5c
 8008832:	d110      	bne.n	8008856 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008834:	e002      	b.n	800883c <create_name+0x54>
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	3301      	adds	r3, #1
 800883a:	61fb      	str	r3, [r7, #28]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	4413      	add	r3, r2
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	2b2f      	cmp	r3, #47	@ 0x2f
 8008846:	d0f6      	beq.n	8008836 <create_name+0x4e>
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	4413      	add	r3, r2
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	2b5c      	cmp	r3, #92	@ 0x5c
 8008852:	d0f0      	beq.n	8008836 <create_name+0x4e>
			break;
 8008854:	e038      	b.n	80088c8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008856:	7efb      	ldrb	r3, [r7, #27]
 8008858:	2b2e      	cmp	r3, #46	@ 0x2e
 800885a:	d003      	beq.n	8008864 <create_name+0x7c>
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	429a      	cmp	r2, r3
 8008862:	d30c      	bcc.n	800887e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	2b0b      	cmp	r3, #11
 8008868:	d002      	beq.n	8008870 <create_name+0x88>
 800886a:	7efb      	ldrb	r3, [r7, #27]
 800886c:	2b2e      	cmp	r3, #46	@ 0x2e
 800886e:	d001      	beq.n	8008874 <create_name+0x8c>
 8008870:	2306      	movs	r3, #6
 8008872:	e044      	b.n	80088fe <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008874:	2308      	movs	r3, #8
 8008876:	613b      	str	r3, [r7, #16]
 8008878:	230b      	movs	r3, #11
 800887a:	617b      	str	r3, [r7, #20]
			continue;
 800887c:	e022      	b.n	80088c4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800887e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008882:	2b00      	cmp	r3, #0
 8008884:	da04      	bge.n	8008890 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008886:	7efb      	ldrb	r3, [r7, #27]
 8008888:	3b80      	subs	r3, #128	@ 0x80
 800888a:	4a1f      	ldr	r2, [pc, #124]	@ (8008908 <create_name+0x120>)
 800888c:	5cd3      	ldrb	r3, [r2, r3]
 800888e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008890:	7efb      	ldrb	r3, [r7, #27]
 8008892:	4619      	mov	r1, r3
 8008894:	481d      	ldr	r0, [pc, #116]	@ (800890c <create_name+0x124>)
 8008896:	f7ff f812 	bl	80078be <chk_chr>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d001      	beq.n	80088a4 <create_name+0xbc>
 80088a0:	2306      	movs	r3, #6
 80088a2:	e02c      	b.n	80088fe <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80088a4:	7efb      	ldrb	r3, [r7, #27]
 80088a6:	2b60      	cmp	r3, #96	@ 0x60
 80088a8:	d905      	bls.n	80088b6 <create_name+0xce>
 80088aa:	7efb      	ldrb	r3, [r7, #27]
 80088ac:	2b7a      	cmp	r3, #122	@ 0x7a
 80088ae:	d802      	bhi.n	80088b6 <create_name+0xce>
 80088b0:	7efb      	ldrb	r3, [r7, #27]
 80088b2:	3b20      	subs	r3, #32
 80088b4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	1c5a      	adds	r2, r3, #1
 80088ba:	613a      	str	r2, [r7, #16]
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	4413      	add	r3, r2
 80088c0:	7efa      	ldrb	r2, [r7, #27]
 80088c2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80088c4:	e7a6      	b.n	8008814 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80088c6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	441a      	add	r2, r3
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d101      	bne.n	80088dc <create_name+0xf4>
 80088d8:	2306      	movs	r3, #6
 80088da:	e010      	b.n	80088fe <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	2be5      	cmp	r3, #229	@ 0xe5
 80088e2:	d102      	bne.n	80088ea <create_name+0x102>
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2205      	movs	r2, #5
 80088e8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80088ea:	7efb      	ldrb	r3, [r7, #27]
 80088ec:	2b20      	cmp	r3, #32
 80088ee:	d801      	bhi.n	80088f4 <create_name+0x10c>
 80088f0:	2204      	movs	r2, #4
 80088f2:	e000      	b.n	80088f6 <create_name+0x10e>
 80088f4:	2200      	movs	r2, #0
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	330b      	adds	r3, #11
 80088fa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80088fc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3720      	adds	r7, #32
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	08009a20 	.word	0x08009a20
 800890c:	080099b8 	.word	0x080099b8

08008910 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008924:	e002      	b.n	800892c <follow_path+0x1c>
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	603b      	str	r3, [r7, #0]
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	2b2f      	cmp	r3, #47	@ 0x2f
 8008932:	d0f8      	beq.n	8008926 <follow_path+0x16>
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	2b5c      	cmp	r3, #92	@ 0x5c
 800893a:	d0f4      	beq.n	8008926 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	2200      	movs	r2, #0
 8008940:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b1f      	cmp	r3, #31
 8008948:	d80a      	bhi.n	8008960 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2280      	movs	r2, #128	@ 0x80
 800894e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008952:	2100      	movs	r1, #0
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f7ff fcfa 	bl	800834e <dir_sdi>
 800895a:	4603      	mov	r3, r0
 800895c:	75fb      	strb	r3, [r7, #23]
 800895e:	e043      	b.n	80089e8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008960:	463b      	mov	r3, r7
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7ff ff3f 	bl	80087e8 <create_name>
 800896a:	4603      	mov	r3, r0
 800896c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800896e:	7dfb      	ldrb	r3, [r7, #23]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d134      	bne.n	80089de <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff feb0 	bl	80086da <dir_find>
 800897a:	4603      	mov	r3, r0
 800897c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008984:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008986:	7dfb      	ldrb	r3, [r7, #23]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00a      	beq.n	80089a2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800898c:	7dfb      	ldrb	r3, [r7, #23]
 800898e:	2b04      	cmp	r3, #4
 8008990:	d127      	bne.n	80089e2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008992:	7afb      	ldrb	r3, [r7, #11]
 8008994:	f003 0304 	and.w	r3, r3, #4
 8008998:	2b00      	cmp	r3, #0
 800899a:	d122      	bne.n	80089e2 <follow_path+0xd2>
 800899c:	2305      	movs	r3, #5
 800899e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80089a0:	e01f      	b.n	80089e2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089a2:	7afb      	ldrb	r3, [r7, #11]
 80089a4:	f003 0304 	and.w	r3, r3, #4
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d11c      	bne.n	80089e6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	799b      	ldrb	r3, [r3, #6]
 80089b0:	f003 0310 	and.w	r3, r3, #16
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d102      	bne.n	80089be <follow_path+0xae>
				res = FR_NO_PATH; break;
 80089b8:	2305      	movs	r3, #5
 80089ba:	75fb      	strb	r3, [r7, #23]
 80089bc:	e014      	b.n	80089e8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089cc:	4413      	add	r3, r2
 80089ce:	4619      	mov	r1, r3
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f7ff fe43 	bl	800865c <ld_clust>
 80089d6:	4602      	mov	r2, r0
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80089dc:	e7c0      	b.n	8008960 <follow_path+0x50>
			if (res != FR_OK) break;
 80089de:	bf00      	nop
 80089e0:	e002      	b.n	80089e8 <follow_path+0xd8>
				break;
 80089e2:	bf00      	nop
 80089e4:	e000      	b.n	80089e8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80089e6:	bf00      	nop
			}
		}
	}

	return res;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3718      	adds	r7, #24
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80089f2:	b480      	push	{r7}
 80089f4:	b087      	sub	sp, #28
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80089fa:	f04f 33ff 	mov.w	r3, #4294967295
 80089fe:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d031      	beq.n	8008a6c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	e002      	b.n	8008a16 <get_ldnumber+0x24>
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	3301      	adds	r3, #1
 8008a14:	617b      	str	r3, [r7, #20]
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d903      	bls.n	8008a26 <get_ldnumber+0x34>
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a24:	d1f4      	bne.n	8008a10 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008a2c:	d11c      	bne.n	8008a68 <get_ldnumber+0x76>
			tp = *path;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	1c5a      	adds	r2, r3, #1
 8008a38:	60fa      	str	r2, [r7, #12]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	3b30      	subs	r3, #48	@ 0x30
 8008a3e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	2b09      	cmp	r3, #9
 8008a44:	d80e      	bhi.n	8008a64 <get_ldnumber+0x72>
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d10a      	bne.n	8008a64 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d107      	bne.n	8008a64 <get_ldnumber+0x72>
					vol = (int)i;
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	617b      	str	r3, [r7, #20]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	697a      	ldr	r2, [r7, #20]
 8008a62:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	e002      	b.n	8008a6e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008a68:	2300      	movs	r3, #0
 8008a6a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008a6c:	693b      	ldr	r3, [r7, #16]
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
	...

08008a7c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	70da      	strb	r2, [r3, #3]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a92:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008a94:	6839      	ldr	r1, [r7, #0]
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7ff f8dc 	bl	8007c54 <move_window>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d001      	beq.n	8008aa6 <check_fs+0x2a>
 8008aa2:	2304      	movs	r3, #4
 8008aa4:	e038      	b.n	8008b18 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	3330      	adds	r3, #48	@ 0x30
 8008aaa:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fe fe20 	bl	80076f4 <ld_word>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d001      	beq.n	8008ac4 <check_fs+0x48>
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e029      	b.n	8008b18 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008aca:	2be9      	cmp	r3, #233	@ 0xe9
 8008acc:	d009      	beq.n	8008ae2 <check_fs+0x66>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008ad4:	2beb      	cmp	r3, #235	@ 0xeb
 8008ad6:	d11e      	bne.n	8008b16 <check_fs+0x9a>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008ade:	2b90      	cmp	r3, #144	@ 0x90
 8008ae0:	d119      	bne.n	8008b16 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	3330      	adds	r3, #48	@ 0x30
 8008ae6:	3336      	adds	r3, #54	@ 0x36
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7fe fe1b 	bl	8007724 <ld_dword>
 8008aee:	4603      	mov	r3, r0
 8008af0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008af4:	4a0a      	ldr	r2, [pc, #40]	@ (8008b20 <check_fs+0xa4>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d101      	bne.n	8008afe <check_fs+0x82>
 8008afa:	2300      	movs	r3, #0
 8008afc:	e00c      	b.n	8008b18 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	3330      	adds	r3, #48	@ 0x30
 8008b02:	3352      	adds	r3, #82	@ 0x52
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7fe fe0d 	bl	8007724 <ld_dword>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	4a05      	ldr	r2, [pc, #20]	@ (8008b24 <check_fs+0xa8>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d101      	bne.n	8008b16 <check_fs+0x9a>
 8008b12:	2300      	movs	r3, #0
 8008b14:	e000      	b.n	8008b18 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008b16:	2302      	movs	r3, #2
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3708      	adds	r7, #8
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	00544146 	.word	0x00544146
 8008b24:	33544146 	.word	0x33544146

08008b28 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b096      	sub	sp, #88	@ 0x58
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	4613      	mov	r3, r2
 8008b34:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008b3c:	68f8      	ldr	r0, [r7, #12]
 8008b3e:	f7ff ff58 	bl	80089f2 <get_ldnumber>
 8008b42:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	da01      	bge.n	8008b4e <find_volume+0x26>
 8008b4a:	230b      	movs	r3, #11
 8008b4c:	e22d      	b.n	8008faa <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008b4e:	4aa1      	ldr	r2, [pc, #644]	@ (8008dd4 <find_volume+0x2ac>)
 8008b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b56:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d101      	bne.n	8008b62 <find_volume+0x3a>
 8008b5e:	230c      	movs	r3, #12
 8008b60:	e223      	b.n	8008faa <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b66:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008b68:	79fb      	ldrb	r3, [r7, #7]
 8008b6a:	f023 0301 	bic.w	r3, r3, #1
 8008b6e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d01a      	beq.n	8008bae <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b7a:	785b      	ldrb	r3, [r3, #1]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f7fe fd19 	bl	80075b4 <disk_status>
 8008b82:	4603      	mov	r3, r0
 8008b84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008b88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008b8c:	f003 0301 	and.w	r3, r3, #1
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10c      	bne.n	8008bae <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d007      	beq.n	8008baa <find_volume+0x82>
 8008b9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008b9e:	f003 0304 	and.w	r3, r3, #4
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d001      	beq.n	8008baa <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008ba6:	230a      	movs	r3, #10
 8008ba8:	e1ff      	b.n	8008faa <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008baa:	2300      	movs	r3, #0
 8008bac:	e1fd      	b.n	8008faa <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bba:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbe:	785b      	ldrb	r3, [r3, #1]
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fe fd11 	bl	80075e8 <disk_initialize>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008bcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008bd0:	f003 0301 	and.w	r3, r3, #1
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d001      	beq.n	8008bdc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008bd8:	2303      	movs	r3, #3
 8008bda:	e1e6      	b.n	8008faa <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008bdc:	79fb      	ldrb	r3, [r7, #7]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d007      	beq.n	8008bf2 <find_volume+0xca>
 8008be2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008be6:	f003 0304 	and.w	r3, r3, #4
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d001      	beq.n	8008bf2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008bee:	230a      	movs	r3, #10
 8008bf0:	e1db      	b.n	8008faa <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008bf6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008bf8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bfa:	f7ff ff3f 	bl	8008a7c <check_fs>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008c04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c08:	2b02      	cmp	r3, #2
 8008c0a:	d149      	bne.n	8008ca0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c10:	e01e      	b.n	8008c50 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c14:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c1a:	011b      	lsls	r3, r3, #4
 8008c1c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008c20:	4413      	add	r3, r2
 8008c22:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c26:	3304      	adds	r3, #4
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d006      	beq.n	8008c3c <find_volume+0x114>
 8008c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c30:	3308      	adds	r3, #8
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7fe fd76 	bl	8007724 <ld_dword>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	e000      	b.n	8008c3e <find_volume+0x116>
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	3358      	adds	r3, #88	@ 0x58
 8008c44:	443b      	add	r3, r7
 8008c46:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c52:	2b03      	cmp	r3, #3
 8008c54:	d9dd      	bls.n	8008c12 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008c56:	2300      	movs	r3, #0
 8008c58:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d002      	beq.n	8008c66 <find_volume+0x13e>
 8008c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c62:	3b01      	subs	r3, #1
 8008c64:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008c66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	3358      	adds	r3, #88	@ 0x58
 8008c6c:	443b      	add	r3, r7
 8008c6e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008c72:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008c74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d005      	beq.n	8008c86 <find_volume+0x15e>
 8008c7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c7c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c7e:	f7ff fefd 	bl	8008a7c <check_fs>
 8008c82:	4603      	mov	r3, r0
 8008c84:	e000      	b.n	8008c88 <find_volume+0x160>
 8008c86:	2303      	movs	r3, #3
 8008c88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008c8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d905      	bls.n	8008ca0 <find_volume+0x178>
 8008c94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c96:	3301      	adds	r3, #1
 8008c98:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c9c:	2b03      	cmp	r3, #3
 8008c9e:	d9e2      	bls.n	8008c66 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008ca0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008ca4:	2b04      	cmp	r3, #4
 8008ca6:	d101      	bne.n	8008cac <find_volume+0x184>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e17e      	b.n	8008faa <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008cac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d901      	bls.n	8008cb8 <find_volume+0x190>
 8008cb4:	230d      	movs	r3, #13
 8008cb6:	e178      	b.n	8008faa <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	3330      	adds	r3, #48	@ 0x30
 8008cbc:	330b      	adds	r3, #11
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7fe fd18 	bl	80076f4 <ld_word>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cca:	d001      	beq.n	8008cd0 <find_volume+0x1a8>
 8008ccc:	230d      	movs	r3, #13
 8008cce:	e16c      	b.n	8008faa <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd2:	3330      	adds	r3, #48	@ 0x30
 8008cd4:	3316      	adds	r3, #22
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fe fd0c 	bl	80076f4 <ld_word>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d106      	bne.n	8008cf4 <find_volume+0x1cc>
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce8:	3330      	adds	r3, #48	@ 0x30
 8008cea:	3324      	adds	r3, #36	@ 0x24
 8008cec:	4618      	mov	r0, r3
 8008cee:	f7fe fd19 	bl	8007724 <ld_dword>
 8008cf2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cf8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d02:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d06:	789b      	ldrb	r3, [r3, #2]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d005      	beq.n	8008d18 <find_volume+0x1f0>
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0e:	789b      	ldrb	r3, [r3, #2]
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	d001      	beq.n	8008d18 <find_volume+0x1f0>
 8008d14:	230d      	movs	r3, #13
 8008d16:	e148      	b.n	8008faa <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	789b      	ldrb	r3, [r3, #2]
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d20:	fb02 f303 	mul.w	r3, r2, r3
 8008d24:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d30:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d34:	895b      	ldrh	r3, [r3, #10]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d008      	beq.n	8008d4c <find_volume+0x224>
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3c:	895b      	ldrh	r3, [r3, #10]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	895b      	ldrh	r3, [r3, #10]
 8008d44:	3b01      	subs	r3, #1
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <find_volume+0x228>
 8008d4c:	230d      	movs	r3, #13
 8008d4e:	e12c      	b.n	8008faa <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d52:	3330      	adds	r3, #48	@ 0x30
 8008d54:	3311      	adds	r3, #17
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fe fccc 	bl	80076f4 <ld_word>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	461a      	mov	r2, r3
 8008d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d62:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d66:	891b      	ldrh	r3, [r3, #8]
 8008d68:	f003 030f 	and.w	r3, r3, #15
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d001      	beq.n	8008d76 <find_volume+0x24e>
 8008d72:	230d      	movs	r3, #13
 8008d74:	e119      	b.n	8008faa <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d78:	3330      	adds	r3, #48	@ 0x30
 8008d7a:	3313      	adds	r3, #19
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f7fe fcb9 	bl	80076f4 <ld_word>
 8008d82:	4603      	mov	r3, r0
 8008d84:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008d86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d106      	bne.n	8008d9a <find_volume+0x272>
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8e:	3330      	adds	r3, #48	@ 0x30
 8008d90:	3320      	adds	r3, #32
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fe fcc6 	bl	8007724 <ld_dword>
 8008d98:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9c:	3330      	adds	r3, #48	@ 0x30
 8008d9e:	330e      	adds	r3, #14
 8008da0:	4618      	mov	r0, r3
 8008da2:	f7fe fca7 	bl	80076f4 <ld_word>
 8008da6:	4603      	mov	r3, r0
 8008da8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008daa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d101      	bne.n	8008db4 <find_volume+0x28c>
 8008db0:	230d      	movs	r3, #13
 8008db2:	e0fa      	b.n	8008faa <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008db4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008db8:	4413      	add	r3, r2
 8008dba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dbc:	8912      	ldrh	r2, [r2, #8]
 8008dbe:	0912      	lsrs	r2, r2, #4
 8008dc0:	b292      	uxth	r2, r2
 8008dc2:	4413      	add	r3, r2
 8008dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008dc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d204      	bcs.n	8008dd8 <find_volume+0x2b0>
 8008dce:	230d      	movs	r3, #13
 8008dd0:	e0eb      	b.n	8008faa <find_volume+0x482>
 8008dd2:	bf00      	nop
 8008dd4:	24000520 	.word	0x24000520
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ddc:	1ad3      	subs	r3, r2, r3
 8008dde:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008de0:	8952      	ldrh	r2, [r2, #10]
 8008de2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008de6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d101      	bne.n	8008df2 <find_volume+0x2ca>
 8008dee:	230d      	movs	r3, #13
 8008df0:	e0db      	b.n	8008faa <find_volume+0x482>
		fmt = FS_FAT32;
 8008df2:	2303      	movs	r3, #3
 8008df4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d802      	bhi.n	8008e08 <find_volume+0x2e0>
 8008e02:	2302      	movs	r3, #2
 8008e04:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d802      	bhi.n	8008e18 <find_volume+0x2f0>
 8008e12:	2301      	movs	r3, #1
 8008e14:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	1c9a      	adds	r2, r3, #2
 8008e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e22:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e24:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e26:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008e28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e2a:	441a      	add	r2, r3
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008e30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e34:	441a      	add	r2, r3
 8008e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e38:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008e3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e3e:	2b03      	cmp	r3, #3
 8008e40:	d11e      	bne.n	8008e80 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e44:	3330      	adds	r3, #48	@ 0x30
 8008e46:	332a      	adds	r3, #42	@ 0x2a
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7fe fc53 	bl	80076f4 <ld_word>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <find_volume+0x330>
 8008e54:	230d      	movs	r3, #13
 8008e56:	e0a8      	b.n	8008faa <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5a:	891b      	ldrh	r3, [r3, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d001      	beq.n	8008e64 <find_volume+0x33c>
 8008e60:	230d      	movs	r3, #13
 8008e62:	e0a2      	b.n	8008faa <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e66:	3330      	adds	r3, #48	@ 0x30
 8008e68:	332c      	adds	r3, #44	@ 0x2c
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7fe fc5a 	bl	8007724 <ld_dword>
 8008e70:	4602      	mov	r2, r0
 8008e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e74:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	009b      	lsls	r3, r3, #2
 8008e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e7e:	e01f      	b.n	8008ec0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e82:	891b      	ldrh	r3, [r3, #8]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d101      	bne.n	8008e8c <find_volume+0x364>
 8008e88:	230d      	movs	r3, #13
 8008e8a:	e08e      	b.n	8008faa <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8e:	6a1a      	ldr	r2, [r3, #32]
 8008e90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e92:	441a      	add	r2, r3
 8008e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e96:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008e98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d103      	bne.n	8008ea8 <find_volume+0x380>
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea2:	695b      	ldr	r3, [r3, #20]
 8008ea4:	005b      	lsls	r3, r3, #1
 8008ea6:	e00a      	b.n	8008ebe <find_volume+0x396>
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eaa:	695a      	ldr	r2, [r3, #20]
 8008eac:	4613      	mov	r3, r2
 8008eae:	005b      	lsls	r3, r3, #1
 8008eb0:	4413      	add	r3, r2
 8008eb2:	085a      	lsrs	r2, r3, #1
 8008eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb6:	695b      	ldr	r3, [r3, #20]
 8008eb8:	f003 0301 	and.w	r3, r3, #1
 8008ebc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008ebe:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec2:	699a      	ldr	r2, [r3, #24]
 8008ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ec6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008eca:	0a5b      	lsrs	r3, r3, #9
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d201      	bcs.n	8008ed4 <find_volume+0x3ac>
 8008ed0:	230d      	movs	r3, #13
 8008ed2:	e06a      	b.n	8008faa <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8008eda:	611a      	str	r2, [r3, #16]
 8008edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ede:	691a      	ldr	r2, [r3, #16]
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee6:	2280      	movs	r2, #128	@ 0x80
 8008ee8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008eea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	d149      	bne.n	8008f86 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef4:	3330      	adds	r3, #48	@ 0x30
 8008ef6:	3330      	adds	r3, #48	@ 0x30
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fe fbfb 	bl	80076f4 <ld_word>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d140      	bne.n	8008f86 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f06:	3301      	adds	r3, #1
 8008f08:	4619      	mov	r1, r3
 8008f0a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008f0c:	f7fe fea2 	bl	8007c54 <move_window>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d137      	bne.n	8008f86 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f18:	2200      	movs	r2, #0
 8008f1a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1e:	3330      	adds	r3, #48	@ 0x30
 8008f20:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fe fbe5 	bl	80076f4 <ld_word>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d127      	bne.n	8008f86 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f38:	3330      	adds	r3, #48	@ 0x30
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fe fbf2 	bl	8007724 <ld_dword>
 8008f40:	4603      	mov	r3, r0
 8008f42:	4a1c      	ldr	r2, [pc, #112]	@ (8008fb4 <find_volume+0x48c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d11e      	bne.n	8008f86 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4a:	3330      	adds	r3, #48	@ 0x30
 8008f4c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7fe fbe7 	bl	8007724 <ld_dword>
 8008f56:	4603      	mov	r3, r0
 8008f58:	4a17      	ldr	r2, [pc, #92]	@ (8008fb8 <find_volume+0x490>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d113      	bne.n	8008f86 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f60:	3330      	adds	r3, #48	@ 0x30
 8008f62:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe fbdc 	bl	8007724 <ld_dword>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f70:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f74:	3330      	adds	r3, #48	@ 0x30
 8008f76:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7fe fbd2 	bl	8007724 <ld_dword>
 8008f80:	4602      	mov	r2, r0
 8008f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f84:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f88:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008f8c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8008fbc <find_volume+0x494>)
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	3301      	adds	r3, #1
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	4b09      	ldr	r3, [pc, #36]	@ (8008fbc <find_volume+0x494>)
 8008f98:	801a      	strh	r2, [r3, #0]
 8008f9a:	4b08      	ldr	r3, [pc, #32]	@ (8008fbc <find_volume+0x494>)
 8008f9c:	881a      	ldrh	r2, [r3, #0]
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008fa2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008fa4:	f7fe fdee 	bl	8007b84 <clear_lock>
#endif
	return FR_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3758      	adds	r7, #88	@ 0x58
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	41615252 	.word	0x41615252
 8008fb8:	61417272 	.word	0x61417272
 8008fbc:	24000524 	.word	0x24000524

08008fc0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008fca:	2309      	movs	r3, #9
 8008fcc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d01c      	beq.n	800900e <validate+0x4e>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d018      	beq.n	800900e <validate+0x4e>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d013      	beq.n	800900e <validate+0x4e>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	889a      	ldrh	r2, [r3, #4]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	88db      	ldrh	r3, [r3, #6]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d10c      	bne.n	800900e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	785b      	ldrb	r3, [r3, #1]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7fe fada 	bl	80075b4 <disk_status>
 8009000:	4603      	mov	r3, r0
 8009002:	f003 0301 	and.w	r3, r3, #1
 8009006:	2b00      	cmp	r3, #0
 8009008:	d101      	bne.n	800900e <validate+0x4e>
			res = FR_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800900e:	7bfb      	ldrb	r3, [r7, #15]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d102      	bne.n	800901a <validate+0x5a>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	e000      	b.n	800901c <validate+0x5c>
 800901a:	2300      	movs	r3, #0
 800901c:	683a      	ldr	r2, [r7, #0]
 800901e:	6013      	str	r3, [r2, #0]
	return res;
 8009020:	7bfb      	ldrb	r3, [r7, #15]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
	...

0800902c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b088      	sub	sp, #32
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800903e:	f107 0310 	add.w	r3, r7, #16
 8009042:	4618      	mov	r0, r3
 8009044:	f7ff fcd5 	bl	80089f2 <get_ldnumber>
 8009048:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	2b00      	cmp	r3, #0
 800904e:	da01      	bge.n	8009054 <f_mount+0x28>
 8009050:	230b      	movs	r3, #11
 8009052:	e02b      	b.n	80090ac <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009054:	4a17      	ldr	r2, [pc, #92]	@ (80090b4 <f_mount+0x88>)
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800905c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d005      	beq.n	8009070 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009064:	69b8      	ldr	r0, [r7, #24]
 8009066:	f7fe fd8d 	bl	8007b84 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2200      	movs	r2, #0
 800906e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d002      	beq.n	800907c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2200      	movs	r2, #0
 800907a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	490d      	ldr	r1, [pc, #52]	@ (80090b4 <f_mount+0x88>)
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <f_mount+0x66>
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d001      	beq.n	8009096 <f_mount+0x6a>
 8009092:	2300      	movs	r3, #0
 8009094:	e00a      	b.n	80090ac <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009096:	f107 010c 	add.w	r1, r7, #12
 800909a:	f107 0308 	add.w	r3, r7, #8
 800909e:	2200      	movs	r2, #0
 80090a0:	4618      	mov	r0, r3
 80090a2:	f7ff fd41 	bl	8008b28 <find_volume>
 80090a6:	4603      	mov	r3, r0
 80090a8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80090aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3720      	adds	r7, #32
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	24000520 	.word	0x24000520

080090b8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b098      	sub	sp, #96	@ 0x60
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	4613      	mov	r3, r2
 80090c4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d101      	bne.n	80090d0 <f_open+0x18>
 80090cc:	2309      	movs	r3, #9
 80090ce:	e1a9      	b.n	8009424 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090d6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80090d8:	79fa      	ldrb	r2, [r7, #7]
 80090da:	f107 0110 	add.w	r1, r7, #16
 80090de:	f107 0308 	add.w	r3, r7, #8
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7ff fd20 	bl	8008b28 <find_volume>
 80090e8:	4603      	mov	r3, r0
 80090ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80090ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f040 818d 	bne.w	8009412 <f_open+0x35a>
		dj.obj.fs = fs;
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80090fc:	68ba      	ldr	r2, [r7, #8]
 80090fe:	f107 0314 	add.w	r3, r7, #20
 8009102:	4611      	mov	r1, r2
 8009104:	4618      	mov	r0, r3
 8009106:	f7ff fc03 	bl	8008910 <follow_path>
 800910a:	4603      	mov	r3, r0
 800910c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009110:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009114:	2b00      	cmp	r3, #0
 8009116:	d118      	bne.n	800914a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009118:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800911c:	b25b      	sxtb	r3, r3
 800911e:	2b00      	cmp	r3, #0
 8009120:	da03      	bge.n	800912a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009122:	2306      	movs	r3, #6
 8009124:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009128:	e00f      	b.n	800914a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800912a:	79fb      	ldrb	r3, [r7, #7]
 800912c:	2b01      	cmp	r3, #1
 800912e:	bf8c      	ite	hi
 8009130:	2301      	movhi	r3, #1
 8009132:	2300      	movls	r3, #0
 8009134:	b2db      	uxtb	r3, r3
 8009136:	461a      	mov	r2, r3
 8009138:	f107 0314 	add.w	r3, r7, #20
 800913c:	4611      	mov	r1, r2
 800913e:	4618      	mov	r0, r3
 8009140:	f7fe fbd8 	bl	80078f4 <chk_lock>
 8009144:	4603      	mov	r3, r0
 8009146:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800914a:	79fb      	ldrb	r3, [r7, #7]
 800914c:	f003 031c 	and.w	r3, r3, #28
 8009150:	2b00      	cmp	r3, #0
 8009152:	d07f      	beq.n	8009254 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009154:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009158:	2b00      	cmp	r3, #0
 800915a:	d017      	beq.n	800918c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800915c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009160:	2b04      	cmp	r3, #4
 8009162:	d10e      	bne.n	8009182 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009164:	f7fe fc22 	bl	80079ac <enq_lock>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d006      	beq.n	800917c <f_open+0xc4>
 800916e:	f107 0314 	add.w	r3, r7, #20
 8009172:	4618      	mov	r0, r3
 8009174:	f7ff fb06 	bl	8008784 <dir_register>
 8009178:	4603      	mov	r3, r0
 800917a:	e000      	b.n	800917e <f_open+0xc6>
 800917c:	2312      	movs	r3, #18
 800917e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009182:	79fb      	ldrb	r3, [r7, #7]
 8009184:	f043 0308 	orr.w	r3, r3, #8
 8009188:	71fb      	strb	r3, [r7, #7]
 800918a:	e010      	b.n	80091ae <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800918c:	7ebb      	ldrb	r3, [r7, #26]
 800918e:	f003 0311 	and.w	r3, r3, #17
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <f_open+0xe6>
					res = FR_DENIED;
 8009196:	2307      	movs	r3, #7
 8009198:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800919c:	e007      	b.n	80091ae <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800919e:	79fb      	ldrb	r3, [r7, #7]
 80091a0:	f003 0304 	and.w	r3, r3, #4
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <f_open+0xf6>
 80091a8:	2308      	movs	r3, #8
 80091aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d168      	bne.n	8009288 <f_open+0x1d0>
 80091b6:	79fb      	ldrb	r3, [r7, #7]
 80091b8:	f003 0308 	and.w	r3, r3, #8
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d063      	beq.n	8009288 <f_open+0x1d0>
				dw = GET_FATTIME();
 80091c0:	f7f7 fb92 	bl	80008e8 <get_fattime>
 80091c4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80091c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091c8:	330e      	adds	r3, #14
 80091ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fe fae7 	bl	80077a0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80091d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d4:	3316      	adds	r3, #22
 80091d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091d8:	4618      	mov	r0, r3
 80091da:	f7fe fae1 	bl	80077a0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80091de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e0:	330b      	adds	r3, #11
 80091e2:	2220      	movs	r2, #32
 80091e4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091ea:	4611      	mov	r1, r2
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff fa35 	bl	800865c <ld_clust>
 80091f2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80091f8:	2200      	movs	r2, #0
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7ff fa4d 	bl	800869a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009202:	331c      	adds	r3, #28
 8009204:	2100      	movs	r1, #0
 8009206:	4618      	mov	r0, r3
 8009208:	f7fe faca 	bl	80077a0 <st_dword>
					fs->wflag = 1;
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	2201      	movs	r2, #1
 8009210:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009212:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009214:	2b00      	cmp	r3, #0
 8009216:	d037      	beq.n	8009288 <f_open+0x1d0>
						dw = fs->winsect;
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800921c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800921e:	f107 0314 	add.w	r3, r7, #20
 8009222:	2200      	movs	r2, #0
 8009224:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009226:	4618      	mov	r0, r3
 8009228:	f7fe ff60 	bl	80080ec <remove_chain>
 800922c:	4603      	mov	r3, r0
 800922e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009232:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009236:	2b00      	cmp	r3, #0
 8009238:	d126      	bne.n	8009288 <f_open+0x1d0>
							res = move_window(fs, dw);
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800923e:	4618      	mov	r0, r3
 8009240:	f7fe fd08 	bl	8007c54 <move_window>
 8009244:	4603      	mov	r3, r0
 8009246:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800924e:	3a01      	subs	r2, #1
 8009250:	60da      	str	r2, [r3, #12]
 8009252:	e019      	b.n	8009288 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009254:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009258:	2b00      	cmp	r3, #0
 800925a:	d115      	bne.n	8009288 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800925c:	7ebb      	ldrb	r3, [r7, #26]
 800925e:	f003 0310 	and.w	r3, r3, #16
 8009262:	2b00      	cmp	r3, #0
 8009264:	d003      	beq.n	800926e <f_open+0x1b6>
					res = FR_NO_FILE;
 8009266:	2304      	movs	r3, #4
 8009268:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800926c:	e00c      	b.n	8009288 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800926e:	79fb      	ldrb	r3, [r7, #7]
 8009270:	f003 0302 	and.w	r3, r3, #2
 8009274:	2b00      	cmp	r3, #0
 8009276:	d007      	beq.n	8009288 <f_open+0x1d0>
 8009278:	7ebb      	ldrb	r3, [r7, #26]
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	d002      	beq.n	8009288 <f_open+0x1d0>
						res = FR_DENIED;
 8009282:	2307      	movs	r3, #7
 8009284:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009288:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800928c:	2b00      	cmp	r3, #0
 800928e:	d126      	bne.n	80092de <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009290:	79fb      	ldrb	r3, [r7, #7]
 8009292:	f003 0308 	and.w	r3, r3, #8
 8009296:	2b00      	cmp	r3, #0
 8009298:	d003      	beq.n	80092a2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800929a:	79fb      	ldrb	r3, [r7, #7]
 800929c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092a0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80092aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	bf8c      	ite	hi
 80092b6:	2301      	movhi	r3, #1
 80092b8:	2300      	movls	r3, #0
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	f107 0314 	add.w	r3, r7, #20
 80092c2:	4611      	mov	r1, r2
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fe fb93 	bl	80079f0 <inc_lock>
 80092ca:	4602      	mov	r2, r0
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d102      	bne.n	80092de <f_open+0x226>
 80092d8:	2302      	movs	r3, #2
 80092da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80092de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f040 8095 	bne.w	8009412 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092ec:	4611      	mov	r1, r2
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7ff f9b4 	bl	800865c <ld_clust>
 80092f4:	4602      	mov	r2, r0
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80092fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fc:	331c      	adds	r3, #28
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fe fa10 	bl	8007724 <ld_dword>
 8009304:	4602      	mov	r2, r0
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009310:	693a      	ldr	r2, [r7, #16]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	88da      	ldrh	r2, [r3, #6]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	79fa      	ldrb	r2, [r7, #7]
 8009322:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	3330      	adds	r3, #48	@ 0x30
 800933a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800933e:	2100      	movs	r1, #0
 8009340:	4618      	mov	r0, r3
 8009342:	f7fe fa7a 	bl	800783a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009346:	79fb      	ldrb	r3, [r7, #7]
 8009348:	f003 0320 	and.w	r3, r3, #32
 800934c:	2b00      	cmp	r3, #0
 800934e:	d060      	beq.n	8009412 <f_open+0x35a>
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d05c      	beq.n	8009412 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	68da      	ldr	r2, [r3, #12]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	895b      	ldrh	r3, [r3, #10]
 8009364:	025b      	lsls	r3, r3, #9
 8009366:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	657b      	str	r3, [r7, #84]	@ 0x54
 8009374:	e016      	b.n	80093a4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800937a:	4618      	mov	r0, r3
 800937c:	f7fe fd25 	bl	8007dca <get_fat>
 8009380:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009382:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009384:	2b01      	cmp	r3, #1
 8009386:	d802      	bhi.n	800938e <f_open+0x2d6>
 8009388:	2302      	movs	r3, #2
 800938a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800938e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009394:	d102      	bne.n	800939c <f_open+0x2e4>
 8009396:	2301      	movs	r3, #1
 8009398:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800939c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800939e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093a0:	1ad3      	subs	r3, r2, r3
 80093a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80093a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d103      	bne.n	80093b4 <f_open+0x2fc>
 80093ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d8e0      	bhi.n	8009376 <f_open+0x2be>
				}
				fp->clust = clst;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093b8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80093ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d127      	bne.n	8009412 <f_open+0x35a>
 80093c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d022      	beq.n	8009412 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80093d0:	4618      	mov	r0, r3
 80093d2:	f7fe fcdb 	bl	8007d8c <clust2sect>
 80093d6:	6478      	str	r0, [r7, #68]	@ 0x44
 80093d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d103      	bne.n	80093e6 <f_open+0x32e>
						res = FR_INT_ERR;
 80093de:	2302      	movs	r3, #2
 80093e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80093e4:	e015      	b.n	8009412 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80093e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093e8:	0a5a      	lsrs	r2, r3, #9
 80093ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093ec:	441a      	add	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	7858      	ldrb	r0, [r3, #1]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6a1a      	ldr	r2, [r3, #32]
 8009400:	2301      	movs	r3, #1
 8009402:	f7fe f919 	bl	8007638 <disk_read>
 8009406:	4603      	mov	r3, r0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d002      	beq.n	8009412 <f_open+0x35a>
 800940c:	2301      	movs	r3, #1
 800940e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009412:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009416:	2b00      	cmp	r3, #0
 8009418:	d002      	beq.n	8009420 <f_open+0x368>
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009420:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009424:	4618      	mov	r0, r3
 8009426:	3760      	adds	r7, #96	@ 0x60
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b08c      	sub	sp, #48	@ 0x30
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	607a      	str	r2, [r7, #4]
 8009438:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	2200      	movs	r2, #0
 8009442:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f107 0210 	add.w	r2, r7, #16
 800944a:	4611      	mov	r1, r2
 800944c:	4618      	mov	r0, r3
 800944e:	f7ff fdb7 	bl	8008fc0 <validate>
 8009452:	4603      	mov	r3, r0
 8009454:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009458:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800945c:	2b00      	cmp	r3, #0
 800945e:	d107      	bne.n	8009470 <f_write+0x44>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	7d5b      	ldrb	r3, [r3, #21]
 8009464:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009468:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800946c:	2b00      	cmp	r3, #0
 800946e:	d002      	beq.n	8009476 <f_write+0x4a>
 8009470:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009474:	e14b      	b.n	800970e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	7d1b      	ldrb	r3, [r3, #20]
 800947a:	f003 0302 	and.w	r3, r3, #2
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <f_write+0x5a>
 8009482:	2307      	movs	r3, #7
 8009484:	e143      	b.n	800970e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	699a      	ldr	r2, [r3, #24]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	441a      	add	r2, r3
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	699b      	ldr	r3, [r3, #24]
 8009492:	429a      	cmp	r2, r3
 8009494:	f080 812d 	bcs.w	80096f2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	699b      	ldr	r3, [r3, #24]
 800949c:	43db      	mvns	r3, r3
 800949e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80094a0:	e127      	b.n	80096f2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	f040 80e3 	bne.w	8009676 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	699b      	ldr	r3, [r3, #24]
 80094b4:	0a5b      	lsrs	r3, r3, #9
 80094b6:	693a      	ldr	r2, [r7, #16]
 80094b8:	8952      	ldrh	r2, [r2, #10]
 80094ba:	3a01      	subs	r2, #1
 80094bc:	4013      	ands	r3, r2
 80094be:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d143      	bne.n	800954e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10c      	bne.n	80094e8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80094d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d11a      	bne.n	8009510 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2100      	movs	r1, #0
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fe fe69 	bl	80081b6 <create_chain>
 80094e4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80094e6:	e013      	b.n	8009510 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d007      	beq.n	8009500 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	699b      	ldr	r3, [r3, #24]
 80094f4:	4619      	mov	r1, r3
 80094f6:	68f8      	ldr	r0, [r7, #12]
 80094f8:	f7fe fef5 	bl	80082e6 <clmt_clust>
 80094fc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80094fe:	e007      	b.n	8009510 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009500:	68fa      	ldr	r2, [r7, #12]
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	69db      	ldr	r3, [r3, #28]
 8009506:	4619      	mov	r1, r3
 8009508:	4610      	mov	r0, r2
 800950a:	f7fe fe54 	bl	80081b6 <create_chain>
 800950e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 80f2 	beq.w	80096fc <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951a:	2b01      	cmp	r3, #1
 800951c:	d104      	bne.n	8009528 <f_write+0xfc>
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2202      	movs	r2, #2
 8009522:	755a      	strb	r2, [r3, #21]
 8009524:	2302      	movs	r3, #2
 8009526:	e0f2      	b.n	800970e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800952e:	d104      	bne.n	800953a <f_write+0x10e>
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2201      	movs	r2, #1
 8009534:	755a      	strb	r2, [r3, #21]
 8009536:	2301      	movs	r3, #1
 8009538:	e0e9      	b.n	800970e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800953e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <f_write+0x122>
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800954c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	7d1b      	ldrb	r3, [r3, #20]
 8009552:	b25b      	sxtb	r3, r3
 8009554:	2b00      	cmp	r3, #0
 8009556:	da18      	bge.n	800958a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	7858      	ldrb	r0, [r3, #1]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6a1a      	ldr	r2, [r3, #32]
 8009566:	2301      	movs	r3, #1
 8009568:	f7fe f886 	bl	8007678 <disk_write>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d004      	beq.n	800957c <f_write+0x150>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2201      	movs	r2, #1
 8009576:	755a      	strb	r2, [r3, #21]
 8009578:	2301      	movs	r3, #1
 800957a:	e0c8      	b.n	800970e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	7d1b      	ldrb	r3, [r3, #20]
 8009580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009584:	b2da      	uxtb	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	69db      	ldr	r3, [r3, #28]
 8009590:	4619      	mov	r1, r3
 8009592:	4610      	mov	r0, r2
 8009594:	f7fe fbfa 	bl	8007d8c <clust2sect>
 8009598:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d104      	bne.n	80095aa <f_write+0x17e>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2202      	movs	r2, #2
 80095a4:	755a      	strb	r2, [r3, #21]
 80095a6:	2302      	movs	r3, #2
 80095a8:	e0b1      	b.n	800970e <f_write+0x2e2>
			sect += csect;
 80095aa:	697a      	ldr	r2, [r7, #20]
 80095ac:	69bb      	ldr	r3, [r7, #24]
 80095ae:	4413      	add	r3, r2
 80095b0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	0a5b      	lsrs	r3, r3, #9
 80095b6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80095b8:	6a3b      	ldr	r3, [r7, #32]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d03c      	beq.n	8009638 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80095be:	69ba      	ldr	r2, [r7, #24]
 80095c0:	6a3b      	ldr	r3, [r7, #32]
 80095c2:	4413      	add	r3, r2
 80095c4:	693a      	ldr	r2, [r7, #16]
 80095c6:	8952      	ldrh	r2, [r2, #10]
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d905      	bls.n	80095d8 <f_write+0x1ac>
					cc = fs->csize - csect;
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	895b      	ldrh	r3, [r3, #10]
 80095d0:	461a      	mov	r2, r3
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	7858      	ldrb	r0, [r3, #1]
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	69f9      	ldr	r1, [r7, #28]
 80095e2:	f7fe f849 	bl	8007678 <disk_write>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d004      	beq.n	80095f6 <f_write+0x1ca>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2201      	movs	r2, #1
 80095f0:	755a      	strb	r2, [r3, #21]
 80095f2:	2301      	movs	r3, #1
 80095f4:	e08b      	b.n	800970e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6a1a      	ldr	r2, [r3, #32]
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	6a3a      	ldr	r2, [r7, #32]
 8009600:	429a      	cmp	r2, r3
 8009602:	d915      	bls.n	8009630 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6a1a      	ldr	r2, [r3, #32]
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	1ad3      	subs	r3, r2, r3
 8009612:	025b      	lsls	r3, r3, #9
 8009614:	69fa      	ldr	r2, [r7, #28]
 8009616:	4413      	add	r3, r2
 8009618:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800961c:	4619      	mov	r1, r3
 800961e:	f7fe f8eb 	bl	80077f8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	7d1b      	ldrb	r3, [r3, #20]
 8009626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800962a:	b2da      	uxtb	r2, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	025b      	lsls	r3, r3, #9
 8009634:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8009636:	e03f      	b.n	80096b8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6a1b      	ldr	r3, [r3, #32]
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	429a      	cmp	r2, r3
 8009640:	d016      	beq.n	8009670 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	699a      	ldr	r2, [r3, #24]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800964a:	429a      	cmp	r2, r3
 800964c:	d210      	bcs.n	8009670 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	7858      	ldrb	r0, [r3, #1]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009658:	2301      	movs	r3, #1
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	f7fd ffec 	bl	8007638 <disk_read>
 8009660:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009662:	2b00      	cmp	r3, #0
 8009664:	d004      	beq.n	8009670 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2201      	movs	r2, #1
 800966a:	755a      	strb	r2, [r3, #21]
 800966c:	2301      	movs	r3, #1
 800966e:	e04e      	b.n	800970e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	699b      	ldr	r3, [r3, #24]
 800967a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800967e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009682:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	429a      	cmp	r2, r3
 800968a:	d901      	bls.n	8009690 <f_write+0x264>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800969e:	4413      	add	r3, r2
 80096a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096a2:	69f9      	ldr	r1, [r7, #28]
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe f8a7 	bl	80077f8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	7d1b      	ldrb	r3, [r3, #20]
 80096ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80096b2:	b2da      	uxtb	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80096b8:	69fa      	ldr	r2, [r7, #28]
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	4413      	add	r3, r2
 80096be:	61fb      	str	r3, [r7, #28]
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	699a      	ldr	r2, [r3, #24]
 80096c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c6:	441a      	add	r2, r3
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	619a      	str	r2, [r3, #24]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	68da      	ldr	r2, [r3, #12]
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	699b      	ldr	r3, [r3, #24]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	bf38      	it	cc
 80096d8:	461a      	movcc	r2, r3
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	60da      	str	r2, [r3, #12]
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e4:	441a      	add	r2, r3
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	601a      	str	r2, [r3, #0]
 80096ea:	687a      	ldr	r2, [r7, #4]
 80096ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ee:	1ad3      	subs	r3, r2, r3
 80096f0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f47f aed4 	bne.w	80094a2 <f_write+0x76>
 80096fa:	e000      	b.n	80096fe <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80096fc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	7d1b      	ldrb	r3, [r3, #20]
 8009702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009706:	b2da      	uxtb	r2, r3
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800970c:	2300      	movs	r3, #0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3730      	adds	r7, #48	@ 0x30
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b086      	sub	sp, #24
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f107 0208 	add.w	r2, r7, #8
 8009724:	4611      	mov	r1, r2
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff fc4a 	bl	8008fc0 <validate>
 800972c:	4603      	mov	r3, r0
 800972e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009730:	7dfb      	ldrb	r3, [r7, #23]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d168      	bne.n	8009808 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	7d1b      	ldrb	r3, [r3, #20]
 800973a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973e:	2b00      	cmp	r3, #0
 8009740:	d062      	beq.n	8009808 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	7d1b      	ldrb	r3, [r3, #20]
 8009746:	b25b      	sxtb	r3, r3
 8009748:	2b00      	cmp	r3, #0
 800974a:	da15      	bge.n	8009778 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	7858      	ldrb	r0, [r3, #1]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6a1a      	ldr	r2, [r3, #32]
 800975a:	2301      	movs	r3, #1
 800975c:	f7fd ff8c 	bl	8007678 <disk_write>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d001      	beq.n	800976a <f_sync+0x54>
 8009766:	2301      	movs	r3, #1
 8009768:	e04f      	b.n	800980a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	7d1b      	ldrb	r3, [r3, #20]
 800976e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009772:	b2da      	uxtb	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009778:	f7f7 f8b6 	bl	80008e8 <get_fattime>
 800977c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800977e:	68ba      	ldr	r2, [r7, #8]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009784:	4619      	mov	r1, r3
 8009786:	4610      	mov	r0, r2
 8009788:	f7fe fa64 	bl	8007c54 <move_window>
 800978c:	4603      	mov	r3, r0
 800978e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009790:	7dfb      	ldrb	r3, [r7, #23]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d138      	bne.n	8009808 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	330b      	adds	r3, #11
 80097a0:	781a      	ldrb	r2, [r3, #0]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	330b      	adds	r3, #11
 80097a6:	f042 0220 	orr.w	r2, r2, #32
 80097aa:	b2d2      	uxtb	r2, r2
 80097ac:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6818      	ldr	r0, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	461a      	mov	r2, r3
 80097b8:	68f9      	ldr	r1, [r7, #12]
 80097ba:	f7fe ff6e 	bl	800869a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f103 021c 	add.w	r2, r3, #28
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	4619      	mov	r1, r3
 80097ca:	4610      	mov	r0, r2
 80097cc:	f7fd ffe8 	bl	80077a0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	3316      	adds	r3, #22
 80097d4:	6939      	ldr	r1, [r7, #16]
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fd ffe2 	bl	80077a0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	3312      	adds	r3, #18
 80097e0:	2100      	movs	r1, #0
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fd ffc1 	bl	800776a <st_word>
					fs->wflag = 1;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	2201      	movs	r2, #1
 80097ec:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fe fa5d 	bl	8007cb0 <sync_fs>
 80097f6:	4603      	mov	r3, r0
 80097f8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	7d1b      	ldrb	r3, [r3, #20]
 80097fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009802:	b2da      	uxtb	r2, r3
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009808:	7dfb      	ldrb	r3, [r7, #23]
}
 800980a:	4618      	mov	r0, r3
 800980c:	3718      	adds	r7, #24
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b084      	sub	sp, #16
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7ff ff7b 	bl	8009716 <f_sync>
 8009820:	4603      	mov	r3, r0
 8009822:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009824:	7bfb      	ldrb	r3, [r7, #15]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d118      	bne.n	800985c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f107 0208 	add.w	r2, r7, #8
 8009830:	4611      	mov	r1, r2
 8009832:	4618      	mov	r0, r3
 8009834:	f7ff fbc4 	bl	8008fc0 <validate>
 8009838:	4603      	mov	r3, r0
 800983a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d10c      	bne.n	800985c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe f960 	bl	8007b0c <dec_lock>
 800984c:	4603      	mov	r3, r0
 800984e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009850:	7bfb      	ldrb	r3, [r7, #15]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d102      	bne.n	800985c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800985c:	7bfb      	ldrb	r3, [r7, #15]
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
	...

08009868 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009868:	b480      	push	{r7}
 800986a:	b087      	sub	sp, #28
 800986c:	af00      	add	r7, sp, #0
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	4613      	mov	r3, r2
 8009874:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009876:	2301      	movs	r3, #1
 8009878:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800987a:	2300      	movs	r3, #0
 800987c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800987e:	4b1f      	ldr	r3, [pc, #124]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 8009880:	7a5b      	ldrb	r3, [r3, #9]
 8009882:	b2db      	uxtb	r3, r3
 8009884:	2b00      	cmp	r3, #0
 8009886:	d131      	bne.n	80098ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009888:	4b1c      	ldr	r3, [pc, #112]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 800988a:	7a5b      	ldrb	r3, [r3, #9]
 800988c:	b2db      	uxtb	r3, r3
 800988e:	461a      	mov	r2, r3
 8009890:	4b1a      	ldr	r3, [pc, #104]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 8009892:	2100      	movs	r1, #0
 8009894:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009896:	4b19      	ldr	r3, [pc, #100]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 8009898:	7a5b      	ldrb	r3, [r3, #9]
 800989a:	b2db      	uxtb	r3, r3
 800989c:	4a17      	ldr	r2, [pc, #92]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4413      	add	r3, r2
 80098a2:	68fa      	ldr	r2, [r7, #12]
 80098a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80098a6:	4b15      	ldr	r3, [pc, #84]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 80098a8:	7a5b      	ldrb	r3, [r3, #9]
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	461a      	mov	r2, r3
 80098ae:	4b13      	ldr	r3, [pc, #76]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 80098b0:	4413      	add	r3, r2
 80098b2:	79fa      	ldrb	r2, [r7, #7]
 80098b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80098b6:	4b11      	ldr	r3, [pc, #68]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 80098b8:	7a5b      	ldrb	r3, [r3, #9]
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	1c5a      	adds	r2, r3, #1
 80098be:	b2d1      	uxtb	r1, r2
 80098c0:	4a0e      	ldr	r2, [pc, #56]	@ (80098fc <FATFS_LinkDriverEx+0x94>)
 80098c2:	7251      	strb	r1, [r2, #9]
 80098c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80098c6:	7dbb      	ldrb	r3, [r7, #22]
 80098c8:	3330      	adds	r3, #48	@ 0x30
 80098ca:	b2da      	uxtb	r2, r3
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	3301      	adds	r3, #1
 80098d4:	223a      	movs	r2, #58	@ 0x3a
 80098d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	3302      	adds	r3, #2
 80098dc:	222f      	movs	r2, #47	@ 0x2f
 80098de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	3303      	adds	r3, #3
 80098e4:	2200      	movs	r2, #0
 80098e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80098e8:	2300      	movs	r3, #0
 80098ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80098ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	371c      	adds	r7, #28
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	24000548 	.word	0x24000548

08009900 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800990a:	2200      	movs	r2, #0
 800990c:	6839      	ldr	r1, [r7, #0]
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7ff ffaa 	bl	8009868 <FATFS_LinkDriverEx>
 8009914:	4603      	mov	r3, r0
}
 8009916:	4618      	mov	r0, r3
 8009918:	3708      	adds	r7, #8
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}

0800991e <memset>:
 800991e:	4402      	add	r2, r0
 8009920:	4603      	mov	r3, r0
 8009922:	4293      	cmp	r3, r2
 8009924:	d100      	bne.n	8009928 <memset+0xa>
 8009926:	4770      	bx	lr
 8009928:	f803 1b01 	strb.w	r1, [r3], #1
 800992c:	e7f9      	b.n	8009922 <memset+0x4>
	...

08009930 <__libc_init_array>:
 8009930:	b570      	push	{r4, r5, r6, lr}
 8009932:	4d0d      	ldr	r5, [pc, #52]	@ (8009968 <__libc_init_array+0x38>)
 8009934:	4c0d      	ldr	r4, [pc, #52]	@ (800996c <__libc_init_array+0x3c>)
 8009936:	1b64      	subs	r4, r4, r5
 8009938:	10a4      	asrs	r4, r4, #2
 800993a:	2600      	movs	r6, #0
 800993c:	42a6      	cmp	r6, r4
 800993e:	d109      	bne.n	8009954 <__libc_init_array+0x24>
 8009940:	4d0b      	ldr	r5, [pc, #44]	@ (8009970 <__libc_init_array+0x40>)
 8009942:	4c0c      	ldr	r4, [pc, #48]	@ (8009974 <__libc_init_array+0x44>)
 8009944:	f000 f818 	bl	8009978 <_init>
 8009948:	1b64      	subs	r4, r4, r5
 800994a:	10a4      	asrs	r4, r4, #2
 800994c:	2600      	movs	r6, #0
 800994e:	42a6      	cmp	r6, r4
 8009950:	d105      	bne.n	800995e <__libc_init_array+0x2e>
 8009952:	bd70      	pop	{r4, r5, r6, pc}
 8009954:	f855 3b04 	ldr.w	r3, [r5], #4
 8009958:	4798      	blx	r3
 800995a:	3601      	adds	r6, #1
 800995c:	e7ee      	b.n	800993c <__libc_init_array+0xc>
 800995e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009962:	4798      	blx	r3
 8009964:	3601      	adds	r6, #1
 8009966:	e7f2      	b.n	800994e <__libc_init_array+0x1e>
 8009968:	08009aa8 	.word	0x08009aa8
 800996c:	08009aa8 	.word	0x08009aa8
 8009970:	08009aa8 	.word	0x08009aa8
 8009974:	08009aac 	.word	0x08009aac

08009978 <_init>:
 8009978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997a:	bf00      	nop
 800997c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800997e:	bc08      	pop	{r3}
 8009980:	469e      	mov	lr, r3
 8009982:	4770      	bx	lr

08009984 <_fini>:
 8009984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009986:	bf00      	nop
 8009988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800998a:	bc08      	pop	{r3}
 800998c:	469e      	mov	lr, r3
 800998e:	4770      	bx	lr
