/*
  Â© 2021-2022 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;
device test;
import "testing.dml";

typedef layout "big-endian" {
    uint16 a[2];
    uint16 b[2][4];
    layout "little-endian" {
        uint16 c;
    } c[2];
} lt;

method test -> (bool ok)
{
        local lt l1;
        local uint8 *l1p = cast(&l1, uint8 *);
        local lt l2[2];
        local uint8 *l2p = cast(&l2, uint8 *);
        local int i;

        for (i = 0; i < sizeof l1; i++)
            l1p[i] = i;

        for (i = 0; i < sizeof l2; i++)
            l2p[i] = i;

        log "info": "l1.a[0] = %#.4x", l1.a[0];
        log "info": "l2[0].a[0] = %#.4x", l2[0].a[0];
        log "info": "l2[1].a[0] = %#.4x", l2[1].a[0];

        ok = (
            l1.a[0]    == 0x0001 &&
            l1.a[1]    == 0x0203 &&
            l1.b[0][0] == 0x0405 &&
            l1.b[0][1] == 0x0607 &&
            l1.b[1][0] == 0x0c0d &&
            l1.c[0].c  == 0x1514 &&
            l1.c[1].c  == 0x1716 &&

            l2[0].a[0]    == 0x0001 &&
            l2[0].a[1]    == 0x0203 &&
            l2[0].b[0][0] == 0x0405 &&
            l2[0].b[0][1] == 0x0607 &&
            l2[0].b[1][0] == 0x0c0d &&
            l2[0].c[0].c  == 0x1514 &&
            l2[0].c[1].c  == 0x1716 &&

            l2[1].a[0]    == 0x1819 &&
            l2[1].a[1]    == 0x1a1b &&
            l2[1].b[0][0] == 0x1c1d &&
            l2[1].b[0][1] == 0x1e1f &&
            l2[1].b[1][0] == 0x2425 &&
            l2[1].c[0].c  == 0x2d2c &&
            l2[1].c[1].c  == 0x2f2e &&

            true
            );
}
              
