{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@98:108@HdlIdDef", "`include \"inc_id.vh\"\n\nreg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@97:107", "\n`include \"inc_id.vh\"\n\nreg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\n"], ["hdl/library/axi_dmac/src_axi_mm.v@99:109", "\nreg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@95:105", "  input  [ 1:0]                    m_axi_rresp\n);\n\n`include \"inc_id.vh\"\n\nreg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@100:110", "reg [ID_WIDTH-1:0] id = 'h00;\n\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\n"]], "Diff Content": {"Delete": [[103, "wire req_ready_ag;\n"]], "Add": []}}