// Seed: 1278394120
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output wand id_2,
    input  wor  id_3
);
  final $unsigned(11);
  ;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output wor id_8
);
  tri id_10 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6
  );
endmodule
module module_2 ();
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_0.id_1 = 0;
endmodule
module module_3 #(
    parameter id_10 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(1) -1)
  else id_9 <= "";
  parameter id_10 = 1;
  wire [1 : -1 'd0] id_11;
  wire id_12;
  always @(negedge id_12) begin : LABEL_0
    $signed(id_10);
    ;
  end
  assign id_9 = id_2;
  assign id_4 = 1'h0;
  defparam id_10.id_10 = id_10;
  logic id_13;
  wire id_14;
  wire [1 : 1 'd0] id_15;
endmodule
