// Design a 4-to-1 multiplexer using Verilog.

// The multiplexer should take four 1-bit inputs (I0, I1, I2, I3)

// and two 1-bit select inputs (S1, S0).

// The output (Y) should reflect the input line selected by (S1 S0).

// WRITE YOUR CODE HERE
