$date
	Sat Sep 27 11:53:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module serialize_tb $end
$var wire 1 ! output_led2_0_2 $end
$var wire 1 " output_led1_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % and_10 $end
$var wire 1 & and_11 $end
$var wire 1 ' and_17 $end
$var wire 1 ( and_18 $end
$var wire 1 ) and_24 $end
$var wire 1 * and_25 $end
$var wire 1 + and_32 $end
$var wire 1 , node_12 $end
$var wire 1 - node_14 $end
$var wire 1 . node_15 $end
$var wire 1 / node_19 $end
$var wire 1 0 node_21 $end
$var wire 1 1 node_22 $end
$var wire 1 2 node_26 $end
$var wire 1 3 node_28 $end
$var wire 1 4 node_29 $end
$var wire 1 5 node_3 $end
$var wire 1 6 node_31 $end
$var wire 1 7 node_4 $end
$var wire 1 8 node_5 $end
$var wire 1 9 node_7 $end
$var wire 1 : node_8 $end
$var wire 1 ; not_6 $end
$var wire 1 < or_13 $end
$var wire 1 = or_20 $end
$var wire 1 > or_27 $end
$var wire 1 " output_led1_0_1 $end
$var wire 1 ! output_led2_0_2 $end
$var reg 1 ? d_flip_flop_16_0_q $end
$var reg 1 @ d_flip_flop_16_1_q $end
$var reg 1 A d_flip_flop_23_0_q $end
$var reg 1 B d_flip_flop_23_1_q $end
$var reg 1 C d_flip_flop_30_0_q $end
$var reg 1 D d_flip_flop_30_1_q $end
$var reg 1 E d_flip_flop_9_0_q $end
$var reg 1 F d_flip_flop_9_1_q $end
$upscope $end
$scope task test_serialize_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
1;
1:
z9
z8
07
z6
05
z4
13
02
11
z0
0/
1.
z-
0,
0+
0*
0)
0(
0'
0&
0%
b0 $
b0 #
z"
0!
$end
#50000
b1 $
#150000
b10 $
b1 #
#250000
b11 $
b10 #
#350000
b11 #
