{"vcs1":{"timestamp_begin":1732513925.181022864, "rt":1.63, "ut":0.45, "st":0.27}}
{"vcselab":{"timestamp_begin":1732513926.890470377, "rt":1.34, "ut":0.34, "st":0.18}}
{"link":{"timestamp_begin":1732513928.297796089, "rt":0.31, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732513924.528952196}
{"VCS_COMP_START_TIME": 1732513924.528952196}
{"VCS_COMP_END_TIME": 1732513930.048234798}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334588}}
{"stitch_vcselab": {"peak_mem": 231512}}
