# UART UVM Testbench Configuration

## Simulation Parameters
# Clock period in nanoseconds (10ns = 100MHz)
CLOCK_PERIOD_NS = 10

# Baud rate divisor (affects bit timing)
BAUD_RATE_DIVISOR = 1

# Bit oversample factor (16x standard)
BIT_OVERSAMPLE = 16

# Timeout in milliseconds
SIMULATION_TIMEOUT_MS = 10

## Test Configuration

# Default number of items in simple test
DEFAULT_TEST_ITEMS = 10

# Enable waveform generation by default
ENABLE_WAVEFORMS = false

# Waveform format (vcd, vpd, fsdb)
WAVEFORM_FORMAT = vcd

# Enable detailed logging
VERBOSE_LOGGING = false

## Coverage Configuration

# Enable functional coverage collection
COLLECT_COVERAGE = true

# Coverage database name
COVERAGE_DB_NAME = uart_coverage.db

# Minimum coverage goal (percentage)
MIN_COVERAGE_GOAL = 80

## Assertion Configuration

# Enable property checking
ENABLE_ASSERTIONS = true

# Stop on assertion failure
STOP_ON_ASSERTION_FAIL = false

## Sequence Configuration

# Randomization seed
RANDOM_SEED = 1

# Enable constrained randomization
ENABLE_CONSTRAINTS = true

# Maximum sequence depth
MAX_SEQUENCE_DEPTH = 100

## Checker Configuration

# Enable scoreboard checking
ENABLE_SCOREBOARD = true

# Print scoreboard report at end
PRINT_SCOREBOARD_REPORT = true

# Enable detailed transaction logging
LOG_TRANSACTIONS = true

## Performance Monitoring

# Track cycle counts
TRACK_CYCLES = true

# Print performance metrics
PRINT_PERF_METRICS = true

# Log message rate per cycle
LOG_MSG_RATE = false
