Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 24 11:55:49 2021
| Host         : DESKTOP-28EGR53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NRInvSqrRootSM_timing_summary_routed.rpt -pb NRInvSqrRootSM_timing_summary_routed.pb -rpx NRInvSqrRootSM_timing_summary_routed.rpx -warn_on_violation
| Design       : NRInvSqrRootSM
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.893        0.000                      0                  379        0.165        0.000                      0                  379        1.000        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 1.500}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.893        0.000                      0                  379        0.165        0.000                      0                  379        1.000        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.357ns  (logic 13.070ns (71.200%)  route 5.287ns (28.800%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.743 r  inter13_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.743    inter13_reg[15]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.962 r  inter13_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.616    22.578    inter13_reg[19]_i_2_n_7
    SLICE_X17Y8          LUT2 (Prop_lut2_I1_O)        0.289    22.867 r  inter13[16]_i_1/O
                         net (fo=2, routed)           0.612    23.480    inter13[16]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.652    24.373    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.373    
                         arrival time                         -23.480    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            inter13_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 13.070ns (71.606%)  route 5.183ns (28.394%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.743 r  inter13_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.743    inter13_reg[15]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.962 r  inter13_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.616    22.578    inter13_reg[19]_i_2_n_7
    SLICE_X17Y8          LUT2 (Prop_lut2_I1_O)        0.289    22.867 r  inter13[16]_i_1/O
                         net (fo=2, routed)           0.508    23.376    inter13[16]_i_1_n_0
    SLICE_X21Y8          FDRE                                         r  inter13_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.575    24.512    clock_IBUF_BUFG
    SLICE_X21Y8          FDRE                                         r  inter13_reg[16]/C
                         clock pessimism              0.458    24.970    
                         clock uncertainty           -0.035    24.934    
    SLICE_X21Y8          FDRE (Setup_fdre_C_D)       -0.283    24.651    inter13_reg[16]
  -------------------------------------------------------------------
                         required time                         24.651    
                         arrival time                         -23.376    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.162ns  (logic 13.191ns (72.629%)  route 4.971ns (27.371%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.743 r  inter13_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.743    inter13_reg[15]_i_2_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.066 r  inter13_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.303    22.370    inter13_reg[19]_i_2_n_6
    SLICE_X17Y9          LUT2 (Prop_lut2_I1_O)        0.306    22.676 r  inter13[17]_i_1/O
                         net (fo=2, routed)           0.610    23.285    inter13[17]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.285    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.131ns  (logic 13.067ns (72.069%)  route 5.064ns (27.931%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.941 r  inter13_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.462    22.403    inter13_reg[15]_i_2_n_4
    SLICE_X17Y8          LUT2 (Prop_lut2_I1_O)        0.307    22.710 r  inter13[15]_i_1/O
                         net (fo=2, routed)           0.544    23.254    inter13[15]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.254    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.048ns  (logic 12.985ns (71.947%)  route 5.063ns (28.053%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.865 r  inter13_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.301    22.167    inter13_reg[15]_i_2_n_5
    SLICE_X17Y8          LUT2 (Prop_lut2_I1_O)        0.301    22.468 r  inter13[14]_i_1/O
                         net (fo=2, routed)           0.703    23.171    inter13[14]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.171    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.036ns  (logic 12.868ns (71.347%)  route 5.168ns (28.653%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.748 r  inter13_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.565    22.313    inter13_reg[11]_i_2_n_5
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.301    22.614 r  inter13[10]_i_1/O
                         net (fo=2, routed)           0.544    23.159    inter13[10]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.159    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 12.959ns (71.982%)  route 5.044ns (28.018%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.845 r  inter13_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.452    22.297    inter13_reg[15]_i_2_n_7
    SLICE_X16Y7          LUT2 (Prop_lut2_I1_O)        0.295    22.592 r  inter13[12]_i_1/O
                         net (fo=2, routed)           0.534    23.126    inter13[12]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.126    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            inter13_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        18.225ns  (logic 13.067ns (71.699%)  route 5.158ns (28.301%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.626 r  inter13_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.626    inter13_reg[11]_i_2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.941 r  inter13_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.462    22.403    inter13_reg[15]_i_2_n_4
    SLICE_X17Y8          LUT2 (Prop_lut2_I1_O)        0.307    22.710 r  inter13[15]_i_1/O
                         net (fo=2, routed)           0.637    23.348    inter13[15]_i_1_n_0
    SLICE_X21Y7          FDRE                                         r  inter13_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.575    24.512    clock_IBUF_BUFG
    SLICE_X21Y7          FDRE                                         r  inter13_reg[15]/C
                         clock pessimism              0.458    24.970    
                         clock uncertainty           -0.035    24.934    
    SLICE_X21Y7          FDRE (Setup_fdre_C_D)       -0.081    24.853    inter13_reg[15]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -23.348    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        17.919ns  (logic 12.950ns (72.271%)  route 4.969ns (27.728%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  inter13_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.302    22.126    inter13_reg[11]_i_2_n_4
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.307    22.433 r  inter13[11]_i_1/O
                         net (fo=2, routed)           0.609    23.042    inter13[11]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.042    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 inter121/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            PrevApproxVal0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        17.906ns  (logic 12.842ns (71.720%)  route 5.064ns (28.280%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 24.603 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.844     5.123    clock_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  inter121/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.329 r  inter121/PCOUT[47]
                         net (fo=1, routed)           0.002     9.331    inter121_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.849 r  inter121__0/P[15]
                         net (fo=1, routed)           0.956    11.805    inter121__0_n_90
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.656 r  inter120/PCOUT[47]
                         net (fo=1, routed)           0.002    15.658    inter120_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.176 f  inter120__0/P[2]
                         net (fo=4, routed)           1.317    18.494    p_0_in[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.146    18.640 f  inter13[19]_i_14/O
                         net (fo=1, routed)           0.580    19.220    inter13[19]_i_14_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I0_O)        0.328    19.548 f  inter13[19]_i_12/O
                         net (fo=39, routed)          0.588    20.136    inter13[19]_i_12_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    20.260 r  inter13[3]_i_5/O
                         net (fo=1, routed)           0.612    20.872    inter13[3]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.392 r  inter13_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.392    inter13_reg[3]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  inter13_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.509    inter13_reg[7]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.728 r  inter13_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.445    22.173    inter13_reg[11]_i_2_n_7
    SLICE_X17Y6          LUT2 (Prop_lut2_I1_O)        0.295    22.468 r  inter13[8]_i_1/O
                         net (fo=2, routed)           0.561    23.029    inter13[8]_i_1_n_0
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.666    24.603    clock_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.458    25.060    
                         clock uncertainty           -0.035    25.025    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    24.575    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.593     1.518    clock_IBUF_BUFG
    SLICE_X17Y6          FDRE                                         r  PrevApproxVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  PrevApproxVal_reg[0]/Q
                         net (fo=1, routed)           0.110     1.769    PrevApproxVal_reg_n_0_[0]
    SLICE_X17Y5          FDRE                                         r  val_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.863     2.036    clock_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  val_out_reg[0]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.070     1.604    val_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.593     1.518    clock_IBUF_BUFG
    SLICE_X17Y6          FDRE                                         r  PrevApproxVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  PrevApproxVal_reg[1]/Q
                         net (fo=1, routed)           0.101     1.760    PrevApproxVal_reg_n_0_[1]
    SLICE_X18Y6          FDRE                                         r  val_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.863     2.036    clock_IBUF_BUFG
    SLICE_X18Y6          FDRE                                         r  val_out_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X18Y6          FDRE (Hold_fdre_C_D)         0.052     1.586    val_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.591     1.516    clock_IBUF_BUFG
    SLICE_X19Y10         FDRE                                         r  PrevApproxVal_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  PrevApproxVal_reg[16]/Q
                         net (fo=2, routed)           0.121     1.778    PrevApproxVal_reg_n_0_[16]
    SLICE_X18Y10         FDRE                                         r  val_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.034    clock_IBUF_BUFG
    SLICE_X18Y10         FDRE                                         r  val_out_reg[16]/C
                         clock pessimism             -0.506     1.529    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.063     1.592    val_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 iteration_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            iteration_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.407%)  route 0.158ns (45.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X19Y8          FDRE                                         r  iteration_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  iteration_counter_reg[1]/Q
                         net (fo=4, routed)           0.158     1.816    iteration_counter[1]
    SLICE_X19Y7          LUT4 (Prop_lut4_I1_O)        0.048     1.864 r  iteration_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    iteration_counter[2]_i_1_n_0
    SLICE_X19Y7          FDSE                                         r  iteration_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.862     2.035    clock_IBUF_BUFG
    SLICE_X19Y7          FDSE                                         r  iteration_counter_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X19Y7          FDSE (Hold_fdse_C_D)         0.107     1.640    iteration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 iteration_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            iteration_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.927%)  route 0.161ns (46.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X19Y7          FDSE                                         r  iteration_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  iteration_counter_reg[0]/Q
                         net (fo=5, routed)           0.161     1.819    iteration_counter[0]
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.867 r  iteration_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    iteration_counter[3]_i_2_n_0
    SLICE_X19Y8          FDRE                                         r  iteration_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.862     2.035    clock_IBUF_BUFG
    SLICE_X19Y8          FDRE                                         r  iteration_counter_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.107     1.640    iteration_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.514%)  route 0.161ns (49.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X18Y9          FDRE                                         r  PrevApproxVal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[12]/Q
                         net (fo=1, routed)           0.161     1.841    PrevApproxVal_reg_n_0_[12]
    SLICE_X14Y10         FDRE                                         r  val_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.034    clock_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  val_out_reg[12]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.059     1.612    val_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.593     1.518    clock_IBUF_BUFG
    SLICE_X18Y5          FDRE                                         r  PrevApproxVal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  PrevApproxVal_reg[6]/Q
                         net (fo=1, routed)           0.153     1.835    PrevApproxVal_reg_n_0_[6]
    SLICE_X17Y5          FDRE                                         r  val_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.863     2.036    clock_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  val_out_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.070     1.604    val_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.610%)  route 0.196ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X18Y9          FDRE                                         r  PrevApproxVal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[13]/Q
                         net (fo=1, routed)           0.196     1.876    PrevApproxVal_reg_n_0_[13]
    SLICE_X14Y10         FDRE                                         r  val_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.034    clock_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  val_out_reg[13]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.085     1.638    val_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.981%)  route 0.178ns (52.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X20Y8          FDRE                                         r  PrevApproxVal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[9]/Q
                         net (fo=1, routed)           0.178     1.859    PrevApproxVal_reg_n_0_[9]
    SLICE_X17Y8          FDRE                                         r  val_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.862     2.035    clock_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  val_out_reg[9]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.066     1.620    val_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Destination:            val_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.419%)  route 0.161ns (49.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.517    clock_IBUF_BUFG
    SLICE_X18Y9          FDRE                                         r  PrevApproxVal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[10]/Q
                         net (fo=1, routed)           0.161     1.842    PrevApproxVal_reg_n_0_[10]
    SLICE_X17Y9          FDRE                                         r  val_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.862     2.035    clock_IBUF_BUFG
    SLICE_X17Y9          FDRE                                         r  val_out_reg[10]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.070     1.603    val_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.500 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y8    inter12_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y9    inter12_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y8    inter12_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X17Y6    PrevApproxVal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y9    PrevApproxVal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y9    PrevApproxVal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y9    PrevApproxVal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y9    PrevApproxVal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y9    PrevApproxVal_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y9    inter12_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter12_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y9    inter12_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter12_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter12_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y9    inter13_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter13_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y9    inter13_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter13_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         18.500      18.000     SLICE_X15Y10   inter13_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X17Y6    PrevApproxVal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X17Y6    PrevApproxVal_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X17Y6    PrevApproxVal_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X18Y5    PrevApproxVal_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X15Y6    inter12_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X19Y6    inter12_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X18Y5    PrevApproxVal_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X17Y6    PrevApproxVal_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X18Y5    PrevApproxVal_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X17Y6    PrevApproxVal_reg[7]/C



