
lambe_sujo_receptor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800af20  0800af20  0001af20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afdc  0800afdc  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800afdc  0800afdc  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800afdc  0800afdc  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afdc  0800afdc  0001afdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afe0  0800afe0  0001afe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800afe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013a4  20000200  0800b1e4  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015a4  0800b1e4  000215a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f21  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003584  00000000  00000000  0003514a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  000386d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  000399a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b22c  00000000  00000000  0003aad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016380  00000000  00000000  00055d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f424  00000000  00000000  0006c084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fb4a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000517c  00000000  00000000  000fb4f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000200 	.word	0x20000200
 8000128:	00000000 	.word	0x00000000
 800012c:	0800af08 	.word	0x0800af08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000204 	.word	0x20000204
 8000148:	0800af08 	.word	0x0800af08

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_TIM_IC_CaptureCallback>:
uint16_t count2 = 0;
uint16_t position2 = 0;
int16_t speed2 = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800016c:	d110      	bne.n	8000190 <HAL_TIM_IC_CaptureCallback+0x34>
	{
		counter = __HAL_TIM_GET_COUNTER(htim);
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000174:	4a13      	ldr	r2, [pc, #76]	; (80001c4 <HAL_TIM_IC_CaptureCallback+0x68>)
 8000176:	6013      	str	r3, [r2, #0]
		count = (int16_t)counter;
 8000178:	4b12      	ldr	r3, [pc, #72]	; (80001c4 <HAL_TIM_IC_CaptureCallback+0x68>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	b29a      	uxth	r2, r3
 800017e:	4b12      	ldr	r3, [pc, #72]	; (80001c8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000180:	801a      	strh	r2, [r3, #0]
		position = count/4;
 8000182:	4b11      	ldr	r3, [pc, #68]	; (80001c8 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000184:	881b      	ldrh	r3, [r3, #0]
 8000186:	089b      	lsrs	r3, r3, #2
 8000188:	b29a      	uxth	r2, r3
 800018a:	4b10      	ldr	r3, [pc, #64]	; (80001cc <HAL_TIM_IC_CaptureCallback+0x70>)
 800018c:	801a      	strh	r2, [r3, #0]
		counter2 = __HAL_TIM_GET_COUNTER(htim);
		count2 = (int16_t)counter2;
		position2 = count2/4;
	}

}
 800018e:	e014      	b.n	80001ba <HAL_TIM_IC_CaptureCallback+0x5e>
	}else if(htim->Instance == TIM4){
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a0e      	ldr	r2, [pc, #56]	; (80001d0 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000196:	4293      	cmp	r3, r2
 8000198:	d10f      	bne.n	80001ba <HAL_TIM_IC_CaptureCallback+0x5e>
		counter2 = __HAL_TIM_GET_COUNTER(htim);
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001a0:	4a0c      	ldr	r2, [pc, #48]	; (80001d4 <HAL_TIM_IC_CaptureCallback+0x78>)
 80001a2:	6013      	str	r3, [r2, #0]
		count2 = (int16_t)counter2;
 80001a4:	4b0b      	ldr	r3, [pc, #44]	; (80001d4 <HAL_TIM_IC_CaptureCallback+0x78>)
 80001a6:	681b      	ldr	r3, [r3, #0]
 80001a8:	b29a      	uxth	r2, r3
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80001ac:	801a      	strh	r2, [r3, #0]
		position2 = count2/4;
 80001ae:	4b0a      	ldr	r3, [pc, #40]	; (80001d8 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	089b      	lsrs	r3, r3, #2
 80001b4:	b29a      	uxth	r2, r3
 80001b6:	4b09      	ldr	r3, [pc, #36]	; (80001dc <HAL_TIM_IC_CaptureCallback+0x80>)
 80001b8:	801a      	strh	r2, [r3, #0]
}
 80001ba:	bf00      	nop
 80001bc:	370c      	adds	r7, #12
 80001be:	46bd      	mov	sp, r7
 80001c0:	bc80      	pop	{r7}
 80001c2:	4770      	bx	lr
 80001c4:	200003b4 	.word	0x200003b4
 80001c8:	200003b8 	.word	0x200003b8
 80001cc:	200003ba 	.word	0x200003ba
 80001d0:	40000800 	.word	0x40000800
 80001d4:	200003c0 	.word	0x200003c0
 80001d8:	200003c4 	.word	0x200003c4
 80001dc:	200003c6 	.word	0x200003c6

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f001 f978 	bl	80014d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f88c 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 faf0 	bl	80007d0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001f0:	f000 f8e2 	bl	80003b8 <MX_SPI1_Init>
  MX_TIM1_Init();
 80001f4:	f000 f916 	bl	8000424 <MX_TIM1_Init>
  MX_TIM2_Init();
 80001f8:	f000 f9cc 	bl	8000594 <MX_TIM2_Init>
  MX_TIM3_Init();
 80001fc:	f000 fa1e 	bl	800063c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000200:	f000 fa92 	bl	8000728 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000204:	f009 fd38 	bl	8009c78 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  /* Configuração do rádio */
  nrfRx.CE_port = CE_GPIO_Port;
 8000208:	4b30      	ldr	r3, [pc, #192]	; (80002cc <main+0xec>)
 800020a:	4a31      	ldr	r2, [pc, #196]	; (80002d0 <main+0xf0>)
 800020c:	609a      	str	r2, [r3, #8]
  nrfRx.CE_pin = CE_Pin;
 800020e:	4b2f      	ldr	r3, [pc, #188]	; (80002cc <main+0xec>)
 8000210:	2201      	movs	r2, #1
 8000212:	819a      	strh	r2, [r3, #12]
  nrfRx.CSN_port = CSN_GPIO_Port;
 8000214:	4b2d      	ldr	r3, [pc, #180]	; (80002cc <main+0xec>)
 8000216:	4a2f      	ldr	r2, [pc, #188]	; (80002d4 <main+0xf4>)
 8000218:	601a      	str	r2, [r3, #0]
  nrfRx.CSN_pin = CSN_Pin;
 800021a:	4b2c      	ldr	r3, [pc, #176]	; (80002cc <main+0xec>)
 800021c:	2208      	movs	r2, #8
 800021e:	809a      	strh	r2, [r3, #4]
  nrfRx.IRQ_port = IRQ_GPIO_Port;
 8000220:	4b2a      	ldr	r3, [pc, #168]	; (80002cc <main+0xec>)
 8000222:	4a2c      	ldr	r2, [pc, #176]	; (80002d4 <main+0xf4>)
 8000224:	611a      	str	r2, [r3, #16]
  nrfRx.IRQ_pin = IRQ_Pin;
 8000226:	4b29      	ldr	r3, [pc, #164]	; (80002cc <main+0xec>)
 8000228:	2210      	movs	r2, #16
 800022a:	829a      	strh	r2, [r3, #20]
  nrfRx.hSPIx = &hspi1;
 800022c:	4b27      	ldr	r3, [pc, #156]	; (80002cc <main+0xec>)
 800022e:	4a2a      	ldr	r2, [pc, #168]	; (80002d8 <main+0xf8>)
 8000230:	619a      	str	r2, [r3, #24]

  nrf24_init(&nrfRx);
 8000232:	4826      	ldr	r0, [pc, #152]	; (80002cc <main+0xec>)
 8000234:	f000 fb55 	bl	80008e2 <nrf24_init>
  nrf24_setDataRate(&nrfRx, _250kbs);
 8000238:	2100      	movs	r1, #0
 800023a:	4824      	ldr	r0, [pc, #144]	; (80002cc <main+0xec>)
 800023c:	f000 fb8b 	bl	8000956 <nrf24_setDataRate>
  nrf24_setPALevel(&nrfRx, high);
 8000240:	2103      	movs	r1, #3
 8000242:	4822      	ldr	r0, [pc, #136]	; (80002cc <main+0xec>)
 8000244:	f000 fbd2 	bl	80009ec <nrf24_setPALevel>

  nrf24_setRxPipe(&nrfRx, rxAddr1, 0, PAYLOAD);
 8000248:	230b      	movs	r3, #11
 800024a:	2200      	movs	r2, #0
 800024c:	4923      	ldr	r1, [pc, #140]	; (80002dc <main+0xfc>)
 800024e:	481f      	ldr	r0, [pc, #124]	; (80002cc <main+0xec>)
 8000250:	f000 fc8c 	bl	8000b6c <nrf24_setRxPipe>
  nrf24_setRxPipe(&nrfRx, rxAddr2, 1, PAYLOAD);
 8000254:	230b      	movs	r3, #11
 8000256:	2201      	movs	r2, #1
 8000258:	4921      	ldr	r1, [pc, #132]	; (80002e0 <main+0x100>)
 800025a:	481c      	ldr	r0, [pc, #112]	; (80002cc <main+0xec>)
 800025c:	f000 fc86 	bl	8000b6c <nrf24_setRxPipe>
  nrf24_setRxPipe(&nrfRx, rxAddr4, 2, PAYLOAD);
 8000260:	230b      	movs	r3, #11
 8000262:	2202      	movs	r2, #2
 8000264:	491f      	ldr	r1, [pc, #124]	; (80002e4 <main+0x104>)
 8000266:	4819      	ldr	r0, [pc, #100]	; (80002cc <main+0xec>)
 8000268:	f000 fc80 	bl	8000b6c <nrf24_setRxPipe>
  nrf24_setRxPipe(&nrfRx, rxAddr3, 3, PAYLOAD);
 800026c:	230b      	movs	r3, #11
 800026e:	2203      	movs	r2, #3
 8000270:	491d      	ldr	r1, [pc, #116]	; (80002e8 <main+0x108>)
 8000272:	4816      	ldr	r0, [pc, #88]	; (80002cc <main+0xec>)
 8000274:	f000 fc7a 	bl	8000b6c <nrf24_setRxPipe>
  nrf24_setMode(&nrfRx, rxMode);
 8000278:	2103      	movs	r1, #3
 800027a:	4814      	ldr	r0, [pc, #80]	; (80002cc <main+0xec>)
 800027c:	f000 fc24 	bl	8000ac8 <nrf24_setMode>
  /* Configuração dos timers referentes aos encoders */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8000280:	213c      	movs	r1, #60	; 0x3c
 8000282:	481a      	ldr	r0, [pc, #104]	; (80002ec <main+0x10c>)
 8000284:	f004 fcfa 	bl	8004c7c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000288:	213c      	movs	r1, #60	; 0x3c
 800028a:	4819      	ldr	r0, [pc, #100]	; (80002f0 <main+0x110>)
 800028c:	f004 fcf6 	bl	8004c7c <HAL_TIM_Encoder_Start_IT>
  /* Configuração dos timers referentes ao PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000290:	2100      	movs	r1, #0
 8000292:	4818      	ldr	r0, [pc, #96]	; (80002f4 <main+0x114>)
 8000294:	f004 fbae 	bl	80049f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000298:	2104      	movs	r1, #4
 800029a:	4816      	ldr	r0, [pc, #88]	; (80002f4 <main+0x114>)
 800029c:	f004 fbaa 	bl	80049f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80002a0:	2100      	movs	r1, #0
 80002a2:	4815      	ldr	r0, [pc, #84]	; (80002f8 <main+0x118>)
 80002a4:	f004 fba6 	bl	80049f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80002a8:	2108      	movs	r1, #8
 80002aa:	4812      	ldr	r0, [pc, #72]	; (80002f4 <main+0x114>)
 80002ac:	f004 fba2 	bl	80049f4 <HAL_TIM_PWM_Start>

  TIM1->CCR1 = 80;
 80002b0:	4b12      	ldr	r3, [pc, #72]	; (80002fc <main+0x11c>)
 80002b2:	2250      	movs	r2, #80	; 0x50
 80002b4:	635a      	str	r2, [r3, #52]	; 0x34
  TIM1->CCR2 = 40;
 80002b6:	4b11      	ldr	r3, [pc, #68]	; (80002fc <main+0x11c>)
 80002b8:	2228      	movs	r2, #40	; 0x28
 80002ba:	639a      	str	r2, [r3, #56]	; 0x38
  TIM3->CCR1 = 20;
 80002bc:	4b10      	ldr	r3, [pc, #64]	; (8000300 <main+0x120>)
 80002be:	2214      	movs	r2, #20
 80002c0:	635a      	str	r2, [r3, #52]	; 0x34
  TIM1->CCR3 = 20;
 80002c2:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <main+0x11c>)
 80002c4:	2214      	movs	r2, #20
 80002c6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002c8:	e7fe      	b.n	80002c8 <main+0xe8>
 80002ca:	bf00      	nop
 80002cc:	20000394 	.word	0x20000394
 80002d0:	40010c00 	.word	0x40010c00
 80002d4:	40010800 	.word	0x40010800
 80002d8:	2000021c 	.word	0x2000021c
 80002dc:	20000000 	.word	0x20000000
 80002e0:	20000008 	.word	0x20000008
 80002e4:	20000018 	.word	0x20000018
 80002e8:	20000010 	.word	0x20000010
 80002ec:	200002bc 	.word	0x200002bc
 80002f0:	2000034c 	.word	0x2000034c
 80002f4:	20000274 	.word	0x20000274
 80002f8:	20000304 	.word	0x20000304
 80002fc:	40012c00 	.word	0x40012c00
 8000300:	40000400 	.word	0x40000400

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b094      	sub	sp, #80	; 0x50
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800030e:	2228      	movs	r2, #40	; 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f00a f976 	bl	800a604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	f107 0314 	add.w	r3, r7, #20
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	609a      	str	r2, [r3, #8]
 8000324:	60da      	str	r2, [r3, #12]
 8000326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000334:	2301      	movs	r3, #1
 8000336:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000338:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000342:	2301      	movs	r3, #1
 8000344:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000346:	2302      	movs	r3, #2
 8000348:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800034a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800034e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000350:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000354:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800035a:	4618      	mov	r0, r3
 800035c:	f003 f88c 	bl	8003478 <HAL_RCC_OscConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000366:	f000 fab7 	bl	80008d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036a:	230f      	movs	r3, #15
 800036c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036e:	2302      	movs	r3, #2
 8000370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000376:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800037a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000380:	f107 0314 	add.w	r3, r7, #20
 8000384:	2102      	movs	r1, #2
 8000386:	4618      	mov	r0, r3
 8000388:	f003 faf8 	bl	800397c <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000392:	f000 faa1 	bl	80008d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000396:	2310      	movs	r3, #16
 8000398:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800039a:	2300      	movs	r3, #0
 800039c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	4618      	mov	r0, r3
 80003a2:	f003 fc51 	bl	8003c48 <HAL_RCCEx_PeriphCLKConfig>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80003ac:	f000 fa94 	bl	80008d8 <Error_Handler>
  }
}
 80003b0:	bf00      	nop
 80003b2:	3750      	adds	r7, #80	; 0x50
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003bc:	4b17      	ldr	r3, [pc, #92]	; (800041c <MX_SPI1_Init+0x64>)
 80003be:	4a18      	ldr	r2, [pc, #96]	; (8000420 <MX_SPI1_Init+0x68>)
 80003c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003c2:	4b16      	ldr	r3, [pc, #88]	; (800041c <MX_SPI1_Init+0x64>)
 80003c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80003c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003ca:	4b14      	ldr	r3, [pc, #80]	; (800041c <MX_SPI1_Init+0x64>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003d0:	4b12      	ldr	r3, [pc, #72]	; (800041c <MX_SPI1_Init+0x64>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d6:	4b11      	ldr	r3, [pc, #68]	; (800041c <MX_SPI1_Init+0x64>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	; (800041c <MX_SPI1_Init+0x64>)
 80003de:	2200      	movs	r2, #0
 80003e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003e2:	4b0e      	ldr	r3, [pc, #56]	; (800041c <MX_SPI1_Init+0x64>)
 80003e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80003ea:	4b0c      	ldr	r3, [pc, #48]	; (800041c <MX_SPI1_Init+0x64>)
 80003ec:	2208      	movs	r2, #8
 80003ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <MX_SPI1_Init+0x64>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f6:	4b09      	ldr	r3, [pc, #36]	; (800041c <MX_SPI1_Init+0x64>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003fc:	4b07      	ldr	r3, [pc, #28]	; (800041c <MX_SPI1_Init+0x64>)
 80003fe:	2200      	movs	r2, #0
 8000400:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <MX_SPI1_Init+0x64>)
 8000404:	220a      	movs	r2, #10
 8000406:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000408:	4804      	ldr	r0, [pc, #16]	; (800041c <MX_SPI1_Init+0x64>)
 800040a:	f003 fcd3 	bl	8003db4 <HAL_SPI_Init>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000414:	f000 fa60 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2000021c 	.word	0x2000021c
 8000420:	40013000 	.word	0x40013000

08000424 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b096      	sub	sp, #88	; 0x58
 8000428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800042a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000438:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	609a      	str	r2, [r3, #8]
 800044e:	60da      	str	r2, [r3, #12]
 8000450:	611a      	str	r2, [r3, #16]
 8000452:	615a      	str	r2, [r3, #20]
 8000454:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	2220      	movs	r2, #32
 800045a:	2100      	movs	r1, #0
 800045c:	4618      	mov	r0, r3
 800045e:	f00a f8d1 	bl	800a604 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000462:	4b4a      	ldr	r3, [pc, #296]	; (800058c <MX_TIM1_Init+0x168>)
 8000464:	4a4a      	ldr	r2, [pc, #296]	; (8000590 <MX_TIM1_Init+0x16c>)
 8000466:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14-1;
 8000468:	4b48      	ldr	r3, [pc, #288]	; (800058c <MX_TIM1_Init+0x168>)
 800046a:	220d      	movs	r2, #13
 800046c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800046e:	4b47      	ldr	r3, [pc, #284]	; (800058c <MX_TIM1_Init+0x168>)
 8000470:	2200      	movs	r2, #0
 8000472:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 101-1;
 8000474:	4b45      	ldr	r3, [pc, #276]	; (800058c <MX_TIM1_Init+0x168>)
 8000476:	2264      	movs	r2, #100	; 0x64
 8000478:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800047a:	4b44      	ldr	r3, [pc, #272]	; (800058c <MX_TIM1_Init+0x168>)
 800047c:	2200      	movs	r2, #0
 800047e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000480:	4b42      	ldr	r3, [pc, #264]	; (800058c <MX_TIM1_Init+0x168>)
 8000482:	2200      	movs	r2, #0
 8000484:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000486:	4b41      	ldr	r3, [pc, #260]	; (800058c <MX_TIM1_Init+0x168>)
 8000488:	2200      	movs	r2, #0
 800048a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800048c:	483f      	ldr	r0, [pc, #252]	; (800058c <MX_TIM1_Init+0x168>)
 800048e:	f004 fa09 	bl	80048a4 <HAL_TIM_Base_Init>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000498:	f000 fa1e 	bl	80008d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800049c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004a0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80004a6:	4619      	mov	r1, r3
 80004a8:	4838      	ldr	r0, [pc, #224]	; (800058c <MX_TIM1_Init+0x168>)
 80004aa:	f004 fe5b 	bl	8005164 <HAL_TIM_ConfigClockSource>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d001      	beq.n	80004b8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80004b4:	f000 fa10 	bl	80008d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80004b8:	4834      	ldr	r0, [pc, #208]	; (800058c <MX_TIM1_Init+0x168>)
 80004ba:	f004 fa42 	bl	8004942 <HAL_TIM_PWM_Init>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80004c4:	f000 fa08 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004c8:	2300      	movs	r3, #0
 80004ca:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004cc:	2300      	movs	r3, #0
 80004ce:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004d4:	4619      	mov	r1, r3
 80004d6:	482d      	ldr	r0, [pc, #180]	; (800058c <MX_TIM1_Init+0x168>)
 80004d8:	f005 f9d0 	bl	800587c <HAL_TIMEx_MasterConfigSynchronization>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80004e2:	f000 f9f9 	bl	80008d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004e6:	2360      	movs	r3, #96	; 0x60
 80004e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80004ea:	2300      	movs	r3, #0
 80004ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004ee:	2300      	movs	r3, #0
 80004f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004f2:	2300      	movs	r3, #0
 80004f4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004f6:	2300      	movs	r3, #0
 80004f8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004fa:	2300      	movs	r3, #0
 80004fc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004fe:	2300      	movs	r3, #0
 8000500:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000506:	2200      	movs	r2, #0
 8000508:	4619      	mov	r1, r3
 800050a:	4820      	ldr	r0, [pc, #128]	; (800058c <MX_TIM1_Init+0x168>)
 800050c:	f004 fd6c 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000516:	f000 f9df 	bl	80008d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800051a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800051e:	2204      	movs	r2, #4
 8000520:	4619      	mov	r1, r3
 8000522:	481a      	ldr	r0, [pc, #104]	; (800058c <MX_TIM1_Init+0x168>)
 8000524:	f004 fd60 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800052e:	f000 f9d3 	bl	80008d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000536:	2208      	movs	r2, #8
 8000538:	4619      	mov	r1, r3
 800053a:	4814      	ldr	r0, [pc, #80]	; (800058c <MX_TIM1_Init+0x168>)
 800053c:	f004 fd54 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000546:	f000 f9c7 	bl	80008d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800054a:	2300      	movs	r3, #0
 800054c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800055a:	2300      	movs	r3, #0
 800055c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800055e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000562:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000564:	2300      	movs	r3, #0
 8000566:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	4619      	mov	r1, r3
 800056c:	4807      	ldr	r0, [pc, #28]	; (800058c <MX_TIM1_Init+0x168>)
 800056e:	f005 f9e3 	bl	8005938 <HAL_TIMEx_ConfigBreakDeadTime>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8000578:	f000 f9ae 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800057c:	4803      	ldr	r0, [pc, #12]	; (800058c <MX_TIM1_Init+0x168>)
 800057e:	f000 fe35 	bl	80011ec <HAL_TIM_MspPostInit>

}
 8000582:	bf00      	nop
 8000584:	3758      	adds	r7, #88	; 0x58
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000274 	.word	0x20000274
 8000590:	40012c00 	.word	0x40012c00

08000594 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08c      	sub	sp, #48	; 0x30
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800059a:	f107 030c 	add.w	r3, r7, #12
 800059e:	2224      	movs	r2, #36	; 0x24
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f00a f82e 	bl	800a604 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005a8:	1d3b      	adds	r3, r7, #4
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005b0:	4b21      	ldr	r3, [pc, #132]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4-1;
 80005b8:	4b1f      	ldr	r3, [pc, #124]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005ba:	2203      	movs	r2, #3
 80005bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005be:	4b1e      	ldr	r3, [pc, #120]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80005c4:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005d2:	4b19      	ldr	r3, [pc, #100]	; (8000638 <MX_TIM2_Init+0xa4>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80005d8:	2303      	movs	r3, #3
 80005da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80005dc:	2302      	movs	r3, #2
 80005de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80005e0:	2301      	movs	r3, #1
 80005e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80005ec:	2302      	movs	r3, #2
 80005ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80005f0:	2301      	movs	r3, #1
 80005f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80005f4:	2300      	movs	r3, #0
 80005f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	4619      	mov	r1, r3
 8000602:	480d      	ldr	r0, [pc, #52]	; (8000638 <MX_TIM2_Init+0xa4>)
 8000604:	f004 fa98 	bl	8004b38 <HAL_TIM_Encoder_Init>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800060e:	f000 f963 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000616:	2300      	movs	r3, #0
 8000618:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	4619      	mov	r1, r3
 800061e:	4806      	ldr	r0, [pc, #24]	; (8000638 <MX_TIM2_Init+0xa4>)
 8000620:	f005 f92c 	bl	800587c <HAL_TIMEx_MasterConfigSynchronization>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800062a:	f000 f955 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800062e:	bf00      	nop
 8000630:	3730      	adds	r7, #48	; 0x30
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200002bc 	.word	0x200002bc

0800063c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08e      	sub	sp, #56	; 0x38
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000642:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000650:	f107 0320 	add.w	r3, r7, #32
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
 8000668:	615a      	str	r2, [r3, #20]
 800066a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800066c:	4b2c      	ldr	r3, [pc, #176]	; (8000720 <MX_TIM3_Init+0xe4>)
 800066e:	4a2d      	ldr	r2, [pc, #180]	; (8000724 <MX_TIM3_Init+0xe8>)
 8000670:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 14-1;
 8000672:	4b2b      	ldr	r3, [pc, #172]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000674:	220d      	movs	r2, #13
 8000676:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000678:	4b29      	ldr	r3, [pc, #164]	; (8000720 <MX_TIM3_Init+0xe4>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 101-1;
 800067e:	4b28      	ldr	r3, [pc, #160]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000680:	2264      	movs	r2, #100	; 0x64
 8000682:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000684:	4b26      	ldr	r3, [pc, #152]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000686:	2200      	movs	r2, #0
 8000688:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800068a:	4b25      	ldr	r3, [pc, #148]	; (8000720 <MX_TIM3_Init+0xe4>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000690:	4823      	ldr	r0, [pc, #140]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000692:	f004 f907 	bl	80048a4 <HAL_TIM_Base_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800069c:	f000 f91c 	bl	80008d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006aa:	4619      	mov	r1, r3
 80006ac:	481c      	ldr	r0, [pc, #112]	; (8000720 <MX_TIM3_Init+0xe4>)
 80006ae:	f004 fd59 	bl	8005164 <HAL_TIM_ConfigClockSource>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80006b8:	f000 f90e 	bl	80008d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006bc:	4818      	ldr	r0, [pc, #96]	; (8000720 <MX_TIM3_Init+0xe4>)
 80006be:	f004 f940 	bl	8004942 <HAL_TIM_PWM_Init>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80006c8:	f000 f906 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006cc:	2300      	movs	r3, #0
 80006ce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d0:	2300      	movs	r3, #0
 80006d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006d4:	f107 0320 	add.w	r3, r7, #32
 80006d8:	4619      	mov	r1, r3
 80006da:	4811      	ldr	r0, [pc, #68]	; (8000720 <MX_TIM3_Init+0xe4>)
 80006dc:	f005 f8ce 	bl	800587c <HAL_TIMEx_MasterConfigSynchronization>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80006e6:	f000 f8f7 	bl	80008d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006ea:	2360      	movs	r3, #96	; 0x60
 80006ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006f6:	2300      	movs	r3, #0
 80006f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2200      	movs	r2, #0
 80006fe:	4619      	mov	r1, r3
 8000700:	4807      	ldr	r0, [pc, #28]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000702:	f004 fc71 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 800070c:	f000 f8e4 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000710:	4803      	ldr	r0, [pc, #12]	; (8000720 <MX_TIM3_Init+0xe4>)
 8000712:	f000 fd6b 	bl	80011ec <HAL_TIM_MspPostInit>

}
 8000716:	bf00      	nop
 8000718:	3738      	adds	r7, #56	; 0x38
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000304 	.word	0x20000304
 8000724:	40000400 	.word	0x40000400

08000728 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08c      	sub	sp, #48	; 0x30
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2224      	movs	r2, #36	; 0x24
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f009 ff64 	bl	800a604 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000744:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000746:	4a21      	ldr	r2, [pc, #132]	; (80007cc <MX_TIM4_Init+0xa4>)
 8000748:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4-1;
 800074a:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <MX_TIM4_Init+0xa0>)
 800074c:	2203      	movs	r2, #3
 800074e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000750:	4b1d      	ldr	r3, [pc, #116]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000756:	4b1c      	ldr	r3, [pc, #112]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000758:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800075c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075e:	4b1a      	ldr	r3, [pc, #104]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000764:	4b18      	ldr	r3, [pc, #96]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800076a:	2303      	movs	r3, #3
 800076c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800076e:	2302      	movs	r3, #2
 8000770:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000772:	2301      	movs	r3, #1
 8000774:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800077e:	2302      	movs	r3, #2
 8000780:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000782:	2301      	movs	r3, #1
 8000784:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	4619      	mov	r1, r3
 8000794:	480c      	ldr	r0, [pc, #48]	; (80007c8 <MX_TIM4_Init+0xa0>)
 8000796:	f004 f9cf 	bl	8004b38 <HAL_TIM_Encoder_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80007a0:	f000 f89a 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	4619      	mov	r1, r3
 80007b0:	4805      	ldr	r0, [pc, #20]	; (80007c8 <MX_TIM4_Init+0xa0>)
 80007b2:	f005 f863 	bl	800587c <HAL_TIMEx_MasterConfigSynchronization>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80007bc:	f000 f88c 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80007c0:	bf00      	nop
 80007c2:	3730      	adds	r7, #48	; 0x30
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000034c 	.word	0x2000034c
 80007cc:	40000800 	.word	0x40000800

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b088      	sub	sp, #32
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 0310 	add.w	r3, r7, #16
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e4:	4b38      	ldr	r3, [pc, #224]	; (80008c8 <MX_GPIO_Init+0xf8>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a37      	ldr	r2, [pc, #220]	; (80008c8 <MX_GPIO_Init+0xf8>)
 80007ea:	f043 0310 	orr.w	r3, r3, #16
 80007ee:	6193      	str	r3, [r2, #24]
 80007f0:	4b35      	ldr	r3, [pc, #212]	; (80008c8 <MX_GPIO_Init+0xf8>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	f003 0310 	and.w	r3, r3, #16
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007fc:	4b32      	ldr	r3, [pc, #200]	; (80008c8 <MX_GPIO_Init+0xf8>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a31      	ldr	r2, [pc, #196]	; (80008c8 <MX_GPIO_Init+0xf8>)
 8000802:	f043 0320 	orr.w	r3, r3, #32
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b2f      	ldr	r3, [pc, #188]	; (80008c8 <MX_GPIO_Init+0xf8>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0320 	and.w	r3, r3, #32
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000814:	4b2c      	ldr	r3, [pc, #176]	; (80008c8 <MX_GPIO_Init+0xf8>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4a2b      	ldr	r2, [pc, #172]	; (80008c8 <MX_GPIO_Init+0xf8>)
 800081a:	f043 0304 	orr.w	r3, r3, #4
 800081e:	6193      	str	r3, [r2, #24]
 8000820:	4b29      	ldr	r3, [pc, #164]	; (80008c8 <MX_GPIO_Init+0xf8>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f003 0304 	and.w	r3, r3, #4
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082c:	4b26      	ldr	r3, [pc, #152]	; (80008c8 <MX_GPIO_Init+0xf8>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	4a25      	ldr	r2, [pc, #148]	; (80008c8 <MX_GPIO_Init+0xf8>)
 8000832:	f043 0308 	orr.w	r3, r3, #8
 8000836:	6193      	str	r3, [r2, #24]
 8000838:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <MX_GPIO_Init+0xf8>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	f003 0308 	and.w	r3, r3, #8
 8000840:	603b      	str	r3, [r7, #0]
 8000842:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084a:	4820      	ldr	r0, [pc, #128]	; (80008cc <MX_GPIO_Init+0xfc>)
 800084c:	f001 f938 	bl	8001ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSN_Pin|IRQ_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2118      	movs	r1, #24
 8000854:	481e      	ldr	r0, [pc, #120]	; (80008d0 <MX_GPIO_Init+0x100>)
 8000856:	f001 f933 	bl	8001ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CE_Pin|DIP1_Pin|DIP2_Pin|DIP3_Pin
 800085a:	2200      	movs	r2, #0
 800085c:	f24f 0101 	movw	r1, #61441	; 0xf001
 8000860:	481c      	ldr	r0, [pc, #112]	; (80008d4 <MX_GPIO_Init+0x104>)
 8000862:	f001 f92d 	bl	8001ac0 <HAL_GPIO_WritePin>
                          |DIP4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000866:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800086a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086c:	2301      	movs	r3, #1
 800086e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2302      	movs	r3, #2
 8000876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	4619      	mov	r1, r3
 800087e:	4813      	ldr	r0, [pc, #76]	; (80008cc <MX_GPIO_Init+0xfc>)
 8000880:	f000 ff9a 	bl	80017b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin IRQ_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|IRQ_Pin;
 8000884:	2318      	movs	r3, #24
 8000886:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2302      	movs	r3, #2
 8000892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	f107 0310 	add.w	r3, r7, #16
 8000898:	4619      	mov	r1, r3
 800089a:	480d      	ldr	r0, [pc, #52]	; (80008d0 <MX_GPIO_Init+0x100>)
 800089c:	f000 ff8c 	bl	80017b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin DIP1_Pin DIP2_Pin DIP3_Pin
                           DIP4_Pin */
  GPIO_InitStruct.Pin = CE_Pin|DIP1_Pin|DIP2_Pin|DIP3_Pin
 80008a0:	f24f 0301 	movw	r3, #61441	; 0xf001
 80008a4:	613b      	str	r3, [r7, #16]
                          |DIP4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2302      	movs	r3, #2
 80008b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b2:	f107 0310 	add.w	r3, r7, #16
 80008b6:	4619      	mov	r1, r3
 80008b8:	4806      	ldr	r0, [pc, #24]	; (80008d4 <MX_GPIO_Init+0x104>)
 80008ba:	f000 ff7d 	bl	80017b8 <HAL_GPIO_Init>

}
 80008be:	bf00      	nop
 80008c0:	3720      	adds	r7, #32
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40021000 	.word	0x40021000
 80008cc:	40011000 	.word	0x40011000
 80008d0:	40010800 	.word	0x40010800
 80008d4:	40010c00 	.word	0x40010c00

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <Error_Handler+0x8>

080008e2 <nrf24_init>:
		uint16_t len);
static void nrf_sendCmd(nrf24 *node, uint8_t cmd);
static void nrf24_reset(nrf24 *node, uint8_t reg);

/* Exported functions --------------------------------------------------------*/
void nrf24_init(nrf24 *node) {
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
	nrf24_CE_disable(node);	//disable the chip before configure the device
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	f000 f9e2 	bl	8000cb4 <nrf24_CE_disable>

	nrf24_writeReg(node, CONFIG, 0);  			//No IRQ, no CRC
 80008f0:	2200      	movs	r2, #0
 80008f2:	2100      	movs	r1, #0
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f000 fa0d 	bl	8000d14 <nrf24_writeReg>
	node->crc = no_CRC;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	77da      	strb	r2, [r3, #31]
	nrf24_writeReg(node, EN_AA, 0x00); 			//No auto ACK
 8000900:	2200      	movs	r2, #0
 8000902:	2101      	movs	r1, #1
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f000 fa05 	bl	8000d14 <nrf24_writeReg>
	nrf24_writeReg(node, EN_RXADDR, 0x00);	//Not enabling any data pipe
 800090a:	2200      	movs	r2, #0
 800090c:	2102      	movs	r1, #2
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f000 fa00 	bl	8000d14 <nrf24_writeReg>
	nrf24_writeReg(node, SETUP_AW, 0x03);  	//5 Bytes for the TX/RX address
 8000914:	2203      	movs	r2, #3
 8000916:	2103      	movs	r1, #3
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f000 f9fb 	bl	8000d14 <nrf24_writeReg>
	nrf24_writeReg(node, SETUP_RETR, 0);   	//No retransmission
 800091e:	2200      	movs	r2, #0
 8000920:	2104      	movs	r1, #4
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f000 f9f6 	bl	8000d14 <nrf24_writeReg>

	nrf24_setDataRate(node, _250kbs);		//set minimum dataRate
 8000928:	2100      	movs	r1, #0
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f000 f813 	bl	8000956 <nrf24_setDataRate>
	nrf24_setPALevel(node, high);				//set maximum PALevel 0dBm
 8000930:	2103      	movs	r1, #3
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f000 f85a 	bl	80009ec <nrf24_setPALevel>
	nrf24_setChannel(node, DEFAULT_CHANNEL);	//default channel 100
 8000938:	2164      	movs	r1, #100	; 0x64
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f000 f8ae 	bl	8000a9c <nrf24_setChannel>
	nrf24_setMode(node, standby);		//set STANDBY mode
 8000940:	2101      	movs	r1, #1
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f000 f8c0 	bl	8000ac8 <nrf24_setMode>

	nrf24_CE_enable(node);	// Enable the chip after configuring the device
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f000 f9a3 	bl	8000c94 <nrf24_CE_enable>
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <nrf24_setDataRate>:
// -----------------------------------------------------------------------------

//set module bitrate
void nrf24_setDataRate(nrf24 *node, DataRate _bitRate) {
 8000956:	b580      	push	{r7, lr}
 8000958:	b084      	sub	sp, #16
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
 800095e:	460b      	mov	r3, r1
 8000960:	70fb      	strb	r3, [r7, #3]
	nrf24_CE_disable(node);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f000 f9a6 	bl	8000cb4 <nrf24_CE_disable>
	uint8_t config = nrf24_readReg(node, RF_SETUP);
 8000968:	2106      	movs	r1, #6
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f000 fa39 	bl	8000de2 <nrf24_readReg>
 8000970:	4603      	mov	r3, r0
 8000972:	73fb      	strb	r3, [r7, #15]

	switch (_bitRate) {
 8000974:	78fb      	ldrb	r3, [r7, #3]
 8000976:	2b02      	cmp	r3, #2
 8000978:	d01e      	beq.n	80009b8 <nrf24_setDataRate+0x62>
 800097a:	2b02      	cmp	r3, #2
 800097c:	dc28      	bgt.n	80009d0 <nrf24_setDataRate+0x7a>
 800097e:	2b00      	cmp	r3, #0
 8000980:	d002      	beq.n	8000988 <nrf24_setDataRate+0x32>
 8000982:	2b01      	cmp	r3, #1
 8000984:	d00c      	beq.n	80009a0 <nrf24_setDataRate+0x4a>
			config |= (1 << 3);
			node->bitRate = _2mbs;
			break;

		default:
			break;
 8000986:	e023      	b.n	80009d0 <nrf24_setDataRate+0x7a>
			config |= (1 << 5);		//write 1 in the RF_DR_LOW and 0 in RF_DR_HIGH bits
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	f043 0320 	orr.w	r3, r3, #32
 800098e:	73fb      	strb	r3, [r7, #15]
			config &= ~(1 << 3);
 8000990:	7bfb      	ldrb	r3, [r7, #15]
 8000992:	f023 0308 	bic.w	r3, r3, #8
 8000996:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _250kbs;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2200      	movs	r2, #0
 800099c:	775a      	strb	r2, [r3, #29]
			break;
 800099e:	e018      	b.n	80009d2 <nrf24_setDataRate+0x7c>
			config &= ~(1 << 5);	//write 0 in the RF_DR_LOW and 0 in RF_DR_HIGH bits
 80009a0:	7bfb      	ldrb	r3, [r7, #15]
 80009a2:	f023 0320 	bic.w	r3, r3, #32
 80009a6:	73fb      	strb	r3, [r7, #15]
			config &= ~(1 << 3);
 80009a8:	7bfb      	ldrb	r3, [r7, #15]
 80009aa:	f023 0308 	bic.w	r3, r3, #8
 80009ae:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _1mbs;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2201      	movs	r2, #1
 80009b4:	775a      	strb	r2, [r3, #29]
			break;
 80009b6:	e00c      	b.n	80009d2 <nrf24_setDataRate+0x7c>
			config &= ~(1 << 5);	//write 0 in the RF_DR_LOW and 1 in RF_DR_HIGH bits
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	f023 0320 	bic.w	r3, r3, #32
 80009be:	73fb      	strb	r3, [r7, #15]
			config |= (1 << 3);
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
 80009c2:	f043 0308 	orr.w	r3, r3, #8
 80009c6:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _2mbs;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2202      	movs	r2, #2
 80009cc:	775a      	strb	r2, [r3, #29]
			break;
 80009ce:	e000      	b.n	80009d2 <nrf24_setDataRate+0x7c>
			break;
 80009d0:	bf00      	nop
	}
	nrf24_writeReg(node, RF_SETUP, config);
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
 80009d4:	461a      	mov	r2, r3
 80009d6:	2106      	movs	r1, #6
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f000 f99b 	bl	8000d14 <nrf24_writeReg>
	nrf24_CE_enable(node);
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f000 f958 	bl	8000c94 <nrf24_CE_enable>
}
 80009e4:	bf00      	nop
 80009e6:	3710      	adds	r7, #16
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <nrf24_setPALevel>:
// -----------------------------------------------------------------------------

//set PAlevel module in TX mode
void nrf24_setPALevel(nrf24 *node, PaLevel pwr) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	70fb      	strb	r3, [r7, #3]
	nrf24_CE_disable(node);	//disable the chip before configure the device
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f000 f95b 	bl	8000cb4 <nrf24_CE_disable>
	uint8_t config = nrf24_readReg(node, RF_SETUP);
 80009fe:	2106      	movs	r1, #6
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f000 f9ee 	bl	8000de2 <nrf24_readReg>
 8000a06:	4603      	mov	r3, r0
 8000a08:	73fb      	strb	r3, [r7, #15]

	switch (pwr) {
 8000a0a:	78fb      	ldrb	r3, [r7, #3]
 8000a0c:	2b03      	cmp	r3, #3
 8000a0e:	d837      	bhi.n	8000a80 <nrf24_setPALevel+0x94>
 8000a10:	a201      	add	r2, pc, #4	; (adr r2, 8000a18 <nrf24_setPALevel+0x2c>)
 8000a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a16:	bf00      	nop
 8000a18:	08000a29 	.word	0x08000a29
 8000a1c:	08000a41 	.word	0x08000a41
 8000a20:	08000a59 	.word	0x08000a59
 8000a24:	08000a71 	.word	0x08000a71
		case veryLow:
			config &= ~(1 << 2);	//write 0 in the RF_PWR bits
 8000a28:	7bfb      	ldrb	r3, [r7, #15]
 8000a2a:	f023 0304 	bic.w	r3, r3, #4
 8000a2e:	73fb      	strb	r3, [r7, #15]
			config &= ~(1 << 1);
 8000a30:	7bfb      	ldrb	r3, [r7, #15]
 8000a32:	f023 0302 	bic.w	r3, r3, #2
 8000a36:	73fb      	strb	r3, [r7, #15]
			node->pa = veryLow;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	771a      	strb	r2, [r3, #28]
			break;
 8000a3e:	e020      	b.n	8000a82 <nrf24_setPALevel+0x96>

		case low:
			config &= ~(1 << 2);	//write 1 in the RF_PWR bits
 8000a40:	7bfb      	ldrb	r3, [r7, #15]
 8000a42:	f023 0304 	bic.w	r3, r3, #4
 8000a46:	73fb      	strb	r3, [r7, #15]
			config |= (1 << 1);
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	f043 0302 	orr.w	r3, r3, #2
 8000a4e:	73fb      	strb	r3, [r7, #15]
			node->pa = low;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2201      	movs	r2, #1
 8000a54:	771a      	strb	r2, [r3, #28]
			break;
 8000a56:	e014      	b.n	8000a82 <nrf24_setPALevel+0x96>

		case mid:
			config |= (1 << 2);		//write 2 in the RF_PWR bits
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	f043 0304 	orr.w	r3, r3, #4
 8000a5e:	73fb      	strb	r3, [r7, #15]
			config &= ~(1 << 1);
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	f023 0302 	bic.w	r3, r3, #2
 8000a66:	73fb      	strb	r3, [r7, #15]
			node->pa = mid;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	771a      	strb	r2, [r3, #28]
			break;
 8000a6e:	e008      	b.n	8000a82 <nrf24_setPALevel+0x96>

		case high:
			config |= (1 << 2) | (1 << 1);	//write 3 in the RF_PWR bits
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
 8000a72:	f043 0306 	orr.w	r3, r3, #6
 8000a76:	73fb      	strb	r3, [r7, #15]
			node->pa = high;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2203      	movs	r2, #3
 8000a7c:	771a      	strb	r2, [r3, #28]
			break;
 8000a7e:	e000      	b.n	8000a82 <nrf24_setPALevel+0x96>

		default:
			break;
 8000a80:	bf00      	nop
	}
	nrf24_writeReg(node, RF_SETUP, config);
 8000a82:	7bfb      	ldrb	r3, [r7, #15]
 8000a84:	461a      	mov	r2, r3
 8000a86:	2106      	movs	r1, #6
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f000 f943 	bl	8000d14 <nrf24_writeReg>
	nrf24_CE_enable(node);	//Enable the chip after configuring the device
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f000 f900 	bl	8000c94 <nrf24_CE_enable>
}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <nrf24_setChannel>:
// -----------------------------------------------------------------------------

//Set the channel device
void nrf24_setChannel(nrf24 *node, uint8_t channel) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	460b      	mov	r3, r1
 8000aa6:	70fb      	strb	r3, [r7, #3]
	nrf24_CE_disable(node);	//disable the chip before configure the device
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f000 f903 	bl	8000cb4 <nrf24_CE_disable>
	nrf24_writeReg(node, RF_CH, channel);  // select the channel
 8000aae:	78fb      	ldrb	r3, [r7, #3]
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	2105      	movs	r1, #5
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f000 f92d 	bl	8000d14 <nrf24_writeReg>
	nrf24_CE_enable(node);	//Enable the chip after configuring the device
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f000 f8ea 	bl	8000c94 <nrf24_CE_enable>
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <nrf24_setMode>:
// -----------------------------------------------------------------------------

//Set the module operation mode
void nrf24_setMode(nrf24 *node, Mode _mode) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	70fb      	strb	r3, [r7, #3]
	uint8_t config = nrf24_readReg(node, CONFIG);
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f000 f983 	bl	8000de2 <nrf24_readReg>
 8000adc:	4603      	mov	r3, r0
 8000ade:	73fb      	strb	r3, [r7, #15]

	switch (_mode) {
 8000ae0:	78fb      	ldrb	r3, [r7, #3]
 8000ae2:	2b03      	cmp	r3, #3
 8000ae4:	d837      	bhi.n	8000b56 <nrf24_setMode+0x8e>
 8000ae6:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <nrf24_setMode+0x24>)
 8000ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aec:	08000afd 	.word	0x08000afd
 8000af0:	08000b0d 	.word	0x08000b0d
 8000af4:	08000b23 	.word	0x08000b23
 8000af8:	08000b41 	.word	0x08000b41
		case pwrDown:
			config &= ~(1 << 1);	//write 0 in the PWR_UP bit
 8000afc:	7bfb      	ldrb	r3, [r7, #15]
 8000afe:	f023 0302 	bic.w	r3, r3, #2
 8000b02:	73fb      	strb	r3, [r7, #15]
			node->mode = pwrDown;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	779a      	strb	r2, [r3, #30]
			break;
 8000b0a:	e025      	b.n	8000b58 <nrf24_setMode+0x90>

		case standby:
			nrf24_CE_disable(node);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 f8d1 	bl	8000cb4 <nrf24_CE_disable>
			config |= (1 << 1);		//write 1 in the PWR_UP bit
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	73fb      	strb	r3, [r7, #15]
			node->mode = standby;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	779a      	strb	r2, [r3, #30]
			break;
 8000b20:	e01a      	b.n	8000b58 <nrf24_setMode+0x90>

		case txMode:
			nrf24_CE_enable(node);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f000 f8b6 	bl	8000c94 <nrf24_CE_enable>
			config |= (1 << 1);		//write 1 in the PWR_UP bit
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	73fb      	strb	r3, [r7, #15]
			config &= ~(1 << 0);	//write 0 in the PRIM_RX bit
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	f023 0301 	bic.w	r3, r3, #1
 8000b36:	73fb      	strb	r3, [r7, #15]
			node->mode = txMode;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	779a      	strb	r2, [r3, #30]
			break;
 8000b3e:	e00b      	b.n	8000b58 <nrf24_setMode+0x90>

		case rxMode:
			nrf24_CE_enable(node);
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f000 f8a7 	bl	8000c94 <nrf24_CE_enable>
			config |= (1 << 1) | (1 << 0); //write 1 in the PWR_UP and PRIM_RX bits
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	f043 0303 	orr.w	r3, r3, #3
 8000b4c:	73fb      	strb	r3, [r7, #15]
			node->mode = rxMode;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2203      	movs	r2, #3
 8000b52:	779a      	strb	r2, [r3, #30]
			break;
 8000b54:	e000      	b.n	8000b58 <nrf24_setMode+0x90>

		default:
			break;
 8000b56:	bf00      	nop
	}
	nrf24_writeReg(node, CONFIG, config);
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f000 f8d8 	bl	8000d14 <nrf24_writeReg>
}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <nrf24_setRxPipe>:
	}
	return (0);
}
// -----------------------------------------------------------------------------

void nrf24_setRxPipe(nrf24 *node, uint8_t *addr, uint8_t pipe, uint8_t payload) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	4611      	mov	r1, r2
 8000b78:	461a      	mov	r2, r3
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	71fb      	strb	r3, [r7, #7]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	71bb      	strb	r3, [r7, #6]
	nrf24_CE_disable(node);	//disable the chip before configure the device
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f000 f896 	bl	8000cb4 <nrf24_CE_disable>

	nrf24_reset(node, STATUS);
 8000b88:	2107      	movs	r1, #7
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f000 f956 	bl	8000e3c <nrf24_reset>
	uint8_t en_rxaddr = nrf24_readReg(node, EN_RXADDR);	//select data pipe
 8000b90:	2102      	movs	r1, #2
 8000b92:	68f8      	ldr	r0, [r7, #12]
 8000b94:	f000 f925 	bl	8000de2 <nrf24_readReg>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	75fb      	strb	r3, [r7, #23]
	en_rxaddr |= (1 << pipe);
 8000b9c:	79fb      	ldrb	r3, [r7, #7]
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	b25a      	sxtb	r2, r3
 8000ba6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	b25b      	sxtb	r3, r3
 8000bae:	75fb      	strb	r3, [r7, #23]
	nrf24_writeReg(node, EN_RXADDR, en_rxaddr);
 8000bb0:	7dfb      	ldrb	r3, [r7, #23]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f000 f8ac 	bl	8000d14 <nrf24_writeReg>
	/* We must write the address for Data Pipe 1, if we want to use any pipe from 2 to 5
	 The Address from DATA Pipe 2 to Data Pipe 5 differs only in the LSB
	 Their 4 MSB Bytes will still be same as Data Pipe 1
	 For Example:
	 Pipe 1 ADDR = 0xAABBCCDD11, Pipe 2 ADDR = 0xAABBCCDD22 Pipe 3 ADDR = 0xAABBCCDD33*/
	switch (pipe) {
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	2b05      	cmp	r3, #5
 8000bc0:	d860      	bhi.n	8000c84 <nrf24_setRxPipe+0x118>
 8000bc2:	a201      	add	r2, pc, #4	; (adr r2, 8000bc8 <nrf24_setRxPipe+0x5c>)
 8000bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc8:	08000be1 	.word	0x08000be1
 8000bcc:	08000bfb 	.word	0x08000bfb
 8000bd0:	08000c15 	.word	0x08000c15
 8000bd4:	08000c31 	.word	0x08000c31
 8000bd8:	08000c4d 	.word	0x08000c4d
 8000bdc:	08000c69 	.word	0x08000c69
		case 0:
			nrf24_writeRegMulti(node, RX_ADDR_P0, addr, 5); //Write the Pipe0 address
 8000be0:	2305      	movs	r3, #5
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	210a      	movs	r1, #10
 8000be6:	68f8      	ldr	r0, [r7, #12]
 8000be8:	f000 f8bf 	bl	8000d6a <nrf24_writeRegMulti>
			nrf24_writeReg(node, RX_PW_P0, payload); //payload size for pipe 0
 8000bec:	79bb      	ldrb	r3, [r7, #6]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2111      	movs	r1, #17
 8000bf2:	68f8      	ldr	r0, [r7, #12]
 8000bf4:	f000 f88e 	bl	8000d14 <nrf24_writeReg>
			break;
 8000bf8:	e045      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		case 1:
			nrf24_writeRegMulti(node, RX_ADDR_P1, addr, 5); //Write the Pipe1 address
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	68ba      	ldr	r2, [r7, #8]
 8000bfe:	210b      	movs	r1, #11
 8000c00:	68f8      	ldr	r0, [r7, #12]
 8000c02:	f000 f8b2 	bl	8000d6a <nrf24_writeRegMulti>
			nrf24_writeReg(node, RX_PW_P1, payload); 	//payload size for pipe 1
 8000c06:	79bb      	ldrb	r3, [r7, #6]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	2112      	movs	r1, #18
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	f000 f881 	bl	8000d14 <nrf24_writeReg>
			break;
 8000c12:	e038      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		case 2:
			nrf24_writeReg(node, RX_ADDR_P2, addr[0]);	//Write the Pipe2 address
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	210c      	movs	r1, #12
 8000c1c:	68f8      	ldr	r0, [r7, #12]
 8000c1e:	f000 f879 	bl	8000d14 <nrf24_writeReg>
			nrf24_writeReg(node, RX_PW_P2, payload); 		//payload size for pipe 2
 8000c22:	79bb      	ldrb	r3, [r7, #6]
 8000c24:	461a      	mov	r2, r3
 8000c26:	2113      	movs	r1, #19
 8000c28:	68f8      	ldr	r0, [r7, #12]
 8000c2a:	f000 f873 	bl	8000d14 <nrf24_writeReg>
			break;
 8000c2e:	e02a      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		case 3:
			nrf24_writeReg(node, RX_ADDR_P3, addr[0]);	// Write the Pipe3 address
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	461a      	mov	r2, r3
 8000c36:	210d      	movs	r1, #13
 8000c38:	68f8      	ldr	r0, [r7, #12]
 8000c3a:	f000 f86b 	bl	8000d14 <nrf24_writeReg>
			nrf24_writeReg(node, RX_PW_P3, payload); 		//payload size for pipe 3
 8000c3e:	79bb      	ldrb	r3, [r7, #6]
 8000c40:	461a      	mov	r2, r3
 8000c42:	2114      	movs	r1, #20
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f000 f865 	bl	8000d14 <nrf24_writeReg>
			break;
 8000c4a:	e01c      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		case 4:
			nrf24_writeReg(node, RX_ADDR_P4, addr[0]); 	//Write the Pipe4 address
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	461a      	mov	r2, r3
 8000c52:	210e      	movs	r1, #14
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f000 f85d 	bl	8000d14 <nrf24_writeReg>
			nrf24_writeReg(node, RX_PW_P4, payload); 		//payload size for pipe 4
 8000c5a:	79bb      	ldrb	r3, [r7, #6]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	2115      	movs	r1, #21
 8000c60:	68f8      	ldr	r0, [r7, #12]
 8000c62:	f000 f857 	bl	8000d14 <nrf24_writeReg>
			break;
 8000c66:	e00e      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		case 5:
			nrf24_writeReg(node, RX_ADDR_P5, addr[0]); 	// Write the Pipe5 address
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	210f      	movs	r1, #15
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f000 f84f 	bl	8000d14 <nrf24_writeReg>
			nrf24_writeReg(node, RX_PW_P5, payload); 		//payload size for pipe 5
 8000c76:	79bb      	ldrb	r3, [r7, #6]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	2116      	movs	r1, #22
 8000c7c:	68f8      	ldr	r0, [r7, #12]
 8000c7e:	f000 f849 	bl	8000d14 <nrf24_writeReg>
			break;
 8000c82:	e000      	b.n	8000c86 <nrf24_setRxPipe+0x11a>

		default:
			break;
 8000c84:	bf00      	nop
	}
	nrf24_CE_enable(node);	//Enable the chip after configuring the device
 8000c86:	68f8      	ldr	r0, [r7, #12]
 8000c88:	f000 f804 	bl	8000c94 <nrf24_CE_enable>
}
 8000c8c:	bf00      	nop
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <nrf24_CE_enable>:
		*(data + i) = nrf24_readReg(node, i - 12);
}
// -----------------------------------------------------------------------------

/* privated functions --------------------------------------------------------*/
static void nrf24_CE_enable(nrf24 *node) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CE_port, node->CE_pin, GPIO_PIN_SET);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6898      	ldr	r0, [r3, #8]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	899b      	ldrh	r3, [r3, #12]
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f000 ff0a 	bl	8001ac0 <HAL_GPIO_WritePin>
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <nrf24_CE_disable>:
// -----------------------------------------------------------------------------

static void nrf24_CE_disable(nrf24 *node) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CE_port, node->CE_pin, GPIO_PIN_RESET);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6898      	ldr	r0, [r3, #8]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	899b      	ldrh	r3, [r3, #12]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f000 fefa 	bl	8001ac0 <HAL_GPIO_WritePin>
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <nrf24_CSN_enable>:
// -----------------------------------------------------------------------------

static void nrf24_CSN_enable(nrf24 *node) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CSN_port, node->CSN_pin, GPIO_PIN_RESET);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6818      	ldr	r0, [r3, #0]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	889b      	ldrh	r3, [r3, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	f000 feea 	bl	8001ac0 <HAL_GPIO_WritePin>
}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <nrf24_CSN_disable>:
// -----------------------------------------------------------------------------

static void nrf24_CSN_disable(nrf24 *node) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CSN_port, node->CSN_pin, GPIO_PIN_SET);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6818      	ldr	r0, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	889b      	ldrh	r3, [r3, #4]
 8000d04:	2201      	movs	r2, #1
 8000d06:	4619      	mov	r1, r3
 8000d08:	f000 feda 	bl	8001ac0 <HAL_GPIO_WritePin>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <nrf24_writeReg>:
// -----------------------------------------------------------------------------

//write a value(s) in a register(s) by an address
static void nrf24_writeReg(nrf24 *node, uint8_t reg, uint8_t data) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	460b      	mov	r3, r1
 8000d1e:	70fb      	strb	r3, [r7, #3]
 8000d20:	4613      	mov	r3, r2
 8000d22:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];
	buf[0] = (reg | 1 << 5);
 8000d24:	78fb      	ldrb	r3, [r7, #3]
 8000d26:	f043 0320 	orr.w	r3, r3, #32
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	733b      	strb	r3, [r7, #12]
	buf[1] = data;
 8000d2e:	78bb      	ldrb	r3, [r7, #2]
 8000d30:	737b      	strb	r3, [r7, #13]
	nrf24_CSN_enable(node);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ffce 	bl	8000cd4 <nrf24_CSN_enable>
	HAL_SPI_Transmit(node->hSPIx, buf, 2, NRF_TX_TIMEOUT);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6998      	ldr	r0, [r3, #24]
 8000d3c:	f107 010c 	add.w	r1, r7, #12
 8000d40:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000d44:	2202      	movs	r2, #2
 8000d46:	f003 f8b9 	bl	8003ebc <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000d4a:	bf00      	nop
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 fca2 	bl	800469a <HAL_SPI_GetState>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d1f7      	bne.n	8000d4c <nrf24_writeReg+0x38>
	nrf24_CSN_disable(node);
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff ffc9 	bl	8000cf4 <nrf24_CSN_disable>
}
 8000d62:	bf00      	nop
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <nrf24_writeRegMulti>:
// -----------------------------------------------------------------------------

//write multiple values in a registers by an address
static void nrf24_writeRegMulti(nrf24 *node, uint8_t reg, uint8_t *data,
		uint16_t len) {
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b086      	sub	sp, #24
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	60f8      	str	r0, [r7, #12]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	461a      	mov	r2, r3
 8000d76:	460b      	mov	r3, r1
 8000d78:	72fb      	strb	r3, [r7, #11]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	813b      	strh	r3, [r7, #8]
	uint8_t buf[2];
	buf[0] = (reg | 1 << 5);
 8000d7e:	7afb      	ldrb	r3, [r7, #11]
 8000d80:	f043 0320 	orr.w	r3, r3, #32
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	753b      	strb	r3, [r7, #20]
	nrf24_CSN_enable(node);
 8000d88:	68f8      	ldr	r0, [r7, #12]
 8000d8a:	f7ff ffa3 	bl	8000cd4 <nrf24_CSN_enable>
	HAL_SPI_Transmit(node->hSPIx, buf, 1, NRF_TX_TIMEOUT);
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6998      	ldr	r0, [r3, #24]
 8000d92:	f107 0114 	add.w	r1, r7, #20
 8000d96:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	f003 f88e 	bl	8003ebc <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000da0:	bf00      	nop
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	699b      	ldr	r3, [r3, #24]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f003 fc77 	bl	800469a <HAL_SPI_GetState>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d1f7      	bne.n	8000da2 <nrf24_writeRegMulti+0x38>
	HAL_SPI_Transmit(node->hSPIx, data, len, NRF_TX_TIMEOUT);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6998      	ldr	r0, [r3, #24]
 8000db6:	893a      	ldrh	r2, [r7, #8]
 8000db8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000dbc:	6879      	ldr	r1, [r7, #4]
 8000dbe:	f003 f87d 	bl	8003ebc <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000dc2:	bf00      	nop
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f003 fc66 	bl	800469a <HAL_SPI_GetState>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d1f7      	bne.n	8000dc4 <nrf24_writeRegMulti+0x5a>
	nrf24_CSN_disable(node);
 8000dd4:	68f8      	ldr	r0, [r7, #12]
 8000dd6:	f7ff ff8d 	bl	8000cf4 <nrf24_CSN_disable>
}
 8000dda:	bf00      	nop
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <nrf24_readReg>:
// -----------------------------------------------------------------------------

//read a value from a register by an address
static uint8_t nrf24_readReg(nrf24 *node, uint8_t reg) {
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b084      	sub	sp, #16
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
 8000dea:	460b      	mov	r3, r1
 8000dec:	70fb      	strb	r3, [r7, #3]
	uint8_t data = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	73fb      	strb	r3, [r7, #15]
	nrf24_CSN_enable(node);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ff6e 	bl	8000cd4 <nrf24_CSN_enable>
	HAL_SPI_Transmit(node->hSPIx, &reg, 1, NRF_TX_TIMEOUT);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6998      	ldr	r0, [r3, #24]
 8000dfc:	1cf9      	adds	r1, r7, #3
 8000dfe:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e02:	2201      	movs	r2, #1
 8000e04:	f003 f85a 	bl	8003ebc <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000e08:	bf00      	nop
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f003 fc43 	bl	800469a <HAL_SPI_GetState>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d1f7      	bne.n	8000e0a <nrf24_readReg+0x28>
	HAL_SPI_Receive(node->hSPIx, &data, 1, NRF_RX_TIMEOUT);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6998      	ldr	r0, [r3, #24]
 8000e1e:	f107 010f 	add.w	r1, r7, #15
 8000e22:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e26:	2201      	movs	r2, #1
 8000e28:	f003 f984 	bl	8004134 <HAL_SPI_Receive>
	nrf24_CSN_disable(node);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ff61 	bl	8000cf4 <nrf24_CSN_disable>
	return data;
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <nrf24_reset>:
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
	nrf24_CSN_disable(node);
}
// -----------------------------------------------------------------------------

static void nrf24_reset(nrf24 *node, uint8_t reg) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b088      	sub	sp, #32
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	460b      	mov	r3, r1
 8000e46:	70fb      	strb	r3, [r7, #3]
	if (reg == STATUS)
 8000e48:	78fb      	ldrb	r3, [r7, #3]
 8000e4a:	2b07      	cmp	r3, #7
 8000e4c:	d105      	bne.n	8000e5a <nrf24_reset+0x1e>
		nrf24_writeReg(node, STATUS, 0x00);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2107      	movs	r1, #7
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff ff5e 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P5, 0);
		nrf24_writeReg(node, FIFO_STATUS, 0x11);
		nrf24_writeReg(node, DYNPD, 0);
		nrf24_writeReg(node, FEATURE, 0);
	}
}
 8000e58:	e0a8      	b.n	8000fac <nrf24_reset+0x170>
	else if (reg == FIFO_STATUS)
 8000e5a:	78fb      	ldrb	r3, [r7, #3]
 8000e5c:	2b17      	cmp	r3, #23
 8000e5e:	d105      	bne.n	8000e6c <nrf24_reset+0x30>
		nrf24_writeReg(node, FIFO_STATUS, 0x11);
 8000e60:	2211      	movs	r2, #17
 8000e62:	2117      	movs	r1, #23
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff55 	bl	8000d14 <nrf24_writeReg>
}
 8000e6a:	e09f      	b.n	8000fac <nrf24_reset+0x170>
		nrf24_writeReg(node, CONFIG, 0x08);
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	2100      	movs	r1, #0
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff ff4f 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, EN_AA, 0x3F);
 8000e76:	223f      	movs	r2, #63	; 0x3f
 8000e78:	2101      	movs	r1, #1
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ff4a 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, EN_RXADDR, 0x03);
 8000e80:	2203      	movs	r2, #3
 8000e82:	2102      	movs	r1, #2
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ff45 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, SETUP_AW, 0x03);
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	2103      	movs	r1, #3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ff40 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, SETUP_RETR, 0x03);
 8000e94:	2203      	movs	r2, #3
 8000e96:	2104      	movs	r1, #4
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff3b 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RF_CH, 0x02);
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	2105      	movs	r1, #5
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ff36 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RF_SETUP, 0x0E);
 8000ea8:	220e      	movs	r2, #14
 8000eaa:	2106      	movs	r1, #6
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f7ff ff31 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, STATUS, 0x00);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2107      	movs	r1, #7
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ff2c 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, OBSERVE_TX, 0x00);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2108      	movs	r1, #8
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff ff27 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RPD, 0x00);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2109      	movs	r1, #9
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ff22 	bl	8000d14 <nrf24_writeReg>
		uint8_t rx_addr_p0_def[5] = { 0xE7, 0xE7, 0xE7, 0xE7, 0xE7 };
 8000ed0:	4a38      	ldr	r2, [pc, #224]	; (8000fb4 <nrf24_reset+0x178>)
 8000ed2:	f107 0318 	add.w	r3, r7, #24
 8000ed6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eda:	6018      	str	r0, [r3, #0]
 8000edc:	3304      	adds	r3, #4
 8000ede:	7019      	strb	r1, [r3, #0]
		nrf24_writeRegMulti(node, RX_ADDR_P0, rx_addr_p0_def, 5);
 8000ee0:	f107 0218 	add.w	r2, r7, #24
 8000ee4:	2305      	movs	r3, #5
 8000ee6:	210a      	movs	r1, #10
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff ff3e 	bl	8000d6a <nrf24_writeRegMulti>
		uint8_t rx_addr_p1_def[5] = { 0xC2, 0xC2, 0xC2, 0xC2, 0xC2 };
 8000eee:	4a32      	ldr	r2, [pc, #200]	; (8000fb8 <nrf24_reset+0x17c>)
 8000ef0:	f107 0310 	add.w	r3, r7, #16
 8000ef4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ef8:	6018      	str	r0, [r3, #0]
 8000efa:	3304      	adds	r3, #4
 8000efc:	7019      	strb	r1, [r3, #0]
		nrf24_writeRegMulti(node, RX_ADDR_P1, rx_addr_p1_def, 5);
 8000efe:	f107 0210 	add.w	r2, r7, #16
 8000f02:	2305      	movs	r3, #5
 8000f04:	210b      	movs	r1, #11
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f7ff ff2f 	bl	8000d6a <nrf24_writeRegMulti>
		nrf24_writeReg(node, RX_ADDR_P2, 0xC3);
 8000f0c:	22c3      	movs	r2, #195	; 0xc3
 8000f0e:	210c      	movs	r1, #12
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff feff 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_ADDR_P3, 0xC4);
 8000f16:	22c4      	movs	r2, #196	; 0xc4
 8000f18:	210d      	movs	r1, #13
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fefa 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_ADDR_P4, 0xC5);
 8000f20:	22c5      	movs	r2, #197	; 0xc5
 8000f22:	210e      	movs	r1, #14
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fef5 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_ADDR_P5, 0xC6);
 8000f2a:	22c6      	movs	r2, #198	; 0xc6
 8000f2c:	210f      	movs	r1, #15
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff fef0 	bl	8000d14 <nrf24_writeReg>
		uint8_t tx_addr_def[5] = { 0xE7, 0xE7, 0xE7, 0xE7, 0xE7 };
 8000f34:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <nrf24_reset+0x178>)
 8000f36:	f107 0308 	add.w	r3, r7, #8
 8000f3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f3e:	6018      	str	r0, [r3, #0]
 8000f40:	3304      	adds	r3, #4
 8000f42:	7019      	strb	r1, [r3, #0]
		nrf24_writeRegMulti(node, TX_ADDR, tx_addr_def, 5);
 8000f44:	f107 0208 	add.w	r2, r7, #8
 8000f48:	2305      	movs	r3, #5
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff0c 	bl	8000d6a <nrf24_writeRegMulti>
		nrf24_writeReg(node, RX_PW_P0, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2111      	movs	r1, #17
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff fedc 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P1, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2112      	movs	r1, #18
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff fed7 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P2, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2113      	movs	r1, #19
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff fed2 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P3, 0);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2114      	movs	r1, #20
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fecd 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P4, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2115      	movs	r1, #21
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff fec8 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, RX_PW_P5, 0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2116      	movs	r1, #22
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff fec3 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, FIFO_STATUS, 0x11);
 8000f8e:	2211      	movs	r2, #17
 8000f90:	2117      	movs	r1, #23
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff febe 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, DYNPD, 0);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	211c      	movs	r1, #28
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff feb9 	bl	8000d14 <nrf24_writeReg>
		nrf24_writeReg(node, FEATURE, 0);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	211d      	movs	r1, #29
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff feb4 	bl	8000d14 <nrf24_writeReg>
}
 8000fac:	bf00      	nop
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800af20 	.word	0x0800af20
 8000fb8:	0800af28 	.word	0x0800af28

08000fbc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <HAL_MspInit+0x40>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	4a0d      	ldr	r2, [pc, #52]	; (8000ffc <HAL_MspInit+0x40>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6193      	str	r3, [r2, #24]
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <HAL_MspInit+0x40>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <HAL_MspInit+0x40>)
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	4a07      	ldr	r2, [pc, #28]	; (8000ffc <HAL_MspInit+0x40>)
 8000fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe4:	61d3      	str	r3, [r2, #28]
 8000fe6:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <HAL_MspInit+0x40>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fee:	603b      	str	r3, [r7, #0]
 8000ff0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr
 8000ffc:	40021000 	.word	0x40021000

08001000 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0310 	add.w	r3, r7, #16
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a1b      	ldr	r2, [pc, #108]	; (8001088 <HAL_SPI_MspInit+0x88>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d12f      	bne.n	8001080 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <HAL_SPI_MspInit+0x8c>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4a19      	ldr	r2, [pc, #100]	; (800108c <HAL_SPI_MspInit+0x8c>)
 8001026:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800102a:	6193      	str	r3, [r2, #24]
 800102c:	4b17      	ldr	r3, [pc, #92]	; (800108c <HAL_SPI_MspInit+0x8c>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <HAL_SPI_MspInit+0x8c>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a13      	ldr	r2, [pc, #76]	; (800108c <HAL_SPI_MspInit+0x8c>)
 800103e:	f043 0304 	orr.w	r3, r3, #4
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_SPI_MspInit+0x8c>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0304 	and.w	r3, r3, #4
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001050:	23a0      	movs	r3, #160	; 0xa0
 8001052:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001058:	2303      	movs	r3, #3
 800105a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	4619      	mov	r1, r3
 8001062:	480b      	ldr	r0, [pc, #44]	; (8001090 <HAL_SPI_MspInit+0x90>)
 8001064:	f000 fba8 	bl	80017b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001068:	2340      	movs	r3, #64	; 0x40
 800106a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001074:	f107 0310 	add.w	r3, r7, #16
 8001078:	4619      	mov	r1, r3
 800107a:	4805      	ldr	r0, [pc, #20]	; (8001090 <HAL_SPI_MspInit+0x90>)
 800107c:	f000 fb9c 	bl	80017b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001080:	bf00      	nop
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40013000 	.word	0x40013000
 800108c:	40021000 	.word	0x40021000
 8001090:	40010800 	.word	0x40010800

08001094 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a12      	ldr	r2, [pc, #72]	; (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d10c      	bne.n	80010c0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010a6:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	4a11      	ldr	r2, [pc, #68]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010b0:	6193      	str	r3, [r2, #24]
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010b4:	699b      	ldr	r3, [r3, #24]
 80010b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80010be:	e010      	b.n	80010e2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a0b      	ldr	r2, [pc, #44]	; (80010f4 <HAL_TIM_Base_MspInit+0x60>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d10b      	bne.n	80010e2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a08      	ldr	r2, [pc, #32]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010d0:	f043 0302 	orr.w	r3, r3, #2
 80010d4:	61d3      	str	r3, [r2, #28]
 80010d6:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]
}
 80010e2:	bf00      	nop
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr
 80010ec:	40012c00 	.word	0x40012c00
 80010f0:	40021000 	.word	0x40021000
 80010f4:	40000400 	.word	0x40000400

080010f8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0318 	add.w	r3, r7, #24
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001116:	d12c      	bne.n	8001172 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001118:	4b30      	ldr	r3, [pc, #192]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800111a:	69db      	ldr	r3, [r3, #28]
 800111c:	4a2f      	ldr	r2, [pc, #188]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	61d3      	str	r3, [r2, #28]
 8001124:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 8001126:	69db      	ldr	r3, [r3, #28]
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a29      	ldr	r2, [pc, #164]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b27      	ldr	r3, [pc, #156]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001148:	2303      	movs	r3, #3
 800114a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001154:	f107 0318 	add.w	r3, r7, #24
 8001158:	4619      	mov	r1, r3
 800115a:	4821      	ldr	r0, [pc, #132]	; (80011e0 <HAL_TIM_Encoder_MspInit+0xe8>)
 800115c:	f000 fb2c 	bl	80017b8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2100      	movs	r1, #0
 8001164:	201c      	movs	r0, #28
 8001166:	f000 faf0 	bl	800174a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800116a:	201c      	movs	r0, #28
 800116c:	f000 fb09 	bl	8001782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001170:	e030      	b.n	80011d4 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a1b      	ldr	r2, [pc, #108]	; (80011e4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d12b      	bne.n	80011d4 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800117c:	4b17      	ldr	r3, [pc, #92]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800117e:	69db      	ldr	r3, [r3, #28]
 8001180:	4a16      	ldr	r2, [pc, #88]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	61d3      	str	r3, [r2, #28]
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800118a:	69db      	ldr	r3, [r3, #28]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a10      	ldr	r2, [pc, #64]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 800119a:	f043 0308 	orr.w	r3, r3, #8
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <HAL_TIM_Encoder_MspInit+0xe4>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0308 	and.w	r3, r3, #8
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011ac:	23c0      	movs	r3, #192	; 0xc0
 80011ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b8:	f107 0318 	add.w	r3, r7, #24
 80011bc:	4619      	mov	r1, r3
 80011be:	480a      	ldr	r0, [pc, #40]	; (80011e8 <HAL_TIM_Encoder_MspInit+0xf0>)
 80011c0:	f000 fafa 	bl	80017b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	201e      	movs	r0, #30
 80011ca:	f000 fabe 	bl	800174a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80011ce:	201e      	movs	r0, #30
 80011d0:	f000 fad7 	bl	8001782 <HAL_NVIC_EnableIRQ>
}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	; 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40010800 	.word	0x40010800
 80011e4:	40000800 	.word	0x40000800
 80011e8:	40010c00 	.word	0x40010c00

080011ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08a      	sub	sp, #40	; 0x28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a28      	ldr	r2, [pc, #160]	; (80012a8 <HAL_TIM_MspPostInit+0xbc>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d119      	bne.n	8001240 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a26      	ldr	r2, [pc, #152]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b24      	ldr	r3, [pc, #144]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001224:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2302      	movs	r3, #2
 8001230:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	481d      	ldr	r0, [pc, #116]	; (80012b0 <HAL_TIM_MspPostInit+0xc4>)
 800123a:	f000 fabd 	bl	80017b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800123e:	e02e      	b.n	800129e <HAL_TIM_MspPostInit+0xb2>
  else if(htim->Instance==TIM3)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a1b      	ldr	r2, [pc, #108]	; (80012b4 <HAL_TIM_MspPostInit+0xc8>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d129      	bne.n	800129e <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	4a17      	ldr	r2, [pc, #92]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 8001250:	f043 0308 	orr.w	r3, r3, #8
 8001254:	6193      	str	r3, [r2, #24]
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_TIM_MspPostInit+0xc0>)
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001262:	2310      	movs	r3, #16
 8001264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001266:	2302      	movs	r3, #2
 8001268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2302      	movs	r3, #2
 800126c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	4810      	ldr	r0, [pc, #64]	; (80012b8 <HAL_TIM_MspPostInit+0xcc>)
 8001276:	f000 fa9f 	bl	80017b8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_TIM_MspPostInit+0xd0>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
 8001280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001282:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
 8001290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001292:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001296:	627b      	str	r3, [r7, #36]	; 0x24
 8001298:	4a08      	ldr	r2, [pc, #32]	; (80012bc <HAL_TIM_MspPostInit+0xd0>)
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	6053      	str	r3, [r2, #4]
}
 800129e:	bf00      	nop
 80012a0:	3728      	adds	r7, #40	; 0x28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40012c00 	.word	0x40012c00
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40010800 	.word	0x40010800
 80012b4:	40000400 	.word	0x40000400
 80012b8:	40010c00 	.word	0x40010c00
 80012bc:	40010000 	.word	0x40010000

080012c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <NMI_Handler+0x4>

080012c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <HardFault_Handler+0x4>

080012cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <MemManage_Handler+0x4>

080012d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d6:	e7fe      	b.n	80012d6 <BusFault_Handler+0x4>

080012d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <UsageFault_Handler+0x4>

080012de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr

080012f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
	...

08001304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	indx++;
 8001308:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <SysTick_Handler+0xac>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	4a28      	ldr	r2, [pc, #160]	; (80013b0 <SysTick_Handler+0xac>)
 8001310:	6013      	str	r3, [r2, #0]
		if (indx == 500)
 8001312:	4b27      	ldr	r3, [pc, #156]	; (80013b0 <SysTick_Handler+0xac>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800131a:	d144      	bne.n	80013a6 <SysTick_Handler+0xa2>
		{
			speed = ((position - oldpos)*2);  // speed in clicks/sec
 800131c:	4b25      	ldr	r3, [pc, #148]	; (80013b4 <SysTick_Handler+0xb0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a25      	ldr	r2, [pc, #148]	; (80013b8 <SysTick_Handler+0xb4>)
 8001322:	8812      	ldrh	r2, [r2, #0]
 8001324:	1a9b      	subs	r3, r3, r2
 8001326:	b29b      	uxth	r3, r3
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	b29b      	uxth	r3, r3
 800132c:	b21a      	sxth	r2, r3
 800132e:	4b23      	ldr	r3, [pc, #140]	; (80013bc <SysTick_Handler+0xb8>)
 8001330:	801a      	strh	r2, [r3, #0]
			oldpos = position;
 8001332:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <SysTick_Handler+0xb0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	b29a      	uxth	r2, r3
 8001338:	4b1f      	ldr	r3, [pc, #124]	; (80013b8 <SysTick_Handler+0xb4>)
 800133a:	801a      	strh	r2, [r3, #0]
			sprintf(buffer,"e1: %d\n",speed);
 800133c:	4b1f      	ldr	r3, [pc, #124]	; (80013bc <SysTick_Handler+0xb8>)
 800133e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001342:	461a      	mov	r2, r3
 8001344:	491e      	ldr	r1, [pc, #120]	; (80013c0 <SysTick_Handler+0xbc>)
 8001346:	481f      	ldr	r0, [pc, #124]	; (80013c4 <SysTick_Handler+0xc0>)
 8001348:	f009 f964 	bl	800a614 <siprintf>
			CDC_Transmit_FS(buffer, strlen(buffer));
 800134c:	481d      	ldr	r0, [pc, #116]	; (80013c4 <SysTick_Handler+0xc0>)
 800134e:	f7fe fefd 	bl	800014c <strlen>
 8001352:	4603      	mov	r3, r0
 8001354:	b29b      	uxth	r3, r3
 8001356:	4619      	mov	r1, r3
 8001358:	481a      	ldr	r0, [pc, #104]	; (80013c4 <SysTick_Handler+0xc0>)
 800135a:	f008 fd4b 	bl	8009df4 <CDC_Transmit_FS>

			speed2 = ((position2 - oldpos2)*2);  // speed in clicks/sec
 800135e:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <SysTick_Handler+0xc4>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a1a      	ldr	r2, [pc, #104]	; (80013cc <SysTick_Handler+0xc8>)
 8001364:	8812      	ldrh	r2, [r2, #0]
 8001366:	1a9b      	subs	r3, r3, r2
 8001368:	b29b      	uxth	r3, r3
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	b29b      	uxth	r3, r3
 800136e:	b21a      	sxth	r2, r3
 8001370:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <SysTick_Handler+0xcc>)
 8001372:	801a      	strh	r2, [r3, #0]
			oldpos2 = position2;
 8001374:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <SysTick_Handler+0xc4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	b29a      	uxth	r2, r3
 800137a:	4b14      	ldr	r3, [pc, #80]	; (80013cc <SysTick_Handler+0xc8>)
 800137c:	801a      	strh	r2, [r3, #0]
			sprintf(buffer,"e2: %d\n",speed2);
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <SysTick_Handler+0xcc>)
 8001380:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001384:	461a      	mov	r2, r3
 8001386:	4913      	ldr	r1, [pc, #76]	; (80013d4 <SysTick_Handler+0xd0>)
 8001388:	480e      	ldr	r0, [pc, #56]	; (80013c4 <SysTick_Handler+0xc0>)
 800138a:	f009 f943 	bl	800a614 <siprintf>
			CDC_Transmit_FS(buffer, strlen(buffer));
 800138e:	480d      	ldr	r0, [pc, #52]	; (80013c4 <SysTick_Handler+0xc0>)
 8001390:	f7fe fedc 	bl	800014c <strlen>
 8001394:	4603      	mov	r3, r0
 8001396:	b29b      	uxth	r3, r3
 8001398:	4619      	mov	r1, r3
 800139a:	480a      	ldr	r0, [pc, #40]	; (80013c4 <SysTick_Handler+0xc0>)
 800139c:	f008 fd2a 	bl	8009df4 <CDC_Transmit_FS>

			indx = 0;
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <SysTick_Handler+0xac>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
		}



  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013a6:	f000 f8dd 	bl	8001564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200003cc 	.word	0x200003cc
 80013b4:	200003ba 	.word	0x200003ba
 80013b8:	200003d0 	.word	0x200003d0
 80013bc:	200003bc 	.word	0x200003bc
 80013c0:	0800af30 	.word	0x0800af30
 80013c4:	200003d4 	.word	0x200003d4
 80013c8:	200003c6 	.word	0x200003c6
 80013cc:	200003d2 	.word	0x200003d2
 80013d0:	200003c8 	.word	0x200003c8
 80013d4:	0800af38 	.word	0x0800af38

080013d8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80013dc:	4802      	ldr	r0, [pc, #8]	; (80013e8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80013de:	f000 fcb8 	bl	8001d52 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20001088 	.word	0x20001088

080013ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013f0:	4802      	ldr	r0, [pc, #8]	; (80013fc <TIM2_IRQHandler+0x10>)
 80013f2:	f003 fcf1 	bl	8004dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200002bc 	.word	0x200002bc

08001400 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001404:	4802      	ldr	r0, [pc, #8]	; (8001410 <TIM4_IRQHandler+0x10>)
 8001406:	f003 fce7 	bl	8004dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	2000034c 	.word	0x2000034c

08001414 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800141c:	4a14      	ldr	r2, [pc, #80]	; (8001470 <_sbrk+0x5c>)
 800141e:	4b15      	ldr	r3, [pc, #84]	; (8001474 <_sbrk+0x60>)
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001428:	4b13      	ldr	r3, [pc, #76]	; (8001478 <_sbrk+0x64>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d102      	bne.n	8001436 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <_sbrk+0x64>)
 8001432:	4a12      	ldr	r2, [pc, #72]	; (800147c <_sbrk+0x68>)
 8001434:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	429a      	cmp	r2, r3
 8001442:	d207      	bcs.n	8001454 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001444:	f009 f8b4 	bl	800a5b0 <__errno>
 8001448:	4603      	mov	r3, r0
 800144a:	220c      	movs	r2, #12
 800144c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144e:	f04f 33ff 	mov.w	r3, #4294967295
 8001452:	e009      	b.n	8001468 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001454:	4b08      	ldr	r3, [pc, #32]	; (8001478 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800145a:	4b07      	ldr	r3, [pc, #28]	; (8001478 <_sbrk+0x64>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	4a05      	ldr	r2, [pc, #20]	; (8001478 <_sbrk+0x64>)
 8001464:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001466:	68fb      	ldr	r3, [r7, #12]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3718      	adds	r7, #24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20005000 	.word	0x20005000
 8001474:	00000400 	.word	0x00000400
 8001478:	200003e8 	.word	0x200003e8
 800147c:	200015a8 	.word	0x200015a8

08001480 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800148c:	480c      	ldr	r0, [pc, #48]	; (80014c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800148e:	490d      	ldr	r1, [pc, #52]	; (80014c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001490:	4a0d      	ldr	r2, [pc, #52]	; (80014c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a0a      	ldr	r2, [pc, #40]	; (80014cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a4:	4c0a      	ldr	r4, [pc, #40]	; (80014d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014b2:	f7ff ffe5 	bl	8001480 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014b6:	f009 f881 	bl	800a5bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ba:	f7fe fe91 	bl	80001e0 <main>
  bx lr
 80014be:	4770      	bx	lr
  ldr r0, =_sdata
 80014c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c4:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80014c8:	0800afe4 	.word	0x0800afe4
  ldr r2, =_sbss
 80014cc:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80014d0:	200015a4 	.word	0x200015a4

080014d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014d4:	e7fe      	b.n	80014d4 <ADC1_2_IRQHandler>
	...

080014d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <HAL_Init+0x28>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a07      	ldr	r2, [pc, #28]	; (8001500 <HAL_Init+0x28>)
 80014e2:	f043 0310 	orr.w	r3, r3, #16
 80014e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e8:	2003      	movs	r0, #3
 80014ea:	f000 f923 	bl	8001734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ee:	200f      	movs	r0, #15
 80014f0:	f000 f808 	bl	8001504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f4:	f7ff fd62 	bl	8000fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40022000 	.word	0x40022000

08001504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_InitTick+0x54>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_InitTick+0x58>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151a:	fbb3 f3f1 	udiv	r3, r3, r1
 800151e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001522:	4618      	mov	r0, r3
 8001524:	f000 f93b 	bl	800179e <HAL_SYSTICK_Config>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e00e      	b.n	8001550 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b0f      	cmp	r3, #15
 8001536:	d80a      	bhi.n	800154e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001538:	2200      	movs	r2, #0
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	f04f 30ff 	mov.w	r0, #4294967295
 8001540:	f000 f903 	bl	800174a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001544:	4a06      	ldr	r2, [pc, #24]	; (8001560 <HAL_InitTick+0x5c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800154a:	2300      	movs	r3, #0
 800154c:	e000      	b.n	8001550 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
}
 8001550:	4618      	mov	r0, r3
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000020 	.word	0x20000020
 800155c:	20000028 	.word	0x20000028
 8001560:	20000024 	.word	0x20000024

08001564 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <HAL_IncTick+0x1c>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	461a      	mov	r2, r3
 800156e:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_IncTick+0x20>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4413      	add	r3, r2
 8001574:	4a03      	ldr	r2, [pc, #12]	; (8001584 <HAL_IncTick+0x20>)
 8001576:	6013      	str	r3, [r2, #0]
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr
 8001580:	20000028 	.word	0x20000028
 8001584:	200003ec 	.word	0x200003ec

08001588 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return uwTick;
 800158c:	4b02      	ldr	r3, [pc, #8]	; (8001598 <HAL_GetTick+0x10>)
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	200003ec 	.word	0x200003ec

0800159c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f003 0307 	and.w	r3, r3, #7
 80015aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015b8:	4013      	ands	r3, r2
 80015ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ce:	4a04      	ldr	r2, [pc, #16]	; (80015e0 <__NVIC_SetPriorityGrouping+0x44>)
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	60d3      	str	r3, [r2, #12]
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <__NVIC_GetPriorityGrouping+0x18>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	f003 0307 	and.w	r3, r3, #7
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	2b00      	cmp	r3, #0
 8001610:	db0b      	blt.n	800162a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	f003 021f 	and.w	r2, r3, #31
 8001618:	4906      	ldr	r1, [pc, #24]	; (8001634 <__NVIC_EnableIRQ+0x34>)
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	095b      	lsrs	r3, r3, #5
 8001620:	2001      	movs	r0, #1
 8001622:	fa00 f202 	lsl.w	r2, r0, r2
 8001626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	e000e100 	.word	0xe000e100

08001638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001648:	2b00      	cmp	r3, #0
 800164a:	db0a      	blt.n	8001662 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	490c      	ldr	r1, [pc, #48]	; (8001684 <__NVIC_SetPriority+0x4c>)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	0112      	lsls	r2, r2, #4
 8001658:	b2d2      	uxtb	r2, r2
 800165a:	440b      	add	r3, r1
 800165c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001660:	e00a      	b.n	8001678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4908      	ldr	r1, [pc, #32]	; (8001688 <__NVIC_SetPriority+0x50>)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	3b04      	subs	r3, #4
 8001670:	0112      	lsls	r2, r2, #4
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	440b      	add	r3, r1
 8001676:	761a      	strb	r2, [r3, #24]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	e000e100 	.word	0xe000e100
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f003 0307 	and.w	r3, r3, #7
 800169e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f1c3 0307 	rsb	r3, r3, #7
 80016a6:	2b04      	cmp	r3, #4
 80016a8:	bf28      	it	cs
 80016aa:	2304      	movcs	r3, #4
 80016ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3304      	adds	r3, #4
 80016b2:	2b06      	cmp	r3, #6
 80016b4:	d902      	bls.n	80016bc <NVIC_EncodePriority+0x30>
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3b03      	subs	r3, #3
 80016ba:	e000      	b.n	80016be <NVIC_EncodePriority+0x32>
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c0:	f04f 32ff 	mov.w	r2, #4294967295
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43da      	mvns	r2, r3
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	401a      	ands	r2, r3
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d4:	f04f 31ff 	mov.w	r1, #4294967295
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	43d9      	mvns	r1, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	4313      	orrs	r3, r2
         );
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3724      	adds	r7, #36	; 0x24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001700:	d301      	bcc.n	8001706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001702:	2301      	movs	r3, #1
 8001704:	e00f      	b.n	8001726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001706:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <SysTick_Config+0x40>)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3b01      	subs	r3, #1
 800170c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800170e:	210f      	movs	r1, #15
 8001710:	f04f 30ff 	mov.w	r0, #4294967295
 8001714:	f7ff ff90 	bl	8001638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001718:	4b05      	ldr	r3, [pc, #20]	; (8001730 <SysTick_Config+0x40>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800171e:	4b04      	ldr	r3, [pc, #16]	; (8001730 <SysTick_Config+0x40>)
 8001720:	2207      	movs	r2, #7
 8001722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	e000e010 	.word	0xe000e010

08001734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f7ff ff2d 	bl	800159c <__NVIC_SetPriorityGrouping>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800174a:	b580      	push	{r7, lr}
 800174c:	b086      	sub	sp, #24
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
 8001756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800175c:	f7ff ff42 	bl	80015e4 <__NVIC_GetPriorityGrouping>
 8001760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	68b9      	ldr	r1, [r7, #8]
 8001766:	6978      	ldr	r0, [r7, #20]
 8001768:	f7ff ff90 	bl	800168c <NVIC_EncodePriority>
 800176c:	4602      	mov	r2, r0
 800176e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001772:	4611      	mov	r1, r2
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff5f 	bl	8001638 <__NVIC_SetPriority>
}
 800177a:	bf00      	nop
 800177c:	3718      	adds	r7, #24
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800178c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff35 	bl	8001600 <__NVIC_EnableIRQ>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ffa2 	bl	80016f0 <SysTick_Config>
 80017ac:	4603      	mov	r3, r0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b08b      	sub	sp, #44	; 0x2c
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017c2:	2300      	movs	r3, #0
 80017c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017c6:	2300      	movs	r3, #0
 80017c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ca:	e169      	b.n	8001aa0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017cc:	2201      	movs	r2, #1
 80017ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	69fa      	ldr	r2, [r7, #28]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	f040 8158 	bne.w	8001a9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	4a9a      	ldr	r2, [pc, #616]	; (8001a58 <HAL_GPIO_Init+0x2a0>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d05e      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
 80017f4:	4a98      	ldr	r2, [pc, #608]	; (8001a58 <HAL_GPIO_Init+0x2a0>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d875      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 80017fa:	4a98      	ldr	r2, [pc, #608]	; (8001a5c <HAL_GPIO_Init+0x2a4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d058      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
 8001800:	4a96      	ldr	r2, [pc, #600]	; (8001a5c <HAL_GPIO_Init+0x2a4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d86f      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 8001806:	4a96      	ldr	r2, [pc, #600]	; (8001a60 <HAL_GPIO_Init+0x2a8>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d052      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
 800180c:	4a94      	ldr	r2, [pc, #592]	; (8001a60 <HAL_GPIO_Init+0x2a8>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d869      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 8001812:	4a94      	ldr	r2, [pc, #592]	; (8001a64 <HAL_GPIO_Init+0x2ac>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d04c      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
 8001818:	4a92      	ldr	r2, [pc, #584]	; (8001a64 <HAL_GPIO_Init+0x2ac>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d863      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 800181e:	4a92      	ldr	r2, [pc, #584]	; (8001a68 <HAL_GPIO_Init+0x2b0>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d046      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
 8001824:	4a90      	ldr	r2, [pc, #576]	; (8001a68 <HAL_GPIO_Init+0x2b0>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d85d      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 800182a:	2b12      	cmp	r3, #18
 800182c:	d82a      	bhi.n	8001884 <HAL_GPIO_Init+0xcc>
 800182e:	2b12      	cmp	r3, #18
 8001830:	d859      	bhi.n	80018e6 <HAL_GPIO_Init+0x12e>
 8001832:	a201      	add	r2, pc, #4	; (adr r2, 8001838 <HAL_GPIO_Init+0x80>)
 8001834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001838:	080018b3 	.word	0x080018b3
 800183c:	0800188d 	.word	0x0800188d
 8001840:	0800189f 	.word	0x0800189f
 8001844:	080018e1 	.word	0x080018e1
 8001848:	080018e7 	.word	0x080018e7
 800184c:	080018e7 	.word	0x080018e7
 8001850:	080018e7 	.word	0x080018e7
 8001854:	080018e7 	.word	0x080018e7
 8001858:	080018e7 	.word	0x080018e7
 800185c:	080018e7 	.word	0x080018e7
 8001860:	080018e7 	.word	0x080018e7
 8001864:	080018e7 	.word	0x080018e7
 8001868:	080018e7 	.word	0x080018e7
 800186c:	080018e7 	.word	0x080018e7
 8001870:	080018e7 	.word	0x080018e7
 8001874:	080018e7 	.word	0x080018e7
 8001878:	080018e7 	.word	0x080018e7
 800187c:	08001895 	.word	0x08001895
 8001880:	080018a9 	.word	0x080018a9
 8001884:	4a79      	ldr	r2, [pc, #484]	; (8001a6c <HAL_GPIO_Init+0x2b4>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d013      	beq.n	80018b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800188a:	e02c      	b.n	80018e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	623b      	str	r3, [r7, #32]
          break;
 8001892:	e029      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	3304      	adds	r3, #4
 800189a:	623b      	str	r3, [r7, #32]
          break;
 800189c:	e024      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	3308      	adds	r3, #8
 80018a4:	623b      	str	r3, [r7, #32]
          break;
 80018a6:	e01f      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	330c      	adds	r3, #12
 80018ae:	623b      	str	r3, [r7, #32]
          break;
 80018b0:	e01a      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d102      	bne.n	80018c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ba:	2304      	movs	r3, #4
 80018bc:	623b      	str	r3, [r7, #32]
          break;
 80018be:	e013      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d105      	bne.n	80018d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018c8:	2308      	movs	r3, #8
 80018ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	69fa      	ldr	r2, [r7, #28]
 80018d0:	611a      	str	r2, [r3, #16]
          break;
 80018d2:	e009      	b.n	80018e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d4:	2308      	movs	r3, #8
 80018d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69fa      	ldr	r2, [r7, #28]
 80018dc:	615a      	str	r2, [r3, #20]
          break;
 80018de:	e003      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018e0:	2300      	movs	r3, #0
 80018e2:	623b      	str	r3, [r7, #32]
          break;
 80018e4:	e000      	b.n	80018e8 <HAL_GPIO_Init+0x130>
          break;
 80018e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	2bff      	cmp	r3, #255	; 0xff
 80018ec:	d801      	bhi.n	80018f2 <HAL_GPIO_Init+0x13a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	e001      	b.n	80018f6 <HAL_GPIO_Init+0x13e>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3304      	adds	r3, #4
 80018f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2bff      	cmp	r3, #255	; 0xff
 80018fc:	d802      	bhi.n	8001904 <HAL_GPIO_Init+0x14c>
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	e002      	b.n	800190a <HAL_GPIO_Init+0x152>
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	3b08      	subs	r3, #8
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	210f      	movs	r1, #15
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	fa01 f303 	lsl.w	r3, r1, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	401a      	ands	r2, r3
 800191c:	6a39      	ldr	r1, [r7, #32]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	fa01 f303 	lsl.w	r3, r1, r3
 8001924:	431a      	orrs	r2, r3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 80b1 	beq.w	8001a9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001938:	4b4d      	ldr	r3, [pc, #308]	; (8001a70 <HAL_GPIO_Init+0x2b8>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a4c      	ldr	r2, [pc, #304]	; (8001a70 <HAL_GPIO_Init+0x2b8>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b4a      	ldr	r3, [pc, #296]	; (8001a70 <HAL_GPIO_Init+0x2b8>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001950:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <HAL_GPIO_Init+0x2bc>)
 8001952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	3302      	adds	r3, #2
 8001958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	220f      	movs	r2, #15
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	4013      	ands	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a40      	ldr	r2, [pc, #256]	; (8001a78 <HAL_GPIO_Init+0x2c0>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d013      	beq.n	80019a4 <HAL_GPIO_Init+0x1ec>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a3f      	ldr	r2, [pc, #252]	; (8001a7c <HAL_GPIO_Init+0x2c4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d00d      	beq.n	80019a0 <HAL_GPIO_Init+0x1e8>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a3e      	ldr	r2, [pc, #248]	; (8001a80 <HAL_GPIO_Init+0x2c8>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d007      	beq.n	800199c <HAL_GPIO_Init+0x1e4>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a3d      	ldr	r2, [pc, #244]	; (8001a84 <HAL_GPIO_Init+0x2cc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d101      	bne.n	8001998 <HAL_GPIO_Init+0x1e0>
 8001994:	2303      	movs	r3, #3
 8001996:	e006      	b.n	80019a6 <HAL_GPIO_Init+0x1ee>
 8001998:	2304      	movs	r3, #4
 800199a:	e004      	b.n	80019a6 <HAL_GPIO_Init+0x1ee>
 800199c:	2302      	movs	r3, #2
 800199e:	e002      	b.n	80019a6 <HAL_GPIO_Init+0x1ee>
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <HAL_GPIO_Init+0x1ee>
 80019a4:	2300      	movs	r3, #0
 80019a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a8:	f002 0203 	and.w	r2, r2, #3
 80019ac:	0092      	lsls	r2, r2, #2
 80019ae:	4093      	lsls	r3, r2
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019b6:	492f      	ldr	r1, [pc, #188]	; (8001a74 <HAL_GPIO_Init+0x2bc>)
 80019b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	3302      	adds	r3, #2
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d006      	beq.n	80019de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019d0:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	492c      	ldr	r1, [pc, #176]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	600b      	str	r3, [r1, #0]
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019de:	4b2a      	ldr	r3, [pc, #168]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	4928      	ldr	r1, [pc, #160]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f8:	4b23      	ldr	r3, [pc, #140]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	4922      	ldr	r1, [pc, #136]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a06:	4b20      	ldr	r3, [pc, #128]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	491e      	ldr	r1, [pc, #120]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d006      	beq.n	8001a2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a20:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	4918      	ldr	r1, [pc, #96]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	608b      	str	r3, [r1, #8]
 8001a2c:	e006      	b.n	8001a3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	4914      	ldr	r1, [pc, #80]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d021      	beq.n	8001a8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a4a:	68da      	ldr	r2, [r3, #12]
 8001a4c:	490e      	ldr	r1, [pc, #56]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	60cb      	str	r3, [r1, #12]
 8001a54:	e021      	b.n	8001a9a <HAL_GPIO_Init+0x2e2>
 8001a56:	bf00      	nop
 8001a58:	10320000 	.word	0x10320000
 8001a5c:	10310000 	.word	0x10310000
 8001a60:	10220000 	.word	0x10220000
 8001a64:	10210000 	.word	0x10210000
 8001a68:	10120000 	.word	0x10120000
 8001a6c:	10110000 	.word	0x10110000
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40010000 	.word	0x40010000
 8001a78:	40010800 	.word	0x40010800
 8001a7c:	40010c00 	.word	0x40010c00
 8001a80:	40011000 	.word	0x40011000
 8001a84:	40011400 	.word	0x40011400
 8001a88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_GPIO_Init+0x304>)
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	4909      	ldr	r1, [pc, #36]	; (8001abc <HAL_GPIO_Init+0x304>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f47f ae8e 	bne.w	80017cc <HAL_GPIO_Init+0x14>
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	372c      	adds	r7, #44	; 0x2c
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	40010400 	.word	0x40010400

08001ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	807b      	strh	r3, [r7, #2]
 8001acc:	4613      	mov	r3, r2
 8001ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ad0:	787b      	ldrb	r3, [r7, #1]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ad6:	887a      	ldrh	r2, [r7, #2]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001adc:	e003      	b.n	8001ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ade:	887b      	ldrh	r3, [r7, #2]
 8001ae0:	041a      	lsls	r2, r3, #16
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	611a      	str	r2, [r3, #16]
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001af2:	b08b      	sub	sp, #44	; 0x2c
 8001af4:	af06      	add	r7, sp, #24
 8001af6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e0fd      	b.n	8001cfe <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d106      	bne.n	8001b1c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f008 faa0 	bl	800a05c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2203      	movs	r2, #3
 8001b20:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f003 ff8e 	bl	8005a4a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	687e      	ldr	r6, [r7, #4]
 8001b36:	466d      	mov	r5, sp
 8001b38:	f106 0410 	add.w	r4, r6, #16
 8001b3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	602b      	str	r3, [r5, #0]
 8001b44:	1d33      	adds	r3, r6, #4
 8001b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b48:	6838      	ldr	r0, [r7, #0]
 8001b4a:	f003 ff58 	bl	80059fe <USB_CoreInit>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d005      	beq.n	8001b60 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2202      	movs	r2, #2
 8001b58:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e0ce      	b.n	8001cfe <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f003 ff89 	bl	8005a7e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	73fb      	strb	r3, [r7, #15]
 8001b70:	e04c      	b.n	8001c0c <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	4613      	mov	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	440b      	add	r3, r1
 8001b82:	3301      	adds	r3, #1
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	7bfa      	ldrb	r2, [r7, #15]
 8001b9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	b298      	uxth	r0, r3
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	3336      	adds	r3, #54	; 0x36
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	4613      	mov	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	00db      	lsls	r3, r3, #3
 8001bc2:	440b      	add	r3, r1
 8001bc4:	3303      	adds	r3, #3
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001bca:	7bfa      	ldrb	r2, [r7, #15]
 8001bcc:	6879      	ldr	r1, [r7, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3338      	adds	r3, #56	; 0x38
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001bde:	7bfa      	ldrb	r2, [r7, #15]
 8001be0:	6879      	ldr	r1, [r7, #4]
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	440b      	add	r3, r1
 8001bec:	333c      	adds	r3, #60	; 0x3c
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3340      	adds	r3, #64	; 0x40
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	73fb      	strb	r3, [r7, #15]
 8001c0c:	7bfa      	ldrb	r2, [r7, #15]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d3ad      	bcc.n	8001b72 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]
 8001c1a:	e044      	b.n	8001ca6 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c1c:	7bfa      	ldrb	r2, [r7, #15]
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	4613      	mov	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	440b      	add	r3, r1
 8001c2a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c32:	7bfa      	ldrb	r2, [r7, #15]
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	4613      	mov	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	440b      	add	r3, r1
 8001c40:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c44:	7bfa      	ldrb	r2, [r7, #15]
 8001c46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c48:	7bfa      	ldrb	r2, [r7, #15]
 8001c4a:	6879      	ldr	r1, [r7, #4]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	440b      	add	r3, r1
 8001c56:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c5e:	7bfa      	ldrb	r2, [r7, #15]
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4613      	mov	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	4413      	add	r3, r2
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c74:	7bfa      	ldrb	r2, [r7, #15]
 8001c76:	6879      	ldr	r1, [r7, #4]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c8a:	7bfa      	ldrb	r2, [r7, #15]
 8001c8c:	6879      	ldr	r1, [r7, #4]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	7bfa      	ldrb	r2, [r7, #15]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d3b5      	bcc.n	8001c1c <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	603b      	str	r3, [r7, #0]
 8001cb6:	687e      	ldr	r6, [r7, #4]
 8001cb8:	466d      	mov	r5, sp
 8001cba:	f106 0410 	add.w	r4, r6, #16
 8001cbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cc2:	6823      	ldr	r3, [r4, #0]
 8001cc4:	602b      	str	r3, [r5, #0]
 8001cc6:	1d33      	adds	r3, r6, #4
 8001cc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cca:	6838      	ldr	r0, [r7, #0]
 8001ccc:	f003 fee3 	bl	8005a96 <USB_DevInit>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d005      	beq.n	8001ce2 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2202      	movs	r2, #2
 8001cda:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00d      	b.n	8001cfe <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f006 fb96 	bl	8008428 <USB_DevDisconnect>

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d06 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d101      	bne.n	8001d1c <HAL_PCD_Start+0x16>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e016      	b.n	8001d4a <HAL_PCD_Start+0x44>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f003 fe78 	bl	8005a1e <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001d2e:	2101      	movs	r1, #1
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f008 fc06 	bl	800a542 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f006 fb6a 	bl	8008414 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b088      	sub	sp, #32
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f006 fb6c 	bl	800843c <USB_ReadInterrupts>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d6e:	d102      	bne.n	8001d76 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 fb5f 	bl	8002434 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f006 fb5e 	bl	800843c <USB_ReadInterrupts>
 8001d80:	4603      	mov	r3, r0
 8001d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d8a:	d112      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d9e:	b292      	uxth	r2, r2
 8001da0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f008 f9d4 	bl	800a152 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001daa:	2100      	movs	r1, #0
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f923 	bl	8001ff8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f006 fb40 	bl	800843c <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dc6:	d10b      	bne.n	8001de0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001dda:	b292      	uxth	r2, r2
 8001ddc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f006 fb29 	bl	800843c <USB_ReadInterrupts>
 8001dea:	4603      	mov	r3, r0
 8001dec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001df0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001df4:	d10b      	bne.n	8001e0e <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e08:	b292      	uxth	r2, r2
 8001e0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f006 fb12 	bl	800843c <USB_ReadInterrupts>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e22:	d126      	bne.n	8001e72 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 0204 	bic.w	r2, r2, #4
 8001e36:	b292      	uxth	r2, r2
 8001e38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 0208 	bic.w	r2, r2, #8
 8001e4e:	b292      	uxth	r2, r2
 8001e50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f008 f9b5 	bl	800a1c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e6c:	b292      	uxth	r2, r2
 8001e6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f006 fae0 	bl	800843c <USB_ReadInterrupts>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e86:	f040 8082 	bne.w	8001f8e <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	77fb      	strb	r3, [r7, #31]
 8001e8e:	e010      	b.n	8001eb2 <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	461a      	mov	r2, r3
 8001e96:	7ffb      	ldrb	r3, [r7, #31]
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	441a      	add	r2, r3
 8001e9c:	7ffb      	ldrb	r3, [r7, #31]
 8001e9e:	8812      	ldrh	r2, [r2, #0]
 8001ea0:	b292      	uxth	r2, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	3320      	adds	r3, #32
 8001ea6:	443b      	add	r3, r7
 8001ea8:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001eac:	7ffb      	ldrb	r3, [r7, #31]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	77fb      	strb	r3, [r7, #31]
 8001eb2:	7ffb      	ldrb	r3, [r7, #31]
 8001eb4:	2b07      	cmp	r3, #7
 8001eb6:	d9eb      	bls.n	8001e90 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f042 0201 	orr.w	r2, r2, #1
 8001eca:	b292      	uxth	r2, r2
 8001ecc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0201 	bic.w	r2, r2, #1
 8001ee2:	b292      	uxth	r2, r2
 8001ee4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001ee8:	bf00      	nop
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0f6      	beq.n	8001eea <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f0e:	b292      	uxth	r2, r2
 8001f10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001f14:	2300      	movs	r3, #0
 8001f16:	77fb      	strb	r3, [r7, #31]
 8001f18:	e00f      	b.n	8001f3a <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001f1a:	7ffb      	ldrb	r3, [r7, #31]
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	4611      	mov	r1, r2
 8001f22:	7ffa      	ldrb	r2, [r7, #31]
 8001f24:	0092      	lsls	r2, r2, #2
 8001f26:	440a      	add	r2, r1
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	3320      	adds	r3, #32
 8001f2c:	443b      	add	r3, r7
 8001f2e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001f32:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001f34:	7ffb      	ldrb	r3, [r7, #31]
 8001f36:	3301      	adds	r3, #1
 8001f38:	77fb      	strb	r3, [r7, #31]
 8001f3a:	7ffb      	ldrb	r3, [r7, #31]
 8001f3c:	2b07      	cmp	r3, #7
 8001f3e:	d9ec      	bls.n	8001f1a <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0208 	orr.w	r2, r2, #8
 8001f52:	b292      	uxth	r2, r2
 8001f54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f6a:	b292      	uxth	r2, r2
 8001f6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f042 0204 	orr.w	r2, r2, #4
 8001f82:	b292      	uxth	r2, r2
 8001f84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f008 f901 	bl	800a190 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f006 fa52 	bl	800843c <USB_ReadInterrupts>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fa2:	d10e      	bne.n	8001fc2 <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001fb6:	b292      	uxth	r2, r2
 8001fb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f008 f8ba 	bl	800a136 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f006 fa38 	bl	800843c <USB_ReadInterrupts>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd6:	d10b      	bne.n	8001ff0 <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fea:	b292      	uxth	r2, r2
 8001fec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800200a:	2b01      	cmp	r3, #1
 800200c:	d101      	bne.n	8002012 <HAL_PCD_SetAddress+0x1a>
 800200e:	2302      	movs	r3, #2
 8002010:	e013      	b.n	800203a <HAL_PCD_SetAddress+0x42>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	78fa      	ldrb	r2, [r7, #3]
 800201e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	78fa      	ldrb	r2, [r7, #3]
 8002028:	4611      	mov	r1, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f006 f9df 	bl	80083ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	4608      	mov	r0, r1
 800204c:	4611      	mov	r1, r2
 800204e:	461a      	mov	r2, r3
 8002050:	4603      	mov	r3, r0
 8002052:	70fb      	strb	r3, [r7, #3]
 8002054:	460b      	mov	r3, r1
 8002056:	803b      	strh	r3, [r7, #0]
 8002058:	4613      	mov	r3, r2
 800205a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800205c:	2300      	movs	r3, #0
 800205e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002060:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002064:	2b00      	cmp	r3, #0
 8002066:	da0e      	bge.n	8002086 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002068:	78fb      	ldrb	r3, [r7, #3]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	4613      	mov	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	4413      	add	r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4413      	add	r3, r2
 800207c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2201      	movs	r2, #1
 8002082:	705a      	strb	r2, [r3, #1]
 8002084:	e00e      	b.n	80020a4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002086:	78fb      	ldrb	r3, [r7, #3]
 8002088:	f003 0207 	and.w	r2, r3, #7
 800208c:	4613      	mov	r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2200      	movs	r2, #0
 80020a2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80020b0:	883a      	ldrh	r2, [r7, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	78ba      	ldrb	r2, [r7, #2]
 80020ba:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	785b      	ldrb	r3, [r3, #1]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d004      	beq.n	80020ce <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80020ce:	78bb      	ldrb	r3, [r7, #2]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d102      	bne.n	80020da <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_PCD_EP_Open+0xa6>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e00e      	b.n	8002106 <HAL_PCD_EP_Open+0xc4>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	68f9      	ldr	r1, [r7, #12]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f003 fcee 	bl	8005ad8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002104:	7afb      	ldrb	r3, [r7, #11]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b084      	sub	sp, #16
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
 8002116:	460b      	mov	r3, r1
 8002118:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800211a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800211e:	2b00      	cmp	r3, #0
 8002120:	da0e      	bge.n	8002140 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002122:	78fb      	ldrb	r3, [r7, #3]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2201      	movs	r2, #1
 800213c:	705a      	strb	r2, [r3, #1]
 800213e:	e00e      	b.n	800215e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002140:	78fb      	ldrb	r3, [r7, #3]
 8002142:	f003 0207 	and.w	r2, r3, #7
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	4413      	add	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800215e:	78fb      	ldrb	r3, [r7, #3]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	b2da      	uxtb	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002170:	2b01      	cmp	r3, #1
 8002172:	d101      	bne.n	8002178 <HAL_PCD_EP_Close+0x6a>
 8002174:	2302      	movs	r3, #2
 8002176:	e00e      	b.n	8002196 <HAL_PCD_EP_Close+0x88>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68f9      	ldr	r1, [r7, #12]
 8002186:	4618      	mov	r0, r3
 8002188:	f004 f810 	bl	80061ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b086      	sub	sp, #24
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	603b      	str	r3, [r7, #0]
 80021aa:	460b      	mov	r3, r1
 80021ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021ae:	7afb      	ldrb	r3, [r7, #11]
 80021b0:	f003 0207 	and.w	r2, r3, #7
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	4413      	add	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	2200      	movs	r2, #0
 80021d6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	2200      	movs	r2, #0
 80021dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021de:	7afb      	ldrb	r3, [r7, #11]
 80021e0:	f003 0307 	and.w	r3, r3, #7
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021ea:	7afb      	ldrb	r3, [r7, #11]
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d106      	bne.n	8002202 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6979      	ldr	r1, [r7, #20]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f004 f9c2 	bl	8006584 <USB_EPStartXfer>
 8002200:	e005      	b.n	800220e <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6979      	ldr	r1, [r7, #20]
 8002208:	4618      	mov	r0, r3
 800220a:	f004 f9bb 	bl	8006584 <USB_EPStartXfer>
  }

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	f003 0207 	and.w	r2, r3, #7
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	440b      	add	r3, r1
 8002236:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800223a:	681b      	ldr	r3, [r3, #0]
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr

08002246 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	603b      	str	r3, [r7, #0]
 8002252:	460b      	mov	r3, r1
 8002254:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002256:	7afb      	ldrb	r3, [r7, #11]
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	1c5a      	adds	r2, r3, #1
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	4413      	add	r3, r2
 800226a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	2200      	movs	r2, #0
 800228a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2201      	movs	r2, #1
 8002290:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002292:	7afb      	ldrb	r3, [r7, #11]
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	b2da      	uxtb	r2, r3
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800229e:	7afb      	ldrb	r3, [r7, #11]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d106      	bne.n	80022b6 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6979      	ldr	r1, [r7, #20]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f004 f968 	bl	8006584 <USB_EPStartXfer>
 80022b4:	e005      	b.n	80022c2 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6979      	ldr	r1, [r7, #20]
 80022bc:	4618      	mov	r0, r3
 80022be:	f004 f961 	bl	8006584 <USB_EPStartXfer>
  }

  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	f003 0207 	and.w	r2, r3, #7
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d901      	bls.n	80022ea <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e04c      	b.n	8002384 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	da0e      	bge.n	8002310 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	4413      	add	r3, r2
 8002306:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2201      	movs	r2, #1
 800230c:	705a      	strb	r2, [r3, #1]
 800230e:	e00c      	b.n	800232a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002310:	78fa      	ldrb	r2, [r7, #3]
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	4413      	add	r3, r2
 8002322:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2201      	movs	r2, #1
 800232e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002330:	78fb      	ldrb	r3, [r7, #3]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	b2da      	uxtb	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_PCD_EP_SetStall+0x7e>
 8002346:	2302      	movs	r3, #2
 8002348:	e01c      	b.n	8002384 <HAL_PCD_EP_SetStall+0xb8>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68f9      	ldr	r1, [r7, #12]
 8002358:	4618      	mov	r0, r3
 800235a:	f005 ff4b 	bl	80081f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800235e:	78fb      	ldrb	r3, [r7, #3]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	2b00      	cmp	r3, #0
 8002366:	d108      	bne.n	800237a <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002372:	4619      	mov	r1, r3
 8002374:	4610      	mov	r0, r2
 8002376:	f006 f870 	bl	800845a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	f003 020f 	and.w	r2, r3, #15
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d901      	bls.n	80023aa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e040      	b.n	800242c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	da0e      	bge.n	80023d0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023b2:	78fb      	ldrb	r3, [r7, #3]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	4613      	mov	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	705a      	strb	r2, [r3, #1]
 80023ce:	e00e      	b.n	80023ee <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	f003 0207 	and.w	r2, r3, #7
 80023d6:	4613      	mov	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	00db      	lsls	r3, r3, #3
 80023de:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023f4:	78fb      	ldrb	r3, [r7, #3]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_PCD_EP_ClrStall+0x82>
 800240a:	2302      	movs	r3, #2
 800240c:	e00e      	b.n	800242c <HAL_PCD_EP_ClrStall+0xa0>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68f9      	ldr	r1, [r7, #12]
 800241c:	4618      	mov	r0, r3
 800241e:	f005 ff39 	bl	8008294 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08e      	sub	sp, #56	; 0x38
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800243c:	e2ec      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002446:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002448:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800244a:	b2db      	uxtb	r3, r3
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002454:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002458:	2b00      	cmp	r3, #0
 800245a:	f040 8161 	bne.w	8002720 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800245e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	d152      	bne.n	800250e <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	b29b      	uxth	r3, r3
 8002470:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002478:	81fb      	strh	r3, [r7, #14]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	89fb      	ldrh	r3, [r7, #14]
 8002480:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002484:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002488:	b29b      	uxth	r3, r3
 800248a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3328      	adds	r3, #40	; 0x28
 8002490:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800249a:	b29b      	uxth	r3, r3
 800249c:	461a      	mov	r2, r3
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	4413      	add	r3, r2
 80024a6:	3302      	adds	r3, #2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	4413      	add	r3, r2
 80024b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024bc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	695a      	ldr	r2, [r3, #20]
 80024c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	441a      	add	r2, r3
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80024cc:	2100      	movs	r1, #0
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f007 fe17 	bl	800a102 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 829b 	beq.w	8002a18 <PCD_EP_ISR_Handler+0x5e4>
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f040 8296 	bne.w	8002a18 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024f8:	b2da      	uxtb	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	b292      	uxth	r2, r2
 8002500:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800250c:	e284      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800251e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002520:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002524:	2b00      	cmp	r3, #0
 8002526:	d034      	beq.n	8002592 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002530:	b29b      	uxth	r3, r3
 8002532:	461a      	mov	r2, r3
 8002534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	4413      	add	r3, r2
 800253c:	3306      	adds	r3, #6
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	4413      	add	r3, r2
 8002546:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002552:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002566:	b29b      	uxth	r3, r3
 8002568:	f005 ffc7 	bl	80084fa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	b29a      	uxth	r2, r3
 8002574:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002578:	4013      	ands	r3, r2
 800257a:	823b      	strh	r3, [r7, #16]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	8a3a      	ldrh	r2, [r7, #16]
 8002582:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002586:	b292      	uxth	r2, r2
 8002588:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f007 fd8c 	bl	800a0a8 <HAL_PCD_SetupStageCallback>
 8002590:	e242      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002592:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002596:	2b00      	cmp	r3, #0
 8002598:	f280 823e 	bge.w	8002a18 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025a8:	4013      	ands	r3, r2
 80025aa:	83bb      	strh	r3, [r7, #28]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	8bba      	ldrh	r2, [r7, #28]
 80025b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025b6:	b292      	uxth	r2, r2
 80025b8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	461a      	mov	r2, r3
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	4413      	add	r3, r2
 80025ce:	3306      	adds	r3, #6
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	6812      	ldr	r2, [r2, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80025e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d019      	beq.n	8002622 <PCD_EP_ISR_Handler+0x1ee>
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d015      	beq.n	8002622 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	6959      	ldr	r1, [r3, #20]
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002606:	b29b      	uxth	r3, r3
 8002608:	f005 ff77 	bl	80084fa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800260c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260e:	695a      	ldr	r2, [r3, #20]
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	441a      	add	r2, r3
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800261a:	2100      	movs	r1, #0
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f007 fd55 	bl	800a0cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	b29b      	uxth	r3, r3
 800262a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800262e:	2b00      	cmp	r3, #0
 8002630:	f040 81f2 	bne.w	8002a18 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	61bb      	str	r3, [r7, #24]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002642:	b29b      	uxth	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	4413      	add	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d112      	bne.n	8002682 <PCD_EP_ISR_Handler+0x24e>
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	881b      	ldrh	r3, [r3, #0]
 8002660:	b29b      	uxth	r3, r3
 8002662:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002666:	b29a      	uxth	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	801a      	strh	r2, [r3, #0]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	b29b      	uxth	r3, r3
 8002672:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002676:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800267a:	b29a      	uxth	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	801a      	strh	r2, [r3, #0]
 8002680:	e02f      	b.n	80026e2 <PCD_EP_ISR_Handler+0x2ae>
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	2b3e      	cmp	r3, #62	; 0x3e
 8002688:	d813      	bhi.n	80026b2 <PCD_EP_ISR_Handler+0x27e>
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	633b      	str	r3, [r7, #48]	; 0x30
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <PCD_EP_ISR_Handler+0x270>
 800269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a0:	3301      	adds	r3, #1
 80026a2:	633b      	str	r3, [r7, #48]	; 0x30
 80026a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	029b      	lsls	r3, r3, #10
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	801a      	strh	r2, [r3, #0]
 80026b0:	e017      	b.n	80026e2 <PCD_EP_ISR_Handler+0x2ae>
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	095b      	lsrs	r3, r3, #5
 80026b8:	633b      	str	r3, [r7, #48]	; 0x30
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f003 031f 	and.w	r3, r3, #31
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <PCD_EP_ISR_Handler+0x298>
 80026c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c8:	3b01      	subs	r3, #1
 80026ca:	633b      	str	r3, [r7, #48]	; 0x30
 80026cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	029b      	lsls	r3, r3, #10
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026dc:	b29a      	uxth	r2, r3
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f2:	827b      	strh	r3, [r7, #18]
 80026f4:	8a7b      	ldrh	r3, [r7, #18]
 80026f6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80026fa:	827b      	strh	r3, [r7, #18]
 80026fc:	8a7b      	ldrh	r3, [r7, #18]
 80026fe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002702:	827b      	strh	r3, [r7, #18]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	8a7b      	ldrh	r3, [r7, #18]
 800270a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800270e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002712:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002716:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800271a:	b29b      	uxth	r3, r3
 800271c:	8013      	strh	r3, [r2, #0]
 800271e:	e17b      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	461a      	mov	r2, r3
 8002726:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002732:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002736:	2b00      	cmp	r3, #0
 8002738:	f280 80ea 	bge.w	8002910 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	b29a      	uxth	r2, r3
 800274e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002752:	4013      	ands	r3, r2
 8002754:	853b      	strh	r3, [r7, #40]	; 0x28
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002766:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800276a:	b292      	uxth	r2, r2
 800276c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800276e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	7b1b      	ldrb	r3, [r3, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d122      	bne.n	80027d2 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002794:	b29b      	uxth	r3, r3
 8002796:	461a      	mov	r2, r3
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	3306      	adds	r3, #6
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027b4:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80027b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 8087 	beq.w	80028cc <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	6959      	ldr	r1, [r3, #20]
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	88da      	ldrh	r2, [r3, #6]
 80027ca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027cc:	f005 fe95 	bl	80084fa <USB_ReadPMA>
 80027d0:	e07c      	b.n	80028cc <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	78db      	ldrb	r3, [r3, #3]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d108      	bne.n	80027ec <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80027da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80027dc:	461a      	mov	r2, r3
 80027de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 f927 	bl	8002a34 <HAL_PCD_EP_DB_Receive>
 80027e6:	4603      	mov	r3, r0
 80027e8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80027ea:	e06f      	b.n	80028cc <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	461a      	mov	r2, r3
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002806:	847b      	strh	r3, [r7, #34]	; 0x22
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	461a      	mov	r2, r3
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	441a      	add	r2, r3
 8002816:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002818:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800281c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002820:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002824:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002828:	b29b      	uxth	r3, r3
 800282a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	461a      	mov	r2, r3
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	b29b      	uxth	r3, r3
 800283e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d021      	beq.n	800288a <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800284e:	b29b      	uxth	r3, r3
 8002850:	461a      	mov	r2, r3
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	00db      	lsls	r3, r3, #3
 8002858:	4413      	add	r3, r2
 800285a:	3302      	adds	r3, #2
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	4413      	add	r3, r2
 8002864:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800286e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002870:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002872:	2b00      	cmp	r3, #0
 8002874:	d02a      	beq.n	80028cc <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6818      	ldr	r0, [r3, #0]
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	6959      	ldr	r1, [r3, #20]
 800287e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002880:	891a      	ldrh	r2, [r3, #8]
 8002882:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002884:	f005 fe39 	bl	80084fa <USB_ReadPMA>
 8002888:	e020      	b.n	80028cc <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002892:	b29b      	uxth	r3, r3
 8002894:	461a      	mov	r2, r3
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	3306      	adds	r3, #6
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028b2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80028b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d008      	beq.n	80028cc <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	6959      	ldr	r1, [r3, #20]
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	895a      	ldrh	r2, [r3, #10]
 80028c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028c8:	f005 fe17 	bl	80084fa <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028d2:	441a      	add	r2, r3
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	695a      	ldr	r2, [r3, #20]
 80028dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80028de:	441a      	add	r2, r3
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <PCD_EP_ISR_Handler+0x4c2>
 80028ec:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d206      	bcs.n	8002904 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80028f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	4619      	mov	r1, r3
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f007 fbe5 	bl	800a0cc <HAL_PCD_DataOutStageCallback>
 8002902:	e005      	b.n	8002910 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800290a:	4618      	mov	r0, r3
 800290c:	f003 fe3a 	bl	8006584 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002910:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002916:	2b00      	cmp	r3, #0
 8002918:	d07e      	beq.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 800291a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800291e:	1c5a      	adds	r2, r3, #1
 8002920:	4613      	mov	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	4413      	add	r3, r2
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	4413      	add	r3, r2
 800292c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	b29b      	uxth	r3, r3
 8002940:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002944:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002948:	843b      	strh	r3, [r7, #32]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	441a      	add	r2, r3
 8002958:	8c3b      	ldrh	r3, [r7, #32]
 800295a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800295e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002962:	b29b      	uxth	r3, r3
 8002964:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8002966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002968:	78db      	ldrb	r3, [r3, #3]
 800296a:	2b03      	cmp	r3, #3
 800296c:	d00c      	beq.n	8002988 <PCD_EP_ISR_Handler+0x554>
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	78db      	ldrb	r3, [r3, #3]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d008      	beq.n	8002988 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002978:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800297a:	2b02      	cmp	r3, #2
 800297c:	d146      	bne.n	8002a0c <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800297e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d141      	bne.n	8002a0c <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002990:	b29b      	uxth	r3, r3
 8002992:	461a      	mov	r2, r3
 8002994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	4413      	add	r3, r2
 800299c:	3302      	adds	r3, #2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6812      	ldr	r2, [r2, #0]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029aa:	881b      	ldrh	r3, [r3, #0]
 80029ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029b0:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	699a      	ldr	r2, [r3, #24]
 80029b6:	8bfb      	ldrh	r3, [r7, #30]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d906      	bls.n	80029ca <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	699a      	ldr	r2, [r3, #24]
 80029c0:	8bfb      	ldrh	r3, [r7, #30]
 80029c2:	1ad2      	subs	r2, r2, r3
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	619a      	str	r2, [r3, #24]
 80029c8:	e002      	b.n	80029d0 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	2200      	movs	r2, #0
 80029ce:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d106      	bne.n	80029e6 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f007 fb8f 	bl	800a102 <HAL_PCD_DataInStageCallback>
 80029e4:	e018      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	695a      	ldr	r2, [r3, #20]
 80029ea:	8bfb      	ldrh	r3, [r7, #30]
 80029ec:	441a      	add	r2, r3
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f4:	69da      	ldr	r2, [r3, #28]
 80029f6:	8bfb      	ldrh	r3, [r7, #30]
 80029f8:	441a      	add	r2, r3
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a04:	4618      	mov	r0, r3
 8002a06:	f003 fdbd 	bl	8006584 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002a0a:	e005      	b.n	8002a18 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a0c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002a0e:	461a      	mov	r2, r3
 8002a10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f91b 	bl	8002c4e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	b21b      	sxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f6ff ad0a 	blt.w	800243e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3738      	adds	r7, #56	; 0x38
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a42:	88fb      	ldrh	r3, [r7, #6]
 8002a44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d07e      	beq.n	8002b4a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	461a      	mov	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	4413      	add	r3, r2
 8002a60:	3302      	adds	r3, #2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	4413      	add	r3, r2
 8002a6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a74:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	699a      	ldr	r2, [r3, #24]
 8002a7a:	8b7b      	ldrh	r3, [r7, #26]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d306      	bcc.n	8002a8e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	8b7b      	ldrh	r3, [r7, #26]
 8002a86:	1ad2      	subs	r2, r2, r3
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	619a      	str	r2, [r3, #24]
 8002a8c:	e002      	b.n	8002a94 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2200      	movs	r2, #0
 8002a92:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d123      	bne.n	8002ae4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ab6:	833b      	strh	r3, [r7, #24]
 8002ab8:	8b3b      	ldrh	r3, [r7, #24]
 8002aba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002abe:	833b      	strh	r3, [r7, #24]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	441a      	add	r2, r3
 8002ace:	8b3b      	ldrh	r3, [r7, #24]
 8002ad0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ad4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ad8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d01f      	beq.n	8002b2e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b08:	82fb      	strh	r3, [r7, #22]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	441a      	add	r2, r3
 8002b18:	8afb      	ldrh	r3, [r7, #22]
 8002b1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b2e:	8b7b      	ldrh	r3, [r7, #26]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 8087 	beq.w	8002c44 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6818      	ldr	r0, [r3, #0]
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	6959      	ldr	r1, [r3, #20]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	891a      	ldrh	r2, [r3, #8]
 8002b42:	8b7b      	ldrh	r3, [r7, #26]
 8002b44:	f005 fcd9 	bl	80084fa <USB_ReadPMA>
 8002b48:	e07c      	b.n	8002c44 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	461a      	mov	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3306      	adds	r3, #6
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	4413      	add	r3, r2
 8002b68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b72:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	699a      	ldr	r2, [r3, #24]
 8002b78:	8b7b      	ldrh	r3, [r7, #26]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d306      	bcc.n	8002b8c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	699a      	ldr	r2, [r3, #24]
 8002b82:	8b7b      	ldrh	r3, [r7, #26]
 8002b84:	1ad2      	subs	r2, r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	619a      	str	r2, [r3, #24]
 8002b8a:	e002      	b.n	8002b92 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d123      	bne.n	8002be2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bb4:	83fb      	strh	r3, [r7, #30]
 8002bb6:	8bfb      	ldrh	r3, [r7, #30]
 8002bb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002bbc:	83fb      	strh	r3, [r7, #30]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	441a      	add	r2, r3
 8002bcc:	8bfb      	ldrh	r3, [r7, #30]
 8002bce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002bd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d11f      	bne.n	8002c2c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c06:	83bb      	strh	r3, [r7, #28]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	441a      	add	r2, r3
 8002c16:	8bbb      	ldrh	r3, [r7, #28]
 8002c18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c2c:	8b7b      	ldrh	r3, [r7, #26]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d008      	beq.n	8002c44 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6818      	ldr	r0, [r3, #0]
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	6959      	ldr	r1, [r3, #20]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	895a      	ldrh	r2, [r3, #10]
 8002c3e:	8b7b      	ldrh	r3, [r7, #26]
 8002c40:	f005 fc5b 	bl	80084fa <USB_ReadPMA>
    }
  }

  return count;
 8002c44:	8b7b      	ldrh	r3, [r7, #26]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3720      	adds	r7, #32
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b0a2      	sub	sp, #136	; 0x88
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 81c7 	beq.w	8002ff6 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	4413      	add	r3, r2
 8002c86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c90:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	699a      	ldr	r2, [r3, #24]
 8002c98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d907      	bls.n	8002cb0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	699a      	ldr	r2, [r3, #24]
 8002ca4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002ca8:	1ad2      	subs	r2, r2, r3
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	619a      	str	r2, [r3, #24]
 8002cae:	e002      	b.n	8002cb6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f040 80b9 	bne.w	8002e32 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	785b      	ldrb	r3, [r3, #1]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d126      	bne.n	8002d16 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	461a      	mov	r2, r3
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	4413      	add	r3, r2
 8002cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	011a      	lsls	r2, r3, #4
 8002ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce8:	4413      	add	r3, r2
 8002cea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	801a      	strh	r2, [r3, #0]
 8002d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d02:	881b      	ldrh	r3, [r3, #0]
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d12:	801a      	strh	r2, [r3, #0]
 8002d14:	e01a      	b.n	8002d4c <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	785b      	ldrb	r3, [r3, #1]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d116      	bne.n	8002d4c <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	633b      	str	r3, [r7, #48]	; 0x30
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	4413      	add	r3, r2
 8002d34:	633b      	str	r3, [r7, #48]	; 0x30
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	011a      	lsls	r2, r3, #4
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	4413      	add	r3, r2
 8002d40:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002d44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d48:	2200      	movs	r2, #0
 8002d4a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	623b      	str	r3, [r7, #32]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	785b      	ldrb	r3, [r3, #1]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d126      	bne.n	8002da8 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	61bb      	str	r3, [r7, #24]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	4413      	add	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	011a      	lsls	r2, r3, #4
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	801a      	strh	r2, [r3, #0]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	801a      	strh	r2, [r3, #0]
 8002da6:	e017      	b.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	785b      	ldrb	r3, [r3, #1]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d113      	bne.n	8002dd8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	623b      	str	r3, [r7, #32]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	011a      	lsls	r2, r3, #4
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f007 f98f 	bl	800a102 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 82d4 	beq.w	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e0a:	827b      	strh	r3, [r7, #18]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	441a      	add	r2, r3
 8002e1a:	8a7b      	ldrh	r3, [r7, #18]
 8002e1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	8013      	strh	r3, [r2, #0]
 8002e30:	e2b2      	b.n	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e32:	88fb      	ldrh	r3, [r7, #6]
 8002e34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d021      	beq.n	8002e80 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e56:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	441a      	add	r2, r3
 8002e68:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002e6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	f040 8286 	bne.w	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002e94:	441a      	add	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	69da      	ldr	r2, [r3, #28]
 8002e9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002ea2:	441a      	add	r2, r3
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	6a1a      	ldr	r2, [r3, #32]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d309      	bcc.n	8002ec8 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	6a1a      	ldr	r2, [r3, #32]
 8002ebe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ec0:	1ad2      	subs	r2, r2, r3
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	621a      	str	r2, [r3, #32]
 8002ec6:	e015      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8002ed0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002ed4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002ede:	e009      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	785b      	ldrb	r3, [r3, #1]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d155      	bne.n	8002fa8 <HAL_PCD_EP_DB_Transmit+0x35a>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f10:	4413      	add	r3, r2
 8002f12:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	011a      	lsls	r2, r3, #4
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002f22:	637b      	str	r3, [r7, #52]	; 0x34
 8002f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d112      	bne.n	8002f50 <HAL_PCD_EP_DB_Transmit+0x302>
 8002f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f38:	801a      	strh	r2, [r3, #0]
 8002f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f4c:	801a      	strh	r2, [r3, #0]
 8002f4e:	e047      	b.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x392>
 8002f50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f52:	2b3e      	cmp	r3, #62	; 0x3e
 8002f54:	d811      	bhi.n	8002f7a <HAL_PCD_EP_DB_Transmit+0x32c>
 8002f56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f58:	085b      	lsrs	r3, r3, #1
 8002f5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d002      	beq.n	8002f6c <HAL_PCD_EP_DB_Transmit+0x31e>
 8002f66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f68:	3301      	adds	r3, #1
 8002f6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	029b      	lsls	r3, r3, #10
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f76:	801a      	strh	r2, [r3, #0]
 8002f78:	e032      	b.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x392>
 8002f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f7c:	095b      	lsrs	r3, r3, #5
 8002f7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f82:	f003 031f 	and.w	r3, r3, #31
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d102      	bne.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x342>
 8002f8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	029b      	lsls	r3, r3, #10
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa4:	801a      	strh	r2, [r3, #0]
 8002fa6:	e01b      	b.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x392>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	785b      	ldrb	r3, [r3, #1]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d117      	bne.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x392>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	643b      	str	r3, [r7, #64]	; 0x40
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fc4:	4413      	add	r3, r2
 8002fc6:	643b      	str	r3, [r7, #64]	; 0x40
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	011a      	lsls	r2, r3, #4
 8002fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fd0:	4413      	add	r3, r2
 8002fd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fde:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6818      	ldr	r0, [r3, #0]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	6959      	ldr	r1, [r3, #20]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	891a      	ldrh	r2, [r3, #8]
 8002fec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	f005 fa3e 	bl	8008470 <USB_WritePMA>
 8002ff4:	e1d0      	b.n	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4413      	add	r3, r2
 800300a:	3306      	adds	r3, #6
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	6812      	ldr	r2, [r2, #0]
 8003012:	4413      	add	r3, r2
 8003014:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800301e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800302a:	429a      	cmp	r2, r3
 800302c:	d307      	bcc.n	800303e <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	699a      	ldr	r2, [r3, #24]
 8003032:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003036:	1ad2      	subs	r2, r2, r3
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	619a      	str	r2, [r3, #24]
 800303c:	e002      	b.n	8003044 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2200      	movs	r2, #0
 8003042:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	2b00      	cmp	r3, #0
 800304a:	f040 80c4 	bne.w	80031d6 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	785b      	ldrb	r3, [r3, #1]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d126      	bne.n	80030a4 <HAL_PCD_EP_DB_Transmit+0x456>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003064:	b29b      	uxth	r3, r3
 8003066:	461a      	mov	r2, r3
 8003068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800306a:	4413      	add	r3, r2
 800306c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	011a      	lsls	r2, r3, #4
 8003074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003076:	4413      	add	r3, r2
 8003078:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800307c:	66bb      	str	r3, [r7, #104]	; 0x68
 800307e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	b29b      	uxth	r3, r3
 8003084:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003088:	b29a      	uxth	r2, r3
 800308a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800308c:	801a      	strh	r2, [r3, #0]
 800308e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	b29b      	uxth	r3, r3
 8003094:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003098:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800309c:	b29a      	uxth	r2, r3
 800309e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030a0:	801a      	strh	r2, [r3, #0]
 80030a2:	e01a      	b.n	80030da <HAL_PCD_EP_DB_Transmit+0x48c>
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	785b      	ldrb	r3, [r3, #1]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d116      	bne.n	80030da <HAL_PCD_EP_DB_Transmit+0x48c>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	677b      	str	r3, [r7, #116]	; 0x74
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	461a      	mov	r2, r3
 80030be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030c0:	4413      	add	r3, r2
 80030c2:	677b      	str	r3, [r7, #116]	; 0x74
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	011a      	lsls	r2, r3, #4
 80030ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030cc:	4413      	add	r3, r2
 80030ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030d2:	673b      	str	r3, [r7, #112]	; 0x70
 80030d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030d6:	2200      	movs	r2, #0
 80030d8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	67bb      	str	r3, [r7, #120]	; 0x78
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	785b      	ldrb	r3, [r3, #1]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d12f      	bne.n	8003148 <HAL_PCD_EP_DB_Transmit+0x4fa>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	461a      	mov	r2, r3
 80030fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003100:	4413      	add	r3, r2
 8003102:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	011a      	lsls	r2, r3, #4
 800310c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003110:	4413      	add	r3, r2
 8003112:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003116:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800311a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	b29b      	uxth	r3, r3
 8003122:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003126:	b29a      	uxth	r2, r3
 8003128:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800312c:	801a      	strh	r2, [r3, #0]
 800312e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	b29b      	uxth	r3, r3
 8003136:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800313a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800313e:	b29a      	uxth	r2, r3
 8003140:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003144:	801a      	strh	r2, [r3, #0]
 8003146:	e017      	b.n	8003178 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	785b      	ldrb	r3, [r3, #1]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d113      	bne.n	8003178 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003158:	b29b      	uxth	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800315e:	4413      	add	r3, r2
 8003160:	67bb      	str	r3, [r7, #120]	; 0x78
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	011a      	lsls	r2, r3, #4
 8003168:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800316a:	4413      	add	r3, r2
 800316c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003170:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003172:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003174:	2200      	movs	r2, #0
 8003176:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	4619      	mov	r1, r3
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f006 ffbf 	bl	800a102 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800318a:	2b00      	cmp	r3, #0
 800318c:	f040 8104 	bne.w	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031aa:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	441a      	add	r2, r3
 80031bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80031c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	8013      	strh	r3, [r2, #0]
 80031d4:	e0e0      	b.n	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d121      	bne.n	8003224 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	461a      	mov	r2, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031fa:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	441a      	add	r2, r3
 800320c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003210:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003214:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003218:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800321c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003220:	b29b      	uxth	r3, r3
 8003222:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800322a:	2b01      	cmp	r3, #1
 800322c:	f040 80b4 	bne.w	8003398 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003238:	441a      	add	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003246:	441a      	add	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	6a1a      	ldr	r2, [r3, #32]
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	429a      	cmp	r2, r3
 8003256:	d309      	bcc.n	800326c <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	6a1a      	ldr	r2, [r3, #32]
 8003262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003264:	1ad2      	subs	r2, r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	621a      	str	r2, [r3, #32]
 800326a:	e015      	b.n	8003298 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d107      	bne.n	8003284 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8003274:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003278:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003282:	e009      	b.n	8003298 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2200      	movs	r2, #0
 800328e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	667b      	str	r3, [r7, #100]	; 0x64
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	785b      	ldrb	r3, [r3, #1]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d155      	bne.n	8003352 <HAL_PCD_EP_DB_Transmit+0x704>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032ba:	4413      	add	r3, r2
 80032bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	011a      	lsls	r2, r3, #4
 80032c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c6:	4413      	add	r3, r2
 80032c8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80032cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80032ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d112      	bne.n	80032fa <HAL_PCD_EP_DB_Transmit+0x6ac>
 80032d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80032de:	b29a      	uxth	r2, r3
 80032e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032e2:	801a      	strh	r2, [r3, #0]
 80032e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032f6:	801a      	strh	r2, [r3, #0]
 80032f8:	e044      	b.n	8003384 <HAL_PCD_EP_DB_Transmit+0x736>
 80032fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032fc:	2b3e      	cmp	r3, #62	; 0x3e
 80032fe:	d811      	bhi.n	8003324 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8003300:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003302:	085b      	lsrs	r3, r3, #1
 8003304:	657b      	str	r3, [r7, #84]	; 0x54
 8003306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d002      	beq.n	8003316 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003312:	3301      	adds	r3, #1
 8003314:	657b      	str	r3, [r7, #84]	; 0x54
 8003316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003318:	b29b      	uxth	r3, r3
 800331a:	029b      	lsls	r3, r3, #10
 800331c:	b29a      	uxth	r2, r3
 800331e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003320:	801a      	strh	r2, [r3, #0]
 8003322:	e02f      	b.n	8003384 <HAL_PCD_EP_DB_Transmit+0x736>
 8003324:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	657b      	str	r3, [r7, #84]	; 0x54
 800332a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800332c:	f003 031f 	and.w	r3, r3, #31
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <HAL_PCD_EP_DB_Transmit+0x6ec>
 8003334:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003336:	3b01      	subs	r3, #1
 8003338:	657b      	str	r3, [r7, #84]	; 0x54
 800333a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800333c:	b29b      	uxth	r3, r3
 800333e:	029b      	lsls	r3, r3, #10
 8003340:	b29b      	uxth	r3, r3
 8003342:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003346:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800334a:	b29a      	uxth	r2, r3
 800334c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800334e:	801a      	strh	r2, [r3, #0]
 8003350:	e018      	b.n	8003384 <HAL_PCD_EP_DB_Transmit+0x736>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	785b      	ldrb	r3, [r3, #1]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d114      	bne.n	8003384 <HAL_PCD_EP_DB_Transmit+0x736>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003362:	b29b      	uxth	r3, r3
 8003364:	461a      	mov	r2, r3
 8003366:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003368:	4413      	add	r3, r2
 800336a:	667b      	str	r3, [r7, #100]	; 0x64
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	011a      	lsls	r2, r3, #4
 8003372:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003374:	4413      	add	r3, r2
 8003376:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800337a:	663b      	str	r3, [r7, #96]	; 0x60
 800337c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800337e:	b29a      	uxth	r2, r3
 8003380:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003382:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	6959      	ldr	r1, [r3, #20]
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	895a      	ldrh	r2, [r3, #10]
 8003390:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003392:	b29b      	uxth	r3, r3
 8003394:	f005 f86c 	bl	8008470 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033b2:	823b      	strh	r3, [r7, #16]
 80033b4:	8a3b      	ldrh	r3, [r7, #16]
 80033b6:	f083 0310 	eor.w	r3, r3, #16
 80033ba:	823b      	strh	r3, [r7, #16]
 80033bc:	8a3b      	ldrh	r3, [r7, #16]
 80033be:	f083 0320 	eor.w	r3, r3, #32
 80033c2:	823b      	strh	r3, [r7, #16]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	461a      	mov	r2, r3
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	441a      	add	r2, r3
 80033d2:	8a3b      	ldrh	r3, [r7, #16]
 80033d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80033d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80033dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3788      	adds	r7, #136	; 0x88
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b087      	sub	sp, #28
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	60f8      	str	r0, [r7, #12]
 80033fa:	607b      	str	r3, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	817b      	strh	r3, [r7, #10]
 8003400:	4613      	mov	r3, r2
 8003402:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003404:	897b      	ldrh	r3, [r7, #10]
 8003406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800340a:	b29b      	uxth	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00b      	beq.n	8003428 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003410:	897b      	ldrh	r3, [r7, #10]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	1c5a      	adds	r2, r3, #1
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4413      	add	r3, r2
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	e009      	b.n	800343c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003428:	897a      	ldrh	r2, [r7, #10]
 800342a:	4613      	mov	r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4413      	add	r3, r2
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	4413      	add	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800343c:	893b      	ldrh	r3, [r7, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d107      	bne.n	8003452 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2200      	movs	r2, #0
 8003446:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	b29a      	uxth	r2, r3
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	80da      	strh	r2, [r3, #6]
 8003450:	e00b      	b.n	800346a <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2201      	movs	r2, #1
 8003456:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	b29a      	uxth	r2, r3
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	0c1b      	lsrs	r3, r3, #16
 8003464:	b29a      	uxth	r2, r3
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	371c      	adds	r7, #28
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr
	...

08003478 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e272      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 8087 	beq.w	80035a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003498:	4b92      	ldr	r3, [pc, #584]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 030c 	and.w	r3, r3, #12
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d00c      	beq.n	80034be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034a4:	4b8f      	ldr	r3, [pc, #572]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 030c 	and.w	r3, r3, #12
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d112      	bne.n	80034d6 <HAL_RCC_OscConfig+0x5e>
 80034b0:	4b8c      	ldr	r3, [pc, #560]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d10b      	bne.n	80034d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034be:	4b89      	ldr	r3, [pc, #548]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d06c      	beq.n	80035a4 <HAL_RCC_OscConfig+0x12c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d168      	bne.n	80035a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e24c      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034de:	d106      	bne.n	80034ee <HAL_RCC_OscConfig+0x76>
 80034e0:	4b80      	ldr	r3, [pc, #512]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a7f      	ldr	r2, [pc, #508]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	e02e      	b.n	800354c <HAL_RCC_OscConfig+0xd4>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10c      	bne.n	8003510 <HAL_RCC_OscConfig+0x98>
 80034f6:	4b7b      	ldr	r3, [pc, #492]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a7a      	ldr	r2, [pc, #488]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80034fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	4b78      	ldr	r3, [pc, #480]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a77      	ldr	r2, [pc, #476]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800350c:	6013      	str	r3, [r2, #0]
 800350e:	e01d      	b.n	800354c <HAL_RCC_OscConfig+0xd4>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003518:	d10c      	bne.n	8003534 <HAL_RCC_OscConfig+0xbc>
 800351a:	4b72      	ldr	r3, [pc, #456]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a71      	ldr	r2, [pc, #452]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	4b6f      	ldr	r3, [pc, #444]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a6e      	ldr	r2, [pc, #440]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800352c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	e00b      	b.n	800354c <HAL_RCC_OscConfig+0xd4>
 8003534:	4b6b      	ldr	r3, [pc, #428]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a6a      	ldr	r2, [pc, #424]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800353a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	4b68      	ldr	r3, [pc, #416]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a67      	ldr	r2, [pc, #412]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800354a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d013      	beq.n	800357c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003554:	f7fe f818 	bl	8001588 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800355c:	f7fe f814 	bl	8001588 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b64      	cmp	r3, #100	; 0x64
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e200      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800356e:	4b5d      	ldr	r3, [pc, #372]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0f0      	beq.n	800355c <HAL_RCC_OscConfig+0xe4>
 800357a:	e014      	b.n	80035a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357c:	f7fe f804 	bl	8001588 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003584:	f7fe f800 	bl	8001588 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b64      	cmp	r3, #100	; 0x64
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e1ec      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003596:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f0      	bne.n	8003584 <HAL_RCC_OscConfig+0x10c>
 80035a2:	e000      	b.n	80035a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d063      	beq.n	800367a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035b2:	4b4c      	ldr	r3, [pc, #304]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f003 030c 	and.w	r3, r3, #12
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00b      	beq.n	80035d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035be:	4b49      	ldr	r3, [pc, #292]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f003 030c 	and.w	r3, r3, #12
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d11c      	bne.n	8003604 <HAL_RCC_OscConfig+0x18c>
 80035ca:	4b46      	ldr	r3, [pc, #280]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d116      	bne.n	8003604 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035d6:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <HAL_RCC_OscConfig+0x176>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d001      	beq.n	80035ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e1c0      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ee:	4b3d      	ldr	r3, [pc, #244]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4939      	ldr	r1, [pc, #228]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003602:	e03a      	b.n	800367a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d020      	beq.n	800364e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800360c:	4b36      	ldr	r3, [pc, #216]	; (80036e8 <HAL_RCC_OscConfig+0x270>)
 800360e:	2201      	movs	r2, #1
 8003610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003612:	f7fd ffb9 	bl	8001588 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800361a:	f7fd ffb5 	bl	8001588 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e1a1      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800362c:	4b2d      	ldr	r3, [pc, #180]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0f0      	beq.n	800361a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003638:	4b2a      	ldr	r3, [pc, #168]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	4927      	ldr	r1, [pc, #156]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003648:	4313      	orrs	r3, r2
 800364a:	600b      	str	r3, [r1, #0]
 800364c:	e015      	b.n	800367a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800364e:	4b26      	ldr	r3, [pc, #152]	; (80036e8 <HAL_RCC_OscConfig+0x270>)
 8003650:	2200      	movs	r2, #0
 8003652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003654:	f7fd ff98 	bl	8001588 <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365c:	f7fd ff94 	bl	8001588 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e180      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800366e:	4b1d      	ldr	r3, [pc, #116]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b00      	cmp	r3, #0
 8003684:	d03a      	beq.n	80036fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d019      	beq.n	80036c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800368e:	4b17      	ldr	r3, [pc, #92]	; (80036ec <HAL_RCC_OscConfig+0x274>)
 8003690:	2201      	movs	r2, #1
 8003692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003694:	f7fd ff78 	bl	8001588 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800369c:	f7fd ff74 	bl	8001588 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e160      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ae:	4b0d      	ldr	r3, [pc, #52]	; (80036e4 <HAL_RCC_OscConfig+0x26c>)
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d0f0      	beq.n	800369c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036ba:	2001      	movs	r0, #1
 80036bc:	f000 faa6 	bl	8003c0c <RCC_Delay>
 80036c0:	e01c      	b.n	80036fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036c2:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <HAL_RCC_OscConfig+0x274>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036c8:	f7fd ff5e 	bl	8001588 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036ce:	e00f      	b.n	80036f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d0:	f7fd ff5a 	bl	8001588 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d908      	bls.n	80036f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e146      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
 80036e2:	bf00      	nop
 80036e4:	40021000 	.word	0x40021000
 80036e8:	42420000 	.word	0x42420000
 80036ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f0:	4b92      	ldr	r3, [pc, #584]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1e9      	bne.n	80036d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	f000 80a6 	beq.w	8003856 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800370e:	4b8b      	ldr	r3, [pc, #556]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10d      	bne.n	8003736 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800371a:	4b88      	ldr	r3, [pc, #544]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	4a87      	ldr	r2, [pc, #540]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003724:	61d3      	str	r3, [r2, #28]
 8003726:	4b85      	ldr	r3, [pc, #532]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003732:	2301      	movs	r3, #1
 8003734:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003736:	4b82      	ldr	r3, [pc, #520]	; (8003940 <HAL_RCC_OscConfig+0x4c8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373e:	2b00      	cmp	r3, #0
 8003740:	d118      	bne.n	8003774 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003742:	4b7f      	ldr	r3, [pc, #508]	; (8003940 <HAL_RCC_OscConfig+0x4c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a7e      	ldr	r2, [pc, #504]	; (8003940 <HAL_RCC_OscConfig+0x4c8>)
 8003748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800374c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800374e:	f7fd ff1b 	bl	8001588 <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003756:	f7fd ff17 	bl	8001588 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b64      	cmp	r3, #100	; 0x64
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e103      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003768:	4b75      	ldr	r3, [pc, #468]	; (8003940 <HAL_RCC_OscConfig+0x4c8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0f0      	beq.n	8003756 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d106      	bne.n	800378a <HAL_RCC_OscConfig+0x312>
 800377c:	4b6f      	ldr	r3, [pc, #444]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	4a6e      	ldr	r2, [pc, #440]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	6213      	str	r3, [r2, #32]
 8003788:	e02d      	b.n	80037e6 <HAL_RCC_OscConfig+0x36e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10c      	bne.n	80037ac <HAL_RCC_OscConfig+0x334>
 8003792:	4b6a      	ldr	r3, [pc, #424]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4a69      	ldr	r2, [pc, #420]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003798:	f023 0301 	bic.w	r3, r3, #1
 800379c:	6213      	str	r3, [r2, #32]
 800379e:	4b67      	ldr	r3, [pc, #412]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	4a66      	ldr	r2, [pc, #408]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	f023 0304 	bic.w	r3, r3, #4
 80037a8:	6213      	str	r3, [r2, #32]
 80037aa:	e01c      	b.n	80037e6 <HAL_RCC_OscConfig+0x36e>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	2b05      	cmp	r3, #5
 80037b2:	d10c      	bne.n	80037ce <HAL_RCC_OscConfig+0x356>
 80037b4:	4b61      	ldr	r3, [pc, #388]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	4a60      	ldr	r2, [pc, #384]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	f043 0304 	orr.w	r3, r3, #4
 80037be:	6213      	str	r3, [r2, #32]
 80037c0:	4b5e      	ldr	r3, [pc, #376]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	4a5d      	ldr	r2, [pc, #372]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6213      	str	r3, [r2, #32]
 80037cc:	e00b      	b.n	80037e6 <HAL_RCC_OscConfig+0x36e>
 80037ce:	4b5b      	ldr	r3, [pc, #364]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	4a5a      	ldr	r2, [pc, #360]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037d4:	f023 0301 	bic.w	r3, r3, #1
 80037d8:	6213      	str	r3, [r2, #32]
 80037da:	4b58      	ldr	r3, [pc, #352]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4a57      	ldr	r2, [pc, #348]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80037e0:	f023 0304 	bic.w	r3, r3, #4
 80037e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d015      	beq.n	800381a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ee:	f7fd fecb 	bl	8001588 <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f4:	e00a      	b.n	800380c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f6:	f7fd fec7 	bl	8001588 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	f241 3288 	movw	r2, #5000	; 0x1388
 8003804:	4293      	cmp	r3, r2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e0b1      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800380c:	4b4b      	ldr	r3, [pc, #300]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0ee      	beq.n	80037f6 <HAL_RCC_OscConfig+0x37e>
 8003818:	e014      	b.n	8003844 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800381a:	f7fd feb5 	bl	8001588 <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003820:	e00a      	b.n	8003838 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003822:	f7fd feb1 	bl	8001588 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003830:	4293      	cmp	r3, r2
 8003832:	d901      	bls.n	8003838 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e09b      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003838:	4b40      	ldr	r3, [pc, #256]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1ee      	bne.n	8003822 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003844:	7dfb      	ldrb	r3, [r7, #23]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d105      	bne.n	8003856 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384a:	4b3c      	ldr	r3, [pc, #240]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	4a3b      	ldr	r2, [pc, #236]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003854:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69db      	ldr	r3, [r3, #28]
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 8087 	beq.w	800396e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003860:	4b36      	ldr	r3, [pc, #216]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f003 030c 	and.w	r3, r3, #12
 8003868:	2b08      	cmp	r3, #8
 800386a:	d061      	beq.n	8003930 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	2b02      	cmp	r3, #2
 8003872:	d146      	bne.n	8003902 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003874:	4b33      	ldr	r3, [pc, #204]	; (8003944 <HAL_RCC_OscConfig+0x4cc>)
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387a:	f7fd fe85 	bl	8001588 <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003880:	e008      	b.n	8003894 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003882:	f7fd fe81 	bl	8001588 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e06d      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003894:	4b29      	ldr	r3, [pc, #164]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1f0      	bne.n	8003882 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038a8:	d108      	bne.n	80038bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038aa:	4b24      	ldr	r3, [pc, #144]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	4921      	ldr	r1, [pc, #132]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038bc:	4b1f      	ldr	r3, [pc, #124]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a19      	ldr	r1, [r3, #32]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038cc:	430b      	orrs	r3, r1
 80038ce:	491b      	ldr	r1, [pc, #108]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038d4:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <HAL_RCC_OscConfig+0x4cc>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038da:	f7fd fe55 	bl	8001588 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038e2:	f7fd fe51 	bl	8001588 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e03d      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038f4:	4b11      	ldr	r3, [pc, #68]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0x46a>
 8003900:	e035      	b.n	800396e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003902:	4b10      	ldr	r3, [pc, #64]	; (8003944 <HAL_RCC_OscConfig+0x4cc>)
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fd fe3e 	bl	8001588 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003910:	f7fd fe3a 	bl	8001588 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e026      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003922:	4b06      	ldr	r3, [pc, #24]	; (800393c <HAL_RCC_OscConfig+0x4c4>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0x498>
 800392e:	e01e      	b.n	800396e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d107      	bne.n	8003948 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e019      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
 800393c:	40021000 	.word	0x40021000
 8003940:	40007000 	.word	0x40007000
 8003944:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003948:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <HAL_RCC_OscConfig+0x500>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	429a      	cmp	r2, r3
 800395a:	d106      	bne.n	800396a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003966:	429a      	cmp	r2, r3
 8003968:	d001      	beq.n	800396e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000

0800397c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e0d0      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003990:	4b6a      	ldr	r3, [pc, #424]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	429a      	cmp	r2, r3
 800399c:	d910      	bls.n	80039c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399e:	4b67      	ldr	r3, [pc, #412]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f023 0207 	bic.w	r2, r3, #7
 80039a6:	4965      	ldr	r1, [pc, #404]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ae:	4b63      	ldr	r3, [pc, #396]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d001      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e0b8      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d020      	beq.n	8003a0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039d8:	4b59      	ldr	r3, [pc, #356]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	4a58      	ldr	r2, [pc, #352]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 80039de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0308 	and.w	r3, r3, #8
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d005      	beq.n	80039fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039f0:	4b53      	ldr	r3, [pc, #332]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	4a52      	ldr	r2, [pc, #328]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 80039f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80039fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039fc:	4b50      	ldr	r3, [pc, #320]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	494d      	ldr	r1, [pc, #308]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d040      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d107      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a22:	4b47      	ldr	r3, [pc, #284]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d115      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e07f      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d107      	bne.n	8003a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a3a:	4b41      	ldr	r3, [pc, #260]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d109      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e073      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4a:	4b3d      	ldr	r3, [pc, #244]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e06b      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a5a:	4b39      	ldr	r3, [pc, #228]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f023 0203 	bic.w	r2, r3, #3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	4936      	ldr	r1, [pc, #216]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a6c:	f7fd fd8c 	bl	8001588 <HAL_GetTick>
 8003a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a72:	e00a      	b.n	8003a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a74:	f7fd fd88 	bl	8001588 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e053      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a8a:	4b2d      	ldr	r3, [pc, #180]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f003 020c 	and.w	r2, r3, #12
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d1eb      	bne.n	8003a74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a9c:	4b27      	ldr	r3, [pc, #156]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d210      	bcs.n	8003acc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aaa:	4b24      	ldr	r3, [pc, #144]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f023 0207 	bic.w	r2, r3, #7
 8003ab2:	4922      	ldr	r1, [pc, #136]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aba:	4b20      	ldr	r3, [pc, #128]	; (8003b3c <HAL_RCC_ClockConfig+0x1c0>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d001      	beq.n	8003acc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e032      	b.n	8003b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ad8:	4b19      	ldr	r3, [pc, #100]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	4916      	ldr	r1, [pc, #88]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003af6:	4b12      	ldr	r3, [pc, #72]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	490e      	ldr	r1, [pc, #56]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b0a:	f000 f821 	bl	8003b50 <HAL_RCC_GetSysClockFreq>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <HAL_RCC_ClockConfig+0x1c4>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	091b      	lsrs	r3, r3, #4
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	490a      	ldr	r1, [pc, #40]	; (8003b44 <HAL_RCC_ClockConfig+0x1c8>)
 8003b1c:	5ccb      	ldrb	r3, [r1, r3]
 8003b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b22:	4a09      	ldr	r2, [pc, #36]	; (8003b48 <HAL_RCC_ClockConfig+0x1cc>)
 8003b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b26:	4b09      	ldr	r3, [pc, #36]	; (8003b4c <HAL_RCC_ClockConfig+0x1d0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fd fcea 	bl	8001504 <HAL_InitTick>

  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40022000 	.word	0x40022000
 8003b40:	40021000 	.word	0x40021000
 8003b44:	0800af98 	.word	0x0800af98
 8003b48:	20000020 	.word	0x20000020
 8003b4c:	20000024 	.word	0x20000024

08003b50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b50:	b490      	push	{r4, r7}
 8003b52:	b08a      	sub	sp, #40	; 0x28
 8003b54:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b56:	4b29      	ldr	r3, [pc, #164]	; (8003bfc <HAL_RCC_GetSysClockFreq+0xac>)
 8003b58:	1d3c      	adds	r4, r7, #4
 8003b5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b60:	f240 2301 	movw	r3, #513	; 0x201
 8003b64:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	; 0x24
 8003b72:	2300      	movs	r3, #0
 8003b74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b7a:	4b21      	ldr	r3, [pc, #132]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	f003 030c 	and.w	r3, r3, #12
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d002      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0x40>
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d003      	beq.n	8003b96 <HAL_RCC_GetSysClockFreq+0x46>
 8003b8e:	e02b      	b.n	8003be8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b90:	4b1c      	ldr	r3, [pc, #112]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b92:	623b      	str	r3, [r7, #32]
      break;
 8003b94:	e02b      	b.n	8003bee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	0c9b      	lsrs	r3, r3, #18
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	3328      	adds	r3, #40	; 0x28
 8003ba0:	443b      	add	r3, r7
 8003ba2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ba6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d012      	beq.n	8003bd8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bb2:	4b13      	ldr	r3, [pc, #76]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	0c5b      	lsrs	r3, r3, #17
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	3328      	adds	r3, #40	; 0x28
 8003bbe:	443b      	add	r3, r7
 8003bc0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003bc4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	4a0e      	ldr	r2, [pc, #56]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bca:	fb03 f202 	mul.w	r2, r3, r2
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bd6:	e004      	b.n	8003be2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	4a0b      	ldr	r2, [pc, #44]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bdc:	fb02 f303 	mul.w	r3, r2, r3
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	623b      	str	r3, [r7, #32]
      break;
 8003be6:	e002      	b.n	8003bee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003be8:	4b06      	ldr	r3, [pc, #24]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bea:	623b      	str	r3, [r7, #32]
      break;
 8003bec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bee:	6a3b      	ldr	r3, [r7, #32]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3728      	adds	r7, #40	; 0x28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc90      	pop	{r4, r7}
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	0800af40 	.word	0x0800af40
 8003c00:	40021000 	.word	0x40021000
 8003c04:	007a1200 	.word	0x007a1200
 8003c08:	003d0900 	.word	0x003d0900

08003c0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <RCC_Delay+0x34>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a0a      	ldr	r2, [pc, #40]	; (8003c44 <RCC_Delay+0x38>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	0a5b      	lsrs	r3, r3, #9
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	fb02 f303 	mul.w	r3, r2, r3
 8003c26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c28:	bf00      	nop
  }
  while (Delay --);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	1e5a      	subs	r2, r3, #1
 8003c2e:	60fa      	str	r2, [r7, #12]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1f9      	bne.n	8003c28 <RCC_Delay+0x1c>
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr
 8003c40:	20000020 	.word	0x20000020
 8003c44:	10624dd3 	.word	0x10624dd3

08003c48 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	613b      	str	r3, [r7, #16]
 8003c54:	2300      	movs	r3, #0
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d07d      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003c64:	2300      	movs	r3, #0
 8003c66:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c68:	4b4f      	ldr	r3, [pc, #316]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c6a:	69db      	ldr	r3, [r3, #28]
 8003c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10d      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c74:	4b4c      	ldr	r3, [pc, #304]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	4a4b      	ldr	r2, [pc, #300]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c7e:	61d3      	str	r3, [r2, #28]
 8003c80:	4b49      	ldr	r3, [pc, #292]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c90:	4b46      	ldr	r3, [pc, #280]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d118      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9c:	4b43      	ldr	r3, [pc, #268]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a42      	ldr	r2, [pc, #264]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ca8:	f7fd fc6e 	bl	8001588 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cae:	e008      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb0:	f7fd fc6a 	bl	8001588 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b64      	cmp	r3, #100	; 0x64
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e06d      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc2:	4b3a      	ldr	r3, [pc, #232]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cce:	4b36      	ldr	r3, [pc, #216]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cd6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d02e      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d027      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cec:	4b2e      	ldr	r3, [pc, #184]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cf4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cf6:	4b2e      	ldr	r3, [pc, #184]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cfc:	4b2c      	ldr	r3, [pc, #176]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d02:	4a29      	ldr	r2, [pc, #164]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d014      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d12:	f7fd fc39 	bl	8001588 <HAL_GetTick>
 8003d16:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d18:	e00a      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1a:	f7fd fc35 	bl	8001588 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e036      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d30:	4b1d      	ldr	r3, [pc, #116]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0ee      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	4917      	ldr	r1, [pc, #92]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d4e:	7dfb      	ldrb	r3, [r7, #23]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d105      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d54:	4b14      	ldr	r3, [pc, #80]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	4a13      	ldr	r2, [pc, #76]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d008      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d6c:	4b0e      	ldr	r3, [pc, #56]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	490b      	ldr	r1, [pc, #44]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0310 	and.w	r3, r3, #16
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d008      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d8a:	4b07      	ldr	r3, [pc, #28]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	4904      	ldr	r1, [pc, #16]	; (8003da8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	40007000 	.word	0x40007000
 8003db0:	42420440 	.word	0x42420440

08003db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e076      	b.n	8003eb4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d108      	bne.n	8003de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dd6:	d009      	beq.n	8003dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	61da      	str	r2, [r3, #28]
 8003dde:	e005      	b.n	8003dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d106      	bne.n	8003e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7fd f8fa 	bl	8001000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003e34:	431a      	orrs	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	431a      	orrs	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e70:	ea42 0103 	orr.w	r1, r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e78:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	0c1a      	lsrs	r2, r3, #16
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f002 0204 	and.w	r2, r2, #4
 8003e92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69da      	ldr	r2, [r3, #28]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ea2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d101      	bne.n	8003ede <HAL_SPI_Transmit+0x22>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e126      	b.n	800412c <HAL_SPI_Transmit+0x270>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ee6:	f7fd fb4f 	bl	8001588 <HAL_GetTick>
 8003eea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003eec:	88fb      	ldrh	r3, [r7, #6]
 8003eee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d002      	beq.n	8003f02 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003efc:	2302      	movs	r3, #2
 8003efe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f00:	e10b      	b.n	800411a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_SPI_Transmit+0x52>
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d102      	bne.n	8003f14 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f12:	e102      	b.n	800411a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2203      	movs	r2, #3
 8003f18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	88fa      	ldrh	r2, [r7, #6]
 8003f2c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	88fa      	ldrh	r2, [r7, #6]
 8003f32:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f5a:	d10f      	bne.n	8003f7c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f6a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f7a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f86:	2b40      	cmp	r3, #64	; 0x40
 8003f88:	d007      	beq.n	8003f9a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa2:	d14b      	bne.n	800403c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <HAL_SPI_Transmit+0xf6>
 8003fac:	8afb      	ldrh	r3, [r7, #22]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d13e      	bne.n	8004030 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	881a      	ldrh	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	1c9a      	adds	r2, r3, #2
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fd6:	e02b      	b.n	8004030 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d112      	bne.n	800400c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	881a      	ldrh	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	1c9a      	adds	r2, r3, #2
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004000:	b29b      	uxth	r3, r3
 8004002:	3b01      	subs	r3, #1
 8004004:	b29a      	uxth	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	86da      	strh	r2, [r3, #54]	; 0x36
 800400a:	e011      	b.n	8004030 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800400c:	f7fd fabc 	bl	8001588 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d803      	bhi.n	8004024 <HAL_SPI_Transmit+0x168>
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004022:	d102      	bne.n	800402a <HAL_SPI_Transmit+0x16e>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d102      	bne.n	8004030 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800402e:	e074      	b.n	800411a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004034:	b29b      	uxth	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1ce      	bne.n	8003fd8 <HAL_SPI_Transmit+0x11c>
 800403a:	e04c      	b.n	80040d6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d002      	beq.n	800404a <HAL_SPI_Transmit+0x18e>
 8004044:	8afb      	ldrh	r3, [r7, #22]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d140      	bne.n	80040cc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	7812      	ldrb	r2, [r2, #0]
 8004056:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004066:	b29b      	uxth	r3, r3
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004070:	e02c      	b.n	80040cc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b02      	cmp	r3, #2
 800407e:	d113      	bne.n	80040a8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	330c      	adds	r3, #12
 800408a:	7812      	ldrb	r2, [r2, #0]
 800408c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800409c:	b29b      	uxth	r3, r3
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	86da      	strh	r2, [r3, #54]	; 0x36
 80040a6:	e011      	b.n	80040cc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040a8:	f7fd fa6e 	bl	8001588 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d803      	bhi.n	80040c0 <HAL_SPI_Transmit+0x204>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040be:	d102      	bne.n	80040c6 <HAL_SPI_Transmit+0x20a>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d102      	bne.n	80040cc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040ca:	e026      	b.n	800411a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1cd      	bne.n	8004072 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	6839      	ldr	r1, [r7, #0]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 fbc4 	bl	8004868 <SPI_EndRxTxTransaction>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d002      	beq.n	80040ec <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2220      	movs	r2, #32
 80040ea:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10a      	bne.n	800410a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040f4:	2300      	movs	r3, #0
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	613b      	str	r3, [r7, #16]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	613b      	str	r3, [r7, #16]
 8004108:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	77fb      	strb	r3, [r7, #31]
 8004116:	e000      	b.n	800411a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004118:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800412a:	7ffb      	ldrb	r3, [r7, #31]
}
 800412c:	4618      	mov	r0, r3
 800412e:	3720      	adds	r7, #32
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b088      	sub	sp, #32
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	603b      	str	r3, [r7, #0]
 8004140:	4613      	mov	r3, r2
 8004142:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004150:	d112      	bne.n	8004178 <HAL_SPI_Receive+0x44>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10e      	bne.n	8004178 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2204      	movs	r2, #4
 800415e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004162:	88fa      	ldrh	r2, [r7, #6]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	4613      	mov	r3, r2
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	68b9      	ldr	r1, [r7, #8]
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 f8f1 	bl	8004356 <HAL_SPI_TransmitReceive>
 8004174:	4603      	mov	r3, r0
 8004176:	e0ea      	b.n	800434e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_SPI_Receive+0x52>
 8004182:	2302      	movs	r3, #2
 8004184:	e0e3      	b.n	800434e <HAL_SPI_Receive+0x21a>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800418e:	f7fd f9fb 	bl	8001588 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b01      	cmp	r3, #1
 800419e:	d002      	beq.n	80041a6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80041a0:	2302      	movs	r3, #2
 80041a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041a4:	e0ca      	b.n	800433c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_SPI_Receive+0x7e>
 80041ac:	88fb      	ldrh	r3, [r7, #6]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d102      	bne.n	80041b8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041b6:	e0c1      	b.n	800433c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2204      	movs	r2, #4
 80041bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	88fa      	ldrh	r2, [r7, #6]
 80041d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	88fa      	ldrh	r2, [r7, #6]
 80041d6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041fe:	d10f      	bne.n	8004220 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800420e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800421e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800422a:	2b40      	cmp	r3, #64	; 0x40
 800422c:	d007      	beq.n	800423e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800423c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d162      	bne.n	800430c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004246:	e02e      	b.n	80042a6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b01      	cmp	r3, #1
 8004254:	d115      	bne.n	8004282 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f103 020c 	add.w	r2, r3, #12
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004262:	7812      	ldrb	r2, [r2, #0]
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004280:	e011      	b.n	80042a6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004282:	f7fd f981 	bl	8001588 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d803      	bhi.n	800429a <HAL_SPI_Receive+0x166>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004298:	d102      	bne.n	80042a0 <HAL_SPI_Receive+0x16c>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d102      	bne.n	80042a6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80042a4:	e04a      	b.n	800433c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1cb      	bne.n	8004248 <HAL_SPI_Receive+0x114>
 80042b0:	e031      	b.n	8004316 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d113      	bne.n	80042e8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ca:	b292      	uxth	r2, r2
 80042cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d2:	1c9a      	adds	r2, r3, #2
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042e6:	e011      	b.n	800430c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042e8:	f7fd f94e 	bl	8001588 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d803      	bhi.n	8004300 <HAL_SPI_Receive+0x1cc>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fe:	d102      	bne.n	8004306 <HAL_SPI_Receive+0x1d2>
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d102      	bne.n	800430c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	75fb      	strb	r3, [r7, #23]
          goto error;
 800430a:	e017      	b.n	800433c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1cd      	bne.n	80042b2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	6839      	ldr	r1, [r7, #0]
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa52 	bl	80047c4 <SPI_EndRxTransaction>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2220      	movs	r2, #32
 800432a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	75fb      	strb	r3, [r7, #23]
 8004338:	e000      	b.n	800433c <HAL_SPI_Receive+0x208>
  }

error :
 800433a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800434c:	7dfb      	ldrb	r3, [r7, #23]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b08c      	sub	sp, #48	; 0x30
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
 8004362:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004364:	2301      	movs	r3, #1
 8004366:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004368:	2300      	movs	r3, #0
 800436a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_SPI_TransmitReceive+0x26>
 8004378:	2302      	movs	r3, #2
 800437a:	e18a      	b.n	8004692 <HAL_SPI_TransmitReceive+0x33c>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004384:	f7fd f900 	bl	8001588 <HAL_GetTick>
 8004388:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004390:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800439a:	887b      	ldrh	r3, [r7, #2]
 800439c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800439e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d00f      	beq.n	80043c6 <HAL_SPI_TransmitReceive+0x70>
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043ac:	d107      	bne.n	80043be <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d103      	bne.n	80043be <HAL_SPI_TransmitReceive+0x68>
 80043b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d003      	beq.n	80043c6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80043be:	2302      	movs	r3, #2
 80043c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043c4:	e15b      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d005      	beq.n	80043d8 <HAL_SPI_TransmitReceive+0x82>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <HAL_SPI_TransmitReceive+0x82>
 80043d2:	887b      	ldrh	r3, [r7, #2]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d103      	bne.n	80043e0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043de:	e14e      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b04      	cmp	r3, #4
 80043ea:	d003      	beq.n	80043f4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2205      	movs	r2, #5
 80043f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	887a      	ldrh	r2, [r7, #2]
 8004404:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	887a      	ldrh	r2, [r7, #2]
 800440a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	887a      	ldrh	r2, [r7, #2]
 8004416:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	887a      	ldrh	r2, [r7, #2]
 800441c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004434:	2b40      	cmp	r3, #64	; 0x40
 8004436:	d007      	beq.n	8004448 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004446:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004450:	d178      	bne.n	8004544 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x10a>
 800445a:	8b7b      	ldrh	r3, [r7, #26]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d166      	bne.n	800452e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004464:	881a      	ldrh	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004470:	1c9a      	adds	r2, r3, #2
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004484:	e053      	b.n	800452e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b02      	cmp	r3, #2
 8004492:	d11b      	bne.n	80044cc <HAL_SPI_TransmitReceive+0x176>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d016      	beq.n	80044cc <HAL_SPI_TransmitReceive+0x176>
 800449e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d113      	bne.n	80044cc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	881a      	ldrh	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b4:	1c9a      	adds	r2, r3, #2
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044c8:	2300      	movs	r3, #0
 80044ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d119      	bne.n	800450e <HAL_SPI_TransmitReceive+0x1b8>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d014      	beq.n	800450e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	b292      	uxth	r2, r2
 80044f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f6:	1c9a      	adds	r2, r3, #2
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800450a:	2301      	movs	r3, #1
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800450e:	f7fd f83b 	bl	8001588 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800451a:	429a      	cmp	r2, r3
 800451c:	d807      	bhi.n	800452e <HAL_SPI_TransmitReceive+0x1d8>
 800451e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004524:	d003      	beq.n	800452e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800452c:	e0a7      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1a6      	bne.n	8004486 <HAL_SPI_TransmitReceive+0x130>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1a1      	bne.n	8004486 <HAL_SPI_TransmitReceive+0x130>
 8004542:	e07c      	b.n	800463e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_SPI_TransmitReceive+0x1fc>
 800454c:	8b7b      	ldrh	r3, [r7, #26]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d16b      	bne.n	800462a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	7812      	ldrb	r2, [r2, #0]
 800455e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004578:	e057      	b.n	800462a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b02      	cmp	r3, #2
 8004586:	d11c      	bne.n	80045c2 <HAL_SPI_TransmitReceive+0x26c>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d017      	beq.n	80045c2 <HAL_SPI_TransmitReceive+0x26c>
 8004592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004594:	2b01      	cmp	r3, #1
 8004596:	d114      	bne.n	80045c2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	330c      	adds	r3, #12
 80045a2:	7812      	ldrb	r2, [r2, #0]
 80045a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d119      	bne.n	8004604 <HAL_SPI_TransmitReceive+0x2ae>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d014      	beq.n	8004604 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004600:	2301      	movs	r3, #1
 8004602:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004604:	f7fc ffc0 	bl	8001588 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004610:	429a      	cmp	r2, r3
 8004612:	d803      	bhi.n	800461c <HAL_SPI_TransmitReceive+0x2c6>
 8004614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461a:	d102      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x2cc>
 800461c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461e:	2b00      	cmp	r3, #0
 8004620:	d103      	bne.n	800462a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004628:	e029      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800462e:	b29b      	uxth	r3, r3
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1a2      	bne.n	800457a <HAL_SPI_TransmitReceive+0x224>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d19d      	bne.n	800457a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800463e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004640:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 f910 	bl	8004868 <SPI_EndRxTxTransaction>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d006      	beq.n	800465c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2220      	movs	r2, #32
 8004658:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800465a:	e010      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d10b      	bne.n	800467c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	617b      	str	r3, [r7, #20]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	617b      	str	r3, [r7, #20]
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	e000      	b.n	800467e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800467c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800468e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004692:	4618      	mov	r0, r3
 8004694:	3730      	adds	r7, #48	; 0x30
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046a8:	b2db      	uxtb	r3, r3
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr

080046b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046c4:	f7fc ff60 	bl	8001588 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046cc:	1a9b      	subs	r3, r3, r2
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	4413      	add	r3, r2
 80046d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80046d4:	f7fc ff58 	bl	8001588 <HAL_GetTick>
 80046d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046da:	4b39      	ldr	r3, [pc, #228]	; (80047c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	015b      	lsls	r3, r3, #5
 80046e0:	0d1b      	lsrs	r3, r3, #20
 80046e2:	69fa      	ldr	r2, [r7, #28]
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046ea:	e054      	b.n	8004796 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f2:	d050      	beq.n	8004796 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046f4:	f7fc ff48 	bl	8001588 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	69fa      	ldr	r2, [r7, #28]
 8004700:	429a      	cmp	r2, r3
 8004702:	d902      	bls.n	800470a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d13d      	bne.n	8004786 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004718:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004722:	d111      	bne.n	8004748 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800472c:	d004      	beq.n	8004738 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004736:	d107      	bne.n	8004748 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004746:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004750:	d10f      	bne.n	8004772 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004770:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e017      	b.n	80047b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	3b01      	subs	r3, #1
 8004794:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	4013      	ands	r3, r2
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	bf0c      	ite	eq
 80047a6:	2301      	moveq	r3, #1
 80047a8:	2300      	movne	r3, #0
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	79fb      	ldrb	r3, [r7, #7]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d19b      	bne.n	80046ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3720      	adds	r7, #32
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	20000020 	.word	0x20000020

080047c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047d8:	d111      	bne.n	80047fe <SPI_EndRxTransaction+0x3a>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047e2:	d004      	beq.n	80047ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ec:	d107      	bne.n	80047fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047fc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004806:	d117      	bne.n	8004838 <SPI_EndRxTransaction+0x74>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004810:	d112      	bne.n	8004838 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2200      	movs	r2, #0
 800481a:	2101      	movs	r1, #1
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f7ff ff49 	bl	80046b4 <SPI_WaitFlagStateUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01a      	beq.n	800485e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482c:	f043 0220 	orr.w	r2, r3, #32
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e013      	b.n	8004860 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2200      	movs	r2, #0
 8004840:	2180      	movs	r1, #128	; 0x80
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f7ff ff36 	bl	80046b4 <SPI_WaitFlagStateUntilTimeout>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d007      	beq.n	800485e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004852:	f043 0220 	orr.w	r2, r3, #32
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e000      	b.n	8004860 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3710      	adds	r7, #16
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af02      	add	r7, sp, #8
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2200      	movs	r2, #0
 800487c:	2180      	movs	r1, #128	; 0x80
 800487e:	68f8      	ldr	r0, [r7, #12]
 8004880:	f7ff ff18 	bl	80046b4 <SPI_WaitFlagStateUntilTimeout>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d007      	beq.n	800489a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488e:	f043 0220 	orr.w	r2, r3, #32
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e000      	b.n	800489c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e041      	b.n	800493a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d106      	bne.n	80048d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7fc fbe2 	bl	8001094 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3304      	adds	r3, #4
 80048e0:	4619      	mov	r1, r3
 80048e2:	4610      	mov	r0, r2
 80048e4:	f000 fd26 	bl	8005334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b082      	sub	sp, #8
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e041      	b.n	80049d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	d106      	bne.n	800496e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f839 	bl	80049e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2202      	movs	r2, #2
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	3304      	adds	r3, #4
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f000 fcd7 	bl	8005334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr
	...

080049f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d109      	bne.n	8004a18 <HAL_TIM_PWM_Start+0x24>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	bf14      	ite	ne
 8004a10:	2301      	movne	r3, #1
 8004a12:	2300      	moveq	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	e022      	b.n	8004a5e <HAL_TIM_PWM_Start+0x6a>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d109      	bne.n	8004a32 <HAL_TIM_PWM_Start+0x3e>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	bf14      	ite	ne
 8004a2a:	2301      	movne	r3, #1
 8004a2c:	2300      	moveq	r3, #0
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	e015      	b.n	8004a5e <HAL_TIM_PWM_Start+0x6a>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d109      	bne.n	8004a4c <HAL_TIM_PWM_Start+0x58>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e008      	b.n	8004a5e <HAL_TIM_PWM_Start+0x6a>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e05e      	b.n	8004b24 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d104      	bne.n	8004a76 <HAL_TIM_PWM_Start+0x82>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a74:	e013      	b.n	8004a9e <HAL_TIM_PWM_Start+0xaa>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d104      	bne.n	8004a86 <HAL_TIM_PWM_Start+0x92>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a84:	e00b      	b.n	8004a9e <HAL_TIM_PWM_Start+0xaa>
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d104      	bne.n	8004a96 <HAL_TIM_PWM_Start+0xa2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a94:	e003      	b.n	8004a9e <HAL_TIM_PWM_Start+0xaa>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2202      	movs	r2, #2
 8004a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	6839      	ldr	r1, [r7, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fec4 	bl	8005834 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a1e      	ldr	r2, [pc, #120]	; (8004b2c <HAL_TIM_PWM_Start+0x138>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d107      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ac4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a18      	ldr	r2, [pc, #96]	; (8004b2c <HAL_TIM_PWM_Start+0x138>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d00e      	beq.n	8004aee <HAL_TIM_PWM_Start+0xfa>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad8:	d009      	beq.n	8004aee <HAL_TIM_PWM_Start+0xfa>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a14      	ldr	r2, [pc, #80]	; (8004b30 <HAL_TIM_PWM_Start+0x13c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d004      	beq.n	8004aee <HAL_TIM_PWM_Start+0xfa>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a12      	ldr	r2, [pc, #72]	; (8004b34 <HAL_TIM_PWM_Start+0x140>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d111      	bne.n	8004b12 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2b06      	cmp	r3, #6
 8004afe:	d010      	beq.n	8004b22 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b10:	e007      	b.n	8004b22 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f042 0201 	orr.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	40012c00 	.word	0x40012c00
 8004b30:	40000400 	.word	0x40000400
 8004b34:	40000800 	.word	0x40000800

08004b38 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e093      	b.n	8004c74 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d106      	bne.n	8004b66 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7fc fac9 	bl	80010f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2202      	movs	r2, #2
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6812      	ldr	r2, [r2, #0]
 8004b78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b7c:	f023 0307 	bic.w	r3, r3, #7
 8004b80:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4610      	mov	r0, r2
 8004b8e:	f000 fbd1 	bl	8005334 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bba:	f023 0303 	bic.w	r3, r3, #3
 8004bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004bd8:	f023 030c 	bic.w	r3, r3, #12
 8004bdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004be4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004be8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	021b      	lsls	r3, r3, #8
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	011a      	lsls	r2, r3, #4
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	031b      	lsls	r3, r3, #12
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004c16:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	4313      	orrs	r3, r2
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2201      	movs	r2, #1
 8004c56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3718      	adds	r7, #24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c8c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c94:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c9c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ca4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d110      	bne.n	8004cce <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d102      	bne.n	8004cb8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004cb2:	7b7b      	ldrb	r3, [r7, #13]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d001      	beq.n	8004cbc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e089      	b.n	8004dd0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ccc:	e031      	b.n	8004d32 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d110      	bne.n	8004cf6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cd4:	7bbb      	ldrb	r3, [r7, #14]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d102      	bne.n	8004ce0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004cda:	7b3b      	ldrb	r3, [r7, #12]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d001      	beq.n	8004ce4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e075      	b.n	8004dd0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cf4:	e01d      	b.n	8004d32 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d108      	bne.n	8004d0e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cfc:	7bbb      	ldrb	r3, [r7, #14]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d105      	bne.n	8004d0e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d02:	7b7b      	ldrb	r3, [r7, #13]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d102      	bne.n	8004d0e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d08:	7b3b      	ldrb	r3, [r7, #12]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d001      	beq.n	8004d12 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e05e      	b.n	8004dd0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2202      	movs	r2, #2
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2202      	movs	r2, #2
 8004d1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2202      	movs	r2, #2
 8004d26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	d010      	beq.n	8004d60 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004d3e:	e01f      	b.n	8004d80 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2201      	movs	r2, #1
 8004d46:	2100      	movs	r1, #0
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 fd73 	bl	8005834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f042 0202 	orr.w	r2, r2, #2
 8004d5c:	60da      	str	r2, [r3, #12]
      break;
 8004d5e:	e02e      	b.n	8004dbe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2201      	movs	r2, #1
 8004d66:	2104      	movs	r1, #4
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 fd63 	bl	8005834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68da      	ldr	r2, [r3, #12]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f042 0204 	orr.w	r2, r2, #4
 8004d7c:	60da      	str	r2, [r3, #12]
      break;
 8004d7e:	e01e      	b.n	8004dbe <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2201      	movs	r2, #1
 8004d86:	2100      	movs	r1, #0
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 fd53 	bl	8005834 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2201      	movs	r2, #1
 8004d94:	2104      	movs	r1, #4
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 fd4c 	bl	8005834 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0202 	orr.w	r2, r2, #2
 8004daa:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f042 0204 	orr.w	r2, r2, #4
 8004dba:	60da      	str	r2, [r3, #12]
      break;
 8004dbc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f042 0201 	orr.w	r2, r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d122      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d11b      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f06f 0202 	mvn.w	r2, #2
 8004e04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	f003 0303 	and.w	r3, r3, #3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f7fb f99e 	bl	800015c <HAL_TIM_IC_CaptureCallback>
 8004e20:	e005      	b.n	8004e2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa6b 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fa71 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	f003 0304 	and.w	r3, r3, #4
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d122      	bne.n	8004e88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d11b      	bne.n	8004e88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f06f 0204 	mvn.w	r2, #4
 8004e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fb f974 	bl	800015c <HAL_TIM_IC_CaptureCallback>
 8004e74:	e005      	b.n	8004e82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fa41 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fa47 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0308 	and.w	r3, r3, #8
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d122      	bne.n	8004edc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	d11b      	bne.n	8004edc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f06f 0208 	mvn.w	r2, #8
 8004eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2204      	movs	r2, #4
 8004eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7fb f94a 	bl	800015c <HAL_TIM_IC_CaptureCallback>
 8004ec8:	e005      	b.n	8004ed6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fa17 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 fa1d 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	2b10      	cmp	r3, #16
 8004ee8:	d122      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b10      	cmp	r3, #16
 8004ef6:	d11b      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f06f 0210 	mvn.w	r2, #16
 8004f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2208      	movs	r2, #8
 8004f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fb f920 	bl	800015c <HAL_TIM_IC_CaptureCallback>
 8004f1c:	e005      	b.n	8004f2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f9ed 	bl	80052fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 f9f3 	bl	8005310 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d10e      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d107      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0201 	mvn.w	r2, #1
 8004f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f9c8 	bl	80052ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f66:	2b80      	cmp	r3, #128	; 0x80
 8004f68:	d10e      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f74:	2b80      	cmp	r3, #128	; 0x80
 8004f76:	d107      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fd32 	bl	80059ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b40      	cmp	r3, #64	; 0x40
 8004f94:	d10e      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa0:	2b40      	cmp	r3, #64	; 0x40
 8004fa2:	d107      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f9b7 	bl	8005322 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d10e      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f003 0320 	and.w	r3, r3, #32
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d107      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0220 	mvn.w	r2, #32
 8004fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fcfd 	bl	80059da <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e0ac      	b.n	800515c <HAL_TIM_PWM_ConfigChannel+0x174>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2b0c      	cmp	r3, #12
 800500e:	f200 809f 	bhi.w	8005150 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005012:	a201      	add	r2, pc, #4	; (adr r2, 8005018 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005018:	0800504d 	.word	0x0800504d
 800501c:	08005151 	.word	0x08005151
 8005020:	08005151 	.word	0x08005151
 8005024:	08005151 	.word	0x08005151
 8005028:	0800508d 	.word	0x0800508d
 800502c:	08005151 	.word	0x08005151
 8005030:	08005151 	.word	0x08005151
 8005034:	08005151 	.word	0x08005151
 8005038:	080050cf 	.word	0x080050cf
 800503c:	08005151 	.word	0x08005151
 8005040:	08005151 	.word	0x08005151
 8005044:	08005151 	.word	0x08005151
 8005048:	0800510f 	.word	0x0800510f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	4618      	mov	r0, r3
 8005054:	f000 f9d0 	bl	80053f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0208 	orr.w	r2, r2, #8
 8005066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	699a      	ldr	r2, [r3, #24]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f022 0204 	bic.w	r2, r2, #4
 8005076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6999      	ldr	r1, [r3, #24]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	691a      	ldr	r2, [r3, #16]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	430a      	orrs	r2, r1
 8005088:	619a      	str	r2, [r3, #24]
      break;
 800508a:	e062      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68b9      	ldr	r1, [r7, #8]
 8005092:	4618      	mov	r0, r3
 8005094:	f000 fa16 	bl	80054c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699a      	ldr	r2, [r3, #24]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699a      	ldr	r2, [r3, #24]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	6999      	ldr	r1, [r3, #24]
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	021a      	lsls	r2, r3, #8
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	619a      	str	r2, [r3, #24]
      break;
 80050cc:	e041      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 fa5f 	bl	8005598 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69da      	ldr	r2, [r3, #28]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f042 0208 	orr.w	r2, r2, #8
 80050e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69da      	ldr	r2, [r3, #28]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0204 	bic.w	r2, r2, #4
 80050f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69d9      	ldr	r1, [r3, #28]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	430a      	orrs	r2, r1
 800510a:	61da      	str	r2, [r3, #28]
      break;
 800510c:	e021      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68b9      	ldr	r1, [r7, #8]
 8005114:	4618      	mov	r0, r3
 8005116:	f000 faa9 	bl	800566c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	69da      	ldr	r2, [r3, #28]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	69da      	ldr	r2, [r3, #28]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	69d9      	ldr	r1, [r3, #28]
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	021a      	lsls	r2, r3, #8
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	61da      	str	r2, [r3, #28]
      break;
 800514e:	e000      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005150:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_TIM_ConfigClockSource+0x18>
 8005178:	2302      	movs	r3, #2
 800517a:	e0b3      	b.n	80052e4 <HAL_TIM_ConfigClockSource+0x180>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800519a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051b4:	d03e      	beq.n	8005234 <HAL_TIM_ConfigClockSource+0xd0>
 80051b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051ba:	f200 8087 	bhi.w	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c2:	f000 8085 	beq.w	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ca:	d87f      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051cc:	2b70      	cmp	r3, #112	; 0x70
 80051ce:	d01a      	beq.n	8005206 <HAL_TIM_ConfigClockSource+0xa2>
 80051d0:	2b70      	cmp	r3, #112	; 0x70
 80051d2:	d87b      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051d4:	2b60      	cmp	r3, #96	; 0x60
 80051d6:	d050      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x116>
 80051d8:	2b60      	cmp	r3, #96	; 0x60
 80051da:	d877      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051dc:	2b50      	cmp	r3, #80	; 0x50
 80051de:	d03c      	beq.n	800525a <HAL_TIM_ConfigClockSource+0xf6>
 80051e0:	2b50      	cmp	r3, #80	; 0x50
 80051e2:	d873      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051e4:	2b40      	cmp	r3, #64	; 0x40
 80051e6:	d058      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x136>
 80051e8:	2b40      	cmp	r3, #64	; 0x40
 80051ea:	d86f      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051ec:	2b30      	cmp	r3, #48	; 0x30
 80051ee:	d064      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x156>
 80051f0:	2b30      	cmp	r3, #48	; 0x30
 80051f2:	d86b      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051f4:	2b20      	cmp	r3, #32
 80051f6:	d060      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x156>
 80051f8:	2b20      	cmp	r3, #32
 80051fa:	d867      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d05c      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x156>
 8005200:	2b10      	cmp	r3, #16
 8005202:	d05a      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005204:	e062      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6818      	ldr	r0, [r3, #0]
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	6899      	ldr	r1, [r3, #8]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f000 faee 	bl	80057f6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005228:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68fa      	ldr	r2, [r7, #12]
 8005230:	609a      	str	r2, [r3, #8]
      break;
 8005232:	e04e      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6818      	ldr	r0, [r3, #0]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	6899      	ldr	r1, [r3, #8]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f000 fad7 	bl	80057f6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005256:	609a      	str	r2, [r3, #8]
      break;
 8005258:	e03b      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6859      	ldr	r1, [r3, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	461a      	mov	r2, r3
 8005268:	f000 fa4e 	bl	8005708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2150      	movs	r1, #80	; 0x50
 8005272:	4618      	mov	r0, r3
 8005274:	f000 faa5 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8005278:	e02b      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6818      	ldr	r0, [r3, #0]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	6859      	ldr	r1, [r3, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	461a      	mov	r2, r3
 8005288:	f000 fa6c 	bl	8005764 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2160      	movs	r1, #96	; 0x60
 8005292:	4618      	mov	r0, r3
 8005294:	f000 fa95 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 8005298:	e01b      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 fa2e 	bl	8005708 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2140      	movs	r1, #64	; 0x40
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fa85 	bl	80057c2 <TIM_ITRx_SetConfig>
      break;
 80052b8:	e00b      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4619      	mov	r1, r3
 80052c4:	4610      	mov	r0, r2
 80052c6:	f000 fa7c 	bl	80057c2 <TIM_ITRx_SetConfig>
        break;
 80052ca:	e002      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80052cc:	bf00      	nop
 80052ce:	e000      	b.n	80052d2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80052d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bc80      	pop	{r7}
 80052fc:	4770      	bx	lr

080052fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	bc80      	pop	{r7}
 800530e:	4770      	bx	lr

08005310 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800532a:	bf00      	nop
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr

08005334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a29      	ldr	r2, [pc, #164]	; (80053ec <TIM_Base_SetConfig+0xb8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d00b      	beq.n	8005364 <TIM_Base_SetConfig+0x30>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005352:	d007      	beq.n	8005364 <TIM_Base_SetConfig+0x30>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a26      	ldr	r2, [pc, #152]	; (80053f0 <TIM_Base_SetConfig+0xbc>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d003      	beq.n	8005364 <TIM_Base_SetConfig+0x30>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a25      	ldr	r2, [pc, #148]	; (80053f4 <TIM_Base_SetConfig+0xc0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d108      	bne.n	8005376 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800536a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	4313      	orrs	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a1c      	ldr	r2, [pc, #112]	; (80053ec <TIM_Base_SetConfig+0xb8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00b      	beq.n	8005396 <TIM_Base_SetConfig+0x62>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005384:	d007      	beq.n	8005396 <TIM_Base_SetConfig+0x62>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a19      	ldr	r2, [pc, #100]	; (80053f0 <TIM_Base_SetConfig+0xbc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_Base_SetConfig+0x62>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a18      	ldr	r2, [pc, #96]	; (80053f4 <TIM_Base_SetConfig+0xc0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d108      	bne.n	80053a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800539c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a07      	ldr	r2, [pc, #28]	; (80053ec <TIM_Base_SetConfig+0xb8>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d103      	bne.n	80053dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	615a      	str	r2, [r3, #20]
}
 80053e2:	bf00      	nop
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bc80      	pop	{r7}
 80053ea:	4770      	bx	lr
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	40000400 	.word	0x40000400
 80053f4:	40000800 	.word	0x40000800

080053f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	f023 0201 	bic.w	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0303 	bic.w	r3, r3, #3
 800542e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	4313      	orrs	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f023 0302 	bic.w	r3, r3, #2
 8005440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a1c      	ldr	r2, [pc, #112]	; (80054c0 <TIM_OC1_SetConfig+0xc8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d10c      	bne.n	800546e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f023 0308 	bic.w	r3, r3, #8
 800545a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	4313      	orrs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f023 0304 	bic.w	r3, r3, #4
 800546c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a13      	ldr	r2, [pc, #76]	; (80054c0 <TIM_OC1_SetConfig+0xc8>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d111      	bne.n	800549a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800547c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	4313      	orrs	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	4313      	orrs	r3, r2
 8005498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	621a      	str	r2, [r3, #32]
}
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40012c00 	.word	0x40012c00

080054c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f023 0210 	bic.w	r2, r3, #16
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	021b      	lsls	r3, r3, #8
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4313      	orrs	r3, r2
 8005506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f023 0320 	bic.w	r3, r3, #32
 800550e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	4313      	orrs	r3, r2
 800551a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a1d      	ldr	r2, [pc, #116]	; (8005594 <TIM_OC2_SetConfig+0xd0>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d10d      	bne.n	8005540 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800552a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800553e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a14      	ldr	r2, [pc, #80]	; (8005594 <TIM_OC2_SetConfig+0xd0>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d113      	bne.n	8005570 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800554e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	621a      	str	r2, [r3, #32]
}
 800558a:	bf00      	nop
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr
 8005594:	40012c00 	.word	0x40012c00

08005598 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0303 	bic.w	r3, r3, #3
 80055ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	021b      	lsls	r3, r3, #8
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1d      	ldr	r2, [pc, #116]	; (8005668 <TIM_OC3_SetConfig+0xd0>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d10d      	bne.n	8005612 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	4313      	orrs	r3, r2
 8005608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a14      	ldr	r2, [pc, #80]	; (8005668 <TIM_OC3_SetConfig+0xd0>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d113      	bne.n	8005642 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	4313      	orrs	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	4313      	orrs	r3, r2
 8005640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	621a      	str	r2, [r3, #32]
}
 800565c:	bf00      	nop
 800565e:	371c      	adds	r7, #28
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	40012c00 	.word	0x40012c00

0800566c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a1b      	ldr	r3, [r3, #32]
 8005686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800569a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	021b      	lsls	r3, r3, #8
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	031b      	lsls	r3, r3, #12
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a0f      	ldr	r2, [pc, #60]	; (8005704 <TIM_OC4_SetConfig+0x98>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d109      	bne.n	80056e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	019b      	lsls	r3, r3, #6
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	621a      	str	r2, [r3, #32]
}
 80056fa:	bf00      	nop
 80056fc:	371c      	adds	r7, #28
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr
 8005704:	40012c00 	.word	0x40012c00

08005708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a1b      	ldr	r3, [r3, #32]
 8005718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	f023 0201 	bic.w	r2, r3, #1
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	4313      	orrs	r3, r2
 800573c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f023 030a 	bic.w	r3, r3, #10
 8005744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	621a      	str	r2, [r3, #32]
}
 800575a:	bf00      	nop
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr

08005764 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005764:	b480      	push	{r7}
 8005766:	b087      	sub	sp, #28
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	f023 0210 	bic.w	r2, r3, #16
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800578e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	031b      	lsls	r3, r3, #12
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	4313      	orrs	r3, r2
 8005798:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	011b      	lsls	r3, r3, #4
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	621a      	str	r2, [r3, #32]
}
 80057b8:	bf00      	nop
 80057ba:	371c      	adds	r7, #28
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr

080057c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	f043 0307 	orr.w	r3, r3, #7
 80057e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	609a      	str	r2, [r3, #8]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr

080057f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b087      	sub	sp, #28
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
 8005802:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005810:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	021a      	lsls	r2, r3, #8
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	431a      	orrs	r2, r3
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	4313      	orrs	r3, r2
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	4313      	orrs	r3, r2
 8005822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	609a      	str	r2, [r3, #8]
}
 800582a:	bf00      	nop
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	bc80      	pop	{r7}
 8005832:	4770      	bx	lr

08005834 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	2201      	movs	r2, #1
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1a      	ldr	r2, [r3, #32]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	43db      	mvns	r3, r3
 8005856:	401a      	ands	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a1a      	ldr	r2, [r3, #32]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f003 031f 	and.w	r3, r3, #31
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	fa01 f303 	lsl.w	r3, r1, r3
 800586c:	431a      	orrs	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	621a      	str	r2, [r3, #32]
}
 8005872:	bf00      	nop
 8005874:	371c      	adds	r7, #28
 8005876:	46bd      	mov	sp, r7
 8005878:	bc80      	pop	{r7}
 800587a:	4770      	bx	lr

0800587c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800588c:	2b01      	cmp	r3, #1
 800588e:	d101      	bne.n	8005894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005890:	2302      	movs	r3, #2
 8005892:	e046      	b.n	8005922 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a16      	ldr	r2, [pc, #88]	; (800592c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00e      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058e0:	d009      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a12      	ldr	r2, [pc, #72]	; (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a10      	ldr	r2, [pc, #64]	; (8005934 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d10c      	bne.n	8005910 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	4313      	orrs	r3, r2
 8005906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr
 800592c:	40012c00 	.word	0x40012c00
 8005930:	40000400 	.word	0x40000400
 8005934:	40000800 	.word	0x40000800

08005938 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800594c:	2b01      	cmp	r3, #1
 800594e:	d101      	bne.n	8005954 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005950:	2302      	movs	r3, #2
 8005952:	e03d      	b.n	80059d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	4313      	orrs	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bc80      	pop	{r7}
 80059d8:	4770      	bx	lr

080059da <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr

080059ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bc80      	pop	{r7}
 80059fc:	4770      	bx	lr

080059fe <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80059fe:	b084      	sub	sp, #16
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	f107 0014 	add.w	r0, r7, #20
 8005a0c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bc80      	pop	{r7}
 8005a1a:	b004      	add	sp, #16
 8005a1c:	4770      	bx	lr

08005a1e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b085      	sub	sp, #20
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005a2e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005a32:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3714      	adds	r7, #20
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr

08005a4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b085      	sub	sp, #20
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005a52:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005a56:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	43db      	mvns	r3, r3
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	4013      	ands	r3, r2
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3714      	adds	r7, #20
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr

08005a7e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
 8005a86:	460b      	mov	r3, r1
 8005a88:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bc80      	pop	{r7}
 8005a94:	4770      	bx	lr

08005a96 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005a96:	b084      	sub	sp, #16
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	f107 0014 	add.w	r0, r7, #20
 8005aa4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bc80      	pop	{r7}
 8005ad2:	b004      	add	sp, #16
 8005ad4:	4770      	bx	lr
	...

08005ad8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b09b      	sub	sp, #108	; 0x6c
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	4413      	add	r3, r2
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005afe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	78db      	ldrb	r3, [r3, #3]
 8005b06:	2b03      	cmp	r3, #3
 8005b08:	d81f      	bhi.n	8005b4a <USB_ActivateEndpoint+0x72>
 8005b0a:	a201      	add	r2, pc, #4	; (adr r2, 8005b10 <USB_ActivateEndpoint+0x38>)
 8005b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b10:	08005b21 	.word	0x08005b21
 8005b14:	08005b3d 	.word	0x08005b3d
 8005b18:	08005b53 	.word	0x08005b53
 8005b1c:	08005b2f 	.word	0x08005b2f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005b20:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005b24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b28:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005b2c:	e012      	b.n	8005b54 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005b2e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005b32:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005b36:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005b3a:	e00b      	b.n	8005b54 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005b3c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005b40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005b44:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005b48:	e004      	b.n	8005b54 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8005b50:	e000      	b.n	8005b54 <USB_ActivateEndpoint+0x7c>
      break;
 8005b52:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	441a      	add	r2, r3
 8005b5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005b62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	4413      	add	r3, r2
 8005b80:	881b      	ldrh	r3, [r3, #0]
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	441a      	add	r2, r3
 8005ba4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005ba8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	7b1b      	ldrb	r3, [r3, #12]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f040 8149 	bne.w	8005e58 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	785b      	ldrb	r3, [r3, #1]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 8084 	beq.w	8005cd8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	461a      	mov	r2, r3
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	4413      	add	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	011a      	lsls	r2, r3, #4
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bf2:	613b      	str	r3, [r7, #16]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	88db      	ldrh	r3, [r3, #6]
 8005bf8:	085b      	lsrs	r3, r3, #1
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	881b      	ldrh	r3, [r3, #0]
 8005c10:	81fb      	strh	r3, [r7, #14]
 8005c12:	89fb      	ldrh	r3, [r7, #14]
 8005c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d01b      	beq.n	8005c54 <USB_ActivateEndpoint+0x17c>
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	881b      	ldrh	r3, [r3, #0]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c32:	81bb      	strh	r3, [r7, #12]
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	441a      	add	r2, r3
 8005c3e:	89bb      	ldrh	r3, [r7, #12]
 8005c40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	78db      	ldrb	r3, [r3, #3]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d020      	beq.n	8005c9e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	881b      	ldrh	r3, [r3, #0]
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c72:	813b      	strh	r3, [r7, #8]
 8005c74:	893b      	ldrh	r3, [r7, #8]
 8005c76:	f083 0320 	eor.w	r3, r3, #32
 8005c7a:	813b      	strh	r3, [r7, #8]
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	441a      	add	r2, r3
 8005c86:	893b      	ldrh	r3, [r7, #8]
 8005c88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	8013      	strh	r3, [r2, #0]
 8005c9c:	e27f      	b.n	800619e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	881b      	ldrh	r3, [r3, #0]
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cb4:	817b      	strh	r3, [r7, #10]
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	441a      	add	r2, r3
 8005cc0:	897b      	ldrh	r3, [r7, #10]
 8005cc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	8013      	strh	r3, [r2, #0]
 8005cd6:	e262      	b.n	800619e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce8:	4413      	add	r3, r2
 8005cea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	011a      	lsls	r2, r3, #4
 8005cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	88db      	ldrh	r3, [r3, #6]
 8005d00:	085b      	lsrs	r3, r3, #1
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	005b      	lsls	r3, r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1c:	4413      	add	r3, r2
 8005d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	011a      	lsls	r2, r3, #4
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	4413      	add	r3, r2
 8005d2a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005d2e:	623b      	str	r3, [r7, #32]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d112      	bne.n	8005d5e <USB_ActivateEndpoint+0x286>
 8005d38:	6a3b      	ldr	r3, [r7, #32]
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	801a      	strh	r2, [r3, #0]
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	881b      	ldrh	r3, [r3, #0]
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	801a      	strh	r2, [r3, #0]
 8005d5c:	e02f      	b.n	8005dbe <USB_ActivateEndpoint+0x2e6>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	2b3e      	cmp	r3, #62	; 0x3e
 8005d64:	d813      	bhi.n	8005d8e <USB_ActivateEndpoint+0x2b6>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	663b      	str	r3, [r7, #96]	; 0x60
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <USB_ActivateEndpoint+0x2a8>
 8005d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	663b      	str	r3, [r7, #96]	; 0x60
 8005d80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	029b      	lsls	r3, r3, #10
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	801a      	strh	r2, [r3, #0]
 8005d8c:	e017      	b.n	8005dbe <USB_ActivateEndpoint+0x2e6>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	095b      	lsrs	r3, r3, #5
 8005d94:	663b      	str	r3, [r7, #96]	; 0x60
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	f003 031f 	and.w	r3, r3, #31
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d102      	bne.n	8005da8 <USB_ActivateEndpoint+0x2d0>
 8005da2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005da4:	3b01      	subs	r3, #1
 8005da6:	663b      	str	r3, [r7, #96]	; 0x60
 8005da8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	029b      	lsls	r3, r3, #10
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db8:	b29a      	uxth	r2, r3
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4413      	add	r3, r2
 8005dc8:	881b      	ldrh	r3, [r3, #0]
 8005dca:	83fb      	strh	r3, [r7, #30]
 8005dcc:	8bfb      	ldrh	r3, [r7, #30]
 8005dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d01b      	beq.n	8005e0e <USB_ActivateEndpoint+0x336>
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	881b      	ldrh	r3, [r3, #0]
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dec:	83bb      	strh	r3, [r7, #28]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	441a      	add	r2, r3
 8005df8:	8bbb      	ldrh	r3, [r7, #28]
 8005dfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e24:	837b      	strh	r3, [r7, #26]
 8005e26:	8b7b      	ldrh	r3, [r7, #26]
 8005e28:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005e2c:	837b      	strh	r3, [r7, #26]
 8005e2e:	8b7b      	ldrh	r3, [r7, #26]
 8005e30:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005e34:	837b      	strh	r3, [r7, #26]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	441a      	add	r2, r3
 8005e40:	8b7b      	ldrh	r3, [r7, #26]
 8005e42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	8013      	strh	r3, [r2, #0]
 8005e56:	e1a2      	b.n	800619e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	881b      	ldrh	r3, [r3, #0]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e6e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	441a      	add	r2, r3
 8005e7c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8005e80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e88:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ea4:	4413      	add	r3, r2
 8005ea6:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	011a      	lsls	r2, r3, #4
 8005eae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005eb0:	4413      	add	r3, r2
 8005eb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eb6:	657b      	str	r3, [r7, #84]	; 0x54
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	891b      	ldrh	r3, [r3, #8]
 8005ebc:	085b      	lsrs	r3, r3, #1
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ec6:	801a      	strh	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	653b      	str	r3, [r7, #80]	; 0x50
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ed8:	4413      	add	r3, r2
 8005eda:	653b      	str	r3, [r7, #80]	; 0x50
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	011a      	lsls	r2, r3, #4
 8005ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005eea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	895b      	ldrh	r3, [r3, #10]
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005efa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	785b      	ldrb	r3, [r3, #1]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f040 8091 	bne.w	8006028 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4413      	add	r3, r2
 8005f10:	881b      	ldrh	r3, [r3, #0]
 8005f12:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005f14:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d01b      	beq.n	8005f56 <USB_ActivateEndpoint+0x47e>
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	881b      	ldrh	r3, [r3, #0]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f34:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	441a      	add	r2, r3
 8005f40:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005f42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	881b      	ldrh	r3, [r3, #0]
 8005f62:	873b      	strh	r3, [r7, #56]	; 0x38
 8005f64:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d01b      	beq.n	8005fa6 <USB_ActivateEndpoint+0x4ce>
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4413      	add	r3, r2
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f84:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	441a      	add	r2, r3
 8005f90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005f92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	4413      	add	r3, r2
 8005fb0:	881b      	ldrh	r3, [r3, #0]
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fbc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005fbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005fc0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005fc4:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005fc6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005fc8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005fcc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	441a      	add	r2, r3
 8005fd8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005fda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4413      	add	r3, r2
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006004:	867b      	strh	r3, [r7, #50]	; 0x32
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	441a      	add	r2, r3
 8006010:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006012:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006016:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800601a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800601e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006022:	b29b      	uxth	r3, r3
 8006024:	8013      	strh	r3, [r2, #0]
 8006026:	e0ba      	b.n	800619e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	881b      	ldrh	r3, [r3, #0]
 8006034:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006038:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800603c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d01d      	beq.n	8006080 <USB_ActivateEndpoint+0x5a8>
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	b29b      	uxth	r3, r3
 8006052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800605a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	441a      	add	r2, r3
 8006068:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800606c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006070:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006074:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800607c:	b29b      	uxth	r3, r3
 800607e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	881b      	ldrh	r3, [r3, #0]
 800608c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006090:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01d      	beq.n	80060d8 <USB_ActivateEndpoint+0x600>
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	881b      	ldrh	r3, [r3, #0]
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	441a      	add	r2, r3
 80060c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80060c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	78db      	ldrb	r3, [r3, #3]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d024      	beq.n	800612a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	881b      	ldrh	r3, [r3, #0]
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80060fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80060fe:	f083 0320 	eor.w	r3, r3, #32
 8006102:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	441a      	add	r2, r3
 8006110:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006114:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006118:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800611c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006124:	b29b      	uxth	r3, r3
 8006126:	8013      	strh	r3, [r2, #0]
 8006128:	e01d      	b.n	8006166 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	4413      	add	r3, r2
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	b29b      	uxth	r3, r3
 8006138:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800613c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006140:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	441a      	add	r2, r3
 800614e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006152:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006156:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800615a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800615e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006162:	b29b      	uxth	r3, r3
 8006164:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	4413      	add	r3, r2
 8006170:	881b      	ldrh	r3, [r3, #0]
 8006172:	b29b      	uxth	r3, r3
 8006174:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006178:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800617c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	441a      	add	r2, r3
 8006188:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800618a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800618e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800619a:	b29b      	uxth	r3, r3
 800619c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800619e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	376c      	adds	r7, #108	; 0x6c
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr

080061ac <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b08d      	sub	sp, #52	; 0x34
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	7b1b      	ldrb	r3, [r3, #12]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f040 808e 	bne.w	80062dc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	785b      	ldrb	r3, [r3, #1]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d044      	beq.n	8006252 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	81bb      	strh	r3, [r7, #12]
 80061d6:	89bb      	ldrh	r3, [r7, #12]
 80061d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01b      	beq.n	8006218 <USB_DeactivateEndpoint+0x6c>
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	4413      	add	r3, r2
 80061ea:	881b      	ldrh	r3, [r3, #0]
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f6:	817b      	strh	r3, [r7, #10]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	441a      	add	r2, r3
 8006202:	897b      	ldrh	r3, [r7, #10]
 8006204:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006208:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800620c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006210:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006214:	b29b      	uxth	r3, r3
 8006216:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	881b      	ldrh	r3, [r3, #0]
 8006224:	b29b      	uxth	r3, r3
 8006226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800622a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800622e:	813b      	strh	r3, [r7, #8]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	441a      	add	r2, r3
 800623a:	893b      	ldrh	r3, [r7, #8]
 800623c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006240:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006244:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800624c:	b29b      	uxth	r3, r3
 800624e:	8013      	strh	r3, [r2, #0]
 8006250:	e192      	b.n	8006578 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	4413      	add	r3, r2
 800625c:	881b      	ldrh	r3, [r3, #0]
 800625e:	827b      	strh	r3, [r7, #18]
 8006260:	8a7b      	ldrh	r3, [r7, #18]
 8006262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d01b      	beq.n	80062a2 <USB_DeactivateEndpoint+0xf6>
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4413      	add	r3, r2
 8006274:	881b      	ldrh	r3, [r3, #0]
 8006276:	b29b      	uxth	r3, r3
 8006278:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006280:	823b      	strh	r3, [r7, #16]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	441a      	add	r2, r3
 800628c:	8a3b      	ldrh	r3, [r7, #16]
 800628e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006292:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006296:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800629a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800629e:	b29b      	uxth	r3, r3
 80062a0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4413      	add	r3, r2
 80062ac:	881b      	ldrh	r3, [r3, #0]
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b8:	81fb      	strh	r3, [r7, #14]
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	441a      	add	r2, r3
 80062c4:	89fb      	ldrh	r3, [r7, #14]
 80062c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	8013      	strh	r3, [r2, #0]
 80062da:	e14d      	b.n	8006578 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	785b      	ldrb	r3, [r3, #1]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f040 80a5 	bne.w	8006430 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4413      	add	r3, r2
 80062f0:	881b      	ldrh	r3, [r3, #0]
 80062f2:	843b      	strh	r3, [r7, #32]
 80062f4:	8c3b      	ldrh	r3, [r7, #32]
 80062f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d01b      	beq.n	8006336 <USB_DeactivateEndpoint+0x18a>
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	b29b      	uxth	r3, r3
 800630c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006314:	83fb      	strh	r3, [r7, #30]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	441a      	add	r2, r3
 8006320:	8bfb      	ldrh	r3, [r7, #30]
 8006322:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006326:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800632a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800632e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006332:	b29b      	uxth	r3, r3
 8006334:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	4413      	add	r3, r2
 8006340:	881b      	ldrh	r3, [r3, #0]
 8006342:	83bb      	strh	r3, [r7, #28]
 8006344:	8bbb      	ldrh	r3, [r7, #28]
 8006346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d01b      	beq.n	8006386 <USB_DeactivateEndpoint+0x1da>
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4413      	add	r3, r2
 8006358:	881b      	ldrh	r3, [r3, #0]
 800635a:	b29b      	uxth	r3, r3
 800635c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006364:	837b      	strh	r3, [r7, #26]
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	441a      	add	r2, r3
 8006370:	8b7b      	ldrh	r3, [r7, #26]
 8006372:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006376:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800637a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800637e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006382:	b29b      	uxth	r3, r3
 8006384:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	b29b      	uxth	r3, r3
 8006394:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800639c:	833b      	strh	r3, [r7, #24]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	441a      	add	r2, r3
 80063a8:	8b3b      	ldrh	r3, [r7, #24]
 80063aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	881b      	ldrh	r3, [r3, #0]
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063d4:	82fb      	strh	r3, [r7, #22]
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	441a      	add	r2, r3
 80063e0:	8afb      	ldrh	r3, [r7, #22]
 80063e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4413      	add	r3, r2
 8006400:	881b      	ldrh	r3, [r3, #0]
 8006402:	b29b      	uxth	r3, r3
 8006404:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800640c:	82bb      	strh	r3, [r7, #20]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	441a      	add	r2, r3
 8006418:	8abb      	ldrh	r3, [r7, #20]
 800641a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800641e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006422:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800642a:	b29b      	uxth	r3, r3
 800642c:	8013      	strh	r3, [r2, #0]
 800642e:	e0a3      	b.n	8006578 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	4413      	add	r3, r2
 800643a:	881b      	ldrh	r3, [r3, #0]
 800643c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800643e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006440:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d01b      	beq.n	8006480 <USB_DeactivateEndpoint+0x2d4>
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	b29b      	uxth	r3, r3
 8006456:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	441a      	add	r2, r3
 800646a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800646c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006470:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006474:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800647c:	b29b      	uxth	r3, r3
 800647e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800648e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01b      	beq.n	80064d0 <USB_DeactivateEndpoint+0x324>
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	881b      	ldrh	r3, [r3, #0]
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ae:	853b      	strh	r3, [r7, #40]	; 0x28
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	441a      	add	r2, r3
 80064ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80064bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	441a      	add	r2, r3
 80064f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006500:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006504:	b29b      	uxth	r3, r3
 8006506:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	b29b      	uxth	r3, r3
 8006516:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800651a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800651e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	441a      	add	r2, r3
 800652a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800652c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006530:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006534:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800653c:	b29b      	uxth	r3, r3
 800653e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	881b      	ldrh	r3, [r3, #0]
 800654c:	b29b      	uxth	r3, r3
 800654e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006556:	847b      	strh	r3, [r7, #34]	; 0x22
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	441a      	add	r2, r3
 8006562:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006564:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006568:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800656c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006574:	b29b      	uxth	r3, r3
 8006576:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3734      	adds	r7, #52	; 0x34
 800657e:	46bd      	mov	sp, r7
 8006580:	bc80      	pop	{r7}
 8006582:	4770      	bx	lr

08006584 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b0cc      	sub	sp, #304	; 0x130
 8006588:	af00      	add	r7, sp, #0
 800658a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800658e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006592:	6018      	str	r0, [r3, #0]
 8006594:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006598:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800659c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800659e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	785b      	ldrb	r3, [r3, #1]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	f041 817d 	bne.w	80078aa <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80065b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	699a      	ldr	r2, [r3, #24]
 80065bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d908      	bls.n	80065de <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80065cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80065dc:	e007      	b.n	80065ee <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80065de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80065ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	7b1b      	ldrb	r3, [r3, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d152      	bne.n	80066a4 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80065fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006602:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6959      	ldr	r1, [r3, #20]
 800660a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800660e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	88da      	ldrh	r2, [r3, #6]
 8006616:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800661a:	b29b      	uxth	r3, r3
 800661c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006620:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006624:	6800      	ldr	r0, [r0, #0]
 8006626:	f001 ff23 	bl	8008470 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800662a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800662e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006632:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006636:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006642:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800664c:	b29b      	uxth	r3, r3
 800664e:	4619      	mov	r1, r3
 8006650:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006654:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006658:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800665c:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8006660:	6812      	ldr	r2, [r2, #0]
 8006662:	440a      	add	r2, r1
 8006664:	601a      	str	r2, [r3, #0]
 8006666:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800666a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	011a      	lsls	r2, r3, #4
 8006674:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006678:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4413      	add	r3, r2
 8006680:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006684:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006688:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800668c:	601a      	str	r2, [r3, #0]
 800668e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006692:	b29a      	uxth	r2, r3
 8006694:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006698:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	801a      	strh	r2, [r3, #0]
 80066a0:	f001 b8b5 	b.w	800780e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80066a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	78db      	ldrb	r3, [r3, #3]
 80066b0:	2b02      	cmp	r3, #2
 80066b2:	f040 84c6 	bne.w	8007042 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80066b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6a1a      	ldr	r2, [r3, #32]
 80066c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	f240 8443 	bls.w	8006f5a <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80066d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	881b      	ldrh	r3, [r3, #0]
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066fa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80066fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006702:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800670c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	441a      	add	r2, r3
 8006718:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800671c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006720:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006724:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800672c:	b29b      	uxth	r3, r3
 800672e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006730:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006734:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6a1a      	ldr	r2, [r3, #32]
 800673c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006740:	1ad2      	subs	r2, r2, r3
 8006742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006746:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800674e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006752:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800675c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	b29b      	uxth	r3, r3
 800676c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006770:	2b00      	cmp	r3, #0
 8006772:	f000 823e 	beq.w	8006bf2 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006776:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800677a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800677e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006782:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006786:	6812      	ldr	r2, [r2, #0]
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800678e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	785b      	ldrb	r3, [r3, #1]
 8006796:	2b00      	cmp	r3, #0
 8006798:	f040 809a 	bne.w	80068d0 <USB_EPStartXfer+0x34c>
 800679c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067a4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80067a8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80067ac:	6812      	ldr	r2, [r2, #0]
 80067ae:	601a      	str	r2, [r3, #0]
 80067b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067be:	b29b      	uxth	r3, r3
 80067c0:	4619      	mov	r1, r3
 80067c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067ca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80067ce:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 80067d2:	6812      	ldr	r2, [r2, #0]
 80067d4:	440a      	add	r2, r1
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	011a      	lsls	r2, r3, #4
 80067e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80067f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006804:	2b00      	cmp	r3, #0
 8006806:	d122      	bne.n	800684e <USB_EPStartXfer+0x2ca>
 8006808:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800680c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	881b      	ldrh	r3, [r3, #0]
 8006814:	b29b      	uxth	r3, r3
 8006816:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800681a:	b29a      	uxth	r2, r3
 800681c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006820:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	801a      	strh	r2, [r3, #0]
 8006828:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800682c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	881b      	ldrh	r3, [r3, #0]
 8006834:	b29b      	uxth	r3, r3
 8006836:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800683a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800683e:	b29a      	uxth	r2, r3
 8006840:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006844:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	801a      	strh	r2, [r3, #0]
 800684c:	e079      	b.n	8006942 <USB_EPStartXfer+0x3be>
 800684e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006852:	2b3e      	cmp	r3, #62	; 0x3e
 8006854:	d81b      	bhi.n	800688e <USB_EPStartXfer+0x30a>
 8006856:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800685a:	085b      	lsrs	r3, r3, #1
 800685c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006860:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d004      	beq.n	8006876 <USB_EPStartXfer+0x2f2>
 800686c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006870:	3301      	adds	r3, #1
 8006872:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006876:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800687a:	b29b      	uxth	r3, r3
 800687c:	029b      	lsls	r3, r3, #10
 800687e:	b29a      	uxth	r2, r3
 8006880:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006884:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	801a      	strh	r2, [r3, #0]
 800688c:	e059      	b.n	8006942 <USB_EPStartXfer+0x3be>
 800688e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006898:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800689c:	f003 031f 	and.w	r3, r3, #31
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d104      	bne.n	80068ae <USB_EPStartXfer+0x32a>
 80068a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80068a8:	3b01      	subs	r3, #1
 80068aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80068ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	029b      	lsls	r3, r3, #10
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	801a      	strh	r2, [r3, #0]
 80068ce:	e038      	b.n	8006942 <USB_EPStartXfer+0x3be>
 80068d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	785b      	ldrb	r3, [r3, #1]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d130      	bne.n	8006942 <USB_EPStartXfer+0x3be>
 80068e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	4619      	mov	r1, r3
 80068f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068f6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80068fa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80068fe:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8006902:	6812      	ldr	r2, [r2, #0]
 8006904:	440a      	add	r2, r1
 8006906:	601a      	str	r2, [r3, #0]
 8006908:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800690c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	011a      	lsls	r2, r3, #4
 8006916:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800691a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4413      	add	r3, r2
 8006922:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006926:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800692a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800692e:	601a      	str	r2, [r3, #0]
 8006930:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006934:	b29a      	uxth	r2, r3
 8006936:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800693a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006942:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006946:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	895b      	ldrh	r3, [r3, #10]
 800694e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006952:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006956:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6959      	ldr	r1, [r3, #20]
 800695e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006962:	b29b      	uxth	r3, r3
 8006964:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006968:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800696c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006970:	6800      	ldr	r0, [r0, #0]
 8006972:	f001 fd7d 	bl	8008470 <USB_WritePMA>
            ep->xfer_buff += len;
 8006976:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800697a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695a      	ldr	r2, [r3, #20]
 8006982:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006986:	441a      	add	r2, r3
 8006988:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800698c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006994:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006998:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6a1a      	ldr	r2, [r3, #32]
 80069a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d90f      	bls.n	80069d0 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 80069b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6a1a      	ldr	r2, [r3, #32]
 80069bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069c0:	1ad2      	subs	r2, r2, r3
 80069c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	621a      	str	r2, [r3, #32]
 80069ce:	e00e      	b.n	80069ee <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 80069d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80069e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2200      	movs	r2, #0
 80069ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80069ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	785b      	ldrb	r3, [r3, #1]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f040 809a 	bne.w	8006b34 <USB_EPStartXfer+0x5b0>
 8006a00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a04:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006a08:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006a0c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006a10:	6812      	ldr	r2, [r2, #0]
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a18:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	4619      	mov	r1, r3
 8006a26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a2a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006a2e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006a32:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8006a36:	6812      	ldr	r2, [r2, #0]
 8006a38:	440a      	add	r2, r1
 8006a3a:	601a      	str	r2, [r3, #0]
 8006a3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	011a      	lsls	r2, r3, #4
 8006a4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a4e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4413      	add	r3, r2
 8006a56:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006a5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a5e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d122      	bne.n	8006ab2 <USB_EPStartXfer+0x52e>
 8006a6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a70:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a84:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	801a      	strh	r2, [r3, #0]
 8006a8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a90:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	881b      	ldrh	r3, [r3, #0]
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006aa8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	801a      	strh	r2, [r3, #0]
 8006ab0:	e083      	b.n	8006bba <USB_EPStartXfer+0x636>
 8006ab2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ab6:	2b3e      	cmp	r3, #62	; 0x3e
 8006ab8:	d81b      	bhi.n	8006af2 <USB_EPStartXfer+0x56e>
 8006aba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006abe:	085b      	lsrs	r3, r3, #1
 8006ac0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006ac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d004      	beq.n	8006ada <USB_EPStartXfer+0x556>
 8006ad0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006ada:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	029b      	lsls	r3, r3, #10
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ae8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	801a      	strh	r2, [r3, #0]
 8006af0:	e063      	b.n	8006bba <USB_EPStartXfer+0x636>
 8006af2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006af6:	095b      	lsrs	r3, r3, #5
 8006af8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006afc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b00:	f003 031f 	and.w	r3, r3, #31
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <USB_EPStartXfer+0x58e>
 8006b08:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006b12:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	029b      	lsls	r3, r3, #10
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b2a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	801a      	strh	r2, [r3, #0]
 8006b32:	e042      	b.n	8006bba <USB_EPStartXfer+0x636>
 8006b34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	785b      	ldrb	r3, [r3, #1]
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d13a      	bne.n	8006bba <USB_EPStartXfer+0x636>
 8006b44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b48:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006b4c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006b50:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006b54:	6812      	ldr	r2, [r2, #0]
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b5c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	4619      	mov	r1, r3
 8006b6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b6e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006b72:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006b76:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8006b7a:	6812      	ldr	r2, [r2, #0]
 8006b7c:	440a      	add	r2, r1
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b84:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	011a      	lsls	r2, r3, #4
 8006b8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006b9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ba2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006ba6:	601a      	str	r2, [r3, #0]
 8006ba8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bb2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006bba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bbe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	891b      	ldrh	r3, [r3, #8]
 8006bc6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6959      	ldr	r1, [r3, #20]
 8006bd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006be0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006be4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006be8:	6800      	ldr	r0, [r0, #0]
 8006bea:	f001 fc41 	bl	8008470 <USB_WritePMA>
 8006bee:	f000 be0e 	b.w	800780e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006bf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bf6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	785b      	ldrb	r3, [r3, #1]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d16d      	bne.n	8006cde <USB_EPStartXfer+0x75a>
 8006c02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	461a      	mov	r2, r3
 8006c20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c22:	4413      	add	r3, r2
 8006c24:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	011a      	lsls	r2, r3, #4
 8006c34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c36:	4413      	add	r3, r2
 8006c38:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c3c:	647b      	str	r3, [r7, #68]	; 0x44
 8006c3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d112      	bne.n	8006c6c <USB_EPStartXfer+0x6e8>
 8006c46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c48:	881b      	ldrh	r3, [r3, #0]
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c54:	801a      	strh	r2, [r3, #0]
 8006c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c68:	801a      	strh	r2, [r3, #0]
 8006c6a:	e063      	b.n	8006d34 <USB_EPStartXfer+0x7b0>
 8006c6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c70:	2b3e      	cmp	r3, #62	; 0x3e
 8006c72:	d817      	bhi.n	8006ca4 <USB_EPStartXfer+0x720>
 8006c74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c78:	085b      	lsrs	r3, r3, #1
 8006c7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006c7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d004      	beq.n	8006c94 <USB_EPStartXfer+0x710>
 8006c8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006c8e:	3301      	adds	r3, #1
 8006c90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006c94:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	029b      	lsls	r3, r3, #10
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ca0:	801a      	strh	r2, [r3, #0]
 8006ca2:	e047      	b.n	8006d34 <USB_EPStartXfer+0x7b0>
 8006ca4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ca8:	095b      	lsrs	r3, r3, #5
 8006caa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006cae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006cb2:	f003 031f 	and.w	r3, r3, #31
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d104      	bne.n	8006cc4 <USB_EPStartXfer+0x740>
 8006cba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006cc4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	029b      	lsls	r3, r3, #10
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cda:	801a      	strh	r2, [r3, #0]
 8006cdc:	e02a      	b.n	8006d34 <USB_EPStartXfer+0x7b0>
 8006cde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ce2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	785b      	ldrb	r3, [r3, #1]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d122      	bne.n	8006d34 <USB_EPStartXfer+0x7b0>
 8006cee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cf2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	653b      	str	r3, [r7, #80]	; 0x50
 8006cfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cfe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d0e:	4413      	add	r3, r2
 8006d10:	653b      	str	r3, [r7, #80]	; 0x50
 8006d12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	011a      	lsls	r2, r3, #4
 8006d20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d22:	4413      	add	r3, r2
 8006d24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006d34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	891b      	ldrh	r3, [r3, #8]
 8006d40:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	6959      	ldr	r1, [r3, #20]
 8006d50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d5a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006d5e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006d62:	6800      	ldr	r0, [r0, #0]
 8006d64:	f001 fb84 	bl	8008470 <USB_WritePMA>
            ep->xfer_buff += len;
 8006d68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	695a      	ldr	r2, [r3, #20]
 8006d74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d78:	441a      	add	r2, r3
 8006d7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006d86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6a1a      	ldr	r2, [r3, #32]
 8006d92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d90f      	bls.n	8006dc2 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 8006da2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006da6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6a1a      	ldr	r2, [r3, #32]
 8006dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006db2:	1ad2      	subs	r2, r2, r3
 8006db4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006db8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	621a      	str	r2, [r3, #32]
 8006dc0:	e00e      	b.n	8006de0 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 8006dc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006dd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dd6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006de0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006de4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	643b      	str	r3, [r7, #64]	; 0x40
 8006dec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006df0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	785b      	ldrb	r3, [r3, #1]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d16d      	bne.n	8006ed8 <USB_EPStartXfer+0x954>
 8006dfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e0c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	461a      	mov	r2, r3
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1c:	4413      	add	r3, r2
 8006e1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	011a      	lsls	r2, r3, #4
 8006e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e30:	4413      	add	r3, r2
 8006e32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e36:	637b      	str	r3, [r7, #52]	; 0x34
 8006e38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d112      	bne.n	8006e66 <USB_EPStartXfer+0x8e2>
 8006e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e42:	881b      	ldrh	r3, [r3, #0]
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e4e:	801a      	strh	r2, [r3, #0]
 8006e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e52:	881b      	ldrh	r3, [r3, #0]
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e62:	801a      	strh	r2, [r3, #0]
 8006e64:	e05d      	b.n	8006f22 <USB_EPStartXfer+0x99e>
 8006e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e6a:	2b3e      	cmp	r3, #62	; 0x3e
 8006e6c:	d817      	bhi.n	8006e9e <USB_EPStartXfer+0x91a>
 8006e6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e72:	085b      	lsrs	r3, r3, #1
 8006e74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006e78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d004      	beq.n	8006e8e <USB_EPStartXfer+0x90a>
 8006e84:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006e88:	3301      	adds	r3, #1
 8006e8a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006e8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	029b      	lsls	r3, r3, #10
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e9a:	801a      	strh	r2, [r3, #0]
 8006e9c:	e041      	b.n	8006f22 <USB_EPStartXfer+0x99e>
 8006e9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ea2:	095b      	lsrs	r3, r3, #5
 8006ea4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006ea8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eac:	f003 031f 	and.w	r3, r3, #31
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d104      	bne.n	8006ebe <USB_EPStartXfer+0x93a>
 8006eb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006ebe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	029b      	lsls	r3, r3, #10
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ecc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ed4:	801a      	strh	r2, [r3, #0]
 8006ed6:	e024      	b.n	8006f22 <USB_EPStartXfer+0x99e>
 8006ed8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006edc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	785b      	ldrb	r3, [r3, #1]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d11c      	bne.n	8006f22 <USB_EPStartXfer+0x99e>
 8006ee8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006eec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	461a      	mov	r2, r3
 8006efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006efc:	4413      	add	r3, r2
 8006efe:	643b      	str	r3, [r7, #64]	; 0x40
 8006f00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	011a      	lsls	r2, r3, #4
 8006f0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f10:	4413      	add	r3, r2
 8006f12:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006f22:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f26:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	895b      	ldrh	r3, [r3, #10]
 8006f2e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006f32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6959      	ldr	r1, [r3, #20]
 8006f3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006f48:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006f4c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006f50:	6800      	ldr	r0, [r0, #0]
 8006f52:	f001 fa8d 	bl	8008470 <USB_WritePMA>
 8006f56:	f000 bc5a 	b.w	800780e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006f5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8006f6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f6e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f78:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f90:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006f94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fa2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	441a      	add	r2, r3
 8006fae:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006fb2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fb6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006fc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fd6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fe6:	4413      	add	r3, r2
 8006fe8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	011a      	lsls	r2, r3, #4
 8006ff8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007000:	65bb      	str	r3, [r7, #88]	; 0x58
 8007002:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007006:	b29a      	uxth	r2, r3
 8007008:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800700a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800700c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007010:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	891b      	ldrh	r3, [r3, #8]
 8007018:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800701c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007020:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6959      	ldr	r1, [r3, #20]
 8007028:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800702c:	b29b      	uxth	r3, r3
 800702e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007032:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007036:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800703a:	6800      	ldr	r0, [r0, #0]
 800703c:	f001 fa18 	bl	8008470 <USB_WritePMA>
 8007040:	e3e5      	b.n	800780e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8007042:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007046:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007050:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	881b      	ldrh	r3, [r3, #0]
 800705e:	b29b      	uxth	r3, r3
 8007060:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007068:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800706c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007070:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800707a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	441a      	add	r2, r3
 8007086:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800708a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800708e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007092:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800709a:	b29b      	uxth	r3, r3
 800709c:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800709e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	6a1a      	ldr	r2, [r3, #32]
 80070aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070ae:	1ad2      	subs	r2, r2, r3
 80070b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80070bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	881b      	ldrh	r3, [r3, #0]
 80070d8:	b29b      	uxth	r3, r3
 80070da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 81bc 	beq.w	800745c <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80070e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80070f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	785b      	ldrb	r3, [r3, #1]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d16d      	bne.n	80071de <USB_EPStartXfer+0xc5a>
 8007102:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007106:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	67bb      	str	r3, [r7, #120]	; 0x78
 800710e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007112:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800711c:	b29b      	uxth	r3, r3
 800711e:	461a      	mov	r2, r3
 8007120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007122:	4413      	add	r3, r2
 8007124:	67bb      	str	r3, [r7, #120]	; 0x78
 8007126:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800712a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	011a      	lsls	r2, r3, #4
 8007134:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007136:	4413      	add	r3, r2
 8007138:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800713c:	677b      	str	r3, [r7, #116]	; 0x74
 800713e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007142:	2b00      	cmp	r3, #0
 8007144:	d112      	bne.n	800716c <USB_EPStartXfer+0xbe8>
 8007146:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	b29b      	uxth	r3, r3
 800714c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007150:	b29a      	uxth	r2, r3
 8007152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007154:	801a      	strh	r2, [r3, #0]
 8007156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007158:	881b      	ldrh	r3, [r3, #0]
 800715a:	b29b      	uxth	r3, r3
 800715c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007160:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007164:	b29a      	uxth	r2, r3
 8007166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007168:	801a      	strh	r2, [r3, #0]
 800716a:	e060      	b.n	800722e <USB_EPStartXfer+0xcaa>
 800716c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007170:	2b3e      	cmp	r3, #62	; 0x3e
 8007172:	d817      	bhi.n	80071a4 <USB_EPStartXfer+0xc20>
 8007174:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007178:	085b      	lsrs	r3, r3, #1
 800717a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800717e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d004      	beq.n	8007194 <USB_EPStartXfer+0xc10>
 800718a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800718e:	3301      	adds	r3, #1
 8007190:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007194:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007198:	b29b      	uxth	r3, r3
 800719a:	029b      	lsls	r3, r3, #10
 800719c:	b29a      	uxth	r2, r3
 800719e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071a0:	801a      	strh	r2, [r3, #0]
 80071a2:	e044      	b.n	800722e <USB_EPStartXfer+0xcaa>
 80071a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071a8:	095b      	lsrs	r3, r3, #5
 80071aa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071b2:	f003 031f 	and.w	r3, r3, #31
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d104      	bne.n	80071c4 <USB_EPStartXfer+0xc40>
 80071ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071be:	3b01      	subs	r3, #1
 80071c0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	029b      	lsls	r3, r3, #10
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071da:	801a      	strh	r2, [r3, #0]
 80071dc:	e027      	b.n	800722e <USB_EPStartXfer+0xcaa>
 80071de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	785b      	ldrb	r3, [r3, #1]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d11f      	bne.n	800722e <USB_EPStartXfer+0xcaa>
 80071ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071f2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	461a      	mov	r2, r3
 8007200:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007204:	4413      	add	r3, r2
 8007206:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800720a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800720e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	011a      	lsls	r2, r3, #4
 8007218:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800721c:	4413      	add	r3, r2
 800721e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007222:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007224:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007228:	b29a      	uxth	r2, r3
 800722a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800722c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800722e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007232:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	895b      	ldrh	r3, [r3, #10]
 800723a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800723e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007242:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	6959      	ldr	r1, [r3, #20]
 800724a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800724e:	b29b      	uxth	r3, r3
 8007250:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007254:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007258:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800725c:	6800      	ldr	r0, [r0, #0]
 800725e:	f001 f907 	bl	8008470 <USB_WritePMA>
          ep->xfer_buff += len;
 8007262:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007266:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	695a      	ldr	r2, [r3, #20]
 800726e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007272:	441a      	add	r2, r3
 8007274:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007278:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007280:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007284:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	6a1a      	ldr	r2, [r3, #32]
 800728c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007290:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	429a      	cmp	r2, r3
 800729a:	d90f      	bls.n	80072bc <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800729c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6a1a      	ldr	r2, [r3, #32]
 80072a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072ac:	1ad2      	subs	r2, r2, r3
 80072ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	621a      	str	r2, [r3, #32]
 80072ba:	e00e      	b.n	80072da <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80072bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80072cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2200      	movs	r2, #0
 80072d8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80072da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 8295 	beq.w	800780e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80072e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	785b      	ldrb	r3, [r3, #1]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d16d      	bne.n	80073d0 <USB_EPStartXfer+0xe4c>
 80072f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007300:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007304:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800730e:	b29b      	uxth	r3, r3
 8007310:	461a      	mov	r2, r3
 8007312:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007314:	4413      	add	r3, r2
 8007316:	66bb      	str	r3, [r7, #104]	; 0x68
 8007318:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800731c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	011a      	lsls	r2, r3, #4
 8007326:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007328:	4413      	add	r3, r2
 800732a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800732e:	667b      	str	r3, [r7, #100]	; 0x64
 8007330:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d112      	bne.n	800735e <USB_EPStartXfer+0xdda>
 8007338:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800733a:	881b      	ldrh	r3, [r3, #0]
 800733c:	b29b      	uxth	r3, r3
 800733e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007342:	b29a      	uxth	r2, r3
 8007344:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007346:	801a      	strh	r2, [r3, #0]
 8007348:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	b29b      	uxth	r3, r3
 800734e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007356:	b29a      	uxth	r2, r3
 8007358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	e063      	b.n	8007426 <USB_EPStartXfer+0xea2>
 800735e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007362:	2b3e      	cmp	r3, #62	; 0x3e
 8007364:	d817      	bhi.n	8007396 <USB_EPStartXfer+0xe12>
 8007366:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800736a:	085b      	lsrs	r3, r3, #1
 800736c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007370:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	2b00      	cmp	r3, #0
 800737a:	d004      	beq.n	8007386 <USB_EPStartXfer+0xe02>
 800737c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007380:	3301      	adds	r3, #1
 8007382:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007386:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800738a:	b29b      	uxth	r3, r3
 800738c:	029b      	lsls	r3, r3, #10
 800738e:	b29a      	uxth	r2, r3
 8007390:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007392:	801a      	strh	r2, [r3, #0]
 8007394:	e047      	b.n	8007426 <USB_EPStartXfer+0xea2>
 8007396:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800739a:	095b      	lsrs	r3, r3, #5
 800739c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80073a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073a4:	f003 031f 	and.w	r3, r3, #31
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d104      	bne.n	80073b6 <USB_EPStartXfer+0xe32>
 80073ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073b0:	3b01      	subs	r3, #1
 80073b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80073b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	029b      	lsls	r3, r3, #10
 80073be:	b29b      	uxth	r3, r3
 80073c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073cc:	801a      	strh	r2, [r3, #0]
 80073ce:	e02a      	b.n	8007426 <USB_EPStartXfer+0xea2>
 80073d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d122      	bne.n	8007426 <USB_EPStartXfer+0xea2>
 80073e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	673b      	str	r3, [r7, #112]	; 0x70
 80073ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	461a      	mov	r2, r3
 80073fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007400:	4413      	add	r3, r2
 8007402:	673b      	str	r3, [r7, #112]	; 0x70
 8007404:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007408:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	011a      	lsls	r2, r3, #4
 8007412:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007414:	4413      	add	r3, r2
 8007416:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800741a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800741c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007420:	b29a      	uxth	r2, r3
 8007422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007424:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007426:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800742a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	891b      	ldrh	r3, [r3, #8]
 8007432:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007436:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800743a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6959      	ldr	r1, [r3, #20]
 8007442:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007446:	b29b      	uxth	r3, r3
 8007448:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800744c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007450:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007454:	6800      	ldr	r0, [r0, #0]
 8007456:	f001 f80b 	bl	8008470 <USB_WritePMA>
 800745a:	e1d8      	b.n	800780e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800745c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007460:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	785b      	ldrb	r3, [r3, #1]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d178      	bne.n	800755e <USB_EPStartXfer+0xfda>
 800746c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007470:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800747a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800747e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007488:	b29b      	uxth	r3, r3
 800748a:	461a      	mov	r2, r3
 800748c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007490:	4413      	add	r3, r2
 8007492:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007496:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800749a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	011a      	lsls	r2, r3, #4
 80074a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80074a8:	4413      	add	r3, r2
 80074aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80074ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80074b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d116      	bne.n	80074e8 <USB_EPStartXfer+0xf64>
 80074ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074cc:	801a      	strh	r2, [r3, #0]
 80074ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074d2:	881b      	ldrh	r3, [r3, #0]
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074de:	b29a      	uxth	r2, r3
 80074e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074e4:	801a      	strh	r2, [r3, #0]
 80074e6:	e06b      	b.n	80075c0 <USB_EPStartXfer+0x103c>
 80074e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074ec:	2b3e      	cmp	r3, #62	; 0x3e
 80074ee:	d818      	bhi.n	8007522 <USB_EPStartXfer+0xf9e>
 80074f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074f4:	085b      	lsrs	r3, r3, #1
 80074f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80074fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	2b00      	cmp	r3, #0
 8007504:	d004      	beq.n	8007510 <USB_EPStartXfer+0xf8c>
 8007506:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800750a:	3301      	adds	r3, #1
 800750c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007510:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007514:	b29b      	uxth	r3, r3
 8007516:	029b      	lsls	r3, r3, #10
 8007518:	b29a      	uxth	r2, r3
 800751a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800751e:	801a      	strh	r2, [r3, #0]
 8007520:	e04e      	b.n	80075c0 <USB_EPStartXfer+0x103c>
 8007522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007526:	095b      	lsrs	r3, r3, #5
 8007528:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800752c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007530:	f003 031f 	and.w	r3, r3, #31
 8007534:	2b00      	cmp	r3, #0
 8007536:	d104      	bne.n	8007542 <USB_EPStartXfer+0xfbe>
 8007538:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800753c:	3b01      	subs	r3, #1
 800753e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007542:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007546:	b29b      	uxth	r3, r3
 8007548:	029b      	lsls	r3, r3, #10
 800754a:	b29b      	uxth	r3, r3
 800754c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007550:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007554:	b29a      	uxth	r2, r3
 8007556:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800755a:	801a      	strh	r2, [r3, #0]
 800755c:	e030      	b.n	80075c0 <USB_EPStartXfer+0x103c>
 800755e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007562:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	785b      	ldrb	r3, [r3, #1]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d128      	bne.n	80075c0 <USB_EPStartXfer+0x103c>
 800756e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007572:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800757c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007580:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800758a:	b29b      	uxth	r3, r3
 800758c:	461a      	mov	r2, r3
 800758e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007592:	4413      	add	r3, r2
 8007594:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007598:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800759c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	011a      	lsls	r2, r3, #4
 80075a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80075aa:	4413      	add	r3, r2
 80075ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80075b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80075b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80075be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80075c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	891b      	ldrh	r3, [r3, #8]
 80075cc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80075d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	6959      	ldr	r1, [r3, #20]
 80075dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80075e6:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80075ea:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80075ee:	6800      	ldr	r0, [r0, #0]
 80075f0:	f000 ff3e 	bl	8008470 <USB_WritePMA>
          ep->xfer_buff += len;
 80075f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	695a      	ldr	r2, [r3, #20]
 8007600:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007604:	441a      	add	r2, r3
 8007606:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800760a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007612:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007616:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	6a1a      	ldr	r2, [r3, #32]
 800761e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007622:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	429a      	cmp	r2, r3
 800762c:	d90f      	bls.n	800764e <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800762e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007632:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6a1a      	ldr	r2, [r3, #32]
 800763a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800763e:	1ad2      	subs	r2, r2, r3
 8007640:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007644:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	621a      	str	r2, [r3, #32]
 800764c:	e00e      	b.n	800766c <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800764e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007652:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800765e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007662:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2200      	movs	r2, #0
 800766a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800766c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007670:	2b00      	cmp	r3, #0
 8007672:	f000 80cc 	beq.w	800780e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007676:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800767a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007684:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007688:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	785b      	ldrb	r3, [r3, #1]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d178      	bne.n	8007786 <USB_EPStartXfer+0x1202>
 8007694:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007698:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80076a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076a6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	461a      	mov	r2, r3
 80076b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80076b8:	4413      	add	r3, r2
 80076ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80076be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	011a      	lsls	r2, r3, #4
 80076cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80076d0:	4413      	add	r3, r2
 80076d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80076d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80076da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d116      	bne.n	8007710 <USB_EPStartXfer+0x118c>
 80076e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80076ee:	b29a      	uxth	r2, r3
 80076f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076f4:	801a      	strh	r2, [r3, #0]
 80076f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076fa:	881b      	ldrh	r3, [r3, #0]
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007706:	b29a      	uxth	r2, r3
 8007708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800770c:	801a      	strh	r2, [r3, #0]
 800770e:	e064      	b.n	80077da <USB_EPStartXfer+0x1256>
 8007710:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007714:	2b3e      	cmp	r3, #62	; 0x3e
 8007716:	d818      	bhi.n	800774a <USB_EPStartXfer+0x11c6>
 8007718:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800771c:	085b      	lsrs	r3, r3, #1
 800771e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007722:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	d004      	beq.n	8007738 <USB_EPStartXfer+0x11b4>
 800772e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007732:	3301      	adds	r3, #1
 8007734:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007738:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800773c:	b29b      	uxth	r3, r3
 800773e:	029b      	lsls	r3, r3, #10
 8007740:	b29a      	uxth	r2, r3
 8007742:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007746:	801a      	strh	r2, [r3, #0]
 8007748:	e047      	b.n	80077da <USB_EPStartXfer+0x1256>
 800774a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007754:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007758:	f003 031f 	and.w	r3, r3, #31
 800775c:	2b00      	cmp	r3, #0
 800775e:	d104      	bne.n	800776a <USB_EPStartXfer+0x11e6>
 8007760:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007764:	3b01      	subs	r3, #1
 8007766:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800776a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800776e:	b29b      	uxth	r3, r3
 8007770:	029b      	lsls	r3, r3, #10
 8007772:	b29b      	uxth	r3, r3
 8007774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777c:	b29a      	uxth	r2, r3
 800777e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007782:	801a      	strh	r2, [r3, #0]
 8007784:	e029      	b.n	80077da <USB_EPStartXfer+0x1256>
 8007786:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800778a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d121      	bne.n	80077da <USB_EPStartXfer+0x1256>
 8007796:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800779a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	461a      	mov	r2, r3
 80077a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077ac:	4413      	add	r3, r2
 80077ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80077b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	011a      	lsls	r2, r3, #4
 80077c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077c4:	4413      	add	r3, r2
 80077c6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80077ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80077ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80077d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80077da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	895b      	ldrh	r3, [r3, #10]
 80077e6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6959      	ldr	r1, [r3, #20]
 80077f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007800:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007804:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007808:	6800      	ldr	r0, [r0, #0]
 800780a:	f000 fe31 	bl	8008470 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800780e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007812:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800781c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	881b      	ldrh	r3, [r3, #0]
 800782a:	b29b      	uxth	r3, r3
 800782c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007830:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007834:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007838:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800783c:	8013      	strh	r3, [r2, #0]
 800783e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007842:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007846:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800784a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800784e:	8812      	ldrh	r2, [r2, #0]
 8007850:	f082 0210 	eor.w	r2, r2, #16
 8007854:	801a      	strh	r2, [r3, #0]
 8007856:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800785a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800785e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007862:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007866:	8812      	ldrh	r2, [r2, #0]
 8007868:	f082 0220 	eor.w	r2, r2, #32
 800786c:	801a      	strh	r2, [r3, #0]
 800786e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007872:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800787c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	441a      	add	r2, r3
 8007888:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800788c:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800789a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800789e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	8013      	strh	r3, [r2, #0]
 80078a6:	f000 bc9f 	b.w	80081e8 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80078aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	7b1b      	ldrb	r3, [r3, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f040 80ae 	bne.w	8007a18 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80078bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	699a      	ldr	r2, [r3, #24]
 80078c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d917      	bls.n	8007908 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 80078d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 80078e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	699a      	ldr	r2, [r3, #24]
 80078f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078f8:	1ad2      	subs	r2, r2, r3
 80078fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	619a      	str	r2, [r3, #24]
 8007906:	e00e      	b.n	8007926 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8007908:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800790c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	699b      	ldr	r3, [r3, #24]
 8007914:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8007918:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800791c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2200      	movs	r2, #0
 8007924:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007926:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800792a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007934:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007938:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007942:	b29b      	uxth	r3, r3
 8007944:	461a      	mov	r2, r3
 8007946:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800794a:	4413      	add	r3, r2
 800794c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007950:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007954:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	011a      	lsls	r2, r3, #4
 800795e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007962:	4413      	add	r3, r2
 8007964:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007968:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800796c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007970:	2b00      	cmp	r3, #0
 8007972:	d116      	bne.n	80079a2 <USB_EPStartXfer+0x141e>
 8007974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007978:	881b      	ldrh	r3, [r3, #0]
 800797a:	b29b      	uxth	r3, r3
 800797c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007980:	b29a      	uxth	r2, r3
 8007982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007986:	801a      	strh	r2, [r3, #0]
 8007988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	b29b      	uxth	r3, r3
 8007990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007998:	b29a      	uxth	r2, r3
 800799a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800799e:	801a      	strh	r2, [r3, #0]
 80079a0:	e3e8      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
 80079a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079a6:	2b3e      	cmp	r3, #62	; 0x3e
 80079a8:	d818      	bhi.n	80079dc <USB_EPStartXfer+0x1458>
 80079aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079ae:	085b      	lsrs	r3, r3, #1
 80079b0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80079b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d004      	beq.n	80079ca <USB_EPStartXfer+0x1446>
 80079c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80079c4:	3301      	adds	r3, #1
 80079c6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80079ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	029b      	lsls	r3, r3, #10
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80079d8:	801a      	strh	r2, [r3, #0]
 80079da:	e3cb      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
 80079dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079e0:	095b      	lsrs	r3, r3, #5
 80079e2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80079e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079ea:	f003 031f 	and.w	r3, r3, #31
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d104      	bne.n	80079fc <USB_EPStartXfer+0x1478>
 80079f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80079f6:	3b01      	subs	r3, #1
 80079f8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80079fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	029b      	lsls	r3, r3, #10
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007a14:	801a      	strh	r2, [r3, #0]
 8007a16:	e3ad      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007a18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	78db      	ldrb	r3, [r3, #3]
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	f040 8200 	bne.w	8007e2a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007a2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f040 8091 	bne.w	8007b5e <USB_EPStartXfer+0x15da>
 8007a3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007a4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007a60:	4413      	add	r3, r2
 8007a62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	011a      	lsls	r2, r3, #4
 8007a74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007a78:	4413      	add	r3, r2
 8007a7a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d116      	bne.n	8007ac0 <USB_EPStartXfer+0x153c>
 8007a92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a9e:	b29a      	uxth	r2, r3
 8007aa0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007aa4:	801a      	strh	r2, [r3, #0]
 8007aa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007aaa:	881b      	ldrh	r3, [r3, #0]
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ab2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007abc:	801a      	strh	r2, [r3, #0]
 8007abe:	e083      	b.n	8007bc8 <USB_EPStartXfer+0x1644>
 8007ac0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ac4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	2b3e      	cmp	r3, #62	; 0x3e
 8007ace:	d820      	bhi.n	8007b12 <USB_EPStartXfer+0x158e>
 8007ad0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ad4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	085b      	lsrs	r3, r3, #1
 8007ade:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007ae2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ae6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d004      	beq.n	8007b00 <USB_EPStartXfer+0x157c>
 8007af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007afa:	3301      	adds	r3, #1
 8007afc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	029b      	lsls	r3, r3, #10
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007b0e:	801a      	strh	r2, [r3, #0]
 8007b10:	e05a      	b.n	8007bc8 <USB_EPStartXfer+0x1644>
 8007b12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	095b      	lsrs	r3, r3, #5
 8007b20:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007b24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	f003 031f 	and.w	r3, r3, #31
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d104      	bne.n	8007b42 <USB_EPStartXfer+0x15be>
 8007b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007b42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	029b      	lsls	r3, r3, #10
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007b5a:	801a      	strh	r2, [r3, #0]
 8007b5c:	e034      	b.n	8007bc8 <USB_EPStartXfer+0x1644>
 8007b5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	785b      	ldrb	r3, [r3, #1]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d12c      	bne.n	8007bc8 <USB_EPStartXfer+0x1644>
 8007b6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007b7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b92:	4413      	add	r3, r2
 8007b94:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007b98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	011a      	lsls	r2, r3, #4
 8007ba6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007baa:	4413      	add	r3, r2
 8007bac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007bb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bb8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007bc6:	801a      	strh	r2, [r3, #0]
 8007bc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bcc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007bd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f040 8091 	bne.w	8007d0a <USB_EPStartXfer+0x1786>
 8007be8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007bf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	461a      	mov	r2, r3
 8007c08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007c12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	011a      	lsls	r2, r3, #4
 8007c20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007c24:	4413      	add	r3, r2
 8007c26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c2a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d116      	bne.n	8007c6c <USB_EPStartXfer+0x16e8>
 8007c3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c42:	881b      	ldrh	r3, [r3, #0]
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c50:	801a      	strh	r2, [r3, #0]
 8007c52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c56:	881b      	ldrh	r3, [r3, #0]
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007c68:	801a      	strh	r2, [r3, #0]
 8007c6a:	e07c      	b.n	8007d66 <USB_EPStartXfer+0x17e2>
 8007c6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	2b3e      	cmp	r3, #62	; 0x3e
 8007c7a:	d820      	bhi.n	8007cbe <USB_EPStartXfer+0x173a>
 8007c7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	085b      	lsrs	r3, r3, #1
 8007c8a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007c8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d004      	beq.n	8007cac <USB_EPStartXfer+0x1728>
 8007ca2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007cac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	029b      	lsls	r3, r3, #10
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007cba:	801a      	strh	r2, [r3, #0]
 8007cbc:	e053      	b.n	8007d66 <USB_EPStartXfer+0x17e2>
 8007cbe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cc2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	095b      	lsrs	r3, r3, #5
 8007ccc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007cd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	f003 031f 	and.w	r3, r3, #31
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d104      	bne.n	8007cee <USB_EPStartXfer+0x176a>
 8007ce4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007cee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	029b      	lsls	r3, r3, #10
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d00:	b29a      	uxth	r2, r3
 8007d02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d06:	801a      	strh	r2, [r3, #0]
 8007d08:	e02d      	b.n	8007d66 <USB_EPStartXfer+0x17e2>
 8007d0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	785b      	ldrb	r3, [r3, #1]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d125      	bne.n	8007d66 <USB_EPStartXfer+0x17e2>
 8007d1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d1e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d30:	4413      	add	r3, r2
 8007d32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	011a      	lsls	r2, r3, #4
 8007d44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007d48:	4413      	add	r3, r2
 8007d4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007d64:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007d66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 81fe 	beq.w	8008174 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007d78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	4413      	add	r3, r2
 8007d92:	881b      	ldrh	r3, [r3, #0]
 8007d94:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007d98:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007d9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d005      	beq.n	8007db0 <USB_EPStartXfer+0x182c>
 8007da4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10d      	bne.n	8007dcc <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007db0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007db4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f040 81db 	bne.w	8008174 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007dbe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f040 81d4 	bne.w	8008174 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007dcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	881b      	ldrh	r3, [r3, #0]
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007df2:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8007df6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007dfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	441a      	add	r2, r3
 8007e10:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8007e14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	8013      	strh	r3, [r2, #0]
 8007e28:	e1a4      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007e2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	78db      	ldrb	r3, [r3, #3]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	f040 819a 	bne.w	8008170 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007e3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	699a      	ldr	r2, [r3, #24]
 8007e48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d917      	bls.n	8007e88 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8007e58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8007e68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	699a      	ldr	r2, [r3, #24]
 8007e74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e78:	1ad2      	subs	r2, r2, r3
 8007e7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	619a      	str	r2, [r3, #24]
 8007e86:	e00e      	b.n	8007ea6 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8007e88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8007e98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007ea6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007eaa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	785b      	ldrb	r3, [r3, #1]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d178      	bne.n	8007fa8 <USB_EPStartXfer+0x1a24>
 8007eb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007eba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007ec4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ec8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007eda:	4413      	add	r3, r2
 8007edc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007ee0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ee4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	011a      	lsls	r2, r3, #4
 8007eee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ef8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007efc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d116      	bne.n	8007f32 <USB_EPStartXfer+0x19ae>
 8007f04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f16:	801a      	strh	r2, [r3, #0]
 8007f18:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f1c:	881b      	ldrh	r3, [r3, #0]
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f28:	b29a      	uxth	r2, r3
 8007f2a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f2e:	801a      	strh	r2, [r3, #0]
 8007f30:	e06b      	b.n	800800a <USB_EPStartXfer+0x1a86>
 8007f32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f36:	2b3e      	cmp	r3, #62	; 0x3e
 8007f38:	d818      	bhi.n	8007f6c <USB_EPStartXfer+0x19e8>
 8007f3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f3e:	085b      	lsrs	r3, r3, #1
 8007f40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d004      	beq.n	8007f5a <USB_EPStartXfer+0x19d6>
 8007f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f54:	3301      	adds	r3, #1
 8007f56:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	029b      	lsls	r3, r3, #10
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f68:	801a      	strh	r2, [r3, #0]
 8007f6a:	e04e      	b.n	800800a <USB_EPStartXfer+0x1a86>
 8007f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f70:	095b      	lsrs	r3, r3, #5
 8007f72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f7a:	f003 031f 	and.w	r3, r3, #31
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d104      	bne.n	8007f8c <USB_EPStartXfer+0x1a08>
 8007f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f86:	3b01      	subs	r3, #1
 8007f88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	029b      	lsls	r3, r3, #10
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007fa4:	801a      	strh	r2, [r3, #0]
 8007fa6:	e030      	b.n	800800a <USB_EPStartXfer+0x1a86>
 8007fa8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	785b      	ldrb	r3, [r3, #1]
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d128      	bne.n	800800a <USB_EPStartXfer+0x1a86>
 8007fb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007fc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fdc:	4413      	add	r3, r2
 8007fde:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007fe2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fe6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	011a      	lsls	r2, r3, #4
 8007ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ffa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007ffe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008002:	b29a      	uxth	r2, r3
 8008004:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008008:	801a      	strh	r2, [r3, #0]
 800800a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800800e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008018:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800801c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	785b      	ldrb	r3, [r3, #1]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d178      	bne.n	800811a <USB_EPStartXfer+0x1b96>
 8008028:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800802c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008036:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800803a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008044:	b29b      	uxth	r3, r3
 8008046:	461a      	mov	r2, r3
 8008048:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800804c:	4413      	add	r3, r2
 800804e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008052:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008056:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	011a      	lsls	r2, r3, #4
 8008060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008064:	4413      	add	r3, r2
 8008066:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800806a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800806e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008072:	2b00      	cmp	r3, #0
 8008074:	d116      	bne.n	80080a4 <USB_EPStartXfer+0x1b20>
 8008076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800807a:	881b      	ldrh	r3, [r3, #0]
 800807c:	b29b      	uxth	r3, r3
 800807e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008082:	b29a      	uxth	r2, r3
 8008084:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008088:	801a      	strh	r2, [r3, #0]
 800808a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800808e:	881b      	ldrh	r3, [r3, #0]
 8008090:	b29b      	uxth	r3, r3
 8008092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800809a:	b29a      	uxth	r2, r3
 800809c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080a0:	801a      	strh	r2, [r3, #0]
 80080a2:	e067      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
 80080a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080a8:	2b3e      	cmp	r3, #62	; 0x3e
 80080aa:	d818      	bhi.n	80080de <USB_EPStartXfer+0x1b5a>
 80080ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080b0:	085b      	lsrs	r3, r3, #1
 80080b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80080b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d004      	beq.n	80080cc <USB_EPStartXfer+0x1b48>
 80080c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080c6:	3301      	adds	r3, #1
 80080c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80080cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	029b      	lsls	r3, r3, #10
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080da:	801a      	strh	r2, [r3, #0]
 80080dc:	e04a      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
 80080de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080e2:	095b      	lsrs	r3, r3, #5
 80080e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80080e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080ec:	f003 031f 	and.w	r3, r3, #31
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d104      	bne.n	80080fe <USB_EPStartXfer+0x1b7a>
 80080f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080f8:	3b01      	subs	r3, #1
 80080fa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80080fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008102:	b29b      	uxth	r3, r3
 8008104:	029b      	lsls	r3, r3, #10
 8008106:	b29b      	uxth	r3, r3
 8008108:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800810c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008110:	b29a      	uxth	r2, r3
 8008112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008116:	801a      	strh	r2, [r3, #0]
 8008118:	e02c      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
 800811a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800811e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	785b      	ldrb	r3, [r3, #1]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d124      	bne.n	8008174 <USB_EPStartXfer+0x1bf0>
 800812a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800812e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008138:	b29b      	uxth	r3, r3
 800813a:	461a      	mov	r2, r3
 800813c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008140:	4413      	add	r3, r2
 8008142:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008146:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800814a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	011a      	lsls	r2, r3, #4
 8008154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008158:	4413      	add	r3, r2
 800815a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800815e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008162:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008166:	b29a      	uxth	r2, r3
 8008168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800816c:	801a      	strh	r2, [r3, #0]
 800816e:	e001      	b.n	8008174 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	e03a      	b.n	80081ea <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008174:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008178:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008182:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	b29b      	uxth	r3, r3
 8008192:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800819e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80081a2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80081a6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80081aa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80081ae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80081b2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80081b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	441a      	add	r2, r3
 80081d0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80081d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b085      	sub	sp, #20
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	785b      	ldrb	r3, [r3, #1]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d020      	beq.n	8008248 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	4413      	add	r3, r2
 8008210:	881b      	ldrh	r3, [r3, #0]
 8008212:	b29b      	uxth	r3, r3
 8008214:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800821c:	81bb      	strh	r3, [r7, #12]
 800821e:	89bb      	ldrh	r3, [r7, #12]
 8008220:	f083 0310 	eor.w	r3, r3, #16
 8008224:	81bb      	strh	r3, [r7, #12]
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	441a      	add	r2, r3
 8008230:	89bb      	ldrh	r3, [r7, #12]
 8008232:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008236:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800823a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800823e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008242:	b29b      	uxth	r3, r3
 8008244:	8013      	strh	r3, [r2, #0]
 8008246:	e01f      	b.n	8008288 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008248:	687a      	ldr	r2, [r7, #4]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	881b      	ldrh	r3, [r3, #0]
 8008254:	b29b      	uxth	r3, r3
 8008256:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800825a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800825e:	81fb      	strh	r3, [r7, #14]
 8008260:	89fb      	ldrh	r3, [r7, #14]
 8008262:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008266:	81fb      	strh	r3, [r7, #14]
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	441a      	add	r2, r3
 8008272:	89fb      	ldrh	r3, [r7, #14]
 8008274:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008278:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800827c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008284:	b29b      	uxth	r3, r3
 8008286:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	bc80      	pop	{r7}
 8008292:	4770      	bx	lr

08008294 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008294:	b480      	push	{r7}
 8008296:	b087      	sub	sp, #28
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	7b1b      	ldrb	r3, [r3, #12]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f040 809d 	bne.w	80083e2 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	785b      	ldrb	r3, [r3, #1]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d04c      	beq.n	800834a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	881b      	ldrh	r3, [r3, #0]
 80082bc:	823b      	strh	r3, [r7, #16]
 80082be:	8a3b      	ldrh	r3, [r7, #16]
 80082c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d01b      	beq.n	8008300 <USB_EPClearStall+0x6c>
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	881b      	ldrh	r3, [r3, #0]
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082de:	81fb      	strh	r3, [r7, #14]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	441a      	add	r2, r3
 80082ea:	89fb      	ldrh	r3, [r7, #14]
 80082ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	78db      	ldrb	r3, [r3, #3]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d06c      	beq.n	80083e2 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4413      	add	r3, r2
 8008312:	881b      	ldrh	r3, [r3, #0]
 8008314:	b29b      	uxth	r3, r3
 8008316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800831a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800831e:	81bb      	strh	r3, [r7, #12]
 8008320:	89bb      	ldrh	r3, [r7, #12]
 8008322:	f083 0320 	eor.w	r3, r3, #32
 8008326:	81bb      	strh	r3, [r7, #12]
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	441a      	add	r2, r3
 8008332:	89bb      	ldrh	r3, [r7, #12]
 8008334:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008338:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800833c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008344:	b29b      	uxth	r3, r3
 8008346:	8013      	strh	r3, [r2, #0]
 8008348:	e04b      	b.n	80083e2 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	881b      	ldrh	r3, [r3, #0]
 8008356:	82fb      	strh	r3, [r7, #22]
 8008358:	8afb      	ldrh	r3, [r7, #22]
 800835a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d01b      	beq.n	800839a <USB_EPClearStall+0x106>
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	4413      	add	r3, r2
 800836c:	881b      	ldrh	r3, [r3, #0]
 800836e:	b29b      	uxth	r3, r3
 8008370:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008378:	82bb      	strh	r3, [r7, #20]
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	441a      	add	r2, r3
 8008384:	8abb      	ldrh	r3, [r7, #20]
 8008386:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800838a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800838e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008392:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008396:	b29b      	uxth	r3, r3
 8008398:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083b0:	827b      	strh	r3, [r7, #18]
 80083b2:	8a7b      	ldrh	r3, [r7, #18]
 80083b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80083b8:	827b      	strh	r3, [r7, #18]
 80083ba:	8a7b      	ldrh	r3, [r7, #18]
 80083bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80083c0:	827b      	strh	r3, [r7, #18]
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	441a      	add	r2, r3
 80083cc:	8a7b      	ldrh	r3, [r7, #18]
 80083ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083de:	b29b      	uxth	r3, r3
 80083e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bc80      	pop	{r7}
 80083ec:	4770      	bx	lr

080083ee <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b083      	sub	sp, #12
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
 80083f6:	460b      	mov	r3, r1
 80083f8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80083fa:	78fb      	ldrb	r3, [r7, #3]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d103      	bne.n	8008408 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2280      	movs	r2, #128	; 0x80
 8008404:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	370c      	adds	r7, #12
 800840e:	46bd      	mov	sp, r7
 8008410:	bc80      	pop	{r7}
 8008412:	4770      	bx	lr

08008414 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800841c:	2300      	movs	r3, #0
}
 800841e:	4618      	mov	r0, r3
 8008420:	370c      	adds	r7, #12
 8008422:	46bd      	mov	sp, r7
 8008424:	bc80      	pop	{r7}
 8008426:	4770      	bx	lr

08008428 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	370c      	adds	r7, #12
 8008436:	46bd      	mov	sp, r7
 8008438:	bc80      	pop	{r7}
 800843a:	4770      	bx	lr

0800843c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800843c:	b480      	push	{r7}
 800843e:	b085      	sub	sp, #20
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800844a:	b29b      	uxth	r3, r3
 800844c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800844e:	68fb      	ldr	r3, [r7, #12]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3714      	adds	r7, #20
 8008454:	46bd      	mov	sp, r7
 8008456:	bc80      	pop	{r7}
 8008458:	4770      	bx	lr

0800845a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800845a:	b480      	push	{r7}
 800845c:	b083      	sub	sp, #12
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
 8008462:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	370c      	adds	r7, #12
 800846a:	46bd      	mov	sp, r7
 800846c:	bc80      	pop	{r7}
 800846e:	4770      	bx	lr

08008470 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008470:	b480      	push	{r7}
 8008472:	b08d      	sub	sp, #52	; 0x34
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	4611      	mov	r1, r2
 800847c:	461a      	mov	r2, r3
 800847e:	460b      	mov	r3, r1
 8008480:	80fb      	strh	r3, [r7, #6]
 8008482:	4613      	mov	r3, r2
 8008484:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008486:	88bb      	ldrh	r3, [r7, #4]
 8008488:	3301      	adds	r3, #1
 800848a:	085b      	lsrs	r3, r3, #1
 800848c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008496:	88fb      	ldrh	r3, [r7, #6]
 8008498:	005a      	lsls	r2, r3, #1
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084a2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084a8:	e01e      	b.n	80084e8 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80084aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80084b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b2:	3301      	adds	r3, #1
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	021b      	lsls	r3, r3, #8
 80084be:	b29b      	uxth	r3, r3
 80084c0:	461a      	mov	r2, r3
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	4313      	orrs	r3, r2
 80084c6:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ce:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80084d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d2:	3302      	adds	r3, #2
 80084d4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80084d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d8:	3302      	adds	r3, #2
 80084da:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80084dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084de:	3301      	adds	r3, #1
 80084e0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80084e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084e4:	3b01      	subs	r3, #1
 80084e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1dd      	bne.n	80084aa <USB_WritePMA+0x3a>
  }
}
 80084ee:	bf00      	nop
 80084f0:	bf00      	nop
 80084f2:	3734      	adds	r7, #52	; 0x34
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bc80      	pop	{r7}
 80084f8:	4770      	bx	lr

080084fa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b08b      	sub	sp, #44	; 0x2c
 80084fe:	af00      	add	r7, sp, #0
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	4611      	mov	r1, r2
 8008506:	461a      	mov	r2, r3
 8008508:	460b      	mov	r3, r1
 800850a:	80fb      	strh	r3, [r7, #6]
 800850c:	4613      	mov	r3, r2
 800850e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008510:	88bb      	ldrh	r3, [r7, #4]
 8008512:	085b      	lsrs	r3, r3, #1
 8008514:	b29b      	uxth	r3, r3
 8008516:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008520:	88fb      	ldrh	r3, [r7, #6]
 8008522:	005a      	lsls	r2, r3, #1
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800852c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	627b      	str	r3, [r7, #36]	; 0x24
 8008532:	e01b      	b.n	800856c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008534:	6a3b      	ldr	r3, [r7, #32]
 8008536:	881b      	ldrh	r3, [r3, #0]
 8008538:	b29b      	uxth	r3, r3
 800853a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	3302      	adds	r3, #2
 8008540:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	b2da      	uxtb	r2, r3
 8008546:	69fb      	ldr	r3, [r7, #28]
 8008548:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	3301      	adds	r3, #1
 800854e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	0a1b      	lsrs	r3, r3, #8
 8008554:	b2da      	uxtb	r2, r3
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	3301      	adds	r3, #1
 800855e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008560:	6a3b      	ldr	r3, [r7, #32]
 8008562:	3302      	adds	r3, #2
 8008564:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008568:	3b01      	subs	r3, #1
 800856a:	627b      	str	r3, [r7, #36]	; 0x24
 800856c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1e0      	bne.n	8008534 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008572:	88bb      	ldrh	r3, [r7, #4]
 8008574:	f003 0301 	and.w	r3, r3, #1
 8008578:	b29b      	uxth	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	d007      	beq.n	800858e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800857e:	6a3b      	ldr	r3, [r7, #32]
 8008580:	881b      	ldrh	r3, [r3, #0]
 8008582:	b29b      	uxth	r3, r3
 8008584:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	b2da      	uxtb	r2, r3
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	701a      	strb	r2, [r3, #0]
  }
}
 800858e:	bf00      	nop
 8008590:	372c      	adds	r7, #44	; 0x2c
 8008592:	46bd      	mov	sp, r7
 8008594:	bc80      	pop	{r7}
 8008596:	4770      	bx	lr

08008598 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	460b      	mov	r3, r1
 80085a2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80085a4:	2300      	movs	r3, #0
 80085a6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	7c1b      	ldrb	r3, [r3, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d115      	bne.n	80085dc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085b4:	2202      	movs	r2, #2
 80085b6:	2181      	movs	r1, #129	; 0x81
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 fe86 	bl	800a2ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2201      	movs	r2, #1
 80085c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085c8:	2202      	movs	r2, #2
 80085ca:	2101      	movs	r1, #1
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f001 fe7c 	bl	800a2ca <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80085da:	e012      	b.n	8008602 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80085dc:	2340      	movs	r3, #64	; 0x40
 80085de:	2202      	movs	r2, #2
 80085e0:	2181      	movs	r1, #129	; 0x81
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f001 fe71 	bl	800a2ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80085ee:	2340      	movs	r3, #64	; 0x40
 80085f0:	2202      	movs	r2, #2
 80085f2:	2101      	movs	r1, #1
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f001 fe68 	bl	800a2ca <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2201      	movs	r2, #1
 80085fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008602:	2308      	movs	r3, #8
 8008604:	2203      	movs	r2, #3
 8008606:	2182      	movs	r1, #130	; 0x82
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f001 fe5e 	bl	800a2ca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2201      	movs	r2, #1
 8008612:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008614:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008618:	f001 ff7e 	bl	800a518 <USBD_static_malloc>
 800861c:	4602      	mov	r2, r0
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800862a:	2b00      	cmp	r3, #0
 800862c:	d102      	bne.n	8008634 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800862e:	2301      	movs	r3, #1
 8008630:	73fb      	strb	r3, [r7, #15]
 8008632:	e026      	b.n	8008682 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800863a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2200      	movs	r2, #0
 800864a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2200      	movs	r2, #0
 8008652:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	7c1b      	ldrb	r3, [r3, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d109      	bne.n	8008672 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008664:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008668:	2101      	movs	r1, #1
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f001 ff1e 	bl	800a4ac <USBD_LL_PrepareReceive>
 8008670:	e007      	b.n	8008682 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008678:	2340      	movs	r3, #64	; 0x40
 800867a:	2101      	movs	r1, #1
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 ff15 	bl	800a4ac <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008682:	7bfb      	ldrb	r3, [r7, #15]
}
 8008684:	4618      	mov	r0, r3
 8008686:	3710      	adds	r7, #16
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	460b      	mov	r3, r1
 8008696:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008698:	2300      	movs	r3, #0
 800869a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800869c:	2181      	movs	r1, #129	; 0x81
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 fe39 	bl	800a316 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80086aa:	2101      	movs	r1, #1
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f001 fe32 	bl	800a316 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80086ba:	2182      	movs	r1, #130	; 0x82
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 fe2a 	bl	800a316 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00e      	beq.n	80086f0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086e2:	4618      	mov	r0, r3
 80086e4:	f001 ff24 	bl	800a530 <USBD_static_free>
    pdev->pClassData = NULL;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80086f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3710      	adds	r7, #16
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80086fa:	b580      	push	{r7, lr}
 80086fc:	b086      	sub	sp, #24
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
 8008702:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800870a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800870c:	2300      	movs	r3, #0
 800870e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008720:	2b00      	cmp	r3, #0
 8008722:	d039      	beq.n	8008798 <USBD_CDC_Setup+0x9e>
 8008724:	2b20      	cmp	r3, #32
 8008726:	d17f      	bne.n	8008828 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	88db      	ldrh	r3, [r3, #6]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d029      	beq.n	8008784 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	b25b      	sxtb	r3, r3
 8008736:	2b00      	cmp	r3, #0
 8008738:	da11      	bge.n	800875e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	683a      	ldr	r2, [r7, #0]
 8008744:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008746:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	88d2      	ldrh	r2, [r2, #6]
 800874c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800874e:	6939      	ldr	r1, [r7, #16]
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	88db      	ldrh	r3, [r3, #6]
 8008754:	461a      	mov	r2, r3
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f001 fa09 	bl	8009b6e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800875c:	e06b      	b.n	8008836 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	785a      	ldrb	r2, [r3, #1]
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	88db      	ldrh	r3, [r3, #6]
 800876c:	b2da      	uxtb	r2, r3
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008774:	6939      	ldr	r1, [r7, #16]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	88db      	ldrh	r3, [r3, #6]
 800877a:	461a      	mov	r2, r3
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f001 fa24 	bl	8009bca <USBD_CtlPrepareRx>
      break;
 8008782:	e058      	b.n	8008836 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	7850      	ldrb	r0, [r2, #1]
 8008790:	2200      	movs	r2, #0
 8008792:	6839      	ldr	r1, [r7, #0]
 8008794:	4798      	blx	r3
      break;
 8008796:	e04e      	b.n	8008836 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	785b      	ldrb	r3, [r3, #1]
 800879c:	2b0b      	cmp	r3, #11
 800879e:	d02e      	beq.n	80087fe <USBD_CDC_Setup+0x104>
 80087a0:	2b0b      	cmp	r3, #11
 80087a2:	dc38      	bgt.n	8008816 <USBD_CDC_Setup+0x11c>
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d002      	beq.n	80087ae <USBD_CDC_Setup+0xb4>
 80087a8:	2b0a      	cmp	r3, #10
 80087aa:	d014      	beq.n	80087d6 <USBD_CDC_Setup+0xdc>
 80087ac:	e033      	b.n	8008816 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d107      	bne.n	80087c8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80087b8:	f107 030c 	add.w	r3, r7, #12
 80087bc:	2202      	movs	r2, #2
 80087be:	4619      	mov	r1, r3
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f001 f9d4 	bl	8009b6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087c6:	e02e      	b.n	8008826 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80087c8:	6839      	ldr	r1, [r7, #0]
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f001 f965 	bl	8009a9a <USBD_CtlError>
            ret = USBD_FAIL;
 80087d0:	2302      	movs	r3, #2
 80087d2:	75fb      	strb	r3, [r7, #23]
          break;
 80087d4:	e027      	b.n	8008826 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087dc:	2b03      	cmp	r3, #3
 80087de:	d107      	bne.n	80087f0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80087e0:	f107 030f 	add.w	r3, r7, #15
 80087e4:	2201      	movs	r2, #1
 80087e6:	4619      	mov	r1, r3
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f001 f9c0 	bl	8009b6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087ee:	e01a      	b.n	8008826 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80087f0:	6839      	ldr	r1, [r7, #0]
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 f951 	bl	8009a9a <USBD_CtlError>
            ret = USBD_FAIL;
 80087f8:	2302      	movs	r3, #2
 80087fa:	75fb      	strb	r3, [r7, #23]
          break;
 80087fc:	e013      	b.n	8008826 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008804:	2b03      	cmp	r3, #3
 8008806:	d00d      	beq.n	8008824 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008808:	6839      	ldr	r1, [r7, #0]
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f001 f945 	bl	8009a9a <USBD_CtlError>
            ret = USBD_FAIL;
 8008810:	2302      	movs	r3, #2
 8008812:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008814:	e006      	b.n	8008824 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008816:	6839      	ldr	r1, [r7, #0]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 f93e 	bl	8009a9a <USBD_CtlError>
          ret = USBD_FAIL;
 800881e:	2302      	movs	r3, #2
 8008820:	75fb      	strb	r3, [r7, #23]
          break;
 8008822:	e000      	b.n	8008826 <USBD_CDC_Setup+0x12c>
          break;
 8008824:	bf00      	nop
      }
      break;
 8008826:	e006      	b.n	8008836 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008828:	6839      	ldr	r1, [r7, #0]
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f001 f935 	bl	8009a9a <USBD_CtlError>
      ret = USBD_FAIL;
 8008830:	2302      	movs	r3, #2
 8008832:	75fb      	strb	r3, [r7, #23]
      break;
 8008834:	bf00      	nop
  }

  return ret;
 8008836:	7dfb      	ldrb	r3, [r7, #23]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3718      	adds	r7, #24
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	460b      	mov	r3, r1
 800884a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008852:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800885a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008862:	2b00      	cmp	r3, #0
 8008864:	d03a      	beq.n	80088dc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008866:	78fa      	ldrb	r2, [r7, #3]
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	331c      	adds	r3, #28
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d029      	beq.n	80088d0 <USBD_CDC_DataIn+0x90>
 800887c:	78fa      	ldrb	r2, [r7, #3]
 800887e:	6879      	ldr	r1, [r7, #4]
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	440b      	add	r3, r1
 800888a:	331c      	adds	r3, #28
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	78f9      	ldrb	r1, [r7, #3]
 8008890:	68b8      	ldr	r0, [r7, #8]
 8008892:	460b      	mov	r3, r1
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	440b      	add	r3, r1
 8008898:	00db      	lsls	r3, r3, #3
 800889a:	4403      	add	r3, r0
 800889c:	3338      	adds	r3, #56	; 0x38
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80088a4:	fb01 f303 	mul.w	r3, r1, r3
 80088a8:	1ad3      	subs	r3, r2, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d110      	bne.n	80088d0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80088ae:	78fa      	ldrb	r2, [r7, #3]
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	331c      	adds	r3, #28
 80088be:	2200      	movs	r2, #0
 80088c0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80088c2:	78f9      	ldrb	r1, [r7, #3]
 80088c4:	2300      	movs	r3, #0
 80088c6:	2200      	movs	r2, #0
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f001 fdcc 	bl	800a466 <USBD_LL_Transmit>
 80088ce:	e003      	b.n	80088d8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	e000      	b.n	80088de <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80088dc:	2302      	movs	r3, #2
  }
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b084      	sub	sp, #16
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
 80088ee:	460b      	mov	r3, r1
 80088f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088f8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80088fa:	78fb      	ldrb	r3, [r7, #3]
 80088fc:	4619      	mov	r1, r3
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f001 fdf7 	bl	800a4f2 <USBD_LL_GetRxDataSize>
 8008904:	4602      	mov	r2, r0
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00d      	beq.n	8008932 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800892a:	4611      	mov	r1, r2
 800892c:	4798      	blx	r3

    return USBD_OK;
 800892e:	2300      	movs	r3, #0
 8008930:	e000      	b.n	8008934 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008932:	2302      	movs	r3, #2
  }
}
 8008934:	4618      	mov	r0, r3
 8008936:	3710      	adds	r7, #16
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800894a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008952:	2b00      	cmp	r3, #0
 8008954:	d015      	beq.n	8008982 <USBD_CDC_EP0_RxReady+0x46>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800895c:	2bff      	cmp	r3, #255	; 0xff
 800895e:	d010      	beq.n	8008982 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800896e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008976:	b292      	uxth	r2, r2
 8008978:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	22ff      	movs	r2, #255	; 0xff
 800897e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008982:	2300      	movs	r3, #0
}
 8008984:	4618      	mov	r0, r3
 8008986:	3710      	adds	r7, #16
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2243      	movs	r2, #67	; 0x43
 8008998:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800899a:	4b03      	ldr	r3, [pc, #12]	; (80089a8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800899c:	4618      	mov	r0, r3
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bc80      	pop	{r7}
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	200000b4 	.word	0x200000b4

080089ac <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2243      	movs	r2, #67	; 0x43
 80089b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80089ba:	4b03      	ldr	r3, [pc, #12]	; (80089c8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80089bc:	4618      	mov	r0, r3
 80089be:	370c      	adds	r7, #12
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bc80      	pop	{r7}
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	20000070 	.word	0x20000070

080089cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2243      	movs	r2, #67	; 0x43
 80089d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80089da:	4b03      	ldr	r3, [pc, #12]	; (80089e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80089dc:	4618      	mov	r0, r3
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bc80      	pop	{r7}
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	200000f8 	.word	0x200000f8

080089ec <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	220a      	movs	r2, #10
 80089f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80089fa:	4b03      	ldr	r3, [pc, #12]	; (8008a08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bc80      	pop	{r7}
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	2000002c 	.word	0x2000002c

08008a0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008a16:	2302      	movs	r3, #2
 8008a18:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d005      	beq.n	8008a2c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3714      	adds	r7, #20
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bc80      	pop	{r7}
 8008a36:	4770      	bx	lr

08008a38 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	4613      	mov	r3, r2
 8008a44:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a4c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008a56:	88fa      	ldrh	r2, [r7, #6]
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	371c      	adds	r7, #28
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bc80      	pop	{r7}
 8008a68:	4770      	bx	lr

08008a6a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008a6a:	b480      	push	{r7}
 8008a6c:	b085      	sub	sp, #20
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
 8008a72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a7a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008a84:	2300      	movs	r3, #0
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3714      	adds	r7, #20
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bc80      	pop	{r7}
 8008a8e:	4770      	bx	lr

08008a90 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d01c      	beq.n	8008ae4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d115      	bne.n	8008ae0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	2181      	movs	r1, #129	; 0x81
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f001 fcc5 	bl	800a466 <USBD_LL_Transmit>

      return USBD_OK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	e002      	b.n	8008ae6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e000      	b.n	8008ae6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008ae4:	2302      	movs	r3, #2
  }
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008afc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d017      	beq.n	8008b38 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7c1b      	ldrb	r3, [r3, #16]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d109      	bne.n	8008b24 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b1a:	2101      	movs	r1, #1
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 fcc5 	bl	800a4ac <USBD_LL_PrepareReceive>
 8008b22:	e007      	b.n	8008b34 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b2a:	2340      	movs	r3, #64	; 0x40
 8008b2c:	2101      	movs	r1, #1
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f001 fcbc 	bl	800a4ac <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008b34:	2300      	movs	r3, #0
 8008b36:	e000      	b.n	8008b3a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008b38:	2302      	movs	r3, #2
  }
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b084      	sub	sp, #16
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	4613      	mov	r3, r2
 8008b4e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d101      	bne.n	8008b5a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b56:	2302      	movs	r3, #2
 8008b58:	e01a      	b.n	8008b90 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d003      	beq.n	8008b6c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d003      	beq.n	8008b7a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	68ba      	ldr	r2, [r7, #8]
 8008b76:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	79fa      	ldrb	r2, [r7, #7]
 8008b86:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f001 fb29 	bl	800a1e0 <USBD_LL_Init>

  return USBD_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d006      	beq.n	8008bba <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	73fb      	strb	r3, [r7, #15]
 8008bb8:	e001      	b.n	8008bbe <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008bba:	2302      	movs	r3, #2
 8008bbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3714      	adds	r7, #20
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr

08008bca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f001 fb5e 	bl	800a294 <USBD_LL_Start>

  return USBD_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008be2:	b480      	push	{r7}
 8008be4:	b083      	sub	sp, #12
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bc80      	pop	{r7}
 8008bf4:	4770      	bx	lr

08008bf6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
 8008bfe:	460b      	mov	r3, r1
 8008c00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008c02:	2302      	movs	r3, #2
 8008c04:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00c      	beq.n	8008c2a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	4611      	mov	r1, r2
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	4798      	blx	r3
 8008c20:	4603      	mov	r3, r0
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008c26:	2300      	movs	r3, #0
 8008c28:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3710      	adds	r7, #16
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b082      	sub	sp, #8
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	78fa      	ldrb	r2, [r7, #3]
 8008c4a:	4611      	mov	r1, r2
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	4798      	blx	r3

  return USBD_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3708      	adds	r7, #8
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b082      	sub	sp, #8
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008c6a:	6839      	ldr	r1, [r7, #0]
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f000 fed8 	bl	8009a22 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008c80:	461a      	mov	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008c8e:	f003 031f 	and.w	r3, r3, #31
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d016      	beq.n	8008cc4 <USBD_LL_SetupStage+0x6a>
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	d81c      	bhi.n	8008cd4 <USBD_LL_SetupStage+0x7a>
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d002      	beq.n	8008ca4 <USBD_LL_SetupStage+0x4a>
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d008      	beq.n	8008cb4 <USBD_LL_SetupStage+0x5a>
 8008ca2:	e017      	b.n	8008cd4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f9cb 	bl	8009048 <USBD_StdDevReq>
      break;
 8008cb2:	e01a      	b.n	8008cea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cba:	4619      	mov	r1, r3
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fa2d 	bl	800911c <USBD_StdItfReq>
      break;
 8008cc2:	e012      	b.n	8008cea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fa6d 	bl	80091ac <USBD_StdEPReq>
      break;
 8008cd2:	e00a      	b.n	8008cea <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008cda:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f001 fb36 	bl	800a354 <USBD_LL_StallEP>
      break;
 8008ce8:	bf00      	nop
  }

  return USBD_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	607a      	str	r2, [r7, #4]
 8008d00:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008d02:	7afb      	ldrb	r3, [r7, #11]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d14b      	bne.n	8008da0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008d0e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d134      	bne.n	8008d84 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	68da      	ldr	r2, [r3, #12]
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d919      	bls.n	8008d5a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	68da      	ldr	r2, [r3, #12]
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	1ad2      	subs	r2, r2, r3
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d203      	bcs.n	8008d48 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	e002      	b.n	8008d4e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	461a      	mov	r2, r3
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f000 ff57 	bl	8009c06 <USBD_CtlContinueRx>
 8008d58:	e038      	b.n	8008dcc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00a      	beq.n	8008d7c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d105      	bne.n	8008d7c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 ff54 	bl	8009c2a <USBD_CtlSendStatus>
 8008d82:	e023      	b.n	8008dcc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008d8a:	2b05      	cmp	r3, #5
 8008d8c:	d11e      	bne.n	8008dcc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008d96:	2100      	movs	r1, #0
 8008d98:	68f8      	ldr	r0, [r7, #12]
 8008d9a:	f001 fadb 	bl	800a354 <USBD_LL_StallEP>
 8008d9e:	e015      	b.n	8008dcc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008da6:	699b      	ldr	r3, [r3, #24]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00d      	beq.n	8008dc8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008db2:	2b03      	cmp	r3, #3
 8008db4:	d108      	bne.n	8008dc8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008dbc:	699b      	ldr	r3, [r3, #24]
 8008dbe:	7afa      	ldrb	r2, [r7, #11]
 8008dc0:	4611      	mov	r1, r2
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	4798      	blx	r3
 8008dc6:	e001      	b.n	8008dcc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008dc8:	2302      	movs	r3, #2
 8008dca:	e000      	b.n	8008dce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3718      	adds	r7, #24
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b086      	sub	sp, #24
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	460b      	mov	r3, r1
 8008de0:	607a      	str	r2, [r7, #4]
 8008de2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008de4:	7afb      	ldrb	r3, [r7, #11]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d17f      	bne.n	8008eea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	3314      	adds	r3, #20
 8008dee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d15c      	bne.n	8008eb4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	68da      	ldr	r2, [r3, #12]
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d915      	bls.n	8008e32 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	68da      	ldr	r2, [r3, #12]
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	1ad2      	subs	r2, r2, r3
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	6879      	ldr	r1, [r7, #4]
 8008e1e:	68f8      	ldr	r0, [r7, #12]
 8008e20:	f000 fec1 	bl	8009ba6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e24:	2300      	movs	r3, #0
 8008e26:	2200      	movs	r2, #0
 8008e28:	2100      	movs	r1, #0
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f001 fb3e 	bl	800a4ac <USBD_LL_PrepareReceive>
 8008e30:	e04e      	b.n	8008ed0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	6912      	ldr	r2, [r2, #16]
 8008e3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e3e:	fb01 f202 	mul.w	r2, r1, r2
 8008e42:	1a9b      	subs	r3, r3, r2
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d11c      	bne.n	8008e82 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d316      	bcc.n	8008e82 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	689a      	ldr	r2, [r3, #8]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d20f      	bcs.n	8008e82 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e62:	2200      	movs	r2, #0
 8008e64:	2100      	movs	r1, #0
 8008e66:	68f8      	ldr	r0, [r7, #12]
 8008e68:	f000 fe9d 	bl	8009ba6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e74:	2300      	movs	r3, #0
 8008e76:	2200      	movs	r2, #0
 8008e78:	2100      	movs	r1, #0
 8008e7a:	68f8      	ldr	r0, [r7, #12]
 8008e7c:	f001 fb16 	bl	800a4ac <USBD_LL_PrepareReceive>
 8008e80:	e026      	b.n	8008ed0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00a      	beq.n	8008ea4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e94:	2b03      	cmp	r3, #3
 8008e96:	d105      	bne.n	8008ea4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008ea4:	2180      	movs	r1, #128	; 0x80
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f001 fa54 	bl	800a354 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f000 fecf 	bl	8009c50 <USBD_CtlReceiveStatus>
 8008eb2:	e00d      	b.n	8008ed0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008eba:	2b04      	cmp	r3, #4
 8008ebc:	d004      	beq.n	8008ec8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d103      	bne.n	8008ed0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008ec8:	2180      	movs	r1, #128	; 0x80
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	f001 fa42 	bl	800a354 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d11d      	bne.n	8008f16 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f7ff fe81 	bl	8008be2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008ee8:	e015      	b.n	8008f16 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00d      	beq.n	8008f12 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008efc:	2b03      	cmp	r3, #3
 8008efe:	d108      	bne.n	8008f12 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f06:	695b      	ldr	r3, [r3, #20]
 8008f08:	7afa      	ldrb	r2, [r7, #11]
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	4798      	blx	r3
 8008f10:	e001      	b.n	8008f16 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008f12:	2302      	movs	r3, #2
 8008f14:	e000      	b.n	8008f18 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008f16:	2300      	movs	r3, #0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3718      	adds	r7, #24
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b082      	sub	sp, #8
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f28:	2340      	movs	r3, #64	; 0x40
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f001 f9cb 	bl	800a2ca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2240      	movs	r2, #64	; 0x40
 8008f40:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f44:	2340      	movs	r3, #64	; 0x40
 8008f46:	2200      	movs	r2, #0
 8008f48:	2180      	movs	r1, #128	; 0x80
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f001 f9bd 	bl	800a2ca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2240      	movs	r2, #64	; 0x40
 8008f5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d009      	beq.n	8008f98 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	6852      	ldr	r2, [r2, #4]
 8008f90:	b2d2      	uxtb	r2, r2
 8008f92:	4611      	mov	r1, r2
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	4798      	blx	r3
  }

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3708      	adds	r7, #8
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b083      	sub	sp, #12
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	460b      	mov	r3, r1
 8008fac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	78fa      	ldrb	r2, [r7, #3]
 8008fb2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	370c      	adds	r7, #12
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bc80      	pop	{r7}
 8008fbe:	4770      	bx	lr

08008fc0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2204      	movs	r2, #4
 8008fd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	370c      	adds	r7, #12
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bc80      	pop	{r7}
 8008fe6:	4770      	bx	lr

08008fe8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ff6:	2b04      	cmp	r3, #4
 8008ff8:	d105      	bne.n	8009006 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009006:	2300      	movs	r3, #0
}
 8009008:	4618      	mov	r0, r3
 800900a:	370c      	adds	r7, #12
 800900c:	46bd      	mov	sp, r7
 800900e:	bc80      	pop	{r7}
 8009010:	4770      	bx	lr

08009012 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b082      	sub	sp, #8
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009020:	2b03      	cmp	r3, #3
 8009022:	d10b      	bne.n	800903c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800902a:	69db      	ldr	r3, [r3, #28]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d005      	beq.n	800903c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009036:	69db      	ldr	r3, [r3, #28]
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
	...

08009048 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800905e:	2b40      	cmp	r3, #64	; 0x40
 8009060:	d005      	beq.n	800906e <USBD_StdDevReq+0x26>
 8009062:	2b40      	cmp	r3, #64	; 0x40
 8009064:	d84f      	bhi.n	8009106 <USBD_StdDevReq+0xbe>
 8009066:	2b00      	cmp	r3, #0
 8009068:	d009      	beq.n	800907e <USBD_StdDevReq+0x36>
 800906a:	2b20      	cmp	r3, #32
 800906c:	d14b      	bne.n	8009106 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	6839      	ldr	r1, [r7, #0]
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	4798      	blx	r3
      break;
 800907c:	e048      	b.n	8009110 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	785b      	ldrb	r3, [r3, #1]
 8009082:	2b09      	cmp	r3, #9
 8009084:	d839      	bhi.n	80090fa <USBD_StdDevReq+0xb2>
 8009086:	a201      	add	r2, pc, #4	; (adr r2, 800908c <USBD_StdDevReq+0x44>)
 8009088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800908c:	080090dd 	.word	0x080090dd
 8009090:	080090f1 	.word	0x080090f1
 8009094:	080090fb 	.word	0x080090fb
 8009098:	080090e7 	.word	0x080090e7
 800909c:	080090fb 	.word	0x080090fb
 80090a0:	080090bf 	.word	0x080090bf
 80090a4:	080090b5 	.word	0x080090b5
 80090a8:	080090fb 	.word	0x080090fb
 80090ac:	080090d3 	.word	0x080090d3
 80090b0:	080090c9 	.word	0x080090c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80090b4:	6839      	ldr	r1, [r7, #0]
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 f9dc 	bl	8009474 <USBD_GetDescriptor>
          break;
 80090bc:	e022      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80090be:	6839      	ldr	r1, [r7, #0]
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 fb3f 	bl	8009744 <USBD_SetAddress>
          break;
 80090c6:	e01d      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 fb7e 	bl	80097cc <USBD_SetConfig>
          break;
 80090d0:	e018      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fc07 	bl	80098e8 <USBD_GetConfig>
          break;
 80090da:	e013      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80090dc:	6839      	ldr	r1, [r7, #0]
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 fc37 	bl	8009952 <USBD_GetStatus>
          break;
 80090e4:	e00e      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80090e6:	6839      	ldr	r1, [r7, #0]
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 fc65 	bl	80099b8 <USBD_SetFeature>
          break;
 80090ee:	e009      	b.n	8009104 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80090f0:	6839      	ldr	r1, [r7, #0]
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 fc74 	bl	80099e0 <USBD_ClrFeature>
          break;
 80090f8:	e004      	b.n	8009104 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80090fa:	6839      	ldr	r1, [r7, #0]
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 fccc 	bl	8009a9a <USBD_CtlError>
          break;
 8009102:	bf00      	nop
      }
      break;
 8009104:	e004      	b.n	8009110 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fcc6 	bl	8009a9a <USBD_CtlError>
      break;
 800910e:	bf00      	nop
  }

  return ret;
 8009110:	7bfb      	ldrb	r3, [r7, #15]
}
 8009112:	4618      	mov	r0, r3
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop

0800911c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009126:	2300      	movs	r3, #0
 8009128:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009132:	2b40      	cmp	r3, #64	; 0x40
 8009134:	d005      	beq.n	8009142 <USBD_StdItfReq+0x26>
 8009136:	2b40      	cmp	r3, #64	; 0x40
 8009138:	d82e      	bhi.n	8009198 <USBD_StdItfReq+0x7c>
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <USBD_StdItfReq+0x26>
 800913e:	2b20      	cmp	r3, #32
 8009140:	d12a      	bne.n	8009198 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009148:	3b01      	subs	r3, #1
 800914a:	2b02      	cmp	r3, #2
 800914c:	d81d      	bhi.n	800918a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	889b      	ldrh	r3, [r3, #4]
 8009152:	b2db      	uxtb	r3, r3
 8009154:	2b01      	cmp	r3, #1
 8009156:	d813      	bhi.n	8009180 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	6839      	ldr	r1, [r7, #0]
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	4798      	blx	r3
 8009166:	4603      	mov	r3, r0
 8009168:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	88db      	ldrh	r3, [r3, #6]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d110      	bne.n	8009194 <USBD_StdItfReq+0x78>
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10d      	bne.n	8009194 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fd56 	bl	8009c2a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800917e:	e009      	b.n	8009194 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fc89 	bl	8009a9a <USBD_CtlError>
          break;
 8009188:	e004      	b.n	8009194 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fc84 	bl	8009a9a <USBD_CtlError>
          break;
 8009192:	e000      	b.n	8009196 <USBD_StdItfReq+0x7a>
          break;
 8009194:	bf00      	nop
      }
      break;
 8009196:	e004      	b.n	80091a2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009198:	6839      	ldr	r1, [r7, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fc7d 	bl	8009a9a <USBD_CtlError>
      break;
 80091a0:	bf00      	nop
  }

  return USBD_OK;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3710      	adds	r7, #16
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80091b6:	2300      	movs	r3, #0
 80091b8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	889b      	ldrh	r3, [r3, #4]
 80091be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091c8:	2b40      	cmp	r3, #64	; 0x40
 80091ca:	d007      	beq.n	80091dc <USBD_StdEPReq+0x30>
 80091cc:	2b40      	cmp	r3, #64	; 0x40
 80091ce:	f200 8146 	bhi.w	800945e <USBD_StdEPReq+0x2b2>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <USBD_StdEPReq+0x40>
 80091d6:	2b20      	cmp	r3, #32
 80091d8:	f040 8141 	bne.w	800945e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	4798      	blx	r3
      break;
 80091ea:	e13d      	b.n	8009468 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091f4:	2b20      	cmp	r3, #32
 80091f6:	d10a      	bne.n	800920e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	6839      	ldr	r1, [r7, #0]
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	4798      	blx	r3
 8009206:	4603      	mov	r3, r0
 8009208:	73fb      	strb	r3, [r7, #15]

        return ret;
 800920a:	7bfb      	ldrb	r3, [r7, #15]
 800920c:	e12d      	b.n	800946a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	785b      	ldrb	r3, [r3, #1]
 8009212:	2b03      	cmp	r3, #3
 8009214:	d007      	beq.n	8009226 <USBD_StdEPReq+0x7a>
 8009216:	2b03      	cmp	r3, #3
 8009218:	f300 811b 	bgt.w	8009452 <USBD_StdEPReq+0x2a6>
 800921c:	2b00      	cmp	r3, #0
 800921e:	d072      	beq.n	8009306 <USBD_StdEPReq+0x15a>
 8009220:	2b01      	cmp	r3, #1
 8009222:	d03a      	beq.n	800929a <USBD_StdEPReq+0xee>
 8009224:	e115      	b.n	8009452 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922c:	2b02      	cmp	r3, #2
 800922e:	d002      	beq.n	8009236 <USBD_StdEPReq+0x8a>
 8009230:	2b03      	cmp	r3, #3
 8009232:	d015      	beq.n	8009260 <USBD_StdEPReq+0xb4>
 8009234:	e02b      	b.n	800928e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009236:	7bbb      	ldrb	r3, [r7, #14]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00c      	beq.n	8009256 <USBD_StdEPReq+0xaa>
 800923c:	7bbb      	ldrb	r3, [r7, #14]
 800923e:	2b80      	cmp	r3, #128	; 0x80
 8009240:	d009      	beq.n	8009256 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009242:	7bbb      	ldrb	r3, [r7, #14]
 8009244:	4619      	mov	r1, r3
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 f884 	bl	800a354 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800924c:	2180      	movs	r1, #128	; 0x80
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f001 f880 	bl	800a354 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009254:	e020      	b.n	8009298 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009256:	6839      	ldr	r1, [r7, #0]
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fc1e 	bl	8009a9a <USBD_CtlError>
              break;
 800925e:	e01b      	b.n	8009298 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	885b      	ldrh	r3, [r3, #2]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10e      	bne.n	8009286 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009268:	7bbb      	ldrb	r3, [r7, #14]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00b      	beq.n	8009286 <USBD_StdEPReq+0xda>
 800926e:	7bbb      	ldrb	r3, [r7, #14]
 8009270:	2b80      	cmp	r3, #128	; 0x80
 8009272:	d008      	beq.n	8009286 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	88db      	ldrh	r3, [r3, #6]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d104      	bne.n	8009286 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800927c:	7bbb      	ldrb	r3, [r7, #14]
 800927e:	4619      	mov	r1, r3
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f001 f867 	bl	800a354 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 fccf 	bl	8009c2a <USBD_CtlSendStatus>

              break;
 800928c:	e004      	b.n	8009298 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800928e:	6839      	ldr	r1, [r7, #0]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 fc02 	bl	8009a9a <USBD_CtlError>
              break;
 8009296:	bf00      	nop
          }
          break;
 8009298:	e0e0      	b.n	800945c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	d002      	beq.n	80092aa <USBD_StdEPReq+0xfe>
 80092a4:	2b03      	cmp	r3, #3
 80092a6:	d015      	beq.n	80092d4 <USBD_StdEPReq+0x128>
 80092a8:	e026      	b.n	80092f8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092aa:	7bbb      	ldrb	r3, [r7, #14]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d00c      	beq.n	80092ca <USBD_StdEPReq+0x11e>
 80092b0:	7bbb      	ldrb	r3, [r7, #14]
 80092b2:	2b80      	cmp	r3, #128	; 0x80
 80092b4:	d009      	beq.n	80092ca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80092b6:	7bbb      	ldrb	r3, [r7, #14]
 80092b8:	4619      	mov	r1, r3
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 f84a 	bl	800a354 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80092c0:	2180      	movs	r1, #128	; 0x80
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f001 f846 	bl	800a354 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80092c8:	e01c      	b.n	8009304 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80092ca:	6839      	ldr	r1, [r7, #0]
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 fbe4 	bl	8009a9a <USBD_CtlError>
              break;
 80092d2:	e017      	b.n	8009304 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	885b      	ldrh	r3, [r3, #2]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d112      	bne.n	8009302 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
 80092de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d004      	beq.n	80092f0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80092e6:	7bbb      	ldrb	r3, [r7, #14]
 80092e8:	4619      	mov	r1, r3
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f001 f851 	bl	800a392 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 fc9a 	bl	8009c2a <USBD_CtlSendStatus>
              }
              break;
 80092f6:	e004      	b.n	8009302 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80092f8:	6839      	ldr	r1, [r7, #0]
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fbcd 	bl	8009a9a <USBD_CtlError>
              break;
 8009300:	e000      	b.n	8009304 <USBD_StdEPReq+0x158>
              break;
 8009302:	bf00      	nop
          }
          break;
 8009304:	e0aa      	b.n	800945c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800930c:	2b02      	cmp	r3, #2
 800930e:	d002      	beq.n	8009316 <USBD_StdEPReq+0x16a>
 8009310:	2b03      	cmp	r3, #3
 8009312:	d032      	beq.n	800937a <USBD_StdEPReq+0x1ce>
 8009314:	e097      	b.n	8009446 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009316:	7bbb      	ldrb	r3, [r7, #14]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d007      	beq.n	800932c <USBD_StdEPReq+0x180>
 800931c:	7bbb      	ldrb	r3, [r7, #14]
 800931e:	2b80      	cmp	r3, #128	; 0x80
 8009320:	d004      	beq.n	800932c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 fbb8 	bl	8009a9a <USBD_CtlError>
                break;
 800932a:	e091      	b.n	8009450 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800932c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009330:	2b00      	cmp	r3, #0
 8009332:	da0b      	bge.n	800934c <USBD_StdEPReq+0x1a0>
 8009334:	7bbb      	ldrb	r3, [r7, #14]
 8009336:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800933a:	4613      	mov	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4413      	add	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	3310      	adds	r3, #16
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	4413      	add	r3, r2
 8009348:	3304      	adds	r3, #4
 800934a:	e00b      	b.n	8009364 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800934c:	7bbb      	ldrb	r3, [r7, #14]
 800934e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009352:	4613      	mov	r3, r2
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	4413      	add	r3, r2
 8009358:	009b      	lsls	r3, r3, #2
 800935a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	4413      	add	r3, r2
 8009362:	3304      	adds	r3, #4
 8009364:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	2200      	movs	r2, #0
 800936a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	2202      	movs	r2, #2
 8009370:	4619      	mov	r1, r3
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 fbfb 	bl	8009b6e <USBD_CtlSendData>
              break;
 8009378:	e06a      	b.n	8009450 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800937a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800937e:	2b00      	cmp	r3, #0
 8009380:	da11      	bge.n	80093a6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009382:	7bbb      	ldrb	r3, [r7, #14]
 8009384:	f003 020f 	and.w	r2, r3, #15
 8009388:	6879      	ldr	r1, [r7, #4]
 800938a:	4613      	mov	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	440b      	add	r3, r1
 8009394:	3318      	adds	r3, #24
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d117      	bne.n	80093cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800939c:	6839      	ldr	r1, [r7, #0]
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 fb7b 	bl	8009a9a <USBD_CtlError>
                  break;
 80093a4:	e054      	b.n	8009450 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80093a6:	7bbb      	ldrb	r3, [r7, #14]
 80093a8:	f003 020f 	and.w	r2, r3, #15
 80093ac:	6879      	ldr	r1, [r7, #4]
 80093ae:	4613      	mov	r3, r2
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	4413      	add	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	440b      	add	r3, r1
 80093b8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d104      	bne.n	80093cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80093c2:	6839      	ldr	r1, [r7, #0]
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 fb68 	bl	8009a9a <USBD_CtlError>
                  break;
 80093ca:	e041      	b.n	8009450 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	da0b      	bge.n	80093ec <USBD_StdEPReq+0x240>
 80093d4:	7bbb      	ldrb	r3, [r7, #14]
 80093d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80093da:	4613      	mov	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	3310      	adds	r3, #16
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	4413      	add	r3, r2
 80093e8:	3304      	adds	r3, #4
 80093ea:	e00b      	b.n	8009404 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093ec:	7bbb      	ldrb	r3, [r7, #14]
 80093ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093f2:	4613      	mov	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	4413      	add	r3, r2
 8009402:	3304      	adds	r3, #4
 8009404:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009406:	7bbb      	ldrb	r3, [r7, #14]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d002      	beq.n	8009412 <USBD_StdEPReq+0x266>
 800940c:	7bbb      	ldrb	r3, [r7, #14]
 800940e:	2b80      	cmp	r3, #128	; 0x80
 8009410:	d103      	bne.n	800941a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	2200      	movs	r2, #0
 8009416:	601a      	str	r2, [r3, #0]
 8009418:	e00e      	b.n	8009438 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800941a:	7bbb      	ldrb	r3, [r7, #14]
 800941c:	4619      	mov	r1, r3
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 ffd6 	bl	800a3d0 <USBD_LL_IsStallEP>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d003      	beq.n	8009432 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	2201      	movs	r2, #1
 800942e:	601a      	str	r2, [r3, #0]
 8009430:	e002      	b.n	8009438 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	2200      	movs	r2, #0
 8009436:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	2202      	movs	r2, #2
 800943c:	4619      	mov	r1, r3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 fb95 	bl	8009b6e <USBD_CtlSendData>
              break;
 8009444:	e004      	b.n	8009450 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 fb26 	bl	8009a9a <USBD_CtlError>
              break;
 800944e:	bf00      	nop
          }
          break;
 8009450:	e004      	b.n	800945c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fb20 	bl	8009a9a <USBD_CtlError>
          break;
 800945a:	bf00      	nop
      }
      break;
 800945c:	e004      	b.n	8009468 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800945e:	6839      	ldr	r1, [r7, #0]
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 fb1a 	bl	8009a9a <USBD_CtlError>
      break;
 8009466:	bf00      	nop
  }

  return ret;
 8009468:	7bfb      	ldrb	r3, [r7, #15]
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}
	...

08009474 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800947e:	2300      	movs	r3, #0
 8009480:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009482:	2300      	movs	r3, #0
 8009484:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009486:	2300      	movs	r3, #0
 8009488:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	885b      	ldrh	r3, [r3, #2]
 800948e:	0a1b      	lsrs	r3, r3, #8
 8009490:	b29b      	uxth	r3, r3
 8009492:	3b01      	subs	r3, #1
 8009494:	2b06      	cmp	r3, #6
 8009496:	f200 8128 	bhi.w	80096ea <USBD_GetDescriptor+0x276>
 800949a:	a201      	add	r2, pc, #4	; (adr r2, 80094a0 <USBD_GetDescriptor+0x2c>)
 800949c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a0:	080094bd 	.word	0x080094bd
 80094a4:	080094d5 	.word	0x080094d5
 80094a8:	08009515 	.word	0x08009515
 80094ac:	080096eb 	.word	0x080096eb
 80094b0:	080096eb 	.word	0x080096eb
 80094b4:	0800968b 	.word	0x0800968b
 80094b8:	080096b7 	.word	0x080096b7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	7c12      	ldrb	r2, [r2, #16]
 80094c8:	f107 0108 	add.w	r1, r7, #8
 80094cc:	4610      	mov	r0, r2
 80094ce:	4798      	blx	r3
 80094d0:	60f8      	str	r0, [r7, #12]
      break;
 80094d2:	e112      	b.n	80096fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	7c1b      	ldrb	r3, [r3, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d10d      	bne.n	80094f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e4:	f107 0208 	add.w	r2, r7, #8
 80094e8:	4610      	mov	r0, r2
 80094ea:	4798      	blx	r3
 80094ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3301      	adds	r3, #1
 80094f2:	2202      	movs	r2, #2
 80094f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80094f6:	e100      	b.n	80096fa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009500:	f107 0208 	add.w	r2, r7, #8
 8009504:	4610      	mov	r0, r2
 8009506:	4798      	blx	r3
 8009508:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3301      	adds	r3, #1
 800950e:	2202      	movs	r2, #2
 8009510:	701a      	strb	r2, [r3, #0]
      break;
 8009512:	e0f2      	b.n	80096fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	885b      	ldrh	r3, [r3, #2]
 8009518:	b2db      	uxtb	r3, r3
 800951a:	2b05      	cmp	r3, #5
 800951c:	f200 80ac 	bhi.w	8009678 <USBD_GetDescriptor+0x204>
 8009520:	a201      	add	r2, pc, #4	; (adr r2, 8009528 <USBD_GetDescriptor+0xb4>)
 8009522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009526:	bf00      	nop
 8009528:	08009541 	.word	0x08009541
 800952c:	08009575 	.word	0x08009575
 8009530:	080095a9 	.word	0x080095a9
 8009534:	080095dd 	.word	0x080095dd
 8009538:	08009611 	.word	0x08009611
 800953c:	08009645 	.word	0x08009645
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d00b      	beq.n	8009564 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	7c12      	ldrb	r2, [r2, #16]
 8009558:	f107 0108 	add.w	r1, r7, #8
 800955c:	4610      	mov	r0, r2
 800955e:	4798      	blx	r3
 8009560:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009562:	e091      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009564:	6839      	ldr	r1, [r7, #0]
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f000 fa97 	bl	8009a9a <USBD_CtlError>
            err++;
 800956c:	7afb      	ldrb	r3, [r7, #11]
 800956e:	3301      	adds	r3, #1
 8009570:	72fb      	strb	r3, [r7, #11]
          break;
 8009572:	e089      	b.n	8009688 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00b      	beq.n	8009598 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	7c12      	ldrb	r2, [r2, #16]
 800958c:	f107 0108 	add.w	r1, r7, #8
 8009590:	4610      	mov	r0, r2
 8009592:	4798      	blx	r3
 8009594:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009596:	e077      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009598:	6839      	ldr	r1, [r7, #0]
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 fa7d 	bl	8009a9a <USBD_CtlError>
            err++;
 80095a0:	7afb      	ldrb	r3, [r7, #11]
 80095a2:	3301      	adds	r3, #1
 80095a4:	72fb      	strb	r3, [r7, #11]
          break;
 80095a6:	e06f      	b.n	8009688 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d00b      	beq.n	80095cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	7c12      	ldrb	r2, [r2, #16]
 80095c0:	f107 0108 	add.w	r1, r7, #8
 80095c4:	4610      	mov	r0, r2
 80095c6:	4798      	blx	r3
 80095c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095ca:	e05d      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095cc:	6839      	ldr	r1, [r7, #0]
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 fa63 	bl	8009a9a <USBD_CtlError>
            err++;
 80095d4:	7afb      	ldrb	r3, [r7, #11]
 80095d6:	3301      	adds	r3, #1
 80095d8:	72fb      	strb	r3, [r7, #11]
          break;
 80095da:	e055      	b.n	8009688 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00b      	beq.n	8009600 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	687a      	ldr	r2, [r7, #4]
 80095f2:	7c12      	ldrb	r2, [r2, #16]
 80095f4:	f107 0108 	add.w	r1, r7, #8
 80095f8:	4610      	mov	r0, r2
 80095fa:	4798      	blx	r3
 80095fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095fe:	e043      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 fa49 	bl	8009a9a <USBD_CtlError>
            err++;
 8009608:	7afb      	ldrb	r3, [r7, #11]
 800960a:	3301      	adds	r3, #1
 800960c:	72fb      	strb	r3, [r7, #11]
          break;
 800960e:	e03b      	b.n	8009688 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009616:	695b      	ldr	r3, [r3, #20]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00b      	beq.n	8009634 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009622:	695b      	ldr	r3, [r3, #20]
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	7c12      	ldrb	r2, [r2, #16]
 8009628:	f107 0108 	add.w	r1, r7, #8
 800962c:	4610      	mov	r0, r2
 800962e:	4798      	blx	r3
 8009630:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009632:	e029      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009634:	6839      	ldr	r1, [r7, #0]
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 fa2f 	bl	8009a9a <USBD_CtlError>
            err++;
 800963c:	7afb      	ldrb	r3, [r7, #11]
 800963e:	3301      	adds	r3, #1
 8009640:	72fb      	strb	r3, [r7, #11]
          break;
 8009642:	e021      	b.n	8009688 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800964a:	699b      	ldr	r3, [r3, #24]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00b      	beq.n	8009668 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009656:	699b      	ldr	r3, [r3, #24]
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	7c12      	ldrb	r2, [r2, #16]
 800965c:	f107 0108 	add.w	r1, r7, #8
 8009660:	4610      	mov	r0, r2
 8009662:	4798      	blx	r3
 8009664:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009666:	e00f      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009668:	6839      	ldr	r1, [r7, #0]
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f000 fa15 	bl	8009a9a <USBD_CtlError>
            err++;
 8009670:	7afb      	ldrb	r3, [r7, #11]
 8009672:	3301      	adds	r3, #1
 8009674:	72fb      	strb	r3, [r7, #11]
          break;
 8009676:	e007      	b.n	8009688 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009678:	6839      	ldr	r1, [r7, #0]
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fa0d 	bl	8009a9a <USBD_CtlError>
          err++;
 8009680:	7afb      	ldrb	r3, [r7, #11]
 8009682:	3301      	adds	r3, #1
 8009684:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009686:	e038      	b.n	80096fa <USBD_GetDescriptor+0x286>
 8009688:	e037      	b.n	80096fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	7c1b      	ldrb	r3, [r3, #16]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d109      	bne.n	80096a6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800969a:	f107 0208 	add.w	r2, r7, #8
 800969e:	4610      	mov	r0, r2
 80096a0:	4798      	blx	r3
 80096a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096a4:	e029      	b.n	80096fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096a6:	6839      	ldr	r1, [r7, #0]
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 f9f6 	bl	8009a9a <USBD_CtlError>
        err++;
 80096ae:	7afb      	ldrb	r3, [r7, #11]
 80096b0:	3301      	adds	r3, #1
 80096b2:	72fb      	strb	r3, [r7, #11]
      break;
 80096b4:	e021      	b.n	80096fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	7c1b      	ldrb	r3, [r3, #16]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d10d      	bne.n	80096da <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c6:	f107 0208 	add.w	r2, r7, #8
 80096ca:	4610      	mov	r0, r2
 80096cc:	4798      	blx	r3
 80096ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	3301      	adds	r3, #1
 80096d4:	2207      	movs	r2, #7
 80096d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096d8:	e00f      	b.n	80096fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096da:	6839      	ldr	r1, [r7, #0]
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 f9dc 	bl	8009a9a <USBD_CtlError>
        err++;
 80096e2:	7afb      	ldrb	r3, [r7, #11]
 80096e4:	3301      	adds	r3, #1
 80096e6:	72fb      	strb	r3, [r7, #11]
      break;
 80096e8:	e007      	b.n	80096fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80096ea:	6839      	ldr	r1, [r7, #0]
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 f9d4 	bl	8009a9a <USBD_CtlError>
      err++;
 80096f2:	7afb      	ldrb	r3, [r7, #11]
 80096f4:	3301      	adds	r3, #1
 80096f6:	72fb      	strb	r3, [r7, #11]
      break;
 80096f8:	bf00      	nop
  }

  if (err != 0U)
 80096fa:	7afb      	ldrb	r3, [r7, #11]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d11c      	bne.n	800973a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009700:	893b      	ldrh	r3, [r7, #8]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d011      	beq.n	800972a <USBD_GetDescriptor+0x2b6>
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	88db      	ldrh	r3, [r3, #6]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00d      	beq.n	800972a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	88da      	ldrh	r2, [r3, #6]
 8009712:	893b      	ldrh	r3, [r7, #8]
 8009714:	4293      	cmp	r3, r2
 8009716:	bf28      	it	cs
 8009718:	4613      	movcs	r3, r2
 800971a:	b29b      	uxth	r3, r3
 800971c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800971e:	893b      	ldrh	r3, [r7, #8]
 8009720:	461a      	mov	r2, r3
 8009722:	68f9      	ldr	r1, [r7, #12]
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fa22 	bl	8009b6e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	88db      	ldrh	r3, [r3, #6]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d104      	bne.n	800973c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fa79 	bl	8009c2a <USBD_CtlSendStatus>
 8009738:	e000      	b.n	800973c <USBD_GetDescriptor+0x2c8>
    return;
 800973a:	bf00      	nop
    }
  }
}
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop

08009744 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	889b      	ldrh	r3, [r3, #4]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d130      	bne.n	80097b8 <USBD_SetAddress+0x74>
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	88db      	ldrh	r3, [r3, #6]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d12c      	bne.n	80097b8 <USBD_SetAddress+0x74>
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	885b      	ldrh	r3, [r3, #2]
 8009762:	2b7f      	cmp	r3, #127	; 0x7f
 8009764:	d828      	bhi.n	80097b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	885b      	ldrh	r3, [r3, #2]
 800976a:	b2db      	uxtb	r3, r3
 800976c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009770:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009778:	2b03      	cmp	r3, #3
 800977a:	d104      	bne.n	8009786 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800977c:	6839      	ldr	r1, [r7, #0]
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f98b 	bl	8009a9a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009784:	e01d      	b.n	80097c2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	7bfa      	ldrb	r2, [r7, #15]
 800978a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800978e:	7bfb      	ldrb	r3, [r7, #15]
 8009790:	4619      	mov	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fe48 	bl	800a428 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 fa46 	bl	8009c2a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800979e:	7bfb      	ldrb	r3, [r7, #15]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d004      	beq.n	80097ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2202      	movs	r2, #2
 80097a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097ac:	e009      	b.n	80097c2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097b6:	e004      	b.n	80097c2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 f96d 	bl	8009a9a <USBD_CtlError>
  }
}
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	3710      	adds	r7, #16
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
	...

080097cc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	885b      	ldrh	r3, [r3, #2]
 80097da:	b2da      	uxtb	r2, r3
 80097dc:	4b41      	ldr	r3, [pc, #260]	; (80098e4 <USBD_SetConfig+0x118>)
 80097de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097e0:	4b40      	ldr	r3, [pc, #256]	; (80098e4 <USBD_SetConfig+0x118>)
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d904      	bls.n	80097f2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80097e8:	6839      	ldr	r1, [r7, #0]
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 f955 	bl	8009a9a <USBD_CtlError>
 80097f0:	e075      	b.n	80098de <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097f8:	2b02      	cmp	r3, #2
 80097fa:	d002      	beq.n	8009802 <USBD_SetConfig+0x36>
 80097fc:	2b03      	cmp	r3, #3
 80097fe:	d023      	beq.n	8009848 <USBD_SetConfig+0x7c>
 8009800:	e062      	b.n	80098c8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009802:	4b38      	ldr	r3, [pc, #224]	; (80098e4 <USBD_SetConfig+0x118>)
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d01a      	beq.n	8009840 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800980a:	4b36      	ldr	r3, [pc, #216]	; (80098e4 <USBD_SetConfig+0x118>)
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	461a      	mov	r2, r3
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2203      	movs	r2, #3
 8009818:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800981c:	4b31      	ldr	r3, [pc, #196]	; (80098e4 <USBD_SetConfig+0x118>)
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	4619      	mov	r1, r3
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f7ff f9e7 	bl	8008bf6 <USBD_SetClassConfig>
 8009828:	4603      	mov	r3, r0
 800982a:	2b02      	cmp	r3, #2
 800982c:	d104      	bne.n	8009838 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800982e:	6839      	ldr	r1, [r7, #0]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 f932 	bl	8009a9a <USBD_CtlError>
            return;
 8009836:	e052      	b.n	80098de <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 f9f6 	bl	8009c2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800983e:	e04e      	b.n	80098de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f9f2 	bl	8009c2a <USBD_CtlSendStatus>
        break;
 8009846:	e04a      	b.n	80098de <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009848:	4b26      	ldr	r3, [pc, #152]	; (80098e4 <USBD_SetConfig+0x118>)
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d112      	bne.n	8009876 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2202      	movs	r2, #2
 8009854:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009858:	4b22      	ldr	r3, [pc, #136]	; (80098e4 <USBD_SetConfig+0x118>)
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	461a      	mov	r2, r3
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009862:	4b20      	ldr	r3, [pc, #128]	; (80098e4 <USBD_SetConfig+0x118>)
 8009864:	781b      	ldrb	r3, [r3, #0]
 8009866:	4619      	mov	r1, r3
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7ff f9e3 	bl	8008c34 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f9db 	bl	8009c2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009874:	e033      	b.n	80098de <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009876:	4b1b      	ldr	r3, [pc, #108]	; (80098e4 <USBD_SetConfig+0x118>)
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	429a      	cmp	r2, r3
 8009882:	d01d      	beq.n	80098c0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	b2db      	uxtb	r3, r3
 800988a:	4619      	mov	r1, r3
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f7ff f9d1 	bl	8008c34 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009892:	4b14      	ldr	r3, [pc, #80]	; (80098e4 <USBD_SetConfig+0x118>)
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800989c:	4b11      	ldr	r3, [pc, #68]	; (80098e4 <USBD_SetConfig+0x118>)
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	4619      	mov	r1, r3
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7ff f9a7 	bl	8008bf6 <USBD_SetClassConfig>
 80098a8:	4603      	mov	r3, r0
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d104      	bne.n	80098b8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f8f2 	bl	8009a9a <USBD_CtlError>
            return;
 80098b6:	e012      	b.n	80098de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f9b6 	bl	8009c2a <USBD_CtlSendStatus>
        break;
 80098be:	e00e      	b.n	80098de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f9b2 	bl	8009c2a <USBD_CtlSendStatus>
        break;
 80098c6:	e00a      	b.n	80098de <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80098c8:	6839      	ldr	r1, [r7, #0]
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 f8e5 	bl	8009a9a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80098d0:	4b04      	ldr	r3, [pc, #16]	; (80098e4 <USBD_SetConfig+0x118>)
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	4619      	mov	r1, r3
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f7ff f9ac 	bl	8008c34 <USBD_ClrClassConfig>
        break;
 80098dc:	bf00      	nop
    }
  }
}
 80098de:	3708      	adds	r7, #8
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	200003f0 	.word	0x200003f0

080098e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	88db      	ldrh	r3, [r3, #6]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d004      	beq.n	8009904 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80098fa:	6839      	ldr	r1, [r7, #0]
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f8cc 	bl	8009a9a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009902:	e022      	b.n	800994a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800990a:	2b02      	cmp	r3, #2
 800990c:	dc02      	bgt.n	8009914 <USBD_GetConfig+0x2c>
 800990e:	2b00      	cmp	r3, #0
 8009910:	dc03      	bgt.n	800991a <USBD_GetConfig+0x32>
 8009912:	e015      	b.n	8009940 <USBD_GetConfig+0x58>
 8009914:	2b03      	cmp	r3, #3
 8009916:	d00b      	beq.n	8009930 <USBD_GetConfig+0x48>
 8009918:	e012      	b.n	8009940 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	3308      	adds	r3, #8
 8009924:	2201      	movs	r2, #1
 8009926:	4619      	mov	r1, r3
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f920 	bl	8009b6e <USBD_CtlSendData>
        break;
 800992e:	e00c      	b.n	800994a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	3304      	adds	r3, #4
 8009934:	2201      	movs	r2, #1
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 f918 	bl	8009b6e <USBD_CtlSendData>
        break;
 800993e:	e004      	b.n	800994a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 f8a9 	bl	8009a9a <USBD_CtlError>
        break;
 8009948:	bf00      	nop
}
 800994a:	bf00      	nop
 800994c:	3708      	adds	r7, #8
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b082      	sub	sp, #8
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009962:	3b01      	subs	r3, #1
 8009964:	2b02      	cmp	r3, #2
 8009966:	d81e      	bhi.n	80099a6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	88db      	ldrh	r3, [r3, #6]
 800996c:	2b02      	cmp	r3, #2
 800996e:	d004      	beq.n	800997a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009970:	6839      	ldr	r1, [r7, #0]
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 f891 	bl	8009a9a <USBD_CtlError>
        break;
 8009978:	e01a      	b.n	80099b0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009986:	2b00      	cmp	r3, #0
 8009988:	d005      	beq.n	8009996 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	f043 0202 	orr.w	r2, r3, #2
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	330c      	adds	r3, #12
 800999a:	2202      	movs	r2, #2
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f8e5 	bl	8009b6e <USBD_CtlSendData>
      break;
 80099a4:	e004      	b.n	80099b0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80099a6:	6839      	ldr	r1, [r7, #0]
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f876 	bl	8009a9a <USBD_CtlError>
      break;
 80099ae:	bf00      	nop
  }
}
 80099b0:	bf00      	nop
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	885b      	ldrh	r3, [r3, #2]
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d106      	bne.n	80099d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2201      	movs	r2, #1
 80099ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 f929 	bl	8009c2a <USBD_CtlSendStatus>
  }
}
 80099d8:	bf00      	nop
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099f0:	3b01      	subs	r3, #1
 80099f2:	2b02      	cmp	r3, #2
 80099f4:	d80b      	bhi.n	8009a0e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	885b      	ldrh	r3, [r3, #2]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d10c      	bne.n	8009a18 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f90f 	bl	8009c2a <USBD_CtlSendStatus>
      }
      break;
 8009a0c:	e004      	b.n	8009a18 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009a0e:	6839      	ldr	r1, [r7, #0]
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 f842 	bl	8009a9a <USBD_CtlError>
      break;
 8009a16:	e000      	b.n	8009a1a <USBD_ClrFeature+0x3a>
      break;
 8009a18:	bf00      	nop
  }
}
 8009a1a:	bf00      	nop
 8009a1c:	3708      	adds	r7, #8
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b083      	sub	sp, #12
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	781a      	ldrb	r2, [r3, #0]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	785a      	ldrb	r2, [r3, #1]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	3302      	adds	r3, #2
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	b29a      	uxth	r2, r3
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	3303      	adds	r3, #3
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	021b      	lsls	r3, r3, #8
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	4413      	add	r3, r2
 8009a52:	b29a      	uxth	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	3304      	adds	r3, #4
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	b29a      	uxth	r2, r3
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	3305      	adds	r3, #5
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	021b      	lsls	r3, r3, #8
 8009a6a:	b29b      	uxth	r3, r3
 8009a6c:	4413      	add	r3, r2
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	3306      	adds	r3, #6
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	b29a      	uxth	r2, r3
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	3307      	adds	r3, #7
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	021b      	lsls	r3, r3, #8
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	4413      	add	r3, r2
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	80da      	strh	r2, [r3, #6]

}
 8009a90:	bf00      	nop
 8009a92:	370c      	adds	r7, #12
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bc80      	pop	{r7}
 8009a98:	4770      	bx	lr

08009a9a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009a9a:	b580      	push	{r7, lr}
 8009a9c:	b082      	sub	sp, #8
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
 8009aa2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009aa4:	2180      	movs	r1, #128	; 0x80
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 fc54 	bl	800a354 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009aac:	2100      	movs	r1, #0
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fc50 	bl	800a354 <USBD_LL_StallEP>
}
 8009ab4:	bf00      	nop
 8009ab6:	3708      	adds	r7, #8
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	60f8      	str	r0, [r7, #12]
 8009ac4:	60b9      	str	r1, [r7, #8]
 8009ac6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d032      	beq.n	8009b38 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	f000 f834 	bl	8009b40 <USBD_GetLen>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	3301      	adds	r3, #1
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	005b      	lsls	r3, r3, #1
 8009ae0:	b29a      	uxth	r2, r3
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009ae6:	7dfb      	ldrb	r3, [r7, #23]
 8009ae8:	1c5a      	adds	r2, r3, #1
 8009aea:	75fa      	strb	r2, [r7, #23]
 8009aec:	461a      	mov	r2, r3
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	4413      	add	r3, r2
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	7812      	ldrb	r2, [r2, #0]
 8009af6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009af8:	7dfb      	ldrb	r3, [r7, #23]
 8009afa:	1c5a      	adds	r2, r3, #1
 8009afc:	75fa      	strb	r2, [r7, #23]
 8009afe:	461a      	mov	r2, r3
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	4413      	add	r3, r2
 8009b04:	2203      	movs	r2, #3
 8009b06:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009b08:	e012      	b.n	8009b30 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	1c5a      	adds	r2, r3, #1
 8009b0e:	60fa      	str	r2, [r7, #12]
 8009b10:	7dfa      	ldrb	r2, [r7, #23]
 8009b12:	1c51      	adds	r1, r2, #1
 8009b14:	75f9      	strb	r1, [r7, #23]
 8009b16:	4611      	mov	r1, r2
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	440a      	add	r2, r1
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009b20:	7dfb      	ldrb	r3, [r7, #23]
 8009b22:	1c5a      	adds	r2, r3, #1
 8009b24:	75fa      	strb	r2, [r7, #23]
 8009b26:	461a      	mov	r2, r3
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	4413      	add	r3, r2
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1e8      	bne.n	8009b0a <USBD_GetString+0x4e>
    }
  }
}
 8009b38:	bf00      	nop
 8009b3a:	3718      	adds	r7, #24
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b085      	sub	sp, #20
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009b4c:	e005      	b.n	8009b5a <USBD_GetLen+0x1a>
  {
    len++;
 8009b4e:	7bfb      	ldrb	r3, [r7, #15]
 8009b50:	3301      	adds	r3, #1
 8009b52:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	3301      	adds	r3, #1
 8009b58:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1f5      	bne.n	8009b4e <USBD_GetLen+0xe>
  }

  return len;
 8009b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3714      	adds	r7, #20
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bc80      	pop	{r7}
 8009b6c:	4770      	bx	lr

08009b6e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b084      	sub	sp, #16
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	60f8      	str	r0, [r7, #12]
 8009b76:	60b9      	str	r1, [r7, #8]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2202      	movs	r2, #2
 8009b80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009b84:	88fa      	ldrh	r2, [r7, #6]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009b8a:	88fa      	ldrh	r2, [r7, #6]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b90:	88fb      	ldrh	r3, [r7, #6]
 8009b92:	68ba      	ldr	r2, [r7, #8]
 8009b94:	2100      	movs	r1, #0
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	f000 fc65 	bl	800a466 <USBD_LL_Transmit>

  return USBD_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3710      	adds	r7, #16
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}

08009ba6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009ba6:	b580      	push	{r7, lr}
 8009ba8:	b084      	sub	sp, #16
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	60f8      	str	r0, [r7, #12]
 8009bae:	60b9      	str	r1, [r7, #8]
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bb4:	88fb      	ldrh	r3, [r7, #6]
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	2100      	movs	r1, #0
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 fc53 	bl	800a466 <USBD_LL_Transmit>

  return USBD_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	60f8      	str	r0, [r7, #12]
 8009bd2:	60b9      	str	r1, [r7, #8]
 8009bd4:	4613      	mov	r3, r2
 8009bd6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2203      	movs	r2, #3
 8009bdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009be0:	88fa      	ldrh	r2, [r7, #6]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009be8:	88fa      	ldrh	r2, [r7, #6]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009bf0:	88fb      	ldrh	r3, [r7, #6]
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f000 fc58 	bl	800a4ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
 8009c0e:	60b9      	str	r1, [r7, #8]
 8009c10:	4613      	mov	r3, r2
 8009c12:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c14:	88fb      	ldrh	r3, [r7, #6]
 8009c16:	68ba      	ldr	r2, [r7, #8]
 8009c18:	2100      	movs	r1, #0
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 fc46 	bl	800a4ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c20:	2300      	movs	r3, #0
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3710      	adds	r7, #16
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b082      	sub	sp, #8
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2204      	movs	r2, #4
 8009c36:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	2100      	movs	r1, #0
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fc10 	bl	800a466 <USBD_LL_Transmit>

  return USBD_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3708      	adds	r7, #8
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2205      	movs	r2, #5
 8009c5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c60:	2300      	movs	r3, #0
 8009c62:	2200      	movs	r2, #0
 8009c64:	2100      	movs	r1, #0
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 fc20 	bl	800a4ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c6c:	2300      	movs	r3, #0
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3708      	adds	r7, #8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
	...

08009c78 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	4912      	ldr	r1, [pc, #72]	; (8009cc8 <MX_USB_DEVICE_Init+0x50>)
 8009c80:	4812      	ldr	r0, [pc, #72]	; (8009ccc <MX_USB_DEVICE_Init+0x54>)
 8009c82:	f7fe ff5e 	bl	8008b42 <USBD_Init>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d001      	beq.n	8009c90 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009c8c:	f7f6 fe24 	bl	80008d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009c90:	490f      	ldr	r1, [pc, #60]	; (8009cd0 <MX_USB_DEVICE_Init+0x58>)
 8009c92:	480e      	ldr	r0, [pc, #56]	; (8009ccc <MX_USB_DEVICE_Init+0x54>)
 8009c94:	f7fe ff80 	bl	8008b98 <USBD_RegisterClass>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d001      	beq.n	8009ca2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009c9e:	f7f6 fe1b 	bl	80008d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009ca2:	490c      	ldr	r1, [pc, #48]	; (8009cd4 <MX_USB_DEVICE_Init+0x5c>)
 8009ca4:	4809      	ldr	r0, [pc, #36]	; (8009ccc <MX_USB_DEVICE_Init+0x54>)
 8009ca6:	f7fe feb1 	bl	8008a0c <USBD_CDC_RegisterInterface>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009cb0:	f7f6 fe12 	bl	80008d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009cb4:	4805      	ldr	r0, [pc, #20]	; (8009ccc <MX_USB_DEVICE_Init+0x54>)
 8009cb6:	f7fe ff88 	bl	8008bca <USBD_Start>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d001      	beq.n	8009cc4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009cc0:	f7f6 fe0a 	bl	80008d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009cc4:	bf00      	nop
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	2000014c 	.word	0x2000014c
 8009ccc:	200003f4 	.word	0x200003f4
 8009cd0:	20000038 	.word	0x20000038
 8009cd4:	2000013c 	.word	0x2000013c

08009cd8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009cdc:	2200      	movs	r2, #0
 8009cde:	4905      	ldr	r1, [pc, #20]	; (8009cf4 <CDC_Init_FS+0x1c>)
 8009ce0:	4805      	ldr	r0, [pc, #20]	; (8009cf8 <CDC_Init_FS+0x20>)
 8009ce2:	f7fe fea9 	bl	8008a38 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009ce6:	4905      	ldr	r1, [pc, #20]	; (8009cfc <CDC_Init_FS+0x24>)
 8009ce8:	4803      	ldr	r0, [pc, #12]	; (8009cf8 <CDC_Init_FS+0x20>)
 8009cea:	f7fe febe 	bl	8008a6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009cee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	20000aa0 	.word	0x20000aa0
 8009cf8:	200003f4 	.word	0x200003f4
 8009cfc:	200006b8 	.word	0x200006b8

08009d00 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009d00:	b480      	push	{r7}
 8009d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009d04:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bc80      	pop	{r7}
 8009d0c:	4770      	bx	lr
	...

08009d10 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	4603      	mov	r3, r0
 8009d18:	6039      	str	r1, [r7, #0]
 8009d1a:	71fb      	strb	r3, [r7, #7]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009d20:	79fb      	ldrb	r3, [r7, #7]
 8009d22:	2b23      	cmp	r3, #35	; 0x23
 8009d24:	d84a      	bhi.n	8009dbc <CDC_Control_FS+0xac>
 8009d26:	a201      	add	r2, pc, #4	; (adr r2, 8009d2c <CDC_Control_FS+0x1c>)
 8009d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2c:	08009dbd 	.word	0x08009dbd
 8009d30:	08009dbd 	.word	0x08009dbd
 8009d34:	08009dbd 	.word	0x08009dbd
 8009d38:	08009dbd 	.word	0x08009dbd
 8009d3c:	08009dbd 	.word	0x08009dbd
 8009d40:	08009dbd 	.word	0x08009dbd
 8009d44:	08009dbd 	.word	0x08009dbd
 8009d48:	08009dbd 	.word	0x08009dbd
 8009d4c:	08009dbd 	.word	0x08009dbd
 8009d50:	08009dbd 	.word	0x08009dbd
 8009d54:	08009dbd 	.word	0x08009dbd
 8009d58:	08009dbd 	.word	0x08009dbd
 8009d5c:	08009dbd 	.word	0x08009dbd
 8009d60:	08009dbd 	.word	0x08009dbd
 8009d64:	08009dbd 	.word	0x08009dbd
 8009d68:	08009dbd 	.word	0x08009dbd
 8009d6c:	08009dbd 	.word	0x08009dbd
 8009d70:	08009dbd 	.word	0x08009dbd
 8009d74:	08009dbd 	.word	0x08009dbd
 8009d78:	08009dbd 	.word	0x08009dbd
 8009d7c:	08009dbd 	.word	0x08009dbd
 8009d80:	08009dbd 	.word	0x08009dbd
 8009d84:	08009dbd 	.word	0x08009dbd
 8009d88:	08009dbd 	.word	0x08009dbd
 8009d8c:	08009dbd 	.word	0x08009dbd
 8009d90:	08009dbd 	.word	0x08009dbd
 8009d94:	08009dbd 	.word	0x08009dbd
 8009d98:	08009dbd 	.word	0x08009dbd
 8009d9c:	08009dbd 	.word	0x08009dbd
 8009da0:	08009dbd 	.word	0x08009dbd
 8009da4:	08009dbd 	.word	0x08009dbd
 8009da8:	08009dbd 	.word	0x08009dbd
 8009dac:	08009dbd 	.word	0x08009dbd
 8009db0:	08009dbd 	.word	0x08009dbd
 8009db4:	08009dbd 	.word	0x08009dbd
 8009db8:	08009dbd 	.word	0x08009dbd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009dbc:	bf00      	nop
  }

  return (USBD_OK);
 8009dbe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bc80      	pop	{r7}
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop

08009dcc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009dd6:	6879      	ldr	r1, [r7, #4]
 8009dd8:	4805      	ldr	r0, [pc, #20]	; (8009df0 <CDC_Receive_FS+0x24>)
 8009dda:	f7fe fe46 	bl	8008a6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009dde:	4804      	ldr	r0, [pc, #16]	; (8009df0 <CDC_Receive_FS+0x24>)
 8009de0:	f7fe fe85 	bl	8008aee <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009de4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3708      	adds	r7, #8
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	200003f4 	.word	0x200003f4

08009df4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009e00:	2300      	movs	r3, #0
 8009e02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009e04:	4b0d      	ldr	r3, [pc, #52]	; (8009e3c <CDC_Transmit_FS+0x48>)
 8009e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d001      	beq.n	8009e1a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e00b      	b.n	8009e32 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009e1a:	887b      	ldrh	r3, [r7, #2]
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	6879      	ldr	r1, [r7, #4]
 8009e20:	4806      	ldr	r0, [pc, #24]	; (8009e3c <CDC_Transmit_FS+0x48>)
 8009e22:	f7fe fe09 	bl	8008a38 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009e26:	4805      	ldr	r0, [pc, #20]	; (8009e3c <CDC_Transmit_FS+0x48>)
 8009e28:	f7fe fe32 	bl	8008a90 <USBD_CDC_TransmitPacket>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	200003f4 	.word	0x200003f4

08009e40 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b083      	sub	sp, #12
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	4603      	mov	r3, r0
 8009e48:	6039      	str	r1, [r7, #0]
 8009e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	2212      	movs	r2, #18
 8009e50:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009e52:	4b03      	ldr	r3, [pc, #12]	; (8009e60 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bc80      	pop	{r7}
 8009e5c:	4770      	bx	lr
 8009e5e:	bf00      	nop
 8009e60:	20000168 	.word	0x20000168

08009e64 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	6039      	str	r1, [r7, #0]
 8009e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2204      	movs	r2, #4
 8009e74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009e76:	4b03      	ldr	r3, [pc, #12]	; (8009e84 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bc80      	pop	{r7}
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	2000017c 	.word	0x2000017c

08009e88 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	4603      	mov	r3, r0
 8009e90:	6039      	str	r1, [r7, #0]
 8009e92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e94:	79fb      	ldrb	r3, [r7, #7]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d105      	bne.n	8009ea6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e9a:	683a      	ldr	r2, [r7, #0]
 8009e9c:	4907      	ldr	r1, [pc, #28]	; (8009ebc <USBD_FS_ProductStrDescriptor+0x34>)
 8009e9e:	4808      	ldr	r0, [pc, #32]	; (8009ec0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009ea0:	f7ff fe0c 	bl	8009abc <USBD_GetString>
 8009ea4:	e004      	b.n	8009eb0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009ea6:	683a      	ldr	r2, [r7, #0]
 8009ea8:	4904      	ldr	r1, [pc, #16]	; (8009ebc <USBD_FS_ProductStrDescriptor+0x34>)
 8009eaa:	4805      	ldr	r0, [pc, #20]	; (8009ec0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009eac:	f7ff fe06 	bl	8009abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009eb0:	4b02      	ldr	r3, [pc, #8]	; (8009ebc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3708      	adds	r7, #8
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	20000e88 	.word	0x20000e88
 8009ec0:	0800af50 	.word	0x0800af50

08009ec4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	4603      	mov	r3, r0
 8009ecc:	6039      	str	r1, [r7, #0]
 8009ece:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	4904      	ldr	r1, [pc, #16]	; (8009ee4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009ed4:	4804      	ldr	r0, [pc, #16]	; (8009ee8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009ed6:	f7ff fdf1 	bl	8009abc <USBD_GetString>
  return USBD_StrDesc;
 8009eda:	4b02      	ldr	r3, [pc, #8]	; (8009ee4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	20000e88 	.word	0x20000e88
 8009ee8:	0800af68 	.word	0x0800af68

08009eec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b082      	sub	sp, #8
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	6039      	str	r1, [r7, #0]
 8009ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	221a      	movs	r2, #26
 8009efc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009efe:	f000 f843 	bl	8009f88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009f02:	4b02      	ldr	r3, [pc, #8]	; (8009f0c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	20000180 	.word	0x20000180

08009f10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	6039      	str	r1, [r7, #0]
 8009f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009f1c:	79fb      	ldrb	r3, [r7, #7]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d105      	bne.n	8009f2e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	4907      	ldr	r1, [pc, #28]	; (8009f44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f26:	4808      	ldr	r0, [pc, #32]	; (8009f48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f28:	f7ff fdc8 	bl	8009abc <USBD_GetString>
 8009f2c:	e004      	b.n	8009f38 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	4904      	ldr	r1, [pc, #16]	; (8009f44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f32:	4805      	ldr	r0, [pc, #20]	; (8009f48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f34:	f7ff fdc2 	bl	8009abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f38:	4b02      	ldr	r3, [pc, #8]	; (8009f44 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	20000e88 	.word	0x20000e88
 8009f48:	0800af7c 	.word	0x0800af7c

08009f4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	6039      	str	r1, [r7, #0]
 8009f56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f58:	79fb      	ldrb	r3, [r7, #7]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d105      	bne.n	8009f6a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f5e:	683a      	ldr	r2, [r7, #0]
 8009f60:	4907      	ldr	r1, [pc, #28]	; (8009f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f62:	4808      	ldr	r0, [pc, #32]	; (8009f84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f64:	f7ff fdaa 	bl	8009abc <USBD_GetString>
 8009f68:	e004      	b.n	8009f74 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	4904      	ldr	r1, [pc, #16]	; (8009f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f6e:	4805      	ldr	r0, [pc, #20]	; (8009f84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f70:	f7ff fda4 	bl	8009abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f74:	4b02      	ldr	r3, [pc, #8]	; (8009f80 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3708      	adds	r7, #8
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	20000e88 	.word	0x20000e88
 8009f84:	0800af88 	.word	0x0800af88

08009f88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009f8e:	4b0f      	ldr	r3, [pc, #60]	; (8009fcc <Get_SerialNum+0x44>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009f94:	4b0e      	ldr	r3, [pc, #56]	; (8009fd0 <Get_SerialNum+0x48>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009f9a:	4b0e      	ldr	r3, [pc, #56]	; (8009fd4 <Get_SerialNum+0x4c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d009      	beq.n	8009fc2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009fae:	2208      	movs	r2, #8
 8009fb0:	4909      	ldr	r1, [pc, #36]	; (8009fd8 <Get_SerialNum+0x50>)
 8009fb2:	68f8      	ldr	r0, [r7, #12]
 8009fb4:	f000 f814 	bl	8009fe0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009fb8:	2204      	movs	r2, #4
 8009fba:	4908      	ldr	r1, [pc, #32]	; (8009fdc <Get_SerialNum+0x54>)
 8009fbc:	68b8      	ldr	r0, [r7, #8]
 8009fbe:	f000 f80f 	bl	8009fe0 <IntToUnicode>
  }
}
 8009fc2:	bf00      	nop
 8009fc4:	3710      	adds	r7, #16
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	1ffff7e8 	.word	0x1ffff7e8
 8009fd0:	1ffff7ec 	.word	0x1ffff7ec
 8009fd4:	1ffff7f0 	.word	0x1ffff7f0
 8009fd8:	20000182 	.word	0x20000182
 8009fdc:	20000192 	.word	0x20000192

08009fe0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b087      	sub	sp, #28
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	60f8      	str	r0, [r7, #12]
 8009fe8:	60b9      	str	r1, [r7, #8]
 8009fea:	4613      	mov	r3, r2
 8009fec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	75fb      	strb	r3, [r7, #23]
 8009ff6:	e027      	b.n	800a048 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	0f1b      	lsrs	r3, r3, #28
 8009ffc:	2b09      	cmp	r3, #9
 8009ffe:	d80b      	bhi.n	800a018 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	0f1b      	lsrs	r3, r3, #28
 800a004:	b2da      	uxtb	r2, r3
 800a006:	7dfb      	ldrb	r3, [r7, #23]
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	4619      	mov	r1, r3
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	440b      	add	r3, r1
 800a010:	3230      	adds	r2, #48	; 0x30
 800a012:	b2d2      	uxtb	r2, r2
 800a014:	701a      	strb	r2, [r3, #0]
 800a016:	e00a      	b.n	800a02e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	0f1b      	lsrs	r3, r3, #28
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	005b      	lsls	r3, r3, #1
 800a022:	4619      	mov	r1, r3
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	440b      	add	r3, r1
 800a028:	3237      	adds	r2, #55	; 0x37
 800a02a:	b2d2      	uxtb	r2, r2
 800a02c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	011b      	lsls	r3, r3, #4
 800a032:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a034:	7dfb      	ldrb	r3, [r7, #23]
 800a036:	005b      	lsls	r3, r3, #1
 800a038:	3301      	adds	r3, #1
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	4413      	add	r3, r2
 800a03e:	2200      	movs	r2, #0
 800a040:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	3301      	adds	r3, #1
 800a046:	75fb      	strb	r3, [r7, #23]
 800a048:	7dfa      	ldrb	r2, [r7, #23]
 800a04a:	79fb      	ldrb	r3, [r7, #7]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d3d3      	bcc.n	8009ff8 <IntToUnicode+0x18>
  }
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	371c      	adds	r7, #28
 800a056:	46bd      	mov	sp, r7
 800a058:	bc80      	pop	{r7}
 800a05a:	4770      	bx	lr

0800a05c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a0d      	ldr	r2, [pc, #52]	; (800a0a0 <HAL_PCD_MspInit+0x44>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d113      	bne.n	800a096 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a06e:	4b0d      	ldr	r3, [pc, #52]	; (800a0a4 <HAL_PCD_MspInit+0x48>)
 800a070:	69db      	ldr	r3, [r3, #28]
 800a072:	4a0c      	ldr	r2, [pc, #48]	; (800a0a4 <HAL_PCD_MspInit+0x48>)
 800a074:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a078:	61d3      	str	r3, [r2, #28]
 800a07a:	4b0a      	ldr	r3, [pc, #40]	; (800a0a4 <HAL_PCD_MspInit+0x48>)
 800a07c:	69db      	ldr	r3, [r3, #28]
 800a07e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a086:	2200      	movs	r2, #0
 800a088:	2100      	movs	r1, #0
 800a08a:	2014      	movs	r0, #20
 800a08c:	f7f7 fb5d 	bl	800174a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a090:	2014      	movs	r0, #20
 800a092:	f7f7 fb76 	bl	8001782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a096:	bf00      	nop
 800a098:	3710      	adds	r7, #16
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}
 800a09e:	bf00      	nop
 800a0a0:	40005c00 	.word	0x40005c00
 800a0a4:	40021000 	.word	0x40021000

0800a0a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a0bc:	4619      	mov	r1, r3
 800a0be:	4610      	mov	r0, r2
 800a0c0:	f7fe fdcb 	bl	8008c5a <USBD_LL_SetupStage>
}
 800a0c4:	bf00      	nop
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b082      	sub	sp, #8
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a0de:	78fa      	ldrb	r2, [r7, #3]
 800a0e0:	6879      	ldr	r1, [r7, #4]
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	009b      	lsls	r3, r3, #2
 800a0e6:	4413      	add	r3, r2
 800a0e8:	00db      	lsls	r3, r3, #3
 800a0ea:	440b      	add	r3, r1
 800a0ec:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	78fb      	ldrb	r3, [r7, #3]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	f7fe fdfd 	bl	8008cf4 <USBD_LL_DataOutStage>
}
 800a0fa:	bf00      	nop
 800a0fc:	3708      	adds	r7, #8
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}

0800a102 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a102:	b580      	push	{r7, lr}
 800a104:	b082      	sub	sp, #8
 800a106:	af00      	add	r7, sp, #0
 800a108:	6078      	str	r0, [r7, #4]
 800a10a:	460b      	mov	r3, r1
 800a10c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a114:	78fa      	ldrb	r2, [r7, #3]
 800a116:	6879      	ldr	r1, [r7, #4]
 800a118:	4613      	mov	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	4413      	add	r3, r2
 800a11e:	00db      	lsls	r3, r3, #3
 800a120:	440b      	add	r3, r1
 800a122:	333c      	adds	r3, #60	; 0x3c
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	78fb      	ldrb	r3, [r7, #3]
 800a128:	4619      	mov	r1, r3
 800a12a:	f7fe fe54 	bl	8008dd6 <USBD_LL_DataInStage>
}
 800a12e:	bf00      	nop
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}

0800a136 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a136:	b580      	push	{r7, lr}
 800a138:	b082      	sub	sp, #8
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a144:	4618      	mov	r0, r3
 800a146:	f7fe ff64 	bl	8009012 <USBD_LL_SOF>
}
 800a14a:	bf00      	nop
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}

0800a152 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a152:	b580      	push	{r7, lr}
 800a154:	b084      	sub	sp, #16
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a15a:	2301      	movs	r3, #1
 800a15c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	2b02      	cmp	r3, #2
 800a164:	d001      	beq.n	800a16a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a166:	f7f6 fbb7 	bl	80008d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a170:	7bfa      	ldrb	r2, [r7, #15]
 800a172:	4611      	mov	r1, r2
 800a174:	4618      	mov	r0, r3
 800a176:	f7fe ff14 	bl	8008fa2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a180:	4618      	mov	r0, r3
 800a182:	f7fe fecd 	bl	8008f20 <USBD_LL_Reset>
}
 800a186:	bf00      	nop
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}
	...

0800a190 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe ff0e 	bl	8008fc0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	699b      	ldr	r3, [r3, #24]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d005      	beq.n	800a1b8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a1ac:	4b04      	ldr	r3, [pc, #16]	; (800a1c0 <HAL_PCD_SuspendCallback+0x30>)
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	4a03      	ldr	r2, [pc, #12]	; (800a1c0 <HAL_PCD_SuspendCallback+0x30>)
 800a1b2:	f043 0306 	orr.w	r3, r3, #6
 800a1b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a1b8:	bf00      	nop
 800a1ba:	3708      	adds	r7, #8
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}
 800a1c0:	e000ed00 	.word	0xe000ed00

0800a1c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7fe ff08 	bl	8008fe8 <USBD_LL_Resume>
}
 800a1d8:	bf00      	nop
 800a1da:	3708      	adds	r7, #8
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b082      	sub	sp, #8
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a1e8:	4a28      	ldr	r2, [pc, #160]	; (800a28c <USBD_LL_Init+0xac>)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a26      	ldr	r2, [pc, #152]	; (800a28c <USBD_LL_Init+0xac>)
 800a1f4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a1f8:	4b24      	ldr	r3, [pc, #144]	; (800a28c <USBD_LL_Init+0xac>)
 800a1fa:	4a25      	ldr	r2, [pc, #148]	; (800a290 <USBD_LL_Init+0xb0>)
 800a1fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a1fe:	4b23      	ldr	r3, [pc, #140]	; (800a28c <USBD_LL_Init+0xac>)
 800a200:	2208      	movs	r2, #8
 800a202:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a204:	4b21      	ldr	r3, [pc, #132]	; (800a28c <USBD_LL_Init+0xac>)
 800a206:	2202      	movs	r2, #2
 800a208:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a20a:	4b20      	ldr	r3, [pc, #128]	; (800a28c <USBD_LL_Init+0xac>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a210:	4b1e      	ldr	r3, [pc, #120]	; (800a28c <USBD_LL_Init+0xac>)
 800a212:	2200      	movs	r2, #0
 800a214:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a216:	4b1d      	ldr	r3, [pc, #116]	; (800a28c <USBD_LL_Init+0xac>)
 800a218:	2200      	movs	r2, #0
 800a21a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a21c:	481b      	ldr	r0, [pc, #108]	; (800a28c <USBD_LL_Init+0xac>)
 800a21e:	f7f7 fc67 	bl	8001af0 <HAL_PCD_Init>
 800a222:	4603      	mov	r3, r0
 800a224:	2b00      	cmp	r3, #0
 800a226:	d001      	beq.n	800a22c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a228:	f7f6 fb56 	bl	80008d8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a232:	2318      	movs	r3, #24
 800a234:	2200      	movs	r2, #0
 800a236:	2100      	movs	r1, #0
 800a238:	f7f9 f8db 	bl	80033f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a242:	2358      	movs	r3, #88	; 0x58
 800a244:	2200      	movs	r2, #0
 800a246:	2180      	movs	r1, #128	; 0x80
 800a248:	f7f9 f8d3 	bl	80033f2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a252:	23c0      	movs	r3, #192	; 0xc0
 800a254:	2200      	movs	r2, #0
 800a256:	2181      	movs	r1, #129	; 0x81
 800a258:	f7f9 f8cb 	bl	80033f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a262:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a266:	2200      	movs	r2, #0
 800a268:	2101      	movs	r1, #1
 800a26a:	f7f9 f8c2 	bl	80033f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a274:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a278:	2200      	movs	r2, #0
 800a27a:	2182      	movs	r1, #130	; 0x82
 800a27c:	f7f9 f8b9 	bl	80033f2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a280:	2300      	movs	r3, #0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20001088 	.word	0x20001088
 800a290:	40005c00 	.word	0x40005c00

0800a294 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a29c:	2300      	movs	r3, #0
 800a29e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f7f7 fd2b 	bl	8001d06 <HAL_PCD_Start>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2b4:	7bfb      	ldrb	r3, [r7, #15]
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 f94e 	bl	800a558 <USBD_Get_USB_Status>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}

0800a2ca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a2ca:	b580      	push	{r7, lr}
 800a2cc:	b084      	sub	sp, #16
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	4608      	mov	r0, r1
 800a2d4:	4611      	mov	r1, r2
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	4603      	mov	r3, r0
 800a2da:	70fb      	strb	r3, [r7, #3]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70bb      	strb	r3, [r7, #2]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a2f2:	78bb      	ldrb	r3, [r7, #2]
 800a2f4:	883a      	ldrh	r2, [r7, #0]
 800a2f6:	78f9      	ldrb	r1, [r7, #3]
 800a2f8:	f7f7 fea3 	bl	8002042 <HAL_PCD_EP_Open>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a300:	7bfb      	ldrb	r3, [r7, #15]
 800a302:	4618      	mov	r0, r3
 800a304:	f000 f928 	bl	800a558 <USBD_Get_USB_Status>
 800a308:	4603      	mov	r3, r0
 800a30a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a30c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b084      	sub	sp, #16
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
 800a31e:	460b      	mov	r3, r1
 800a320:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a322:	2300      	movs	r3, #0
 800a324:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a326:	2300      	movs	r3, #0
 800a328:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a330:	78fa      	ldrb	r2, [r7, #3]
 800a332:	4611      	mov	r1, r2
 800a334:	4618      	mov	r0, r3
 800a336:	f7f7 feea 	bl	800210e <HAL_PCD_EP_Close>
 800a33a:	4603      	mov	r3, r0
 800a33c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a33e:	7bfb      	ldrb	r3, [r7, #15]
 800a340:	4618      	mov	r0, r3
 800a342:	f000 f909 	bl	800a558 <USBD_Get_USB_Status>
 800a346:	4603      	mov	r3, r0
 800a348:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a34a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3710      	adds	r7, #16
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	460b      	mov	r3, r1
 800a35e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a360:	2300      	movs	r3, #0
 800a362:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a36e:	78fa      	ldrb	r2, [r7, #3]
 800a370:	4611      	mov	r1, r2
 800a372:	4618      	mov	r0, r3
 800a374:	f7f7 ffaa 	bl	80022cc <HAL_PCD_EP_SetStall>
 800a378:	4603      	mov	r3, r0
 800a37a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a37c:	7bfb      	ldrb	r3, [r7, #15]
 800a37e:	4618      	mov	r0, r3
 800a380:	f000 f8ea 	bl	800a558 <USBD_Get_USB_Status>
 800a384:	4603      	mov	r3, r0
 800a386:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a388:	7bbb      	ldrb	r3, [r7, #14]
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a392:	b580      	push	{r7, lr}
 800a394:	b084      	sub	sp, #16
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]
 800a39a:	460b      	mov	r3, r1
 800a39c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3ac:	78fa      	ldrb	r2, [r7, #3]
 800a3ae:	4611      	mov	r1, r2
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7f7 ffeb 	bl	800238c <HAL_PCD_EP_ClrStall>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3ba:	7bfb      	ldrb	r3, [r7, #15]
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f000 f8cb 	bl	800a558 <USBD_Get_USB_Status>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	460b      	mov	r3, r1
 800a3da:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3e2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a3e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	da0c      	bge.n	800a406 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a3ec:	78fb      	ldrb	r3, [r7, #3]
 800a3ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3f2:	68f9      	ldr	r1, [r7, #12]
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	4413      	add	r3, r2
 800a3fc:	00db      	lsls	r3, r3, #3
 800a3fe:	440b      	add	r3, r1
 800a400:	3302      	adds	r3, #2
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	e00b      	b.n	800a41e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a406:	78fb      	ldrb	r3, [r7, #3]
 800a408:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a40c:	68f9      	ldr	r1, [r7, #12]
 800a40e:	4613      	mov	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	4413      	add	r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	440b      	add	r3, r1
 800a418:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a41c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3714      	adds	r7, #20
 800a422:	46bd      	mov	sp, r7
 800a424:	bc80      	pop	{r7}
 800a426:	4770      	bx	lr

0800a428 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b084      	sub	sp, #16
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a438:	2300      	movs	r3, #0
 800a43a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a442:	78fa      	ldrb	r2, [r7, #3]
 800a444:	4611      	mov	r1, r2
 800a446:	4618      	mov	r0, r3
 800a448:	f7f7 fdd6 	bl	8001ff8 <HAL_PCD_SetAddress>
 800a44c:	4603      	mov	r3, r0
 800a44e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a450:	7bfb      	ldrb	r3, [r7, #15]
 800a452:	4618      	mov	r0, r3
 800a454:	f000 f880 	bl	800a558 <USBD_Get_USB_Status>
 800a458:	4603      	mov	r3, r0
 800a45a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a45c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3710      	adds	r7, #16
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b086      	sub	sp, #24
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	60f8      	str	r0, [r7, #12]
 800a46e:	607a      	str	r2, [r7, #4]
 800a470:	461a      	mov	r2, r3
 800a472:	460b      	mov	r3, r1
 800a474:	72fb      	strb	r3, [r7, #11]
 800a476:	4613      	mov	r3, r2
 800a478:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a47a:	2300      	movs	r3, #0
 800a47c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a47e:	2300      	movs	r3, #0
 800a480:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a488:	893b      	ldrh	r3, [r7, #8]
 800a48a:	7af9      	ldrb	r1, [r7, #11]
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	f7f7 feda 	bl	8002246 <HAL_PCD_EP_Transmit>
 800a492:	4603      	mov	r3, r0
 800a494:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a496:	7dfb      	ldrb	r3, [r7, #23]
 800a498:	4618      	mov	r0, r3
 800a49a:	f000 f85d 	bl	800a558 <USBD_Get_USB_Status>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a4a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3718      	adds	r7, #24
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b086      	sub	sp, #24
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	60f8      	str	r0, [r7, #12]
 800a4b4:	607a      	str	r2, [r7, #4]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	460b      	mov	r3, r1
 800a4ba:	72fb      	strb	r3, [r7, #11]
 800a4bc:	4613      	mov	r3, r2
 800a4be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a4ce:	893b      	ldrh	r3, [r7, #8]
 800a4d0:	7af9      	ldrb	r1, [r7, #11]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	f7f7 fe63 	bl	800219e <HAL_PCD_EP_Receive>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4dc:	7dfb      	ldrb	r3, [r7, #23]
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f000 f83a 	bl	800a558 <USBD_Get_USB_Status>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a4e8:	7dbb      	ldrb	r3, [r7, #22]
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3718      	adds	r7, #24
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}

0800a4f2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b082      	sub	sp, #8
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a504:	78fa      	ldrb	r2, [r7, #3]
 800a506:	4611      	mov	r1, r2
 800a508:	4618      	mov	r0, r3
 800a50a:	f7f7 fe85 	bl	8002218 <HAL_PCD_EP_GetRxCount>
 800a50e:	4603      	mov	r3, r0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3708      	adds	r7, #8
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a520:	4b02      	ldr	r3, [pc, #8]	; (800a52c <USBD_static_malloc+0x14>)
}
 800a522:	4618      	mov	r0, r3
 800a524:	370c      	adds	r7, #12
 800a526:	46bd      	mov	sp, r7
 800a528:	bc80      	pop	{r7}
 800a52a:	4770      	bx	lr
 800a52c:	20001374 	.word	0x20001374

0800a530 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]

}
 800a538:	bf00      	nop
 800a53a:	370c      	adds	r7, #12
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bc80      	pop	{r7}
 800a540:	4770      	bx	lr

0800a542 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a542:	b480      	push	{r7}
 800a544:	b083      	sub	sp, #12
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
 800a54a:	460b      	mov	r3, r1
 800a54c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a54e:	bf00      	nop
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	bc80      	pop	{r7}
 800a556:	4770      	bx	lr

0800a558 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a558:	b480      	push	{r7}
 800a55a:	b085      	sub	sp, #20
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	4603      	mov	r3, r0
 800a560:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a566:	79fb      	ldrb	r3, [r7, #7]
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d817      	bhi.n	800a59c <USBD_Get_USB_Status+0x44>
 800a56c:	a201      	add	r2, pc, #4	; (adr r2, 800a574 <USBD_Get_USB_Status+0x1c>)
 800a56e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a572:	bf00      	nop
 800a574:	0800a585 	.word	0x0800a585
 800a578:	0800a58b 	.word	0x0800a58b
 800a57c:	0800a591 	.word	0x0800a591
 800a580:	0800a597 	.word	0x0800a597
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a584:	2300      	movs	r3, #0
 800a586:	73fb      	strb	r3, [r7, #15]
    break;
 800a588:	e00b      	b.n	800a5a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a58a:	2302      	movs	r3, #2
 800a58c:	73fb      	strb	r3, [r7, #15]
    break;
 800a58e:	e008      	b.n	800a5a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a590:	2301      	movs	r3, #1
 800a592:	73fb      	strb	r3, [r7, #15]
    break;
 800a594:	e005      	b.n	800a5a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a596:	2302      	movs	r3, #2
 800a598:	73fb      	strb	r3, [r7, #15]
    break;
 800a59a:	e002      	b.n	800a5a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a59c:	2302      	movs	r3, #2
 800a59e:	73fb      	strb	r3, [r7, #15]
    break;
 800a5a0:	bf00      	nop
  }
  return usb_status;
 800a5a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3714      	adds	r7, #20
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bc80      	pop	{r7}
 800a5ac:	4770      	bx	lr
 800a5ae:	bf00      	nop

0800a5b0 <__errno>:
 800a5b0:	4b01      	ldr	r3, [pc, #4]	; (800a5b8 <__errno+0x8>)
 800a5b2:	6818      	ldr	r0, [r3, #0]
 800a5b4:	4770      	bx	lr
 800a5b6:	bf00      	nop
 800a5b8:	2000019c 	.word	0x2000019c

0800a5bc <__libc_init_array>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	2600      	movs	r6, #0
 800a5c0:	4d0c      	ldr	r5, [pc, #48]	; (800a5f4 <__libc_init_array+0x38>)
 800a5c2:	4c0d      	ldr	r4, [pc, #52]	; (800a5f8 <__libc_init_array+0x3c>)
 800a5c4:	1b64      	subs	r4, r4, r5
 800a5c6:	10a4      	asrs	r4, r4, #2
 800a5c8:	42a6      	cmp	r6, r4
 800a5ca:	d109      	bne.n	800a5e0 <__libc_init_array+0x24>
 800a5cc:	f000 fc9c 	bl	800af08 <_init>
 800a5d0:	2600      	movs	r6, #0
 800a5d2:	4d0a      	ldr	r5, [pc, #40]	; (800a5fc <__libc_init_array+0x40>)
 800a5d4:	4c0a      	ldr	r4, [pc, #40]	; (800a600 <__libc_init_array+0x44>)
 800a5d6:	1b64      	subs	r4, r4, r5
 800a5d8:	10a4      	asrs	r4, r4, #2
 800a5da:	42a6      	cmp	r6, r4
 800a5dc:	d105      	bne.n	800a5ea <__libc_init_array+0x2e>
 800a5de:	bd70      	pop	{r4, r5, r6, pc}
 800a5e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5e4:	4798      	blx	r3
 800a5e6:	3601      	adds	r6, #1
 800a5e8:	e7ee      	b.n	800a5c8 <__libc_init_array+0xc>
 800a5ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5ee:	4798      	blx	r3
 800a5f0:	3601      	adds	r6, #1
 800a5f2:	e7f2      	b.n	800a5da <__libc_init_array+0x1e>
 800a5f4:	0800afdc 	.word	0x0800afdc
 800a5f8:	0800afdc 	.word	0x0800afdc
 800a5fc:	0800afdc 	.word	0x0800afdc
 800a600:	0800afe0 	.word	0x0800afe0

0800a604 <memset>:
 800a604:	4603      	mov	r3, r0
 800a606:	4402      	add	r2, r0
 800a608:	4293      	cmp	r3, r2
 800a60a:	d100      	bne.n	800a60e <memset+0xa>
 800a60c:	4770      	bx	lr
 800a60e:	f803 1b01 	strb.w	r1, [r3], #1
 800a612:	e7f9      	b.n	800a608 <memset+0x4>

0800a614 <siprintf>:
 800a614:	b40e      	push	{r1, r2, r3}
 800a616:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a61a:	b500      	push	{lr}
 800a61c:	b09c      	sub	sp, #112	; 0x70
 800a61e:	ab1d      	add	r3, sp, #116	; 0x74
 800a620:	9002      	str	r0, [sp, #8]
 800a622:	9006      	str	r0, [sp, #24]
 800a624:	9107      	str	r1, [sp, #28]
 800a626:	9104      	str	r1, [sp, #16]
 800a628:	4808      	ldr	r0, [pc, #32]	; (800a64c <siprintf+0x38>)
 800a62a:	4909      	ldr	r1, [pc, #36]	; (800a650 <siprintf+0x3c>)
 800a62c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a630:	9105      	str	r1, [sp, #20]
 800a632:	6800      	ldr	r0, [r0, #0]
 800a634:	a902      	add	r1, sp, #8
 800a636:	9301      	str	r3, [sp, #4]
 800a638:	f000 f868 	bl	800a70c <_svfiprintf_r>
 800a63c:	2200      	movs	r2, #0
 800a63e:	9b02      	ldr	r3, [sp, #8]
 800a640:	701a      	strb	r2, [r3, #0]
 800a642:	b01c      	add	sp, #112	; 0x70
 800a644:	f85d eb04 	ldr.w	lr, [sp], #4
 800a648:	b003      	add	sp, #12
 800a64a:	4770      	bx	lr
 800a64c:	2000019c 	.word	0x2000019c
 800a650:	ffff0208 	.word	0xffff0208

0800a654 <__ssputs_r>:
 800a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a658:	688e      	ldr	r6, [r1, #8]
 800a65a:	4682      	mov	sl, r0
 800a65c:	429e      	cmp	r6, r3
 800a65e:	460c      	mov	r4, r1
 800a660:	4690      	mov	r8, r2
 800a662:	461f      	mov	r7, r3
 800a664:	d838      	bhi.n	800a6d8 <__ssputs_r+0x84>
 800a666:	898a      	ldrh	r2, [r1, #12]
 800a668:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a66c:	d032      	beq.n	800a6d4 <__ssputs_r+0x80>
 800a66e:	6825      	ldr	r5, [r4, #0]
 800a670:	6909      	ldr	r1, [r1, #16]
 800a672:	3301      	adds	r3, #1
 800a674:	eba5 0901 	sub.w	r9, r5, r1
 800a678:	6965      	ldr	r5, [r4, #20]
 800a67a:	444b      	add	r3, r9
 800a67c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a680:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a684:	106d      	asrs	r5, r5, #1
 800a686:	429d      	cmp	r5, r3
 800a688:	bf38      	it	cc
 800a68a:	461d      	movcc	r5, r3
 800a68c:	0553      	lsls	r3, r2, #21
 800a68e:	d531      	bpl.n	800a6f4 <__ssputs_r+0xa0>
 800a690:	4629      	mov	r1, r5
 800a692:	f000 fb6f 	bl	800ad74 <_malloc_r>
 800a696:	4606      	mov	r6, r0
 800a698:	b950      	cbnz	r0, 800a6b0 <__ssputs_r+0x5c>
 800a69a:	230c      	movs	r3, #12
 800a69c:	f04f 30ff 	mov.w	r0, #4294967295
 800a6a0:	f8ca 3000 	str.w	r3, [sl]
 800a6a4:	89a3      	ldrh	r3, [r4, #12]
 800a6a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6aa:	81a3      	strh	r3, [r4, #12]
 800a6ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6b0:	464a      	mov	r2, r9
 800a6b2:	6921      	ldr	r1, [r4, #16]
 800a6b4:	f000 face 	bl	800ac54 <memcpy>
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6c2:	81a3      	strh	r3, [r4, #12]
 800a6c4:	6126      	str	r6, [r4, #16]
 800a6c6:	444e      	add	r6, r9
 800a6c8:	6026      	str	r6, [r4, #0]
 800a6ca:	463e      	mov	r6, r7
 800a6cc:	6165      	str	r5, [r4, #20]
 800a6ce:	eba5 0509 	sub.w	r5, r5, r9
 800a6d2:	60a5      	str	r5, [r4, #8]
 800a6d4:	42be      	cmp	r6, r7
 800a6d6:	d900      	bls.n	800a6da <__ssputs_r+0x86>
 800a6d8:	463e      	mov	r6, r7
 800a6da:	4632      	mov	r2, r6
 800a6dc:	4641      	mov	r1, r8
 800a6de:	6820      	ldr	r0, [r4, #0]
 800a6e0:	f000 fac6 	bl	800ac70 <memmove>
 800a6e4:	68a3      	ldr	r3, [r4, #8]
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	1b9b      	subs	r3, r3, r6
 800a6ea:	60a3      	str	r3, [r4, #8]
 800a6ec:	6823      	ldr	r3, [r4, #0]
 800a6ee:	4433      	add	r3, r6
 800a6f0:	6023      	str	r3, [r4, #0]
 800a6f2:	e7db      	b.n	800a6ac <__ssputs_r+0x58>
 800a6f4:	462a      	mov	r2, r5
 800a6f6:	f000 fbb1 	bl	800ae5c <_realloc_r>
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d1e1      	bne.n	800a6c4 <__ssputs_r+0x70>
 800a700:	4650      	mov	r0, sl
 800a702:	6921      	ldr	r1, [r4, #16]
 800a704:	f000 face 	bl	800aca4 <_free_r>
 800a708:	e7c7      	b.n	800a69a <__ssputs_r+0x46>
	...

0800a70c <_svfiprintf_r>:
 800a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a710:	4698      	mov	r8, r3
 800a712:	898b      	ldrh	r3, [r1, #12]
 800a714:	4607      	mov	r7, r0
 800a716:	061b      	lsls	r3, r3, #24
 800a718:	460d      	mov	r5, r1
 800a71a:	4614      	mov	r4, r2
 800a71c:	b09d      	sub	sp, #116	; 0x74
 800a71e:	d50e      	bpl.n	800a73e <_svfiprintf_r+0x32>
 800a720:	690b      	ldr	r3, [r1, #16]
 800a722:	b963      	cbnz	r3, 800a73e <_svfiprintf_r+0x32>
 800a724:	2140      	movs	r1, #64	; 0x40
 800a726:	f000 fb25 	bl	800ad74 <_malloc_r>
 800a72a:	6028      	str	r0, [r5, #0]
 800a72c:	6128      	str	r0, [r5, #16]
 800a72e:	b920      	cbnz	r0, 800a73a <_svfiprintf_r+0x2e>
 800a730:	230c      	movs	r3, #12
 800a732:	603b      	str	r3, [r7, #0]
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	e0d1      	b.n	800a8de <_svfiprintf_r+0x1d2>
 800a73a:	2340      	movs	r3, #64	; 0x40
 800a73c:	616b      	str	r3, [r5, #20]
 800a73e:	2300      	movs	r3, #0
 800a740:	9309      	str	r3, [sp, #36]	; 0x24
 800a742:	2320      	movs	r3, #32
 800a744:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a748:	2330      	movs	r3, #48	; 0x30
 800a74a:	f04f 0901 	mov.w	r9, #1
 800a74e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a752:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a8f8 <_svfiprintf_r+0x1ec>
 800a756:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a75a:	4623      	mov	r3, r4
 800a75c:	469a      	mov	sl, r3
 800a75e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a762:	b10a      	cbz	r2, 800a768 <_svfiprintf_r+0x5c>
 800a764:	2a25      	cmp	r2, #37	; 0x25
 800a766:	d1f9      	bne.n	800a75c <_svfiprintf_r+0x50>
 800a768:	ebba 0b04 	subs.w	fp, sl, r4
 800a76c:	d00b      	beq.n	800a786 <_svfiprintf_r+0x7a>
 800a76e:	465b      	mov	r3, fp
 800a770:	4622      	mov	r2, r4
 800a772:	4629      	mov	r1, r5
 800a774:	4638      	mov	r0, r7
 800a776:	f7ff ff6d 	bl	800a654 <__ssputs_r>
 800a77a:	3001      	adds	r0, #1
 800a77c:	f000 80aa 	beq.w	800a8d4 <_svfiprintf_r+0x1c8>
 800a780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a782:	445a      	add	r2, fp
 800a784:	9209      	str	r2, [sp, #36]	; 0x24
 800a786:	f89a 3000 	ldrb.w	r3, [sl]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	f000 80a2 	beq.w	800a8d4 <_svfiprintf_r+0x1c8>
 800a790:	2300      	movs	r3, #0
 800a792:	f04f 32ff 	mov.w	r2, #4294967295
 800a796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a79a:	f10a 0a01 	add.w	sl, sl, #1
 800a79e:	9304      	str	r3, [sp, #16]
 800a7a0:	9307      	str	r3, [sp, #28]
 800a7a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7a6:	931a      	str	r3, [sp, #104]	; 0x68
 800a7a8:	4654      	mov	r4, sl
 800a7aa:	2205      	movs	r2, #5
 800a7ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7b0:	4851      	ldr	r0, [pc, #324]	; (800a8f8 <_svfiprintf_r+0x1ec>)
 800a7b2:	f000 fa41 	bl	800ac38 <memchr>
 800a7b6:	9a04      	ldr	r2, [sp, #16]
 800a7b8:	b9d8      	cbnz	r0, 800a7f2 <_svfiprintf_r+0xe6>
 800a7ba:	06d0      	lsls	r0, r2, #27
 800a7bc:	bf44      	itt	mi
 800a7be:	2320      	movmi	r3, #32
 800a7c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7c4:	0711      	lsls	r1, r2, #28
 800a7c6:	bf44      	itt	mi
 800a7c8:	232b      	movmi	r3, #43	; 0x2b
 800a7ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a7d2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7d4:	d015      	beq.n	800a802 <_svfiprintf_r+0xf6>
 800a7d6:	4654      	mov	r4, sl
 800a7d8:	2000      	movs	r0, #0
 800a7da:	f04f 0c0a 	mov.w	ip, #10
 800a7de:	9a07      	ldr	r2, [sp, #28]
 800a7e0:	4621      	mov	r1, r4
 800a7e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7e6:	3b30      	subs	r3, #48	; 0x30
 800a7e8:	2b09      	cmp	r3, #9
 800a7ea:	d94e      	bls.n	800a88a <_svfiprintf_r+0x17e>
 800a7ec:	b1b0      	cbz	r0, 800a81c <_svfiprintf_r+0x110>
 800a7ee:	9207      	str	r2, [sp, #28]
 800a7f0:	e014      	b.n	800a81c <_svfiprintf_r+0x110>
 800a7f2:	eba0 0308 	sub.w	r3, r0, r8
 800a7f6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	46a2      	mov	sl, r4
 800a7fe:	9304      	str	r3, [sp, #16]
 800a800:	e7d2      	b.n	800a7a8 <_svfiprintf_r+0x9c>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	1d19      	adds	r1, r3, #4
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	9103      	str	r1, [sp, #12]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	bfbb      	ittet	lt
 800a80e:	425b      	neglt	r3, r3
 800a810:	f042 0202 	orrlt.w	r2, r2, #2
 800a814:	9307      	strge	r3, [sp, #28]
 800a816:	9307      	strlt	r3, [sp, #28]
 800a818:	bfb8      	it	lt
 800a81a:	9204      	strlt	r2, [sp, #16]
 800a81c:	7823      	ldrb	r3, [r4, #0]
 800a81e:	2b2e      	cmp	r3, #46	; 0x2e
 800a820:	d10c      	bne.n	800a83c <_svfiprintf_r+0x130>
 800a822:	7863      	ldrb	r3, [r4, #1]
 800a824:	2b2a      	cmp	r3, #42	; 0x2a
 800a826:	d135      	bne.n	800a894 <_svfiprintf_r+0x188>
 800a828:	9b03      	ldr	r3, [sp, #12]
 800a82a:	3402      	adds	r4, #2
 800a82c:	1d1a      	adds	r2, r3, #4
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	9203      	str	r2, [sp, #12]
 800a832:	2b00      	cmp	r3, #0
 800a834:	bfb8      	it	lt
 800a836:	f04f 33ff 	movlt.w	r3, #4294967295
 800a83a:	9305      	str	r3, [sp, #20]
 800a83c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a8fc <_svfiprintf_r+0x1f0>
 800a840:	2203      	movs	r2, #3
 800a842:	4650      	mov	r0, sl
 800a844:	7821      	ldrb	r1, [r4, #0]
 800a846:	f000 f9f7 	bl	800ac38 <memchr>
 800a84a:	b140      	cbz	r0, 800a85e <_svfiprintf_r+0x152>
 800a84c:	2340      	movs	r3, #64	; 0x40
 800a84e:	eba0 000a 	sub.w	r0, r0, sl
 800a852:	fa03 f000 	lsl.w	r0, r3, r0
 800a856:	9b04      	ldr	r3, [sp, #16]
 800a858:	3401      	adds	r4, #1
 800a85a:	4303      	orrs	r3, r0
 800a85c:	9304      	str	r3, [sp, #16]
 800a85e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a862:	2206      	movs	r2, #6
 800a864:	4826      	ldr	r0, [pc, #152]	; (800a900 <_svfiprintf_r+0x1f4>)
 800a866:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a86a:	f000 f9e5 	bl	800ac38 <memchr>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d038      	beq.n	800a8e4 <_svfiprintf_r+0x1d8>
 800a872:	4b24      	ldr	r3, [pc, #144]	; (800a904 <_svfiprintf_r+0x1f8>)
 800a874:	bb1b      	cbnz	r3, 800a8be <_svfiprintf_r+0x1b2>
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	3307      	adds	r3, #7
 800a87a:	f023 0307 	bic.w	r3, r3, #7
 800a87e:	3308      	adds	r3, #8
 800a880:	9303      	str	r3, [sp, #12]
 800a882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a884:	4433      	add	r3, r6
 800a886:	9309      	str	r3, [sp, #36]	; 0x24
 800a888:	e767      	b.n	800a75a <_svfiprintf_r+0x4e>
 800a88a:	460c      	mov	r4, r1
 800a88c:	2001      	movs	r0, #1
 800a88e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a892:	e7a5      	b.n	800a7e0 <_svfiprintf_r+0xd4>
 800a894:	2300      	movs	r3, #0
 800a896:	f04f 0c0a 	mov.w	ip, #10
 800a89a:	4619      	mov	r1, r3
 800a89c:	3401      	adds	r4, #1
 800a89e:	9305      	str	r3, [sp, #20]
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8a6:	3a30      	subs	r2, #48	; 0x30
 800a8a8:	2a09      	cmp	r2, #9
 800a8aa:	d903      	bls.n	800a8b4 <_svfiprintf_r+0x1a8>
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d0c5      	beq.n	800a83c <_svfiprintf_r+0x130>
 800a8b0:	9105      	str	r1, [sp, #20]
 800a8b2:	e7c3      	b.n	800a83c <_svfiprintf_r+0x130>
 800a8b4:	4604      	mov	r4, r0
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8bc:	e7f0      	b.n	800a8a0 <_svfiprintf_r+0x194>
 800a8be:	ab03      	add	r3, sp, #12
 800a8c0:	9300      	str	r3, [sp, #0]
 800a8c2:	462a      	mov	r2, r5
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	4b10      	ldr	r3, [pc, #64]	; (800a908 <_svfiprintf_r+0x1fc>)
 800a8c8:	a904      	add	r1, sp, #16
 800a8ca:	f3af 8000 	nop.w
 800a8ce:	1c42      	adds	r2, r0, #1
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	d1d6      	bne.n	800a882 <_svfiprintf_r+0x176>
 800a8d4:	89ab      	ldrh	r3, [r5, #12]
 800a8d6:	065b      	lsls	r3, r3, #25
 800a8d8:	f53f af2c 	bmi.w	800a734 <_svfiprintf_r+0x28>
 800a8dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8de:	b01d      	add	sp, #116	; 0x74
 800a8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e4:	ab03      	add	r3, sp, #12
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	462a      	mov	r2, r5
 800a8ea:	4638      	mov	r0, r7
 800a8ec:	4b06      	ldr	r3, [pc, #24]	; (800a908 <_svfiprintf_r+0x1fc>)
 800a8ee:	a904      	add	r1, sp, #16
 800a8f0:	f000 f87c 	bl	800a9ec <_printf_i>
 800a8f4:	e7eb      	b.n	800a8ce <_svfiprintf_r+0x1c2>
 800a8f6:	bf00      	nop
 800a8f8:	0800afa8 	.word	0x0800afa8
 800a8fc:	0800afae 	.word	0x0800afae
 800a900:	0800afb2 	.word	0x0800afb2
 800a904:	00000000 	.word	0x00000000
 800a908:	0800a655 	.word	0x0800a655

0800a90c <_printf_common>:
 800a90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a910:	4616      	mov	r6, r2
 800a912:	4699      	mov	r9, r3
 800a914:	688a      	ldr	r2, [r1, #8]
 800a916:	690b      	ldr	r3, [r1, #16]
 800a918:	4607      	mov	r7, r0
 800a91a:	4293      	cmp	r3, r2
 800a91c:	bfb8      	it	lt
 800a91e:	4613      	movlt	r3, r2
 800a920:	6033      	str	r3, [r6, #0]
 800a922:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a926:	460c      	mov	r4, r1
 800a928:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a92c:	b10a      	cbz	r2, 800a932 <_printf_common+0x26>
 800a92e:	3301      	adds	r3, #1
 800a930:	6033      	str	r3, [r6, #0]
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	0699      	lsls	r1, r3, #26
 800a936:	bf42      	ittt	mi
 800a938:	6833      	ldrmi	r3, [r6, #0]
 800a93a:	3302      	addmi	r3, #2
 800a93c:	6033      	strmi	r3, [r6, #0]
 800a93e:	6825      	ldr	r5, [r4, #0]
 800a940:	f015 0506 	ands.w	r5, r5, #6
 800a944:	d106      	bne.n	800a954 <_printf_common+0x48>
 800a946:	f104 0a19 	add.w	sl, r4, #25
 800a94a:	68e3      	ldr	r3, [r4, #12]
 800a94c:	6832      	ldr	r2, [r6, #0]
 800a94e:	1a9b      	subs	r3, r3, r2
 800a950:	42ab      	cmp	r3, r5
 800a952:	dc28      	bgt.n	800a9a6 <_printf_common+0x9a>
 800a954:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a958:	1e13      	subs	r3, r2, #0
 800a95a:	6822      	ldr	r2, [r4, #0]
 800a95c:	bf18      	it	ne
 800a95e:	2301      	movne	r3, #1
 800a960:	0692      	lsls	r2, r2, #26
 800a962:	d42d      	bmi.n	800a9c0 <_printf_common+0xb4>
 800a964:	4649      	mov	r1, r9
 800a966:	4638      	mov	r0, r7
 800a968:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a96c:	47c0      	blx	r8
 800a96e:	3001      	adds	r0, #1
 800a970:	d020      	beq.n	800a9b4 <_printf_common+0xa8>
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	68e5      	ldr	r5, [r4, #12]
 800a976:	f003 0306 	and.w	r3, r3, #6
 800a97a:	2b04      	cmp	r3, #4
 800a97c:	bf18      	it	ne
 800a97e:	2500      	movne	r5, #0
 800a980:	6832      	ldr	r2, [r6, #0]
 800a982:	f04f 0600 	mov.w	r6, #0
 800a986:	68a3      	ldr	r3, [r4, #8]
 800a988:	bf08      	it	eq
 800a98a:	1aad      	subeq	r5, r5, r2
 800a98c:	6922      	ldr	r2, [r4, #16]
 800a98e:	bf08      	it	eq
 800a990:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a994:	4293      	cmp	r3, r2
 800a996:	bfc4      	itt	gt
 800a998:	1a9b      	subgt	r3, r3, r2
 800a99a:	18ed      	addgt	r5, r5, r3
 800a99c:	341a      	adds	r4, #26
 800a99e:	42b5      	cmp	r5, r6
 800a9a0:	d11a      	bne.n	800a9d8 <_printf_common+0xcc>
 800a9a2:	2000      	movs	r0, #0
 800a9a4:	e008      	b.n	800a9b8 <_printf_common+0xac>
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	4652      	mov	r2, sl
 800a9aa:	4649      	mov	r1, r9
 800a9ac:	4638      	mov	r0, r7
 800a9ae:	47c0      	blx	r8
 800a9b0:	3001      	adds	r0, #1
 800a9b2:	d103      	bne.n	800a9bc <_printf_common+0xb0>
 800a9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9bc:	3501      	adds	r5, #1
 800a9be:	e7c4      	b.n	800a94a <_printf_common+0x3e>
 800a9c0:	2030      	movs	r0, #48	; 0x30
 800a9c2:	18e1      	adds	r1, r4, r3
 800a9c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9c8:	1c5a      	adds	r2, r3, #1
 800a9ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9ce:	4422      	add	r2, r4
 800a9d0:	3302      	adds	r3, #2
 800a9d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9d6:	e7c5      	b.n	800a964 <_printf_common+0x58>
 800a9d8:	2301      	movs	r3, #1
 800a9da:	4622      	mov	r2, r4
 800a9dc:	4649      	mov	r1, r9
 800a9de:	4638      	mov	r0, r7
 800a9e0:	47c0      	blx	r8
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	d0e6      	beq.n	800a9b4 <_printf_common+0xa8>
 800a9e6:	3601      	adds	r6, #1
 800a9e8:	e7d9      	b.n	800a99e <_printf_common+0x92>
	...

0800a9ec <_printf_i>:
 800a9ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9f0:	7e0f      	ldrb	r7, [r1, #24]
 800a9f2:	4691      	mov	r9, r2
 800a9f4:	2f78      	cmp	r7, #120	; 0x78
 800a9f6:	4680      	mov	r8, r0
 800a9f8:	460c      	mov	r4, r1
 800a9fa:	469a      	mov	sl, r3
 800a9fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a9fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aa02:	d807      	bhi.n	800aa14 <_printf_i+0x28>
 800aa04:	2f62      	cmp	r7, #98	; 0x62
 800aa06:	d80a      	bhi.n	800aa1e <_printf_i+0x32>
 800aa08:	2f00      	cmp	r7, #0
 800aa0a:	f000 80d9 	beq.w	800abc0 <_printf_i+0x1d4>
 800aa0e:	2f58      	cmp	r7, #88	; 0x58
 800aa10:	f000 80a4 	beq.w	800ab5c <_printf_i+0x170>
 800aa14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aa1c:	e03a      	b.n	800aa94 <_printf_i+0xa8>
 800aa1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aa22:	2b15      	cmp	r3, #21
 800aa24:	d8f6      	bhi.n	800aa14 <_printf_i+0x28>
 800aa26:	a101      	add	r1, pc, #4	; (adr r1, 800aa2c <_printf_i+0x40>)
 800aa28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa2c:	0800aa85 	.word	0x0800aa85
 800aa30:	0800aa99 	.word	0x0800aa99
 800aa34:	0800aa15 	.word	0x0800aa15
 800aa38:	0800aa15 	.word	0x0800aa15
 800aa3c:	0800aa15 	.word	0x0800aa15
 800aa40:	0800aa15 	.word	0x0800aa15
 800aa44:	0800aa99 	.word	0x0800aa99
 800aa48:	0800aa15 	.word	0x0800aa15
 800aa4c:	0800aa15 	.word	0x0800aa15
 800aa50:	0800aa15 	.word	0x0800aa15
 800aa54:	0800aa15 	.word	0x0800aa15
 800aa58:	0800aba7 	.word	0x0800aba7
 800aa5c:	0800aac9 	.word	0x0800aac9
 800aa60:	0800ab89 	.word	0x0800ab89
 800aa64:	0800aa15 	.word	0x0800aa15
 800aa68:	0800aa15 	.word	0x0800aa15
 800aa6c:	0800abc9 	.word	0x0800abc9
 800aa70:	0800aa15 	.word	0x0800aa15
 800aa74:	0800aac9 	.word	0x0800aac9
 800aa78:	0800aa15 	.word	0x0800aa15
 800aa7c:	0800aa15 	.word	0x0800aa15
 800aa80:	0800ab91 	.word	0x0800ab91
 800aa84:	682b      	ldr	r3, [r5, #0]
 800aa86:	1d1a      	adds	r2, r3, #4
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	602a      	str	r2, [r5, #0]
 800aa8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa94:	2301      	movs	r3, #1
 800aa96:	e0a4      	b.n	800abe2 <_printf_i+0x1f6>
 800aa98:	6820      	ldr	r0, [r4, #0]
 800aa9a:	6829      	ldr	r1, [r5, #0]
 800aa9c:	0606      	lsls	r6, r0, #24
 800aa9e:	f101 0304 	add.w	r3, r1, #4
 800aaa2:	d50a      	bpl.n	800aaba <_printf_i+0xce>
 800aaa4:	680e      	ldr	r6, [r1, #0]
 800aaa6:	602b      	str	r3, [r5, #0]
 800aaa8:	2e00      	cmp	r6, #0
 800aaaa:	da03      	bge.n	800aab4 <_printf_i+0xc8>
 800aaac:	232d      	movs	r3, #45	; 0x2d
 800aaae:	4276      	negs	r6, r6
 800aab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aab4:	230a      	movs	r3, #10
 800aab6:	485e      	ldr	r0, [pc, #376]	; (800ac30 <_printf_i+0x244>)
 800aab8:	e019      	b.n	800aaee <_printf_i+0x102>
 800aaba:	680e      	ldr	r6, [r1, #0]
 800aabc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aac0:	602b      	str	r3, [r5, #0]
 800aac2:	bf18      	it	ne
 800aac4:	b236      	sxthne	r6, r6
 800aac6:	e7ef      	b.n	800aaa8 <_printf_i+0xbc>
 800aac8:	682b      	ldr	r3, [r5, #0]
 800aaca:	6820      	ldr	r0, [r4, #0]
 800aacc:	1d19      	adds	r1, r3, #4
 800aace:	6029      	str	r1, [r5, #0]
 800aad0:	0601      	lsls	r1, r0, #24
 800aad2:	d501      	bpl.n	800aad8 <_printf_i+0xec>
 800aad4:	681e      	ldr	r6, [r3, #0]
 800aad6:	e002      	b.n	800aade <_printf_i+0xf2>
 800aad8:	0646      	lsls	r6, r0, #25
 800aada:	d5fb      	bpl.n	800aad4 <_printf_i+0xe8>
 800aadc:	881e      	ldrh	r6, [r3, #0]
 800aade:	2f6f      	cmp	r7, #111	; 0x6f
 800aae0:	bf0c      	ite	eq
 800aae2:	2308      	moveq	r3, #8
 800aae4:	230a      	movne	r3, #10
 800aae6:	4852      	ldr	r0, [pc, #328]	; (800ac30 <_printf_i+0x244>)
 800aae8:	2100      	movs	r1, #0
 800aaea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aaee:	6865      	ldr	r5, [r4, #4]
 800aaf0:	2d00      	cmp	r5, #0
 800aaf2:	bfa8      	it	ge
 800aaf4:	6821      	ldrge	r1, [r4, #0]
 800aaf6:	60a5      	str	r5, [r4, #8]
 800aaf8:	bfa4      	itt	ge
 800aafa:	f021 0104 	bicge.w	r1, r1, #4
 800aafe:	6021      	strge	r1, [r4, #0]
 800ab00:	b90e      	cbnz	r6, 800ab06 <_printf_i+0x11a>
 800ab02:	2d00      	cmp	r5, #0
 800ab04:	d04d      	beq.n	800aba2 <_printf_i+0x1b6>
 800ab06:	4615      	mov	r5, r2
 800ab08:	fbb6 f1f3 	udiv	r1, r6, r3
 800ab0c:	fb03 6711 	mls	r7, r3, r1, r6
 800ab10:	5dc7      	ldrb	r7, [r0, r7]
 800ab12:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ab16:	4637      	mov	r7, r6
 800ab18:	42bb      	cmp	r3, r7
 800ab1a:	460e      	mov	r6, r1
 800ab1c:	d9f4      	bls.n	800ab08 <_printf_i+0x11c>
 800ab1e:	2b08      	cmp	r3, #8
 800ab20:	d10b      	bne.n	800ab3a <_printf_i+0x14e>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	07de      	lsls	r6, r3, #31
 800ab26:	d508      	bpl.n	800ab3a <_printf_i+0x14e>
 800ab28:	6923      	ldr	r3, [r4, #16]
 800ab2a:	6861      	ldr	r1, [r4, #4]
 800ab2c:	4299      	cmp	r1, r3
 800ab2e:	bfde      	ittt	le
 800ab30:	2330      	movle	r3, #48	; 0x30
 800ab32:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ab36:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ab3a:	1b52      	subs	r2, r2, r5
 800ab3c:	6122      	str	r2, [r4, #16]
 800ab3e:	464b      	mov	r3, r9
 800ab40:	4621      	mov	r1, r4
 800ab42:	4640      	mov	r0, r8
 800ab44:	f8cd a000 	str.w	sl, [sp]
 800ab48:	aa03      	add	r2, sp, #12
 800ab4a:	f7ff fedf 	bl	800a90c <_printf_common>
 800ab4e:	3001      	adds	r0, #1
 800ab50:	d14c      	bne.n	800abec <_printf_i+0x200>
 800ab52:	f04f 30ff 	mov.w	r0, #4294967295
 800ab56:	b004      	add	sp, #16
 800ab58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab5c:	4834      	ldr	r0, [pc, #208]	; (800ac30 <_printf_i+0x244>)
 800ab5e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ab62:	6829      	ldr	r1, [r5, #0]
 800ab64:	6823      	ldr	r3, [r4, #0]
 800ab66:	f851 6b04 	ldr.w	r6, [r1], #4
 800ab6a:	6029      	str	r1, [r5, #0]
 800ab6c:	061d      	lsls	r5, r3, #24
 800ab6e:	d514      	bpl.n	800ab9a <_printf_i+0x1ae>
 800ab70:	07df      	lsls	r7, r3, #31
 800ab72:	bf44      	itt	mi
 800ab74:	f043 0320 	orrmi.w	r3, r3, #32
 800ab78:	6023      	strmi	r3, [r4, #0]
 800ab7a:	b91e      	cbnz	r6, 800ab84 <_printf_i+0x198>
 800ab7c:	6823      	ldr	r3, [r4, #0]
 800ab7e:	f023 0320 	bic.w	r3, r3, #32
 800ab82:	6023      	str	r3, [r4, #0]
 800ab84:	2310      	movs	r3, #16
 800ab86:	e7af      	b.n	800aae8 <_printf_i+0xfc>
 800ab88:	6823      	ldr	r3, [r4, #0]
 800ab8a:	f043 0320 	orr.w	r3, r3, #32
 800ab8e:	6023      	str	r3, [r4, #0]
 800ab90:	2378      	movs	r3, #120	; 0x78
 800ab92:	4828      	ldr	r0, [pc, #160]	; (800ac34 <_printf_i+0x248>)
 800ab94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab98:	e7e3      	b.n	800ab62 <_printf_i+0x176>
 800ab9a:	0659      	lsls	r1, r3, #25
 800ab9c:	bf48      	it	mi
 800ab9e:	b2b6      	uxthmi	r6, r6
 800aba0:	e7e6      	b.n	800ab70 <_printf_i+0x184>
 800aba2:	4615      	mov	r5, r2
 800aba4:	e7bb      	b.n	800ab1e <_printf_i+0x132>
 800aba6:	682b      	ldr	r3, [r5, #0]
 800aba8:	6826      	ldr	r6, [r4, #0]
 800abaa:	1d18      	adds	r0, r3, #4
 800abac:	6961      	ldr	r1, [r4, #20]
 800abae:	6028      	str	r0, [r5, #0]
 800abb0:	0635      	lsls	r5, r6, #24
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	d501      	bpl.n	800abba <_printf_i+0x1ce>
 800abb6:	6019      	str	r1, [r3, #0]
 800abb8:	e002      	b.n	800abc0 <_printf_i+0x1d4>
 800abba:	0670      	lsls	r0, r6, #25
 800abbc:	d5fb      	bpl.n	800abb6 <_printf_i+0x1ca>
 800abbe:	8019      	strh	r1, [r3, #0]
 800abc0:	2300      	movs	r3, #0
 800abc2:	4615      	mov	r5, r2
 800abc4:	6123      	str	r3, [r4, #16]
 800abc6:	e7ba      	b.n	800ab3e <_printf_i+0x152>
 800abc8:	682b      	ldr	r3, [r5, #0]
 800abca:	2100      	movs	r1, #0
 800abcc:	1d1a      	adds	r2, r3, #4
 800abce:	602a      	str	r2, [r5, #0]
 800abd0:	681d      	ldr	r5, [r3, #0]
 800abd2:	6862      	ldr	r2, [r4, #4]
 800abd4:	4628      	mov	r0, r5
 800abd6:	f000 f82f 	bl	800ac38 <memchr>
 800abda:	b108      	cbz	r0, 800abe0 <_printf_i+0x1f4>
 800abdc:	1b40      	subs	r0, r0, r5
 800abde:	6060      	str	r0, [r4, #4]
 800abe0:	6863      	ldr	r3, [r4, #4]
 800abe2:	6123      	str	r3, [r4, #16]
 800abe4:	2300      	movs	r3, #0
 800abe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abea:	e7a8      	b.n	800ab3e <_printf_i+0x152>
 800abec:	462a      	mov	r2, r5
 800abee:	4649      	mov	r1, r9
 800abf0:	4640      	mov	r0, r8
 800abf2:	6923      	ldr	r3, [r4, #16]
 800abf4:	47d0      	blx	sl
 800abf6:	3001      	adds	r0, #1
 800abf8:	d0ab      	beq.n	800ab52 <_printf_i+0x166>
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	079b      	lsls	r3, r3, #30
 800abfe:	d413      	bmi.n	800ac28 <_printf_i+0x23c>
 800ac00:	68e0      	ldr	r0, [r4, #12]
 800ac02:	9b03      	ldr	r3, [sp, #12]
 800ac04:	4298      	cmp	r0, r3
 800ac06:	bfb8      	it	lt
 800ac08:	4618      	movlt	r0, r3
 800ac0a:	e7a4      	b.n	800ab56 <_printf_i+0x16a>
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	4632      	mov	r2, r6
 800ac10:	4649      	mov	r1, r9
 800ac12:	4640      	mov	r0, r8
 800ac14:	47d0      	blx	sl
 800ac16:	3001      	adds	r0, #1
 800ac18:	d09b      	beq.n	800ab52 <_printf_i+0x166>
 800ac1a:	3501      	adds	r5, #1
 800ac1c:	68e3      	ldr	r3, [r4, #12]
 800ac1e:	9903      	ldr	r1, [sp, #12]
 800ac20:	1a5b      	subs	r3, r3, r1
 800ac22:	42ab      	cmp	r3, r5
 800ac24:	dcf2      	bgt.n	800ac0c <_printf_i+0x220>
 800ac26:	e7eb      	b.n	800ac00 <_printf_i+0x214>
 800ac28:	2500      	movs	r5, #0
 800ac2a:	f104 0619 	add.w	r6, r4, #25
 800ac2e:	e7f5      	b.n	800ac1c <_printf_i+0x230>
 800ac30:	0800afb9 	.word	0x0800afb9
 800ac34:	0800afca 	.word	0x0800afca

0800ac38 <memchr>:
 800ac38:	4603      	mov	r3, r0
 800ac3a:	b510      	push	{r4, lr}
 800ac3c:	b2c9      	uxtb	r1, r1
 800ac3e:	4402      	add	r2, r0
 800ac40:	4293      	cmp	r3, r2
 800ac42:	4618      	mov	r0, r3
 800ac44:	d101      	bne.n	800ac4a <memchr+0x12>
 800ac46:	2000      	movs	r0, #0
 800ac48:	e003      	b.n	800ac52 <memchr+0x1a>
 800ac4a:	7804      	ldrb	r4, [r0, #0]
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	428c      	cmp	r4, r1
 800ac50:	d1f6      	bne.n	800ac40 <memchr+0x8>
 800ac52:	bd10      	pop	{r4, pc}

0800ac54 <memcpy>:
 800ac54:	440a      	add	r2, r1
 800ac56:	4291      	cmp	r1, r2
 800ac58:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac5c:	d100      	bne.n	800ac60 <memcpy+0xc>
 800ac5e:	4770      	bx	lr
 800ac60:	b510      	push	{r4, lr}
 800ac62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac66:	4291      	cmp	r1, r2
 800ac68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac6c:	d1f9      	bne.n	800ac62 <memcpy+0xe>
 800ac6e:	bd10      	pop	{r4, pc}

0800ac70 <memmove>:
 800ac70:	4288      	cmp	r0, r1
 800ac72:	b510      	push	{r4, lr}
 800ac74:	eb01 0402 	add.w	r4, r1, r2
 800ac78:	d902      	bls.n	800ac80 <memmove+0x10>
 800ac7a:	4284      	cmp	r4, r0
 800ac7c:	4623      	mov	r3, r4
 800ac7e:	d807      	bhi.n	800ac90 <memmove+0x20>
 800ac80:	1e43      	subs	r3, r0, #1
 800ac82:	42a1      	cmp	r1, r4
 800ac84:	d008      	beq.n	800ac98 <memmove+0x28>
 800ac86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac8e:	e7f8      	b.n	800ac82 <memmove+0x12>
 800ac90:	4601      	mov	r1, r0
 800ac92:	4402      	add	r2, r0
 800ac94:	428a      	cmp	r2, r1
 800ac96:	d100      	bne.n	800ac9a <memmove+0x2a>
 800ac98:	bd10      	pop	{r4, pc}
 800ac9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aca2:	e7f7      	b.n	800ac94 <memmove+0x24>

0800aca4 <_free_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4605      	mov	r5, r0
 800aca8:	2900      	cmp	r1, #0
 800acaa:	d040      	beq.n	800ad2e <_free_r+0x8a>
 800acac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acb0:	1f0c      	subs	r4, r1, #4
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	bfb8      	it	lt
 800acb6:	18e4      	addlt	r4, r4, r3
 800acb8:	f000 f910 	bl	800aedc <__malloc_lock>
 800acbc:	4a1c      	ldr	r2, [pc, #112]	; (800ad30 <_free_r+0x8c>)
 800acbe:	6813      	ldr	r3, [r2, #0]
 800acc0:	b933      	cbnz	r3, 800acd0 <_free_r+0x2c>
 800acc2:	6063      	str	r3, [r4, #4]
 800acc4:	6014      	str	r4, [r2, #0]
 800acc6:	4628      	mov	r0, r5
 800acc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800accc:	f000 b90c 	b.w	800aee8 <__malloc_unlock>
 800acd0:	42a3      	cmp	r3, r4
 800acd2:	d908      	bls.n	800ace6 <_free_r+0x42>
 800acd4:	6820      	ldr	r0, [r4, #0]
 800acd6:	1821      	adds	r1, r4, r0
 800acd8:	428b      	cmp	r3, r1
 800acda:	bf01      	itttt	eq
 800acdc:	6819      	ldreq	r1, [r3, #0]
 800acde:	685b      	ldreq	r3, [r3, #4]
 800ace0:	1809      	addeq	r1, r1, r0
 800ace2:	6021      	streq	r1, [r4, #0]
 800ace4:	e7ed      	b.n	800acc2 <_free_r+0x1e>
 800ace6:	461a      	mov	r2, r3
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	b10b      	cbz	r3, 800acf0 <_free_r+0x4c>
 800acec:	42a3      	cmp	r3, r4
 800acee:	d9fa      	bls.n	800ace6 <_free_r+0x42>
 800acf0:	6811      	ldr	r1, [r2, #0]
 800acf2:	1850      	adds	r0, r2, r1
 800acf4:	42a0      	cmp	r0, r4
 800acf6:	d10b      	bne.n	800ad10 <_free_r+0x6c>
 800acf8:	6820      	ldr	r0, [r4, #0]
 800acfa:	4401      	add	r1, r0
 800acfc:	1850      	adds	r0, r2, r1
 800acfe:	4283      	cmp	r3, r0
 800ad00:	6011      	str	r1, [r2, #0]
 800ad02:	d1e0      	bne.n	800acc6 <_free_r+0x22>
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	4401      	add	r1, r0
 800ad0a:	6011      	str	r1, [r2, #0]
 800ad0c:	6053      	str	r3, [r2, #4]
 800ad0e:	e7da      	b.n	800acc6 <_free_r+0x22>
 800ad10:	d902      	bls.n	800ad18 <_free_r+0x74>
 800ad12:	230c      	movs	r3, #12
 800ad14:	602b      	str	r3, [r5, #0]
 800ad16:	e7d6      	b.n	800acc6 <_free_r+0x22>
 800ad18:	6820      	ldr	r0, [r4, #0]
 800ad1a:	1821      	adds	r1, r4, r0
 800ad1c:	428b      	cmp	r3, r1
 800ad1e:	bf01      	itttt	eq
 800ad20:	6819      	ldreq	r1, [r3, #0]
 800ad22:	685b      	ldreq	r3, [r3, #4]
 800ad24:	1809      	addeq	r1, r1, r0
 800ad26:	6021      	streq	r1, [r4, #0]
 800ad28:	6063      	str	r3, [r4, #4]
 800ad2a:	6054      	str	r4, [r2, #4]
 800ad2c:	e7cb      	b.n	800acc6 <_free_r+0x22>
 800ad2e:	bd38      	pop	{r3, r4, r5, pc}
 800ad30:	20001594 	.word	0x20001594

0800ad34 <sbrk_aligned>:
 800ad34:	b570      	push	{r4, r5, r6, lr}
 800ad36:	4e0e      	ldr	r6, [pc, #56]	; (800ad70 <sbrk_aligned+0x3c>)
 800ad38:	460c      	mov	r4, r1
 800ad3a:	6831      	ldr	r1, [r6, #0]
 800ad3c:	4605      	mov	r5, r0
 800ad3e:	b911      	cbnz	r1, 800ad46 <sbrk_aligned+0x12>
 800ad40:	f000 f8bc 	bl	800aebc <_sbrk_r>
 800ad44:	6030      	str	r0, [r6, #0]
 800ad46:	4621      	mov	r1, r4
 800ad48:	4628      	mov	r0, r5
 800ad4a:	f000 f8b7 	bl	800aebc <_sbrk_r>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	d00a      	beq.n	800ad68 <sbrk_aligned+0x34>
 800ad52:	1cc4      	adds	r4, r0, #3
 800ad54:	f024 0403 	bic.w	r4, r4, #3
 800ad58:	42a0      	cmp	r0, r4
 800ad5a:	d007      	beq.n	800ad6c <sbrk_aligned+0x38>
 800ad5c:	1a21      	subs	r1, r4, r0
 800ad5e:	4628      	mov	r0, r5
 800ad60:	f000 f8ac 	bl	800aebc <_sbrk_r>
 800ad64:	3001      	adds	r0, #1
 800ad66:	d101      	bne.n	800ad6c <sbrk_aligned+0x38>
 800ad68:	f04f 34ff 	mov.w	r4, #4294967295
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	bd70      	pop	{r4, r5, r6, pc}
 800ad70:	20001598 	.word	0x20001598

0800ad74 <_malloc_r>:
 800ad74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad78:	1ccd      	adds	r5, r1, #3
 800ad7a:	f025 0503 	bic.w	r5, r5, #3
 800ad7e:	3508      	adds	r5, #8
 800ad80:	2d0c      	cmp	r5, #12
 800ad82:	bf38      	it	cc
 800ad84:	250c      	movcc	r5, #12
 800ad86:	2d00      	cmp	r5, #0
 800ad88:	4607      	mov	r7, r0
 800ad8a:	db01      	blt.n	800ad90 <_malloc_r+0x1c>
 800ad8c:	42a9      	cmp	r1, r5
 800ad8e:	d905      	bls.n	800ad9c <_malloc_r+0x28>
 800ad90:	230c      	movs	r3, #12
 800ad92:	2600      	movs	r6, #0
 800ad94:	603b      	str	r3, [r7, #0]
 800ad96:	4630      	mov	r0, r6
 800ad98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad9c:	4e2e      	ldr	r6, [pc, #184]	; (800ae58 <_malloc_r+0xe4>)
 800ad9e:	f000 f89d 	bl	800aedc <__malloc_lock>
 800ada2:	6833      	ldr	r3, [r6, #0]
 800ada4:	461c      	mov	r4, r3
 800ada6:	bb34      	cbnz	r4, 800adf6 <_malloc_r+0x82>
 800ada8:	4629      	mov	r1, r5
 800adaa:	4638      	mov	r0, r7
 800adac:	f7ff ffc2 	bl	800ad34 <sbrk_aligned>
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	4604      	mov	r4, r0
 800adb4:	d14d      	bne.n	800ae52 <_malloc_r+0xde>
 800adb6:	6834      	ldr	r4, [r6, #0]
 800adb8:	4626      	mov	r6, r4
 800adba:	2e00      	cmp	r6, #0
 800adbc:	d140      	bne.n	800ae40 <_malloc_r+0xcc>
 800adbe:	6823      	ldr	r3, [r4, #0]
 800adc0:	4631      	mov	r1, r6
 800adc2:	4638      	mov	r0, r7
 800adc4:	eb04 0803 	add.w	r8, r4, r3
 800adc8:	f000 f878 	bl	800aebc <_sbrk_r>
 800adcc:	4580      	cmp	r8, r0
 800adce:	d13a      	bne.n	800ae46 <_malloc_r+0xd2>
 800add0:	6821      	ldr	r1, [r4, #0]
 800add2:	3503      	adds	r5, #3
 800add4:	1a6d      	subs	r5, r5, r1
 800add6:	f025 0503 	bic.w	r5, r5, #3
 800adda:	3508      	adds	r5, #8
 800addc:	2d0c      	cmp	r5, #12
 800adde:	bf38      	it	cc
 800ade0:	250c      	movcc	r5, #12
 800ade2:	4638      	mov	r0, r7
 800ade4:	4629      	mov	r1, r5
 800ade6:	f7ff ffa5 	bl	800ad34 <sbrk_aligned>
 800adea:	3001      	adds	r0, #1
 800adec:	d02b      	beq.n	800ae46 <_malloc_r+0xd2>
 800adee:	6823      	ldr	r3, [r4, #0]
 800adf0:	442b      	add	r3, r5
 800adf2:	6023      	str	r3, [r4, #0]
 800adf4:	e00e      	b.n	800ae14 <_malloc_r+0xa0>
 800adf6:	6822      	ldr	r2, [r4, #0]
 800adf8:	1b52      	subs	r2, r2, r5
 800adfa:	d41e      	bmi.n	800ae3a <_malloc_r+0xc6>
 800adfc:	2a0b      	cmp	r2, #11
 800adfe:	d916      	bls.n	800ae2e <_malloc_r+0xba>
 800ae00:	1961      	adds	r1, r4, r5
 800ae02:	42a3      	cmp	r3, r4
 800ae04:	6025      	str	r5, [r4, #0]
 800ae06:	bf18      	it	ne
 800ae08:	6059      	strne	r1, [r3, #4]
 800ae0a:	6863      	ldr	r3, [r4, #4]
 800ae0c:	bf08      	it	eq
 800ae0e:	6031      	streq	r1, [r6, #0]
 800ae10:	5162      	str	r2, [r4, r5]
 800ae12:	604b      	str	r3, [r1, #4]
 800ae14:	4638      	mov	r0, r7
 800ae16:	f104 060b 	add.w	r6, r4, #11
 800ae1a:	f000 f865 	bl	800aee8 <__malloc_unlock>
 800ae1e:	f026 0607 	bic.w	r6, r6, #7
 800ae22:	1d23      	adds	r3, r4, #4
 800ae24:	1af2      	subs	r2, r6, r3
 800ae26:	d0b6      	beq.n	800ad96 <_malloc_r+0x22>
 800ae28:	1b9b      	subs	r3, r3, r6
 800ae2a:	50a3      	str	r3, [r4, r2]
 800ae2c:	e7b3      	b.n	800ad96 <_malloc_r+0x22>
 800ae2e:	6862      	ldr	r2, [r4, #4]
 800ae30:	42a3      	cmp	r3, r4
 800ae32:	bf0c      	ite	eq
 800ae34:	6032      	streq	r2, [r6, #0]
 800ae36:	605a      	strne	r2, [r3, #4]
 800ae38:	e7ec      	b.n	800ae14 <_malloc_r+0xa0>
 800ae3a:	4623      	mov	r3, r4
 800ae3c:	6864      	ldr	r4, [r4, #4]
 800ae3e:	e7b2      	b.n	800ada6 <_malloc_r+0x32>
 800ae40:	4634      	mov	r4, r6
 800ae42:	6876      	ldr	r6, [r6, #4]
 800ae44:	e7b9      	b.n	800adba <_malloc_r+0x46>
 800ae46:	230c      	movs	r3, #12
 800ae48:	4638      	mov	r0, r7
 800ae4a:	603b      	str	r3, [r7, #0]
 800ae4c:	f000 f84c 	bl	800aee8 <__malloc_unlock>
 800ae50:	e7a1      	b.n	800ad96 <_malloc_r+0x22>
 800ae52:	6025      	str	r5, [r4, #0]
 800ae54:	e7de      	b.n	800ae14 <_malloc_r+0xa0>
 800ae56:	bf00      	nop
 800ae58:	20001594 	.word	0x20001594

0800ae5c <_realloc_r>:
 800ae5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae60:	4680      	mov	r8, r0
 800ae62:	4614      	mov	r4, r2
 800ae64:	460e      	mov	r6, r1
 800ae66:	b921      	cbnz	r1, 800ae72 <_realloc_r+0x16>
 800ae68:	4611      	mov	r1, r2
 800ae6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6e:	f7ff bf81 	b.w	800ad74 <_malloc_r>
 800ae72:	b92a      	cbnz	r2, 800ae80 <_realloc_r+0x24>
 800ae74:	f7ff ff16 	bl	800aca4 <_free_r>
 800ae78:	4625      	mov	r5, r4
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae80:	f000 f838 	bl	800aef4 <_malloc_usable_size_r>
 800ae84:	4284      	cmp	r4, r0
 800ae86:	4607      	mov	r7, r0
 800ae88:	d802      	bhi.n	800ae90 <_realloc_r+0x34>
 800ae8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ae8e:	d812      	bhi.n	800aeb6 <_realloc_r+0x5a>
 800ae90:	4621      	mov	r1, r4
 800ae92:	4640      	mov	r0, r8
 800ae94:	f7ff ff6e 	bl	800ad74 <_malloc_r>
 800ae98:	4605      	mov	r5, r0
 800ae9a:	2800      	cmp	r0, #0
 800ae9c:	d0ed      	beq.n	800ae7a <_realloc_r+0x1e>
 800ae9e:	42bc      	cmp	r4, r7
 800aea0:	4622      	mov	r2, r4
 800aea2:	4631      	mov	r1, r6
 800aea4:	bf28      	it	cs
 800aea6:	463a      	movcs	r2, r7
 800aea8:	f7ff fed4 	bl	800ac54 <memcpy>
 800aeac:	4631      	mov	r1, r6
 800aeae:	4640      	mov	r0, r8
 800aeb0:	f7ff fef8 	bl	800aca4 <_free_r>
 800aeb4:	e7e1      	b.n	800ae7a <_realloc_r+0x1e>
 800aeb6:	4635      	mov	r5, r6
 800aeb8:	e7df      	b.n	800ae7a <_realloc_r+0x1e>
	...

0800aebc <_sbrk_r>:
 800aebc:	b538      	push	{r3, r4, r5, lr}
 800aebe:	2300      	movs	r3, #0
 800aec0:	4d05      	ldr	r5, [pc, #20]	; (800aed8 <_sbrk_r+0x1c>)
 800aec2:	4604      	mov	r4, r0
 800aec4:	4608      	mov	r0, r1
 800aec6:	602b      	str	r3, [r5, #0]
 800aec8:	f7f6 faa4 	bl	8001414 <_sbrk>
 800aecc:	1c43      	adds	r3, r0, #1
 800aece:	d102      	bne.n	800aed6 <_sbrk_r+0x1a>
 800aed0:	682b      	ldr	r3, [r5, #0]
 800aed2:	b103      	cbz	r3, 800aed6 <_sbrk_r+0x1a>
 800aed4:	6023      	str	r3, [r4, #0]
 800aed6:	bd38      	pop	{r3, r4, r5, pc}
 800aed8:	2000159c 	.word	0x2000159c

0800aedc <__malloc_lock>:
 800aedc:	4801      	ldr	r0, [pc, #4]	; (800aee4 <__malloc_lock+0x8>)
 800aede:	f000 b811 	b.w	800af04 <__retarget_lock_acquire_recursive>
 800aee2:	bf00      	nop
 800aee4:	200015a0 	.word	0x200015a0

0800aee8 <__malloc_unlock>:
 800aee8:	4801      	ldr	r0, [pc, #4]	; (800aef0 <__malloc_unlock+0x8>)
 800aeea:	f000 b80c 	b.w	800af06 <__retarget_lock_release_recursive>
 800aeee:	bf00      	nop
 800aef0:	200015a0 	.word	0x200015a0

0800aef4 <_malloc_usable_size_r>:
 800aef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aef8:	1f18      	subs	r0, r3, #4
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	bfbc      	itt	lt
 800aefe:	580b      	ldrlt	r3, [r1, r0]
 800af00:	18c0      	addlt	r0, r0, r3
 800af02:	4770      	bx	lr

0800af04 <__retarget_lock_acquire_recursive>:
 800af04:	4770      	bx	lr

0800af06 <__retarget_lock_release_recursive>:
 800af06:	4770      	bx	lr

0800af08 <_init>:
 800af08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0a:	bf00      	nop
 800af0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af0e:	bc08      	pop	{r3}
 800af10:	469e      	mov	lr, r3
 800af12:	4770      	bx	lr

0800af14 <_fini>:
 800af14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af16:	bf00      	nop
 800af18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af1a:	bc08      	pop	{r3}
 800af1c:	469e      	mov	lr, r3
 800af1e:	4770      	bx	lr
