// Seed: 4182496646
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  logic id_5 = 1 << 1'b0;
  logic id_6;
  always @(1 ^ id_4 or posedge 1) begin
    id_1 <= 1;
  end
endmodule
