# –ü–ª–∞–Ω –ø–æ–ª–Ω–æ–≥–æ –¥–æ–∫—É–º–µ–Ω—Ç–∏—Ä–æ–≤–∞–Ω–∏—è –ø—Ä–æ–µ–∫—Ç–æ–≤ FPGA Programming for Beginners

## –û–±–∑–æ—Ä —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏—è
–î–∞–Ω–Ω—ã–π —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π —Å–æ–¥–µ—Ä–∂–∏—Ç –ø—Ä–∏–º–µ—Ä—ã –∫–æ–¥–∞ –¥–ª—è –∫–Ω–∏–≥–∏ "FPGA Programming for Beginners" –æ—Ç Packt Publishing, –∞–≤—Ç–æ—Ä Frank Bruno. –ü—Ä–æ–µ–∫—Ç—ã –ø–æ–∫—Ä—ã–≤–∞—é—Ç –ø–æ–ª–Ω—ã–π —Å–ø–µ–∫—Ç—Ä –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏—è FPGA –æ—Ç –±–∞–∑–æ–≤—ã—Ö –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –¥–æ —Å–ª–æ–∂–Ω—ã—Ö —Å–∏—Å—Ç–µ–º —Å –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞–º–∏ –ø–∞–º—è—Ç–∏ –∏ –≤–∏–¥–µ–æ.

**–¶–µ–ª–µ–≤–∞—è –ø–ª–∞—Ç–∞:** Nexys A7-100T (Xilinx Artix-7 XC7A100T)
**–Ø–∑—ã–∫ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏:** SystemVerilog
**–°—Ä–µ–¥–∞ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏:** Xilinx Vivado 2019

---

## –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏

### –ì–ª–∞–≤–∞ 1: –û—Å–Ω–æ–≤—ã —Ü–∏—Ñ—Ä–æ–≤–æ–π –ª–æ–≥–∏–∫–∏
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH1/hdl/logic_ex.sv` - –æ—Å–Ω–æ–≤–Ω—ã–µ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- `CH1/hdl/challenge.sv` - –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–æ–µ –∑–∞–¥–∞–Ω–∏–µ
- `CH1/tb/` - —Ç–µ—Å—Ç–æ–≤—ã–µ –º–æ–¥—É–ª–∏
- `CH1/build/` - –ø—Ä–æ–µ–∫—Ç–Ω—ã–µ —Ñ–∞–π–ª—ã Vivado

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–í–≤–µ–¥–µ–Ω–∏–µ –≤ SystemVerilog**
   - –°–∏–Ω—Ç–∞–∫—Å–∏—Å –º–æ–¥—É–ª–µ–π –∏ –ø–æ—Ä—Ç–æ–≤
   - –¢–∏–ø—ã –¥–∞–Ω–Ω—ã—Ö (logic, wire)
   - –ë–∞–∑–æ–≤—ã–µ –ª–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ç–æ—Ä—ã

2. **–ê–Ω–∞–ª–∏–∑ logic_ex.sv**
   - –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –º–æ–¥—É–ª—è
   - –í—Ö–æ–¥–Ω—ã–µ –∏ –≤—ã—Ö–æ–¥–Ω—ã–µ —Å–∏–≥–Ω–∞–ª—ã
   - –õ–æ–≥–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏ (AND, OR, NOT, XOR)
   - –ü—Ä–∏–≤—è–∑–∫–∞ –∫ —Ñ–∏–∑–∏—á–µ—Å–∫–∏–º –≤—ã–≤–æ–¥–∞–º –ø–ª–∞—Ç—ã

3. **–ê–Ω–∞–ª–∏–∑ challenge.sv**
   - –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ —É–ø—Ä–∞–∂–Ω–µ–Ω–∏—è
   - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥–∞–º–∏ —á–µ—Ä–µ–∑ –ø–µ—Ä–µ–∫–ª—é—á–∞—Ç–µ–ª–∏
   - –ö–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞

4. **–¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∏ —Å–∏–º—É–ª—è—Ü–∏—è**
   - –°—Ç—Ä—É–∫—Ç—É—Ä–∞ —Ç–µ—Å—Ç–æ–≤—ã—Ö –º–æ–¥—É–ª–µ–π
   - –ú–µ—Ç–æ–¥–æ–ª–æ–≥–∏—è –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏
   - –ê–Ω–∞–ª–∏–∑ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤ —Å–∏–º—É–ª—è—Ü–∏–∏

5. **–§–∏–∑–∏—á–µ—Å–∫–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è**
   - –§–∞–π–ª—ã –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π (.xdc)
   - –°–∏–Ω—Ç–µ–∑ –∏ –∏–º–ø–ª–µ–º–µ–Ω—Ç–∞—Ü–∏—è
   - –ü—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–µ FPGA

---

### –ì–ª–∞–≤–∞ 2: –û—Å–Ω–æ–≤—ã –∫–æ–º–ø—å—é—Ç–µ—Ä–Ω–æ–π –º–∞—Ç–µ–º–∞—Ç–∏–∫–∏
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH2/hdl/add_sub.sv` - –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
- `CH2/hdl/mult.sv` - —É–º–Ω–æ–∂–µ–Ω–∏–µ
- `CH2/hdl/num_ones.sv` - –ø–æ–¥—Å—á–µ—Ç –µ–¥–∏–Ω–∏—Ü
- `CH2/hdl/leading_ones.sv` - –≤–µ–¥—É—â–∏–µ –µ–¥–∏–Ω–∏—Ü—ã

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ü–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–æ–≤–∞–Ω–Ω—ã–µ –º–æ–¥—É–ª–∏**
   - –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤ WIDTH
   - –ú–∞—Å—à—Ç–∞–±–∏—Ä—É–µ–º–æ—Å—Ç—å –¥–∏–∑–∞–π–Ω–∞
   - –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞ –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑–∞—Ü–∏–∏

2. **–ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏ –≤ FPGA**
   - –°–ª–æ–∂–µ–Ω–∏–µ –∏ –≤—ã—á–∏—Ç–∞–Ω–∏–µ (add_sub.sv)
   - –£–º–Ω–æ–∂–µ–Ω–∏–µ –≤ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä–µ (mult.sv)
   - –†–µ—Å—É—Ä—Å—ã FPGA –¥–ª—è –∞—Ä–∏—Ñ–º–µ—Ç–∏–∫–∏

3. **–ê–ª–≥–æ—Ä–∏—Ç–º—ã –ø–æ–¥—Å—á–µ—Ç–∞**
   - –ü–æ–¥—Å—á–µ—Ç –µ–¥–∏–Ω–∏—Ü –≤ –¥–≤–æ–∏—á–Ω–æ–º —á–∏—Å–ª–µ
   - –ü–æ–∏—Å–∫ –≤–µ–¥—É—â–∏—Ö –µ–¥–∏–Ω–∏—Ü
   - –û–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è –∞–ª–≥–æ—Ä–∏—Ç–º–æ–≤ –¥–ª—è FPGA

4. **–ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—è**
   - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —á–µ—Ä–µ–∑ –∫–Ω–æ–ø–∫–∏
   - –û—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤ –Ω–∞ —Å–≤–µ—Ç–æ–¥–∏–æ–¥–∞—Ö
   - –í—ã–±–æ—Ä –æ–ø–µ—Ä–∞—Ü–∏–π

---

### –ì–ª–∞–≤–∞ 3: –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–∞—è –ª–æ–≥–∏–∫–∞ –∏ —ç–ª–µ–º–µ–Ω—Ç—ã –ø–∞–º—è—Ç–∏
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH3/hdl/simple_ff.sv` - –ø—Ä–æ—Å—Ç—ã–µ —Ç—Ä–∏–≥–≥–µ—Ä—ã
- `CH3/hdl/simple_ff_async.sv` - –∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–π —Å–±—Ä–æ—Å
- `CH3/hdl/counting_buttons.sv` - —Å—á–µ—Ç—á–∏–∫–∏ –∫–Ω–æ–ø–æ–∫
- `CH3/hdl/blocking.sv` - –±–ª–æ–∫–∏—Ä—É—é—â–∏–µ/–Ω–µ–±–ª–æ–∫–∏—Ä—É—é—â–∏–µ –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏—è

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–û—Å–Ω–æ–≤—ã –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–π –ª–æ–≥–∏–∫–∏**
   - –ü–æ–Ω—è—Ç–∏–µ —Å–∏–Ω—Ö—Ä–æ–Ω–Ω–æ–π –∏ –∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω–æ–π –ª–æ–≥–∏–∫–∏
   - –¢—Ä–∏–≥–≥–µ—Ä—ã –∏ —Ä–µ–≥–∏—Å—Ç—Ä—ã
   - –¢–∞–∫—Ç–æ–≤—ã–µ —Å–∏–≥–Ω–∞–ª—ã –∏ –¥–æ–º–µ–Ω—ã

2. **–°—Ç—Ä–∞—Ç–µ–≥–∏–∏ —Å–±—Ä–æ—Å–∞**
   - –°–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–π vs –∞—Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã–π —Å–±—Ä–æ—Å
   - –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ –∞—Å–ø–µ–∫—Ç—ã —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏
   - –í–ª–∏—è–Ω–∏–µ –Ω–∞ –Ω–∞–¥–µ–∂–Ω–æ—Å—Ç—å —Å–∏—Å—Ç–µ–º—ã

3. **–°–µ–º–∏—Å–µ–≥–º–µ–Ω—Ç–Ω—ã–µ –∏–Ω–¥–∏–∫–∞—Ç–æ—Ä—ã**
   - –ü—Ä–∏–Ω—Ü–∏–ø —Ä–∞–±–æ—Ç—ã
   - –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–∏–º–≤–æ–ª–æ–≤
   - –ú—É–ª—å—Ç–∏–ø–ª–µ–∫—Å–∏—Ä–æ–≤–∞–Ω–∏–µ –¥–∏—Å–ø–ª–µ–µ–≤

4. **–í–∞–∂–Ω—ã–µ –∫–æ–Ω—Ü–µ–ø—Ü–∏–∏ SystemVerilog**
   - –ë–ª–æ–∫–∏—Ä—É—é—â–∏–µ (=) –∏ –Ω–µ–±–ª–æ–∫–∏—Ä—É—é—â–∏–µ (<=) –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏—è
   - –ü—Ä–∞–≤–∏–ª–∞ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è –≤ –∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–æ–π –∏ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–π –ª–æ–≥–∏–∫–µ
   - –ü–æ—Ç–µ–Ω—Ü–∏–∞–ª—å–Ω—ã–µ –ø—Ä–æ–±–ª–µ–º—ã –∏ —Ä–µ—à–µ–Ω–∏—è

---

### –ì–ª–∞–≤–∞ 4: –ö–æ–Ω–µ—á–Ω—ã–µ –∞–≤—Ç–æ–º–∞—Ç—ã –∏ —Å–ª–æ–∂–Ω–∞—è –ª–æ–≥–∏–∫–∞
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH4/hdl/calculator_top.sv` - –≤–µ—Ä—Ö–Ω–∏–π —É—Ä–æ–≤–µ–Ω—å –∫–∞–ª—å–∫—É–ª—è—Ç–æ—Ä–∞
- `CH4/hdl/calculator_mealy.sv` - –∞–≤—Ç–æ–º–∞—Ç –ú–∏–ª–∏
- `CH4/hdl/calculator_moore.sv` - –∞–≤—Ç–æ–º–∞—Ç –ú—É—Ä–∞

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–¢–µ–æ—Ä–∏—è –∫–æ–Ω–µ—á–Ω—ã—Ö –∞–≤—Ç–æ–º–∞—Ç–æ–≤**
   - –ê–≤—Ç–æ–º–∞—Ç—ã –ú–∏–ª–∏ vs –ú—É—Ä–∞
   - –î–∏–∞–≥—Ä–∞–º–º—ã —Å–æ—Å—Ç–æ—è–Ω–∏–π
   - –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–æ—Å—Ç–æ—è–Ω–∏–π

2. **–†–µ–∞–ª–∏–∑–∞—Ü–∏—è –∫–∞–ª—å–∫—É–ª—è—Ç–æ—Ä–∞**
   - –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ —Å–∏—Å—Ç–µ–º—ã
   - –û–±—Ä–∞–±–æ—Ç–∫–∞ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–≥–æ –≤–≤–æ–¥–∞
   - –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–µ –æ–ø–µ—Ä–∞—Ü–∏–∏

3. **–°—Ä–∞–≤–Ω–µ–Ω–∏–µ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–π**
   - –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞ –∏ –Ω–µ–¥–æ—Å—Ç–∞—Ç–∫–∏ –∫–∞–∂–¥–æ–≥–æ –ø–æ–¥—Ö–æ–¥–∞
   - –ü—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏ —Ä–µ—Å—É—Ä—Å—ã
   - –†–µ–∫–æ–º–µ–Ω–¥–∞—Ü–∏–∏ –ø–æ –≤—ã–±–æ—Ä—É

---

### –ì–ª–∞–≤–∞ 5: –ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å—ã –∏ –ø—Ä–æ—Ç–æ–∫–æ–ª—ã —Å–≤—è–∑–∏
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH5/hdl/i2c_temp.sv` - –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å I2C –¥–ª—è –¥–∞—Ç—á–∏–∫–∞ —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã
- `CH5/hdl/pdm_top.sv` - PDM –∞—É–¥–∏–æ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å
- `CH5/hdl/temp_pkg.sv` - –ø–∞–∫–µ—Ç –¥–ª—è —Ä–∞–±–æ—Ç—ã —Å —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä–æ–π

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ü—Ä–æ—Ç–æ–∫–æ–ª I2C**
   - –ü—Ä–∏–Ω—Ü–∏–ø—ã —Ä–∞–±–æ—Ç—ã I2C
   - –†–µ–∞–ª–∏–∑–∞—Ü–∏—è –º–∞—Å—Ç–µ—Ä–∞ I2C
   - –ß—Ç–µ–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö —Å –¥–∞—Ç—á–∏–∫–∞ —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã

2. **PDM –∞—É–¥–∏–æ –æ–±—Ä–∞–±–æ—Ç–∫–∞**
   - –ü—Ä–∏–Ω—Ü–∏–ø—ã PDM (Pulse Density Modulation)
   - –ó–∞—Ö–≤–∞—Ç –∞—É–¥–∏–æ —Å –º–∏–∫—Ä–æ—Ñ–æ–Ω–∞
   - –í–æ—Å–ø—Ä–æ–∏–∑–≤–µ–¥–µ–Ω–∏–µ –∑–≤—É–∫–∞

3. **–ü–∞–∫–µ—Ç—ã SystemVerilog**
   - –û—Ä–≥–∞–Ω–∏–∑–∞—Ü–∏—è –∫–æ–¥–∞ –≤ –ø–∞–∫–µ—Ç—ã
   - –ü–æ–≤—Ç–æ—Ä–Ω–æ–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –∫–æ–¥–∞
   - –õ—É—á—à–∏–µ –ø—Ä–∞–∫—Ç–∏–∫–∏

---

### –ì–ª–∞–≤–∞ 6: –ü—Ä–æ–¥–≤–∏–Ω—É—Ç–∞—è —Ñ–∏–ª—å—Ç—Ä–∞—Ü–∏—è
**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–¶–∏—Ñ—Ä–æ–≤—ã–µ —Ñ–∏–ª—å—Ç—Ä—ã –≤ FPGA**
   - –¢–∏–ø—ã —Ñ–∏–ª—å—Ç—Ä–æ–≤
   - –†–µ–∞–ª–∏–∑–∞—Ü–∏—è –≤ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä–µ
   - –û–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏

2. **–û–±—Ä–∞–±–æ—Ç–∫–∞ —Å–∏–≥–Ω–∞–ª–æ–≤**
   - –ê–ª–≥–æ—Ä–∏—Ç–º—ã —Ñ–∏–ª—å—Ç—Ä–∞—Ü–∏–∏
   - –ö–æ–Ω–≤–µ–π–µ—Ä–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞
   - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Ä–µ—Å—É—Ä—Å–∞–º–∏

---

### –ì–ª–∞–≤–∞ 7: –ë–ª–æ—á–Ω—ã–µ –¥–∏–∑–∞–π–Ω—ã –∏ –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è IP
**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ú–µ—Ç–æ–¥–æ–ª–æ–≥–∏—è Block Design**
   - –ì—Ä–∞—Ñ–∏—á–µ—Å–∫–∏–π –¥–∏–∑–∞–π–Ω –≤ Vivado
   - –ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è –≥–æ—Ç–æ–≤—ã—Ö IP –±–ª–æ–∫–æ–≤
   - –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞ –º–æ–¥—É–ª—å–Ω–æ–≥–æ –ø–æ–¥—Ö–æ–¥–∞

2. **–†–∞–±–æ—Ç–∞ —Å IP –∫–∞—Ç–∞–ª–æ–≥–æ–º Xilinx**
   - –í—ã–±–æ—Ä –∏ –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ IP —è–¥–µ—Ä
   - –ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è –≤ –ø—Ä–æ–µ–∫—Ç
   - –í–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏—è —Å–∏—Å—Ç–µ–º—ã

---

### –ì–ª–∞–≤–∞ 8: –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã –ø–∞–º—è—Ç–∏
**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å—ã –ø–∞–º—è—Ç–∏ DDR2**
   - –ü—Ä–∏–Ω—Ü–∏–ø—ã —Ä–∞–±–æ—Ç—ã DDR –ø–∞–º—è—Ç–∏
   - Memory Interface Generator (MIG)
   - –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –ø–∞–º—è—Ç–∏

2. **–í—ã—Å–æ–∫–æ—Å–∫–æ—Ä–æ—Å—Ç–Ω—ã–µ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å—ã**
   - –í—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏—è
   - –ö–∞–ª–∏–±—Ä–æ–≤–∫–∞ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞
   - –û—Ç–ª–∞–¥–∫–∞ –ø—Ä–æ–±–ª–µ–º —Å –ø–∞–º—è—Ç—å—é

---

### –ì–ª–∞–≤–∞ 9: VGA –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å—ã
**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ü—Ä–∏–Ω—Ü–∏–ø—ã –≤–∏–¥–µ–æ –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–æ–≤**
   - –°—Ç–∞–Ω–¥–∞—Ä—Ç—ã VGA
   - –°–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏—è –∫–∞–¥—Ä–æ–≤
   - –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø–∏–∫—Å–µ–ª—å–Ω—ã—Ö —á–∞—Å–æ–≤

2. **–£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–∞–º—è—Ç—å—é –¥–ª—è –≥—Ä–∞—Ñ–∏–∫–∏**
   - –ë—É—Ñ–µ—Ä–∏–∑–∞—Ü–∏—è –∫–∞–¥—Ä–æ–≤
   - –î–æ—Å—Ç—É–ø –∫ –≤–∏–¥–µ–æ–ø–∞–º—è—Ç–∏
   - –û–ø—Ç–∏–º–∏–∑–∞—Ü–∏—è –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏

---

### –ì–ª–∞–≤–∞ 10: –§–∏–Ω–∞–ª—å–Ω—ã–π –∏–Ω—Ç–µ–≥—Ä–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –ø—Ä–æ–µ–∫—Ç
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH10/hdl/final_project.sv` - –æ—Å–Ω–æ–≤–Ω–æ–π –º–æ–¥—É–ª—å –ø—Ä–æ–µ–∫—Ç–∞
- `CH10/hdl/vga_core.sv` - —è–¥—Ä–æ VGA
- `CH10/hdl/ps2_host.sv` - –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å PS/2
- `CH10/hdl/debounce.sv` - –ø–æ–¥–∞–≤–ª–µ–Ω–∏–µ –¥—Ä–µ–±–µ–∑–≥–∞

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–°–∏—Å—Ç–µ–º–Ω–∞—è –∏–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è**
   - –û–±—ä–µ–¥–∏–Ω–µ–Ω–∏–µ –≤—Å–µ—Ö –ø–æ–¥—Å–∏—Å—Ç–µ–º
   - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞–º–∏
   - –û–±—â–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞

2. **PS/2 –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å –∫–ª–∞–≤–∏–∞—Ç—É—Ä—ã**
   - –ü—Ä–æ—Ç–æ–∫–æ–ª PS/2
   - –î–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–∫–∞–Ω–∫–æ–¥–æ–≤
   - –û–±—Ä–∞–±–æ—Ç–∫–∞ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–≥–æ –≤–≤–æ–¥–∞

3. **–ü–æ–¥–∞–≤–ª–µ–Ω–∏–µ –¥—Ä–µ–±–µ–∑–≥–∞**
   - –ü—Ä–æ–±–ª–µ–º–∞ –¥—Ä–µ–±–µ–∑–≥–∞ –∫–æ–Ω—Ç–∞–∫—Ç–æ–≤
   - –ê–ø–ø–∞—Ä–∞—Ç–Ω—ã–µ –∏ –ø—Ä–æ–≥—Ä–∞–º–º–Ω—ã–µ —Ä–µ—à–µ–Ω–∏—è
   - –ù–∞–¥–µ–∂–Ω–æ—Å—Ç—å –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞

---

### –ì–ª–∞–≤–∞ 11: –ü—Ä–æ–¥–≤–∏–Ω—É—Ç—ã–µ —Ç–µ–º—ã –∏ –ª—É—á—à–∏–µ –ø—Ä–∞–∫—Ç–∏–∫–∏
**–§–∞–π–ª—ã –¥–ª—è –∞–Ω–∞–ª–∏–∑–∞:**
- `CH11/hdl/pipeline.sv` - –∫–æ–Ω–≤–µ–π–µ—Ä–Ω—ã–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—ã
- `CH11/hdl/latch_error.sv` - —Ç–∏–ø–∏—á–Ω—ã–µ –æ—à–∏–±–∫–∏
- `CH11/hdl/labels.sv` - –∏–º–µ–Ω–æ–≤–∞–Ω–∏–µ –∏ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

**–ü–ª–∞–Ω –æ–ø–∏—Å–∞–Ω–∏—è:**
1. **–ö–æ–Ω–≤–µ–π–µ—Ä–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞**
   - –ü—Ä–∏–Ω—Ü–∏–ø—ã –øipelining –≤ FPGA
   - –ü–æ–≤—ã—à–µ–Ω–∏–µ –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏
   - –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –∑–∞–¥–µ—Ä–∂–∫–∞–º–∏

2. **–¢–∏–ø–∏—á–Ω—ã–µ –æ—à–∏–±–∫–∏ –∏ –∏—Ö –∏–∑–±–µ–∂–∞–Ω–∏–µ**
   - –ù–µ–ø—Ä–µ–¥–Ω–∞–º–µ—Ä–µ–Ω–Ω—ã–µ –∑–∞—â–µ–ª–∫–∏ (latches)
   - –ü—Ä–æ–±–ª–µ–º—ã —Å –≤—Ä–µ–º–µ–Ω–Ω—ã–º–∏ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏—è–º–∏
   - –û—Ç–ª–∞–¥–æ—á–Ω—ã–µ —Ç–µ—Ö–Ω–∏–∫–∏

3. **–ü—Ä–æ—Ñ–µ—Å—Å–∏–æ–Ω–∞–ª—å–Ω—ã–µ –ø—Ä–∞–∫—Ç–∏–∫–∏**
   - –°—Ç–∏–ª—å –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è
   - –î–æ–∫—É–º–µ–Ω—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∫–æ–¥–∞
   - –ú–µ—Ç–æ–¥–æ–ª–æ–≥–∏–∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è

---

## –ú–µ—Ç–æ–¥–æ–ª–æ–≥–∏—è –∞–Ω–∞–ª–∏–∑–∞ –∫–∞–∂–¥–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞

–î–ª—è –∫–∞–∂–¥–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞ –±—É–¥–µ—Ç –ø—Ä–æ–≤–µ–¥–µ–Ω —Å–ª–µ–¥—É—é—â–∏–π –∞–Ω–∞–ª–∏–∑:

### 1. –¢–µ–æ—Ä–µ—Ç–∏—á–µ—Å–∫–∞—è –æ—Å–Ω–æ–≤–∞
- –û–±—ä—è—Å–Ω–µ–Ω–∏–µ —Ç–µ–æ—Ä–µ—Ç–∏—á–µ—Å–∫–∏—Ö –∫–æ–Ω—Ü–µ–ø—Ü–∏–π
- –°–≤—è–∑—å —Å —Ü–∏—Ñ—Ä–æ–≤–æ–π —Å—Ö–µ–º–æ—Ç–µ—Ö–Ω–∏–∫–æ–π
- –û—Å–æ–±–µ–Ω–Ω–æ—Å—Ç–∏ —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ –≤ FPGA

### 2. –ê–Ω–∞–ª–∏–∑ –∫–æ–¥–∞
- –ü–æ–¥—Ä–æ–±–Ω—ã–π —Ä–∞–∑–±–æ—Ä –∫–∞–∂–¥–æ–≥–æ –º–æ–¥—É–ª—è
- –û–±—ä—è—Å–Ω–µ–Ω–∏–µ –∫–ª—é—á–µ–≤—ã—Ö –∫–æ–Ω—Å—Ç—Ä—É–∫—Ü–∏–π SystemVerilog
- –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω—ã–µ —Ä–µ—à–µ–Ω–∏—è

### 3. –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è
- –ù–∞—Å—Ç—Ä–æ–π–∫–∞ –ø—Ä–æ–µ–∫—Ç–∞ –≤ Vivado
- –§–∞–π–ª—ã –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π –∏ –∏—Ö –Ω–∞–∑–Ω–∞—á–µ–Ω–∏–µ
- –ü—Ä–æ—Ü–µ—Å—Å —Å–∏–Ω—Ç–µ–∑–∞ –∏ –∏–º–ø–ª–µ–º–µ–Ω—Ç–∞—Ü–∏–∏

### 4. –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∏ –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏—è
- –ê–Ω–∞–ª–∏–∑ —Ç–µ—Å—Ç–æ–≤—ã—Ö –º–æ–¥—É–ª–µ–π
- –°—Ç—Ä–∞—Ç–µ–≥–∏–∏ –≤–µ—Ä–∏—Ñ–∏–∫–∞—Ü–∏–∏
- –ò–Ω—Ç–µ—Ä–ø—Ä–µ—Ç–∞—Ü–∏—è —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤ —Å–∏–º—É–ª—è—Ü–∏–∏

### 5. –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏–µ —Ä–µ–∫–æ–º–µ–Ω–¥–∞—Ü–∏–∏
- –í–æ–∑–º–æ–∂–Ω—ã–µ —É–ª—É—á—à–µ–Ω–∏—è
- –†–∞—Å—à–∏—Ä–µ–Ω–∏—è —Ñ—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–æ—Å—Ç–∏
- –ü—Ä–∏–º–µ–Ω–µ–Ω–∏–µ –≤ —Ä–µ–∞–ª—å–Ω—ã—Ö –ø—Ä–æ–µ–∫—Ç–∞—Ö

---

## –î–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω—ã–µ —Ä–µ—Å—É—Ä—Å—ã –¥–ª—è –ø–æ–Ω–∏–º–∞–Ω–∏—è

–ü—Ä–∏ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ—Å—Ç–∏ –±—É–¥—É—Ç –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω—ã —Å–ª–µ–¥—É—é—â–∏–µ –≤–µ–±-—Ä–µ—Å—É—Ä—Å—ã:
- –û—Ñ–∏—Ü–∏–∞–ª—å–Ω–∞—è –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è Xilinx
- –°–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏–∏ –ø—Ä–æ—Ç–æ–∫–æ–ª–æ–≤ (I2C, VGA, PS/2)
- –†—É–∫–æ–≤–æ–¥—Å—Ç–≤–∞ –ø–æ SystemVerilog
- –¢–µ—Ö–Ω–∏—á–µ—Å–∫–∞—è –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è –Ω–∞ —Ü–µ–ª–µ–≤—É—é –ø–ª–∞—Ç—É Nexys A7

## –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –æ—Ä–≥–∞–Ω–∏–∑–∞—Ü–∏–∏ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏

### –†–∞—Å–ø–æ–ª–æ–∂–µ–Ω–∏–µ —Ñ–∞–π–ª–æ–≤ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏
–ö–∞–∂–¥–∞—è –≥–ª–∞–≤–∞ –±—É–¥–µ—Ç –∏–º–µ—Ç—å —Å–æ–±—Å—Ç–≤–µ–Ω–Ω—É—é –ø–∞–ø–∫—É –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏:
```
CH1/
‚îú‚îÄ‚îÄ hdl/                           # –ò—Å—Ö–æ–¥–Ω—ã–µ —Ñ–∞–π–ª—ã (–æ—Ä–∏–≥–∏–Ω–∞–ª—å–Ω—ã–µ)
‚îú‚îÄ‚îÄ tb/                            # –¢–µ—Å—Ç–æ–≤—ã–µ –º–æ–¥—É–ª–∏ (–æ—Ä–∏–≥–∏–Ω–∞–ª—å–Ω—ã–µ)
‚îú‚îÄ‚îÄ build/                         # –ü—Ä–æ–µ–∫—Ç—ã Vivado (–æ—Ä–∏–≥–∏–Ω–∞–ª—å–Ω—ã–µ)
‚îî‚îÄ‚îÄ docs/                          # üìÅ –ù–û–í–ê–Ø –ü–ê–ü–ö–ê: –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è –≥–ª–∞–≤—ã
    ‚îú‚îÄ‚îÄ –ì–õ–ê–í–ê_1_–ê–ù–ê–õ–ò–ó.md         # –û—Å–Ω–æ–≤–Ω–æ–π —Ñ–∞–π–ª –∞–Ω–∞–ª–∏–∑–∞
    ‚îú‚îÄ‚îÄ images/                    # –ò–∑–æ–±—Ä–∞–∂–µ–Ω–∏—è –∏ –¥–∏–∞–≥—Ä–∞–º–º—ã
    ‚îÇ   ‚îú‚îÄ‚îÄ logic_gates_diagram.png
    ‚îÇ   ‚îú‚îÄ‚îÄ truth_table_visual.png
    ‚îÇ   ‚îî‚îÄ‚îÄ nexys_board_layout.png
    ‚îî‚îÄ‚îÄ README.md                  # –ö—Ä–∞—Ç–∫–∏–π –æ–±–∑–æ—Ä –≥–ª–∞–≤—ã
```

### –ü–∞–ø–∫–∞ –¥–ª—è —Å–∫—Ä–∏–ø—Ç–æ–≤ –≥–µ–Ω–µ—Ä–∞—Ü–∏–∏ –∏–∑–æ–±—Ä–∞–∂–µ–Ω–∏–π
```
visualization_scripts/             # üìÅ –ù–û–í–ê–Ø –ü–ê–ü–ö–ê: –°–∫—Ä–∏–ø—Ç—ã –¥–ª—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏
‚îú‚îÄ‚îÄ requirements.txt              # –ó–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ Python (matplotlib, etc.)
‚îú‚îÄ‚îÄ logic_diagrams.py            # –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —Å—Ö–µ–º
‚îú‚îÄ‚îÄ truth_tables.py              # –ì–µ–Ω–µ—Ä–∞—Ü–∏—è —Ç–∞–±–ª–∏—Ü –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏
‚îú‚îÄ‚îÄ timing_diagrams.py           # –í—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–∏–∞–≥—Ä–∞–º–º—ã
‚îú‚îÄ‚îÄ waveform_plots.py            # –°–∏–≥–Ω–∞–ª—å–Ω—ã–µ –¥–∏–∞–≥—Ä–∞–º–º—ã
‚îú‚îÄ‚îÄ board_layouts.py             # –°—Ö–µ–º—ã –ø–ª–∞—Ç –∏ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–π
‚îî‚îÄ‚îÄ README.md                    # –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –ø–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—é —Å–∫—Ä–∏–ø—Ç–æ–≤
```

### –¢–∏–ø—ã –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–π, –∫–æ—Ç–æ—Ä—ã–µ –±—É–¥—É—Ç —Å–æ–∑–¥–∞–≤–∞—Ç—å—Å—è

1. **–õ–æ–≥–∏—á–µ—Å–∫–∏–µ —Å—Ö–µ–º—ã** - –¥–∏–∞–≥—Ä–∞–º–º—ã –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —ç–ª–µ–º–µ–Ω—Ç–æ–≤ (AND, OR, NOT, XOR)
2. **–¢–∞–±–ª–∏—Ü—ã –∏—Å—Ç–∏–Ω–Ω–æ—Å—Ç–∏** - –≤–∏–∑—É–∞–ª—å–Ω–æ–µ –ø—Ä–µ–¥—Å—Ç–∞–≤–ª–µ–Ω–∏–µ –≤ –≤–∏–¥–µ –≥—Ä–∞—Ñ–∏–∫–æ–≤
3. **–í—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–∏–∞–≥—Ä–∞–º–º—ã** - —Ñ–æ—Ä–º—ã —Å–∏–≥–Ω–∞–ª–æ–≤ (waveforms)
4. **–°—Ö–µ–º—ã –ø–æ–¥–∫–ª—é—á–µ–Ω–∏—è** - layout –ø–ª–∞—Ç—ã —Å –≤—ã–≤–æ–¥–∞–º–∏
5. **–ë–ª–æ–∫-–¥–∏–∞–≥—Ä–∞–º–º—ã** - –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ —Å–∏—Å—Ç–µ–º
6. **–ì—Ä–∞—Ñ–∏–∫–∏ –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏** - —Ä–µ—Å—É—Ä—Å—ã FPGA, timing analysis
7. **–î–∏–∞–≥—Ä–∞–º–º—ã —Å–æ—Å—Ç–æ—è–Ω–∏–π** - –¥–ª—è –∫–æ–Ω–µ—á–Ω—ã—Ö –∞–≤—Ç–æ–º–∞—Ç–æ–≤ (FSM)
8. **–°–∏–≥–Ω–∞–ª—å–Ω—ã–µ –¥–∏–∞–≥—Ä–∞–º–º—ã** - –ø—Ä–æ—Ç–æ–∫–æ–ª—ã —Å–≤—è–∑–∏ (I2C, VGA, etc.)

## –ü–æ—Ä—è–¥–æ–∫ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è

1. **–°–æ–∑–¥–∞–Ω–∏–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—ã –ø–∞–ø–æ–∫** –¥–ª—è –≤—Å–µ—Ö –≥–ª–∞–≤
2. **–†–∞–∑—Ä–∞–±–æ—Ç–∫–∞ –±–∞–∑–æ–≤—ã—Ö Python —Å–∫—Ä–∏–ø—Ç–æ–≤** –¥–ª—è –≥–µ–Ω–µ—Ä–∞—Ü–∏–∏ –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–π
3. **–°–æ–∑–¥–∞–Ω–∏–µ –¥–µ—Ç–∞–ª—å–Ω–æ–≥–æ –æ–ø–∏—Å–∞–Ω–∏—è –¥–ª—è –∫–∞–∂–¥–æ–π –≥–ª–∞–≤—ã** –≤ —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É—é—â–∏—Ö –ø–∞–ø–∫–∞—Ö
4. **–ê–Ω–∞–ª–∏–∑ –≤—Å–µ—Ö –∏—Å—Ö–æ–¥–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤** –≤ –ø–æ—Ä—è–¥–∫–µ –≤–æ–∑—Ä–∞—Å—Ç–∞–Ω–∏—è —Å–ª–æ–∂–Ω–æ—Å—Ç–∏
5. **–ì–µ–Ω–µ—Ä–∞—Ü–∏—è –∏–∑–æ–±—Ä–∞–∂–µ–Ω–∏–π –∏ –¥–∏–∞–≥—Ä–∞–º–º** —Å –ø–æ–º–æ—â—å—é Python —Å–∫—Ä–∏–ø—Ç–æ–≤
6. **–ò–Ω—Ç–µ–≥—Ä–∞—Ü–∏—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–π** –≤ –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—é Markdown
7. **–°–æ–∑–¥–∞–Ω–∏–µ –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∏—Ö –ø—Ä–∏–º–µ—Ä–æ–≤ –∏ –æ–±—ä—è—Å–Ω–µ–Ω–∏–π**
8. **–§–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–∏–µ –∏—Ç–æ–≥–æ–≤–æ–≥–æ –¥–æ–∫—É–º–µ–Ω—Ç–∞** —Å –ø–æ–ª–Ω—ã–º –æ–ø–∏—Å–∞–Ω–∏–µ–º –≤—Å–µ—Ö –ø—Ä–æ–µ–∫—Ç–æ–≤

## –¢—Ä–µ–±–æ–≤–∞–Ω–∏—è –∫ Python —Å–∫—Ä–∏–ø—Ç–∞–º

### –û–±—è–∑–∞—Ç–µ–ª—å–Ω—ã–µ –±–∏–±–ª–∏–æ—Ç–µ–∫–∏:
```python
matplotlib >= 3.5.0    # –û—Å–Ω–æ–≤–Ω–∞—è –±–∏–±–ª–∏–æ—Ç–µ–∫–∞ –¥–ª—è –≥—Ä–∞—Ñ–∏–∫–æ–≤
numpy >= 1.21.0       # –ß–∏—Å–ª–µ–Ω–Ω—ã–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
seaborn >= 0.11.0     # –£–ª—É—á—à–µ–Ω–Ω–∞—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏—è
pandas >= 1.3.0       # –†–∞–±–æ—Ç–∞ —Å –¥–∞–Ω–Ω—ã–º–∏ (–¥–ª—è —Ç–∞–±–ª–∏—Ü)
pillow >= 8.3.0       # –û–±—Ä–∞–±–æ—Ç–∫–∞ –∏–∑–æ–±—Ä–∞–∂–µ–Ω–∏–π
graphviz >= 0.20      # –î–∏–∞–≥—Ä–∞–º–º—ã —Å—Ö–µ–º –∏ –≥—Ä–∞—Ñ–æ–≤
```

### –°—Ç–∞–Ω–¥–∞—Ä—Ç—ã —Å–æ–∑–¥–∞–Ω–∏—è –∏–∑–æ–±—Ä–∞–∂–µ–Ω–∏–π:
- **–†–∞–∑—Ä–µ—à–µ–Ω–∏–µ**: 300 DPI –¥–ª—è –≤—ã—Å–æ–∫–æ–≥–æ –∫–∞—á–µ—Å—Ç–≤–∞
- **–§–æ—Ä–º–∞—Ç**: PNG –¥–ª—è —Å—Ö–µ–º, SVG –¥–ª—è –≤–µ–∫—Ç–æ—Ä–Ω—ã—Ö –¥–∏–∞–≥—Ä–∞–º–º
- **–†–∞–∑–º–µ—Ä—ã**: –°—Ç–∞–Ω–¥–∞—Ä—Ç–Ω—ã–µ —Ä–∞–∑–º–µ—Ä—ã –¥–ª—è web (800x600, 1024x768)
- **–¶–≤–µ—Ç–æ–≤–∞—è —Å—Ö–µ–º–∞**: –ü—Ä–æ—Ñ–µ—Å—Å–∏–æ–Ω–∞–ª—å–Ω—ã–µ —Ü–≤–µ—Ç–∞, –ø–æ–¥—Ö–æ–¥—è—â–∏–µ –¥–ª—è —Ç–µ—Ö–Ω–∏—á–µ—Å–∫–æ–π –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏–∏
- **–†—É—Å—Å–∫–∏–µ –ø–æ–¥–ø–∏—Å–∏**: –í—Å–µ —Ç–µ–∫—Å—Ç—ã –∏ –ø–æ–¥–ø–∏—Å–∏ –Ω–∞ —Ä—É—Å—Å–∫–æ–º —è–∑—ã–∫–µ
- **–°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ**: –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–æ–µ —Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ –≤ –ø–∞–ø–∫—É docs/images/ —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É—é—â–µ–π –≥–ª–∞–≤—ã

### –ò–º–µ–Ω–æ–≤–∞–Ω–∏–µ —Ñ–∞–π–ª–æ–≤:
```
chapter_X_description_type.png
–ü—Ä–∏–º–µ—Ä—ã:
- chapter_1_logic_gates_diagram.png
- chapter_3_state_machine_fsm.png
- chapter_5_i2c_protocol_timing.png
```

---

**–ü—Ä–∏–º–µ—á–∞–Ω–∏–µ:** –í—Å–µ –æ–ø–∏—Å–∞–Ω–∏—è –±—É–¥—É—Ç –≤—ã–ø–æ–ª–Ω–µ–Ω—ã –Ω–∞ —Ä—É—Å—Å–∫–æ–º —è–∑—ã–∫–µ —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º —Ç–µ—Ö–Ω–∏—á–µ—Å–∫–æ–π —Ç–µ—Ä–º–∏–Ω–æ–ª–æ–≥–∏–∏ –∏ –ø–æ–¥—Ä–æ–±–Ω—ã–º–∏ –æ–±—ä—è—Å–Ω–µ–Ω–∏—è–º–∏ –ø—Ä–∏–Ω—Ü–∏–ø–æ–≤ —Ä–∞–±–æ—Ç—ã –∫–∞–∂–¥–æ–≥–æ –∫–æ–º–ø–æ–Ω–µ–Ω—Ç–∞ —Å–∏—Å—Ç–µ–º—ã. –í–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏ –±—É–¥—É—Ç –≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞—Ç—å—Å—è –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —Å –ø–æ–º–æ—â—å—é Python —Å–∫—Ä–∏–ø—Ç–æ–≤ –¥–ª—è –æ–±–µ—Å–ø–µ—á–µ–Ω–∏—è –µ–¥–∏–Ω–æ–æ–±—Ä–∞–∑–∏—è –∏ –≤–æ–∑–º–æ–∂–Ω–æ—Å—Ç–∏ –ª–µ–≥–∫–æ–≥–æ –æ–±–Ω–æ–≤–ª–µ–Ω–∏—è.