
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080951                       # Number of seconds simulated
sim_ticks                                 80951439000                       # Number of ticks simulated
final_tick                                80951439000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40935                       # Simulator instruction rate (inst/s)
host_op_rate                                    47460                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16708905                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                  4844.81                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1188928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2492352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3652096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7333376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2937664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2937664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        57064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              114584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14686929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30788236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      45114652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90589816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14686929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14686929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36289213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36289213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36289213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14686929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30788236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45114652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126879029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      114584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45901                       # Number of write requests accepted
system.mem_ctrls.readBursts                    114584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45901                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7223296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2936064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7333376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2937664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1720                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3096                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80951429500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                114584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45901                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.876833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.654376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.023379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18962     43.10%     43.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12229     27.80%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4561     10.37%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2327      5.29%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1469      3.34%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          867      1.97%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      1.44%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          420      0.95%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2527      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.093622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.605889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.218210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2680     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2681                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.111526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.057225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.404903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1467     54.72%     54.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.60%     56.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              822     30.66%     86.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              214      7.98%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               76      2.83%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      1.04%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.71%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2681                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4788368758                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6904568758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  564320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42426.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61176.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        89.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    84161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     504417.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                160485780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 85273650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               427493220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              130854960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5121180480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2635709070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            264244320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12380286000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7401589920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7646896620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36256117170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.874894                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74478712982                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    493113759                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2176532000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  28053829750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19274993259                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3803033509                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27149936723                       # Time in different power states
system.mem_ctrls_1.actEnergy                153702780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81694965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               378355740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108617760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4908515040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2653287870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            248926560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11630849430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7117754880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8194771260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35479474395                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.280960                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74477981855                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    460903516                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2086168250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30435888500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18535788682                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3926385379                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25506304673                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44178362                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25221489                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1977193                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23927937                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19716766                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.400610                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6757382                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             186357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2222389                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2168983                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53406                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        93657                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161902879                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6127437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      255507385                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44178362                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28643131                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151216105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3974964                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                14268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           306                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        19255                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86504970                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 74676                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159364853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.852197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.083233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17678208     11.09%     11.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53982278     33.87%     44.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21920264     13.75%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 65784103     41.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159364853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272870                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.578152                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12618835                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20878122                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117505720                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6404968                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1957208                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18705163                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31131                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              274540298                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7899084                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1957208                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21310673                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11729721                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         308691                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 114936399                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9122161                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266680491                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3781509                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2486516                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2069035                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 210818                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2226269                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           356630404                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1260059615                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        353654094                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 50869841                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9384                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6401                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12586862                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30574145                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24106650                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1188937                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5729072                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  262965679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11979                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244760107                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2386853                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        33043993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103391260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            464                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159364853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.535847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34850818     21.87%     21.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34479029     21.64%     43.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61323431     38.48%     81.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27212509     17.08%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1498641      0.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 425      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159364853                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                37959754     74.72%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1179      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8209450     16.16%     90.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4635502      9.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190276101     77.74%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1808093      0.74%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29910083     12.22%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22762849      9.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244760107                       # Type of FU issued
system.cpu.iq.rate                           1.511771                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50805899                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207574                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          702077773                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         296032717                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240194368                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295565967                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           690961                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4962945                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4309                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11211                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2305368                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1036032                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         66246                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1957208                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3537865                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                254330                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           262977674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30574145                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24106650                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6228                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  21081                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                216752                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11211                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1156682                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       877561                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2034243                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242152174                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28934883                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2607933                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                     51331463                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36023559                       # Number of branches executed
system.cpu.iew.exec_stores                   22396580                       # Number of stores executed
system.cpu.iew.exec_rate                     1.495663                       # Inst execution rate
system.cpu.iew.wb_sent                      240347756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240194384                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155790682                       # num instructions producing a value
system.cpu.iew.wb_consumers                 360799566                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.483571                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431793                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29356465                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1946926                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154719190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.486135                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.805503                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51765270     33.46%     33.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50551190     32.67%     66.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24774582     16.01%     82.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9580839      6.19%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6497942      4.20%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3550461      2.29%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2602425      1.68%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1439678      0.93%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3956803      2.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154719190                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3956803                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    410051554                       # The number of ROB reads
system.cpu.rob.rob_writes                   523231919                       # The number of ROB writes
system.cpu.timesIdled                           31815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2538026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.816363                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.816363                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.224946                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.224946                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                299956734                       # number of integer regfile reads
system.cpu.int_regfile_writes               171714681                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 826946712                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142996581                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48843006                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            688935                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.300365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46609427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            689959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.553908                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.300365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96697935                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96697935                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25891295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25891295                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20706357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20706357                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5998                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5998                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46597652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46597652                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46597652                       # number of overall hits
system.cpu.dcache.overall_hits::total        46597652                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       688608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        688608                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       705950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       705950                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           91                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394558                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394558                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10157763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10157763000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7921014934                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7921014934                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       889500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18078777934                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18078777934                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18078777934                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18078777934                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26579903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26579903                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47992210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47992210                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47992210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47992210                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025907                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032969                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.014945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.014945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029058                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14751.154503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14751.154503                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11220.362538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11220.362538                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  9774.725275                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9774.725275                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12963.804972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12963.804972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12963.804972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12963.804972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       628496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               489                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56244                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.447853                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.174454                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       688935                       # number of writebacks
system.cpu.dcache.writebacks::total            688935                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185234                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       519354                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       519354                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           91                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       704588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       704588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       704588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       704588                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       503374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       503374                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186596                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       689970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       689970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       689970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       689970                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6907168000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6907168000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2576343617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2576343617                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9483511617                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9483511617                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9483511617                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9483511617                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13721.741687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13721.741687                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13807.067767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13807.067767                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13744.817336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13744.817336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13744.817336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13744.817336                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            295559                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.957053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86194551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            295815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            291.379920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.957053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         173305460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        173305460                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     86194551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        86194551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      86194551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         86194551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     86194551                       # number of overall hits
system.cpu.icache.overall_hits::total        86194551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       310266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        310266                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       310266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         310266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       310266                       # number of overall misses
system.cpu.icache.overall_misses::total        310266                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4444848517                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4444848517                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4444848517                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4444848517                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4444848517                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4444848517                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86504817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86504817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86504817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86504817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86504817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86504817                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003587                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003587                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003587                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003587                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003587                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14325.928452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14325.928452                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14325.928452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14325.928452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14325.928452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14325.928452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       414392                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         2615                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             18322                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.617182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   373.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       295559                       # number of writebacks
system.cpu.icache.writebacks::total            295559                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        14439                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14439                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        14439                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14439                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        14439                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14439                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       295827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       295827                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       295827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       295827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       295827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       295827                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3978499548                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3978499548                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3978499548                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3978499548                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3978499548                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3978499548                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003420                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13448.737093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13448.737093                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13448.737093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13448.737093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13448.737093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13448.737093                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1427545                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1430030                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2188                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                174306                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    104046                       # number of replacements
system.l2.tags.tagsinuse                  3950.616797                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108073                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2475000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3665.798614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   284.818183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.894970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964506                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.037598                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945557                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16756252                       # Number of tag accesses
system.l2.tags.data_accesses                 16756252                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536595                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536595                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       442616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           442616                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172872                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          277231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             277231                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         475415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            475415                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                277231                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648287                       # number of demand (read+write) hits
system.l2.demand_hits::total                   925518                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               277231                       # number of overall hits
system.l2.overall_hits::cpu.data               648287                       # number of overall hits
system.l2.overall_hits::total                  925518                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13722                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18585                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27950                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18585                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41672                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60257                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18585                       # number of overall misses
system.l2.overall_misses::cpu.data              41672                       # number of overall misses
system.l2.overall_misses::total                 60257                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1145691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1145691000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1858555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1858555500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3040921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3040921000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1858555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4186612000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6045167500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1858555500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4186612000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6045167500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       442616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       442616                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       295816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         295816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       503365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        503365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            295816                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            689959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               985775                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           295816                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           689959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              985775                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073539                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.062826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062826                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055526                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062826                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061127                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062826                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061127                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83493.003935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83493.003935                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100002.986279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100002.986279                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108798.604651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108798.604651                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100002.986279                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100465.828374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100323.074498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100002.986279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100465.828374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100323.074498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11491                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45901                       # number of writebacks
system.l2.writebacks::total                     45901                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2211                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          519                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2737                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2737                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       242140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         242140                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11511                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18578                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27431                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       242140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           299660                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5252286896                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5252286896                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       170500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       170500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    993683000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    993683000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1746634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1746634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2844737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2844737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1746634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3838420000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5585054500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1746634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3838420000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5252286896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10837341396                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.062803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054495                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303984                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21691.116280                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21691.116280                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86324.645991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86324.645991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 94016.282700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94016.282700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103705.187562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103705.187562                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 94016.282700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98567.613374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97097.609527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 94016.282700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98567.613374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21691.116280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36165.458840                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        218641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       109303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             103073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45901                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58145                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11511                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11511                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         103073                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       333225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 333225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10271040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10271040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            114595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  114595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              114595                       # Request fanout histogram
system.membus.reqLayer0.occupancy           450079192                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          602818053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1970291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       984509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185077                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80951439000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            799191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       447899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58145                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           264093                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        295827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       503365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       887201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2068875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2956076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37847936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88249216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126097152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368150                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2938368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1353936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347636                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1163537     85.94%     85.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190399     14.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1353936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1969639500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         443823830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035050287                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
