;redcode
;assert 1
	SPL 0, #-4
	CMP -207, <-122
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	MOV 81, <100
	SPL 0, #-4
	DJN -1, @-20
	ADD @0, @2
	SPL 0, #-4
	ADD @0, @2
	JMN 812, 0
	SPL 0, #-4
	DJN 81, @100
	ADD @0, @2
	JMN 812, 0
	DJN 81, @100
	SLT 81, <100
	JMP @-47, #62
	SPL -207, @-122
	SUB 280, 350
	SPL -207, @-120
	ADD @17, @346
	ADD -1, <-20
	JMZ 270, 60
	JMP -9, @-20
	DJN -1, @-20
	SPL 300, 90
	CMP @121, 103
	SUB @30, @2
	ADD 130, 9
	SLT 81, <100
	JMN 812, 0
	SUB @30, @2
	SUB 60, -4
	ADD -1, <-20
	SPL 0, #-4
	SLT <0, @2
	SLT <0, @2
	SPL 0, #-4
	CMP -207, <-122
	SPL 0, #-4
	CMP -207, <-122
	SPL 0, #-4
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 470, 60
	CMP @121, 103
	CMP @121, 103
