Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=100.103.45.18
ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none;
	t=1794065525;
	b=X0YKmP6RpLPImQuyd8FUSv647DzJf/NHUnHncSfVJA7KpxeVG7xxUcax4FFLTE6YLTfD
	 JQbje7cF7XROKFACQCX+aJfu/AHKxLrbr7Shl9hZBT7UtR79eBwlOLmK9w9GOUCcgKKWV
	 AnzQw6iABxEhQYuB0lOohjRJKiydETMe9flNr9tEBBz5Hz8+5FmjgY1py/iKJaR+r+lWT
	 DVEFVUHL7tP1zqr0Zr5wJmfVUqm6JR5dsRt2KW3pK6jr8KBQemARAYGCKiAuot2H7cMiy
	 AACWK8xVYEgIY438hUN8TQwdappydIbwVESI/aofekcOvQbtlwA0f2KdT4hwjPZktXA==
ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1794065525;
	h=Received:DKIM-Signature:From:To:Cc:Subject:Date:Message-ID:X-Mailer:
	 In-Reply-To:References:User-Agent:X-stable:X-Patchwork-Hint:
	 MIME-Version:Content-Transfer-Encoding;
	bh=dYZJUgLLDMpi4Yj5qvpCEMz91hfDVIXS505nG71NQ+M=;
	b=K8USWqMoBGU+GBtarDYAqQ/KVy2Y1JsXtSAOxmN5iU9nIioITZ7a/yTVJnFXzenNARXn
	 oSFW7e8NFRYrnVHnvKyLzXp6fPDyuSYWWd3YpnwJqGLKohSzgjNsN/YqCAzMOkztmMh5a
	 VRhjbUbzdHFZgY482+lW0De/K4LTJH4zaZdl9nn1TTm43P2Y4FX0aWfBAGf8BEzYq/sSl
	 Sy/nDF7HuQgrTWTZjN1Cx3tcKQjYN+SUCVv5jaX077YEl0N/qrcSh894BRzjKjwpOY5I7
	 8NrXyFzsl6m6pW0UhTqtUcdePCIPYYsZf1QEntUu7oTS3S2iGrRdHB9L0duFvjPk/Yg==
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; 
	dkim=pass header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=WkHfr9jT;
	arc=none smtp.remote-ip=100.103.45.18
Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 720C1606A32C;
	Sat,  7 Nov 2026 15:32:05 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.a=rsa-sha256 header.s=korg header.b=WkHfr9jT
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1D0721F0089F;
	Sat,  7 Nov 2026 15:32:05 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linuxfoundation.org;
	s=korg; t=1794065525;
	bh=dYZJUgLLDMpi4Yj5qvpCEMz91hfDVIXS505nG71NQ+M=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References;
	b=WkHfr9jTqmlCuTf9oE0xC8WeKkKe2v2r5dCqZHL1ulD+gIfdlvvLXgavSNZT5RyVn
	 oCkAcW94wquY64AZBzt1FBAO5aIKCMWLb3whMMNNWuz+CrGlxZXJumIJatVbuezAwH
	 CoHW/s8OZvZNFgJ7RlkDrLPpXGwsR7QaYsBd1zBs=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: stable@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	patches@lists.linux.dev,
	Tiezhu Yang <yangtiezhu@loongson.cn>,
	Huacai Chen <chenhuacai@loongson.cn>,
	Sasha Levin <sashal@kernel.org>
Subject: [PATCH 7.3 1167/1257] LoongArch: Fix bitmask corruption in update_bp_registers()
Date: Sat,  7 Nov 2026 08:57:43 -0500
Message-ID: <20261107135011.417698358@linuxfoundation.org>
X-Mailer: git-send-email 2.56.0
In-Reply-To: <20261107134939.434104957@linuxfoundation.org>
References: <20261107134939.434104957@linuxfoundation.org>
User-Agent: quilt/0.69
X-stable: review
X-Patchwork-Hint: ignore
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Post: <mailto:stable@vger.kernel.org>
List-Help: <mailto:stable+help@vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
List-Owner: <mailto:stable+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

7.3-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Tiezhu Yang <yangtiezhu@loongson.cn>

[ Upstream commit 30c52672bf456decf675c11f3c65acd73a6bcca8 ]

In update_bp_registers(), when disabling a LOAD or STORE watchpoint,
the code attempts to clear the bit of LoadEn or StoreEn by using the
standard bit-clearing pattern.

However, due to the omission of parentheses, the bitwise NOT operator
'~' takes higher precedence than the left shift operator '<<'. Then:
(1) ~0x1 << MWPnCFG3_LoadEn evaluates to "(~0x1) << 8 = 0xFFFFFE00",
(2) ~0x1 << MWPnCFG3_StoreEn evaluates to "(~0x1) << 9 = 0xFFFFFC00",
that incorrectly clears all configuration fields in the lower 8 bits.

These fields in the lower 8 bits contain critical configurations such
as DSOnly (bit 0), PLV0-PLV3 privilege levels (bits 1-4), and LCL (bit
7). Writing back these corrupted values severely breaks configuration
isolation and ruins the hardware watchpoint states.

Add parentheses to ensure the correct evaluation order, so that only
the targeted LoadEn/StoreEn bit is cleared while preserving the other
crucial configuration bits in the lower 8 bits.

Cc: stable@vger.kernel.org
Fixes: edffa33c7bb5 ("LoongArch: Add hardware breakpoints/watchpoints support")
Signed-off-by: Tiezhu Yang <yangtiezhu@loongson.cn>
Signed-off-by: Huacai Chen <chenhuacai@loongson.cn>
Signed-off-by: Sasha Levin <sashal@kernel.org>
---
 arch/loongarch/kernel/hw_breakpoint.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/loongarch/kernel/hw_breakpoint.c b/arch/loongarch/kernel/hw_breakpoint.c
index deeb2f9795705..bd891b3808a6b 100644
--- a/arch/loongarch/kernel/hw_breakpoint.c
+++ b/arch/loongarch/kernel/hw_breakpoint.c
@@ -468,9 +468,9 @@ static void update_bp_registers(struct pt_regs *regs, int enable, int type)
 			} else {
 				ctrl = read_wb_reg(CSR_CFG_CTRL, i, 1);
 				if (info->ctrl.type == LOONGARCH_BREAKPOINT_LOAD)
-					ctrl &= ~0x1 << MWPnCFG3_LoadEn;
+					ctrl &= ~(0x1 << MWPnCFG3_LoadEn);
 				if (info->ctrl.type == LOONGARCH_BREAKPOINT_STORE)
-					ctrl &= ~0x1 << MWPnCFG3_StoreEn;
+					ctrl &= ~(0x1 << MWPnCFG3_StoreEn);
 				write_wb_reg(CSR_CFG_CTRL, i, 1, ctrl);
 			}
 			regs->csr_prmd &= ~CSR_PRMD_PWE;
-- 
2.53.0



