
BRICK5_H743_176.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013314  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080135ac  080135ac  000145ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080135fc  080135fc  000145fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013604  08013604  00014604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013608  08013608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0801360c  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000e2c  24000010  0801361c  00015010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000e3c  0801361c  00015e3c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00015010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002ee6d  00000000  00000000  0001503e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005af6  00000000  00000000  00043eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000024c0  00000000  00000000  000499a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001c82  00000000  00000000  0004be68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00041259  00000000  00000000  0004daea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003730e  00000000  00000000  0008ed43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001910f1  00000000  00000000  000c6051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00257142  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009e48  00000000  00000000  00257188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000076  00000000  00000000  00260fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08013594 	.word	0x08013594

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08013594 	.word	0x08013594

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800060a:	f107 031c 	add.w	r3, r7, #28
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	605a      	str	r2, [r3, #4]
 8000614:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000616:	463b      	mov	r3, r7
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]
 8000624:	615a      	str	r2, [r3, #20]
 8000626:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000628:	4b92      	ldr	r3, [pc, #584]	@ (8000874 <MX_ADC1_Init+0x270>)
 800062a:	4a93      	ldr	r2, [pc, #588]	@ (8000878 <MX_ADC1_Init+0x274>)
 800062c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800062e:	4b91      	ldr	r3, [pc, #580]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000630:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000634:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000636:	4b8f      	ldr	r3, [pc, #572]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800063c:	4b8d      	ldr	r3, [pc, #564]	@ (8000874 <MX_ADC1_Init+0x270>)
 800063e:	2201      	movs	r2, #1
 8000640:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000642:	4b8c      	ldr	r3, [pc, #560]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000644:	2208      	movs	r2, #8
 8000646:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000648:	4b8a      	ldr	r3, [pc, #552]	@ (8000874 <MX_ADC1_Init+0x270>)
 800064a:	2200      	movs	r2, #0
 800064c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800064e:	4b89      	ldr	r3, [pc, #548]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000650:	2200      	movs	r2, #0
 8000652:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 16;
 8000654:	4b87      	ldr	r3, [pc, #540]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000656:	2210      	movs	r2, #16
 8000658:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800065a:	4b86      	ldr	r3, [pc, #536]	@ (8000874 <MX_ADC1_Init+0x270>)
 800065c:	2200      	movs	r2, #0
 800065e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000660:	4b84      	ldr	r3, [pc, #528]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000666:	4b83      	ldr	r3, [pc, #524]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000668:	2200      	movs	r2, #0
 800066a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800066c:	4b81      	ldr	r3, [pc, #516]	@ (8000874 <MX_ADC1_Init+0x270>)
 800066e:	2203      	movs	r2, #3
 8000670:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000672:	4b80      	ldr	r3, [pc, #512]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000674:	2200      	movs	r2, #0
 8000676:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000678:	4b7e      	ldr	r3, [pc, #504]	@ (8000874 <MX_ADC1_Init+0x270>)
 800067a:	2200      	movs	r2, #0
 800067c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800067e:	4b7d      	ldr	r3, [pc, #500]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000686:	4b7b      	ldr	r3, [pc, #492]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000688:	2201      	movs	r2, #1
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800068c:	4879      	ldr	r0, [pc, #484]	@ (8000874 <MX_ADC1_Init+0x270>)
 800068e:	f002 f917 	bl	80028c0 <HAL_ADC_Init>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000698:	f000 ff26 	bl	80014e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800069c:	2300      	movs	r3, #0
 800069e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a0:	f107 031c 	add.w	r3, r7, #28
 80006a4:	4619      	mov	r1, r3
 80006a6:	4873      	ldr	r0, [pc, #460]	@ (8000874 <MX_ADC1_Init+0x270>)
 80006a8:	f002 fece 	bl	8003448 <HAL_ADCEx_MultiModeConfigChannel>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006b2:	f000 ff19 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006b6:	4b71      	ldr	r3, [pc, #452]	@ (800087c <MX_ADC1_Init+0x278>)
 80006b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006ba:	2306      	movs	r3, #6
 80006bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80006be:	2305      	movs	r3, #5
 80006c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006c2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80006c6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006c8:	2304      	movs	r3, #4
 80006ca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006d0:	2300      	movs	r3, #0
 80006d2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d4:	463b      	mov	r3, r7
 80006d6:	4619      	mov	r1, r3
 80006d8:	4866      	ldr	r0, [pc, #408]	@ (8000874 <MX_ADC1_Init+0x270>)
 80006da:	f002 fa93 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80006e4:	f000 ff00 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006e8:	230c      	movs	r3, #12
 80006ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ec:	463b      	mov	r3, r7
 80006ee:	4619      	mov	r1, r3
 80006f0:	4860      	ldr	r0, [pc, #384]	@ (8000874 <MX_ADC1_Init+0x270>)
 80006f2:	f002 fa87 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80006fc:	f000 fef4 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000700:	2312      	movs	r3, #18
 8000702:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	485a      	ldr	r0, [pc, #360]	@ (8000874 <MX_ADC1_Init+0x270>)
 800070a:	f002 fa7b 	bl	8002c04 <HAL_ADC_ConfigChannel>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000714:	f000 fee8 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000718:	2318      	movs	r3, #24
 800071a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	4854      	ldr	r0, [pc, #336]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000722:	f002 fa6f 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 800072c:	f000 fedc 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000730:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000734:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000736:	463b      	mov	r3, r7
 8000738:	4619      	mov	r1, r3
 800073a:	484e      	ldr	r0, [pc, #312]	@ (8000874 <MX_ADC1_Init+0x270>)
 800073c:	f002 fa62 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_ADC1_Init+0x146>
  {
    Error_Handler();
 8000746:	f000 fecf 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800074a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800074e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000750:	463b      	mov	r3, r7
 8000752:	4619      	mov	r1, r3
 8000754:	4847      	ldr	r0, [pc, #284]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000756:	f002 fa55 	bl	8002c04 <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8000760:	f000 fec2 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000764:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000768:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076a:	463b      	mov	r3, r7
 800076c:	4619      	mov	r1, r3
 800076e:	4841      	ldr	r0, [pc, #260]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000770:	f002 fa48 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 800077a:	f000 feb5 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800077e:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000782:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	483a      	ldr	r0, [pc, #232]	@ (8000874 <MX_ADC1_Init+0x270>)
 800078a:	f002 fa3b 	bl	8002c04 <HAL_ADC_ConfigChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 8000794:	f000 fea8 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000798:	4b39      	ldr	r3, [pc, #228]	@ (8000880 <MX_ADC1_Init+0x27c>)
 800079a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800079c:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80007a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a2:	463b      	mov	r3, r7
 80007a4:	4619      	mov	r1, r3
 80007a6:	4833      	ldr	r0, [pc, #204]	@ (8000874 <MX_ADC1_Init+0x270>)
 80007a8:	f002 fa2c 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 80007b2:	f000 fe99 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80007b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007bc:	463b      	mov	r3, r7
 80007be:	4619      	mov	r1, r3
 80007c0:	482c      	ldr	r0, [pc, #176]	@ (8000874 <MX_ADC1_Init+0x270>)
 80007c2:	f002 fa1f 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_ADC1_Init+0x1cc>
  {
    Error_Handler();
 80007cc:	f000 fe8c 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80007d0:	f240 2306 	movw	r3, #518	@ 0x206
 80007d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	4826      	ldr	r0, [pc, #152]	@ (8000874 <MX_ADC1_Init+0x270>)
 80007dc:	f002 fa12 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0x1e6>
  {
    Error_Handler();
 80007e6:	f000 fe7f 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80007ea:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 80007ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	4619      	mov	r1, r3
 80007f4:	481f      	ldr	r0, [pc, #124]	@ (8000874 <MX_ADC1_Init+0x270>)
 80007f6:	f002 fa05 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_ADC1_Init+0x200>
  {
    Error_Handler();
 8000800:	f000 fe72 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8000804:	f240 2312 	movw	r3, #530	@ 0x212
 8000808:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080a:	463b      	mov	r3, r7
 800080c:	4619      	mov	r1, r3
 800080e:	4819      	ldr	r0, [pc, #100]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000810:	f002 f9f8 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_ADC1_Init+0x21a>
  {
    Error_Handler();
 800081a:	f000 fe65 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 800081e:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8000822:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000824:	463b      	mov	r3, r7
 8000826:	4619      	mov	r1, r3
 8000828:	4812      	ldr	r0, [pc, #72]	@ (8000874 <MX_ADC1_Init+0x270>)
 800082a:	f002 f9eb 	bl	8002c04 <HAL_ADC_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8000834:	f000 fe58 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8000838:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800083c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083e:	463b      	mov	r3, r7
 8000840:	4619      	mov	r1, r3
 8000842:	480c      	ldr	r0, [pc, #48]	@ (8000874 <MX_ADC1_Init+0x270>)
 8000844:	f002 f9de 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_ADC1_Init+0x24e>
  {
    Error_Handler();
 800084e:	f000 fe4b 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 8000852:	f240 3306 	movw	r3, #774	@ 0x306
 8000856:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000858:	463b      	mov	r3, r7
 800085a:	4619      	mov	r1, r3
 800085c:	4805      	ldr	r0, [pc, #20]	@ (8000874 <MX_ADC1_Init+0x270>)
 800085e:	f002 f9d1 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_ADC1_Init+0x268>
  {
    Error_Handler();
 8000868:	f000 fe3e 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	3728      	adds	r7, #40	@ 0x28
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	2400002c 	.word	0x2400002c
 8000878:	40022000 	.word	0x40022000
 800087c:	1d500080 	.word	0x1d500080
 8000880:	10c00010 	.word	0x10c00010

08000884 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	611a      	str	r2, [r3, #16]
 8000898:	615a      	str	r2, [r3, #20]
 800089a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800089c:	4b57      	ldr	r3, [pc, #348]	@ (80009fc <MX_ADC3_Init+0x178>)
 800089e:	4a58      	ldr	r2, [pc, #352]	@ (8000a00 <MX_ADC3_Init+0x17c>)
 80008a0:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80008a2:	4b56      	ldr	r3, [pc, #344]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008a4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008a8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80008aa:	4b54      	ldr	r3, [pc, #336]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008b0:	4b52      	ldr	r3, [pc, #328]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008b6:	4b51      	ldr	r3, [pc, #324]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008b8:	2204      	movs	r2, #4
 80008ba:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80008bc:	4b4f      	ldr	r3, [pc, #316]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008be:	2200      	movs	r2, #0
 80008c0:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008c2:	4b4e      	ldr	r3, [pc, #312]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 8;
 80008c8:	4b4c      	ldr	r3, [pc, #304]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008ca:	2208      	movs	r2, #8
 80008cc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008ce:	4b4b      	ldr	r3, [pc, #300]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008d4:	4b49      	ldr	r3, [pc, #292]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008da:	4b48      	ldr	r3, [pc, #288]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008dc:	2200      	movs	r2, #0
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008e0:	4b46      	ldr	r3, [pc, #280]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008e6:	4b45      	ldr	r3, [pc, #276]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008ec:	4b43      	ldr	r3, [pc, #268]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80008f2:	4b42      	ldr	r3, [pc, #264]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 80008fa:	4b40      	ldr	r3, [pc, #256]	@ (80009fc <MX_ADC3_Init+0x178>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000900:	483e      	ldr	r0, [pc, #248]	@ (80009fc <MX_ADC3_Init+0x178>)
 8000902:	f001 ffdd 	bl	80028c0 <HAL_ADC_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 800090c:	f000 fdec 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000910:	4b3c      	ldr	r3, [pc, #240]	@ (8000a04 <MX_ADC3_Init+0x180>)
 8000912:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000914:	2306      	movs	r3, #6
 8000916:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000918:	2306      	movs	r3, #6
 800091a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800091c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000920:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000922:	2304      	movs	r3, #4
 8000924:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	4619      	mov	r1, r3
 8000932:	4832      	ldr	r0, [pc, #200]	@ (80009fc <MX_ADC3_Init+0x178>)
 8000934:	f002 f966 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 800093e:	f000 fdd3 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000942:	230c      	movs	r3, #12
 8000944:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	4619      	mov	r1, r3
 800094a:	482c      	ldr	r0, [pc, #176]	@ (80009fc <MX_ADC3_Init+0x178>)
 800094c:	f002 f95a 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8000956:	f000 fdc7 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800095a:	2312      	movs	r3, #18
 800095c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4619      	mov	r1, r3
 8000962:	4826      	ldr	r0, [pc, #152]	@ (80009fc <MX_ADC3_Init+0x178>)
 8000964:	f002 f94e 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_ADC3_Init+0xee>
  {
    Error_Handler();
 800096e:	f000 fdbb 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000972:	2318      	movs	r3, #24
 8000974:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	4619      	mov	r1, r3
 800097a:	4820      	ldr	r0, [pc, #128]	@ (80009fc <MX_ADC3_Init+0x178>)
 800097c:	f002 f942 	bl	8002c04 <HAL_ADC_ConfigChannel>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 8000986:	f000 fdaf 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800098a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800098e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	4619      	mov	r1, r3
 8000994:	4819      	ldr	r0, [pc, #100]	@ (80009fc <MX_ADC3_Init+0x178>)
 8000996:	f002 f935 	bl	8002c04 <HAL_ADC_ConfigChannel>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_ADC3_Init+0x120>
  {
    Error_Handler();
 80009a0:	f000 fda2 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80009a4:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80009a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	4619      	mov	r1, r3
 80009ae:	4813      	ldr	r0, [pc, #76]	@ (80009fc <MX_ADC3_Init+0x178>)
 80009b0:	f002 f928 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_ADC3_Init+0x13a>
  {
    Error_Handler();
 80009ba:	f000 fd95 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80009be:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80009c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80009c4:	1d3b      	adds	r3, r7, #4
 80009c6:	4619      	mov	r1, r3
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <MX_ADC3_Init+0x178>)
 80009ca:	f002 f91b 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_ADC3_Init+0x154>
  {
    Error_Handler();
 80009d4:	f000 fd88 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009d8:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80009dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	4619      	mov	r1, r3
 80009e2:	4806      	ldr	r0, [pc, #24]	@ (80009fc <MX_ADC3_Init+0x178>)
 80009e4:	f002 f90e 	bl	8002c04 <HAL_ADC_ConfigChannel>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_ADC3_Init+0x16e>
  {
    Error_Handler();
 80009ee:	f000 fd7b 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	3720      	adds	r7, #32
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	24000090 	.word	0x24000090
 8000a00:	58026000 	.word	0x58026000
 8000a04:	43210000 	.word	0x43210000

08000a08 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	@ 0x30
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a56      	ldr	r2, [pc, #344]	@ (8000b80 <HAL_ADC_MspInit+0x178>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d176      	bne.n	8000b18 <HAL_ADC_MspInit+0x110>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a2a:	4b56      	ldr	r3, [pc, #344]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a30:	4a54      	ldr	r2, [pc, #336]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a32:	f043 0320 	orr.w	r3, r3, #32
 8000a36:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a3a:	4b52      	ldr	r3, [pc, #328]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a40:	f003 0320 	and.w	r3, r3, #32
 8000a44:	61bb      	str	r3, [r7, #24]
 8000a46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a48:	4b4e      	ldr	r3, [pc, #312]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4e:	4a4d      	ldr	r2, [pc, #308]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a58:	4b4a      	ldr	r3, [pc, #296]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	4b47      	ldr	r3, [pc, #284]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6c:	4a45      	ldr	r2, [pc, #276]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a6e:	f043 0304 	orr.w	r3, r3, #4
 8000a72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a76:	4b43      	ldr	r3, [pc, #268]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	f003 0304 	and.w	r3, r3, #4
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INN3
    PA7     ------> ADC1_INP7
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = MUX_HAL_ANALO2_Pin;
 8000a84:	2380      	movs	r3, #128	@ 0x80
 8000a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	483c      	ldr	r0, [pc, #240]	@ (8000b88 <HAL_ADC_MspInit+0x180>)
 8000a98:	f005 f962 	bl	8005d60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MUX_HAL_ANALO_Pin;
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MUX_HAL_ANALO_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 031c 	add.w	r3, r7, #28
 8000aac:	4619      	mov	r1, r3
 8000aae:	4837      	ldr	r0, [pc, #220]	@ (8000b8c <HAL_ADC_MspInit+0x184>)
 8000ab0:	f005 f956 	bl	8005d60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 8000ab4:	4b36      	ldr	r3, [pc, #216]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ab6:	4a37      	ldr	r2, [pc, #220]	@ (8000b94 <HAL_ADC_MspInit+0x18c>)
 8000ab8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000aba:	4b35      	ldr	r3, [pc, #212]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000abc:	2209      	movs	r2, #9
 8000abe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ac0:	4b33      	ldr	r3, [pc, #204]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac6:	4b32      	ldr	r3, [pc, #200]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000acc:	4b30      	ldr	r3, [pc, #192]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ace:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ad2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ad6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ada:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000adc:	4b2c      	ldr	r3, [pc, #176]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ade:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ae2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000ae6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000aec:	4b28      	ldr	r3, [pc, #160]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000aee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000af2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000af4:	4b26      	ldr	r3, [pc, #152]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000afa:	4825      	ldr	r0, [pc, #148]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000afc:	f002 ff0a 	bl	8003914 <HAL_DMA_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8000b06:	f000 fcef 	bl	80014e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a20      	ldr	r2, [pc, #128]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000b0e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b10:	4a1f      	ldr	r2, [pc, #124]	@ (8000b90 <HAL_ADC_MspInit+0x188>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000b16:	e02e      	b.n	8000b76 <HAL_ADC_MspInit+0x16e>
  else if(adcHandle->Instance==ADC3)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a1e      	ldr	r2, [pc, #120]	@ (8000b98 <HAL_ADC_MspInit+0x190>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d129      	bne.n	8000b76 <HAL_ADC_MspInit+0x16e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b22:	4b18      	ldr	r3, [pc, #96]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b28:	4a16      	ldr	r2, [pc, #88]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b32:	4b14      	ldr	r3, [pc, #80]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b40:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b46:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <HAL_ADC_MspInit+0x17c>)
 8000b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MUX_POT_ANALO_Pin;
 8000b5e:	2320      	movs	r3, #32
 8000b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b62:	2303      	movs	r3, #3
 8000b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	4619      	mov	r1, r3
 8000b70:	480a      	ldr	r0, [pc, #40]	@ (8000b9c <HAL_ADC_MspInit+0x194>)
 8000b72:	f005 f8f5 	bl	8005d60 <HAL_GPIO_Init>
}
 8000b76:	bf00      	nop
 8000b78:	3730      	adds	r7, #48	@ 0x30
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40022000 	.word	0x40022000
 8000b84:	58024400 	.word	0x58024400
 8000b88:	58020000 	.word	0x58020000
 8000b8c:	58020800 	.word	0x58020800
 8000b90:	240000f4 	.word	0x240000f4
 8000b94:	40020040 	.word	0x40020040
 8000b98:	58026000 	.word	0x58026000
 8000b9c:	58021c00 	.word	0x58021c00

08000ba0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <MX_DMA_Init+0x5c>)
 8000ba8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bac:	4a13      	ldr	r2, [pc, #76]	@ (8000bfc <MX_DMA_Init+0x5c>)
 8000bae:	f043 0301 	orr.w	r3, r3, #1
 8000bb2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000bb6:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <MX_DMA_Init+0x5c>)
 8000bb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	200b      	movs	r0, #11
 8000bca:	f002 fdf6 	bl	80037ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bce:	200b      	movs	r0, #11
 8000bd0:	f002 fe0d 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	200d      	movs	r0, #13
 8000bda:	f002 fdee 	bl	80037ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000bde:	200d      	movs	r0, #13
 8000be0:	f002 fe05 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2100      	movs	r1, #0
 8000be8:	200e      	movs	r0, #14
 8000bea:	f002 fde6 	bl	80037ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000bee:	200e      	movs	r0, #14
 8000bf0:	f002 fdfd 	bl	80037ee <HAL_NVIC_EnableIRQ>

}
 8000bf4:	bf00      	nop
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	58024400 	.word	0x58024400

08000c00 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b088      	sub	sp, #32
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
 8000c14:	615a      	str	r2, [r3, #20]
 8000c16:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000c18:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c1a:	4a20      	ldr	r2, [pc, #128]	@ (8000c9c <MX_FMC_Init+0x9c>)
 8000c1c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c2c:	2208      	movs	r2, #8
 8000c2e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000c30:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c32:	2210      	movs	r2, #16
 8000c34:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000c36:	4b18      	ldr	r3, [pc, #96]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c38:	2240      	movs	r2, #64	@ 0x40
 8000c3a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000c3c:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c3e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000c42:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c50:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000c52:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000c58:	4b0f      	ldr	r3, [pc, #60]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 8;
 8000c62:	2308      	movs	r3, #8
 8000c64:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 5;
 8000c66:	2305      	movs	r3, #5
 8000c68:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 8000c6a:	2306      	movs	r3, #6
 8000c6c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000c76:	2302      	movs	r3, #2
 8000c78:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000c7a:	1d3b      	adds	r3, r7, #4
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4806      	ldr	r0, [pc, #24]	@ (8000c98 <MX_FMC_Init+0x98>)
 8000c80:	f00d fd5c 	bl	800e73c <HAL_SDRAM_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_FMC_Init+0x8e>
  {
    Error_Handler( );
 8000c8a:	f000 fc2d 	bl	80014e8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000c8e:	bf00      	nop
 8000c90:	3720      	adds	r7, #32
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	2400016c 	.word	0x2400016c
 8000c9c:	52004140 	.word	0x52004140

08000ca0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000cb4:	4b34      	ldr	r3, [pc, #208]	@ (8000d88 <HAL_FMC_MspInit+0xe8>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d161      	bne.n	8000d80 <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 8000cbc:	4b32      	ldr	r3, [pc, #200]	@ (8000d88 <HAL_FMC_MspInit+0xe8>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000cc2:	4b32      	ldr	r3, [pc, #200]	@ (8000d8c <HAL_FMC_MspInit+0xec>)
 8000cc4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cc8:	4a30      	ldr	r2, [pc, #192]	@ (8000d8c <HAL_FMC_MspInit+0xec>)
 8000cca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cce:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000cd2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d8c <HAL_FMC_MspInit+0xec>)
 8000cd4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	683b      	ldr	r3, [r7, #0]
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000ce0:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000ce4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4825      	ldr	r0, [pc, #148]	@ (8000d90 <HAL_FMC_MspInit+0xf0>)
 8000cfc:	f005 f830 	bl	8005d60 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000d00:	230d      	movs	r3, #13
 8000d02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d04:	2302      	movs	r3, #2
 8000d06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d10:	230c      	movs	r3, #12
 8000d12:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	481e      	ldr	r0, [pc, #120]	@ (8000d94 <HAL_FMC_MspInit+0xf4>)
 8000d1a:	f005 f821 	bl	8005d60 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000d1e:	f248 1337 	movw	r3, #33079	@ 0x8137
 8000d22:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d30:	230c      	movs	r3, #12
 8000d32:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	4619      	mov	r1, r3
 8000d38:	4817      	ldr	r0, [pc, #92]	@ (8000d98 <HAL_FMC_MspInit+0xf8>)
 8000d3a:	f005 f811 	bl	8005d60 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d3e:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000d42:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d50:	230c      	movs	r3, #12
 8000d52:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4619      	mov	r1, r3
 8000d58:	4810      	ldr	r0, [pc, #64]	@ (8000d9c <HAL_FMC_MspInit+0xfc>)
 8000d5a:	f005 f801 	bl	8005d60 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d5e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000d62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d70:	230c      	movs	r3, #12
 8000d72:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	4619      	mov	r1, r3
 8000d78:	4809      	ldr	r0, [pc, #36]	@ (8000da0 <HAL_FMC_MspInit+0x100>)
 8000d7a:	f004 fff1 	bl	8005d60 <HAL_GPIO_Init>
 8000d7e:	e000      	b.n	8000d82 <HAL_FMC_MspInit+0xe2>
    return;
 8000d80:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	240001a0 	.word	0x240001a0
 8000d8c:	58024400 	.word	0x58024400
 8000d90:	58021400 	.word	0x58021400
 8000d94:	58020800 	.word	0x58020800
 8000d98:	58021800 	.word	0x58021800
 8000d9c:	58021000 	.word	0x58021000
 8000da0:	58020c00 	.word	0x58020c00

08000da4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000dac:	f7ff ff78 	bl	8000ca0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000db0:	bf00      	nop
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <MX_GPIO_Init>:
     PB3 (JTDO/TRACESWO)   ------> SPI3_SCK
     PB4 (NJTRST)   ------> SPI3_MISO
     PB5   ------> SPI3_MOSI
*/
void MX_GPIO_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08e      	sub	sp, #56	@ 0x38
 8000dbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dce:	4bc2      	ldr	r3, [pc, #776]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000dd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd4:	4ac0      	ldr	r2, [pc, #768]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000dd6:	f043 0310 	orr.w	r3, r3, #16
 8000dda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dde:	4bbe      	ldr	r3, [pc, #760]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000de0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de4:	f003 0310 	and.w	r3, r3, #16
 8000de8:	623b      	str	r3, [r7, #32]
 8000dea:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000dec:	4bba      	ldr	r3, [pc, #744]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df2:	4ab9      	ldr	r2, [pc, #740]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000df8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dfc:	4bb6      	ldr	r3, [pc, #728]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e06:	61fb      	str	r3, [r7, #28]
 8000e08:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4bb3      	ldr	r3, [pc, #716]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e10:	4ab1      	ldr	r2, [pc, #708]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e12:	f043 0304 	orr.w	r3, r3, #4
 8000e16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e1a:	4baf      	ldr	r3, [pc, #700]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
 8000e26:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e28:	4bab      	ldr	r3, [pc, #684]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e2e:	4aaa      	ldr	r2, [pc, #680]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e30:	f043 0320 	orr.w	r3, r3, #32
 8000e34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e38:	4ba7      	ldr	r3, [pc, #668]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3e:	f003 0320 	and.w	r3, r3, #32
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e46:	4ba4      	ldr	r3, [pc, #656]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4c:	4aa2      	ldr	r2, [pc, #648]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e56:	4ba0      	ldr	r3, [pc, #640]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e64:	4b9c      	ldr	r3, [pc, #624]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	4a9b      	ldr	r2, [pc, #620]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e74:	4b98      	ldr	r3, [pc, #608]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	4b95      	ldr	r3, [pc, #596]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e88:	4a93      	ldr	r2, [pc, #588]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e8a:	f043 0302 	orr.w	r3, r3, #2
 8000e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e92:	4b91      	ldr	r3, [pc, #580]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ea0:	4b8d      	ldr	r3, [pc, #564]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea6:	4a8c      	ldr	r2, [pc, #560]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000ea8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb0:	4b89      	ldr	r3, [pc, #548]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	4b86      	ldr	r3, [pc, #536]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec4:	4a84      	ldr	r2, [pc, #528]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ece:	4b82      	ldr	r3, [pc, #520]	@ (80010d8 <MX_GPIO_Init+0x320>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	211c      	movs	r1, #28
 8000ee0:	487e      	ldr	r0, [pc, #504]	@ (80010dc <MX_GPIO_Init+0x324>)
 8000ee2:	f005 f8ed 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI5_CS_SR_GPIO_Port, SPI5_CS_SR_Pin, GPIO_PIN_SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2108      	movs	r1, #8
 8000eea:	487d      	ldr	r0, [pc, #500]	@ (80010e0 <MX_GPIO_Init+0x328>)
 8000eec:	f005 f8e8 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2170      	movs	r1, #112	@ 0x70
 8000ef4:	487a      	ldr	r0, [pc, #488]	@ (80010e0 <MX_GPIO_Init+0x328>)
 8000ef6:	f005 f8e3 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_SET);
 8000efa:	2201      	movs	r2, #1
 8000efc:	2180      	movs	r1, #128	@ 0x80
 8000efe:	4877      	ldr	r0, [pc, #476]	@ (80010dc <MX_GPIO_Init+0x324>)
 8000f00:	f005 f8de 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2101      	movs	r1, #1
 8000f08:	4876      	ldr	r0, [pc, #472]	@ (80010e4 <MX_GPIO_Init+0x32c>)
 8000f0a:	f005 f8d9 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI6_CS_GPIO_Port, SPI6_CS_Pin, GPIO_PIN_RESET);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2140      	movs	r1, #64	@ 0x40
 8000f12:	4875      	ldr	r0, [pc, #468]	@ (80010e8 <MX_GPIO_Init+0x330>)
 8000f14:	f005 f8d4 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f1e:	4873      	ldr	r0, [pc, #460]	@ (80010ec <MX_GPIO_Init+0x334>)
 8000f20:	f005 f8ce 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	2170      	movs	r1, #112	@ 0x70
 8000f28:	486e      	ldr	r0, [pc, #440]	@ (80010e4 <MX_GPIO_Init+0x32c>)
 8000f2a:	f005 f8c9 	bl	80060c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8000f2e:	230b      	movs	r3, #11
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f32:	2303      	movs	r3, #3
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3e:	4619      	mov	r1, r3
 8000f40:	486b      	ldr	r0, [pc, #428]	@ (80010f0 <MX_GPIO_Init+0x338>)
 8000f42:	f004 ff0d 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI9 PI10 PI11
                           PI2 PI3 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000f46:	f640 738c 	movw	r3, #3980	@ 0xf8c
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4862      	ldr	r0, [pc, #392]	@ (80010e4 <MX_GPIO_Init+0x32c>)
 8000f5c:	f004 ff00 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8000f60:	f24e 0362 	movw	r3, #57442	@ 0xe062
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f72:	4619      	mov	r1, r3
 8000f74:	485f      	ldr	r0, [pc, #380]	@ (80010f4 <MX_GPIO_Init+0x33c>)
 8000f76:	f004 fef3 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8000f7a:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8000f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f80:	2303      	movs	r3, #3
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	485a      	ldr	r0, [pc, #360]	@ (80010f8 <MX_GPIO_Init+0x340>)
 8000f90:	f004 fee6 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 8000f94:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	484d      	ldr	r0, [pc, #308]	@ (80010e0 <MX_GPIO_Init+0x328>)
 8000faa:	f004 fed9 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX_POT_S0_Pin MUX_POT_S1_Pin MUX_POT_S2_Pin LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = MUX_POT_S0_Pin|MUX_POT_S1_Pin|MUX_POT_S2_Pin|LED_DEBUG_Pin;
 8000fae:	239c      	movs	r3, #156	@ 0x9c
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4845      	ldr	r0, [pc, #276]	@ (80010dc <MX_GPIO_Init+0x324>)
 8000fc6:	f004 fecb 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_CS_SR_Pin MUX_HAL_S1_Pin MUX_HAL_S0_Pin MUX_HAL_S2_Pin */
  GPIO_InitStruct.Pin = SPI5_CS_SR_Pin|MUX_HAL_S1_Pin|MUX_HAL_S0_Pin|MUX_HAL_S2_Pin;
 8000fca:	2378      	movs	r3, #120	@ 0x78
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fde:	4619      	mov	r1, r3
 8000fe0:	483f      	ldr	r0, [pc, #252]	@ (80010e0 <MX_GPIO_Init+0x328>)
 8000fe2:	f004 febd 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC1_A_Pin */
  GPIO_InitStruct.Pin = ENC1_A_Pin;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000fea:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC1_A_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4840      	ldr	r0, [pc, #256]	@ (80010fc <MX_GPIO_Init+0x344>)
 8000ffc:	f004 feb0 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_B_Pin ENC2_B_Pin */
  GPIO_InitStruct.Pin = ENC1_B_Pin|ENC2_B_Pin;
 8001000:	f640 0302 	movw	r3, #2050	@ 0x802
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001006:	2300      	movs	r3, #0
 8001008:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100a:	2301      	movs	r3, #1
 800100c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001012:	4619      	mov	r1, r3
 8001014:	4839      	ldr	r0, [pc, #228]	@ (80010fc <MX_GPIO_Init+0x344>)
 8001016:	f004 fea3 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800101a:	f44f 7371 	mov.w	r3, #964	@ 0x3c4
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001020:	2303      	movs	r3, #3
 8001022:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102c:	4619      	mov	r1, r3
 800102e:	4833      	ldr	r0, [pc, #204]	@ (80010fc <MX_GPIO_Init+0x344>)
 8001030:	f004 fe96 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC2_A_Pin */
  GPIO_InitStruct.Pin = ENC2_A_Pin;
 8001034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800103a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800103e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC2_A_GPIO_Port, &GPIO_InitStruct);
 8001044:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001048:	4619      	mov	r1, r3
 800104a:	482c      	ldr	r0, [pc, #176]	@ (80010fc <MX_GPIO_Init+0x344>)
 800104c:	f004 fe88 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH6 PH8 PH9 PH12
                           PH13 PH14 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12
 8001050:	f24f 3340 	movw	r3, #62272	@ 0xf340
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001056:	2303      	movs	r3, #3
 8001058:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800105e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001062:	4619      	mov	r1, r3
 8001064:	481d      	ldr	r0, [pc, #116]	@ (80010dc <MX_GPIO_Init+0x324>)
 8001066:	f004 fe7b 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_A_Pin */
  GPIO_InitStruct.Pin = ENC3_A_Pin;
 800106a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001070:	2300      	movs	r3, #0
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001074:	2301      	movs	r3, #1
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_A_GPIO_Port, &GPIO_InitStruct);
 8001078:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107c:	4619      	mov	r1, r3
 800107e:	4817      	ldr	r0, [pc, #92]	@ (80010dc <MX_GPIO_Init+0x324>)
 8001080:	f004 fe6e 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_B_Pin */
  GPIO_InitStruct.Pin = ENC3_B_Pin;
 8001084:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800108a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001090:	2301      	movs	r3, #1
 8001092:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC3_B_GPIO_Port, &GPIO_InitStruct);
 8001094:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001098:	4619      	mov	r1, r3
 800109a:	4810      	ldr	r0, [pc, #64]	@ (80010dc <MX_GPIO_Init+0x324>)
 800109c:	f004 fe60 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD3 PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80010a0:	f640 0338 	movw	r3, #2104	@ 0x838
 80010a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a6:	2303      	movs	r3, #3
 80010a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b2:	4619      	mov	r1, r3
 80010b4:	480c      	ldr	r0, [pc, #48]	@ (80010e8 <MX_GPIO_Init+0x330>)
 80010b6:	f004 fe53 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC4_A_Pin */
  GPIO_InitStruct.Pin = ENC4_A_Pin;
 80010ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010c0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_A_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ce:	4619      	mov	r1, r3
 80010d0:	4805      	ldr	r0, [pc, #20]	@ (80010e8 <MX_GPIO_Init+0x330>)
 80010d2:	f004 fe45 	bl	8005d60 <HAL_GPIO_Init>
 80010d6:	e013      	b.n	8001100 <MX_GPIO_Init+0x348>
 80010d8:	58024400 	.word	0x58024400
 80010dc:	58021c00 	.word	0x58021c00
 80010e0:	58020000 	.word	0x58020000
 80010e4:	58022000 	.word	0x58022000
 80010e8:	58020c00 	.word	0x58020c00
 80010ec:	58021800 	.word	0x58021800
 80010f0:	58021000 	.word	0x58021000
 80010f4:	58020800 	.word	0x58020800
 80010f8:	58021400 	.word	0x58021400
 80010fc:	58020400 	.word	0x58020400

  /*Configure GPIO pin : ENC4_B_Pin */
  GPIO_InitStruct.Pin = ENC4_B_Pin;
 8001100:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001104:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001106:	2300      	movs	r3, #0
 8001108:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800110a:	2301      	movs	r3, #1
 800110c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENC4_B_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001112:	4619      	mov	r1, r3
 8001114:	4857      	ldr	r0, [pc, #348]	@ (8001274 <MX_GPIO_Init+0x4bc>)
 8001116:	f004 fe23 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG6 PG7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 800111a:	23c8      	movs	r3, #200	@ 0xc8
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800111e:	2303      	movs	r3, #3
 8001120:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001126:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800112a:	4619      	mov	r1, r3
 800112c:	4852      	ldr	r0, [pc, #328]	@ (8001278 <MX_GPIO_Init+0x4c0>)
 800112e:	f004 fe17 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI5_RES_OLED_Pin SPI5_DC_OLED_Pin SPI5_CS_OLED_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI5_RES_OLED_Pin|SPI5_DC_OLED_Pin|SPI5_CS_OLED_Pin;
 8001132:	2371      	movs	r3, #113	@ 0x71
 8001134:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001136:	2301      	movs	r3, #1
 8001138:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2300      	movs	r3, #0
 8001140:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	4619      	mov	r1, r3
 8001148:	484c      	ldr	r0, [pc, #304]	@ (800127c <MX_GPIO_Init+0x4c4>)
 800114a:	f004 fe09 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800114e:	2302      	movs	r3, #2
 8001150:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800115e:	2305      	movs	r3, #5
 8001160:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001162:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001166:	4619      	mov	r1, r3
 8001168:	4844      	ldr	r0, [pc, #272]	@ (800127c <MX_GPIO_Init+0x4c4>)
 800116a:	f004 fdf9 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI6_CS_Pin */
  GPIO_InitStruct.Pin = SPI6_CS_Pin;
 800116e:	2340      	movs	r3, #64	@ 0x40
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI6_CS_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	483b      	ldr	r0, [pc, #236]	@ (8001274 <MX_GPIO_Init+0x4bc>)
 8001186:	f004 fdeb 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800118a:	2380      	movs	r3, #128	@ 0x80
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800119a:	2305      	movs	r3, #5
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800119e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a2:	4619      	mov	r1, r3
 80011a4:	4833      	ldr	r0, [pc, #204]	@ (8001274 <MX_GPIO_Init+0x4bc>)
 80011a6:	f004 fddb 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80011aa:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2300      	movs	r3, #0
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011bc:	2305      	movs	r3, #5
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c4:	4619      	mov	r1, r3
 80011c6:	482c      	ldr	r0, [pc, #176]	@ (8001278 <MX_GPIO_Init+0x4c0>)
 80011c8:	f004 fdca 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80011cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e2:	4619      	mov	r1, r3
 80011e4:	4824      	ldr	r0, [pc, #144]	@ (8001278 <MX_GPIO_Init+0x4c0>)
 80011e6:	f004 fdbb 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80011ea:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80011fc:	2305      	movs	r3, #5
 80011fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001200:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001204:	4619      	mov	r1, r3
 8001206:	481c      	ldr	r0, [pc, #112]	@ (8001278 <MX_GPIO_Init+0x4c0>)
 8001208:	f004 fdaa 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800120c:	2318      	movs	r3, #24
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800121c:	2306      	movs	r3, #6
 800121e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001220:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001224:	4619      	mov	r1, r3
 8001226:	4816      	ldr	r0, [pc, #88]	@ (8001280 <MX_GPIO_Init+0x4c8>)
 8001228:	f004 fd9a 	bl	8005d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800122c:	2320      	movs	r3, #32
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800123c:	2307      	movs	r3, #7
 800123e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001244:	4619      	mov	r1, r3
 8001246:	480e      	ldr	r0, [pc, #56]	@ (8001280 <MX_GPIO_Init+0x4c8>)
 8001248:	f004 fd8a 	bl	8005d60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	2006      	movs	r0, #6
 8001252:	f002 fab2 	bl	80037ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001256:	2006      	movs	r0, #6
 8001258:	f002 fac9 	bl	80037ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800125c:	2200      	movs	r2, #0
 800125e:	2100      	movs	r1, #0
 8001260:	2028      	movs	r0, #40	@ 0x28
 8001262:	f002 faaa 	bl	80037ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001266:	2028      	movs	r0, #40	@ 0x28
 8001268:	f002 fac1 	bl	80037ee <HAL_NVIC_EnableIRQ>

}
 800126c:	bf00      	nop
 800126e:	3738      	adds	r7, #56	@ 0x38
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	58020c00 	.word	0x58020c00
 8001278:	58021800 	.word	0x58021800
 800127c:	58022000 	.word	0x58022000
 8001280:	58020400 	.word	0x58020400

08001284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001288:	f000 f902 	bl	8001490 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800128c:	f001 f898 	bl	80023c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001290:	f000 f832 	bl	80012f8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001294:	f000 f8ac 	bl	80013f0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001298:	f7ff fd8e 	bl	8000db8 <MX_GPIO_Init>
  MX_DMA_Init();
 800129c:	f7ff fc80 	bl	8000ba0 <MX_DMA_Init>
  MX_FMC_Init();
 80012a0:	f7ff fcae 	bl	8000c00 <MX_FMC_Init>
  MX_SAI1_Init();
 80012a4:	f000 f926 	bl	80014f4 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 80012a8:	f000 f9e0 	bl	800166c <MX_SDMMC1_SD_Init>
  MX_UART5_Init();
 80012ac:	f000 fcf6 	bl	8001c9c <MX_UART5_Init>
  MX_USB_OTG_FS_PCD_Init();
 80012b0:	f000 fe60 	bl	8001f74 <MX_USB_OTG_FS_PCD_Init>
  MX_USB_OTG_HS_HCD_Init();
 80012b4:	f000 fe90 	bl	8001fd8 <MX_USB_OTG_HS_HCD_Init>
  MX_SPI5_Init();
 80012b8:	f000 fa68 	bl	800178c <MX_SPI5_Init>
  MX_ADC1_Init();
 80012bc:	f7ff f9a2 	bl	8000604 <MX_ADC1_Init>
  MX_ADC3_Init();
 80012c0:	f7ff fae0 	bl	8000884 <MX_ADC3_Init>
  MX_TIM8_Init();
 80012c4:	f000 fbb0 	bl	8001a28 <MX_TIM8_Init>
  MX_USART1_Init();
 80012c8:	f000 fd34 	bl	8001d34 <MX_USART1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET); // LED ON
 80012cc:	2200      	movs	r2, #0
 80012ce:	2180      	movs	r1, #128	@ 0x80
 80012d0:	4808      	ldr	r0, [pc, #32]	@ (80012f4 <main+0x70>)
 80012d2:	f004 fef5 	bl	80060c0 <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 80012d6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012da:	f001 f903 	bl	80024e4 <HAL_Delay>

	  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_SET);   // LED OFF
 80012de:	2201      	movs	r2, #1
 80012e0:	2180      	movs	r1, #128	@ 0x80
 80012e2:	4804      	ldr	r0, [pc, #16]	@ (80012f4 <main+0x70>)
 80012e4:	f004 feec 	bl	80060c0 <HAL_GPIO_WritePin>
	  HAL_Delay(2000);
 80012e8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012ec:	f001 f8fa 	bl	80024e4 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET); // LED ON
 80012f0:	bf00      	nop
 80012f2:	e7eb      	b.n	80012cc <main+0x48>
 80012f4:	58021c00 	.word	0x58021c00

080012f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b09c      	sub	sp, #112	@ 0x70
 80012fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001302:	224c      	movs	r2, #76	@ 0x4c
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f012 f918 	bl	801353c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2220      	movs	r2, #32
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f012 f912 	bl	801353c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001318:	2002      	movs	r0, #2
 800131a:	f007 fda1 	bl	8008e60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800131e:	2300      	movs	r3, #0
 8001320:	603b      	str	r3, [r7, #0]
 8001322:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <SystemClock_Config+0xf0>)
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	4a30      	ldr	r2, [pc, #192]	@ (80013e8 <SystemClock_Config+0xf0>)
 8001328:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800132c:	6193      	str	r3, [r2, #24]
 800132e:	4b2e      	ldr	r3, [pc, #184]	@ (80013e8 <SystemClock_Config+0xf0>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	4b2c      	ldr	r3, [pc, #176]	@ (80013ec <SystemClock_Config+0xf4>)
 800133a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800133c:	4a2b      	ldr	r2, [pc, #172]	@ (80013ec <SystemClock_Config+0xf4>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001344:	4b29      	ldr	r3, [pc, #164]	@ (80013ec <SystemClock_Config+0xf4>)
 8001346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	603b      	str	r3, [r7, #0]
 800134e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001350:	bf00      	nop
 8001352:	4b25      	ldr	r3, [pc, #148]	@ (80013e8 <SystemClock_Config+0xf0>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800135a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800135e:	d1f8      	bne.n	8001352 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001360:	2321      	movs	r3, #33	@ 0x21
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001364:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001368:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800136a:	2301      	movs	r3, #1
 800136c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136e:	2302      	movs	r3, #2
 8001370:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001372:	2302      	movs	r3, #2
 8001374:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001376:	2305      	movs	r3, #5
 8001378:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 800137a:	23c0      	movs	r3, #192	@ 0xc0
 800137c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800137e:	2302      	movs	r3, #2
 8001380:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001382:	2304      	movs	r3, #4
 8001384:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001386:	2302      	movs	r3, #2
 8001388:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800138a:	2308      	movs	r3, #8
 800138c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800138e:	2300      	movs	r3, #0
 8001390:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800139a:	4618      	mov	r0, r3
 800139c:	f007 fdaa 	bl	8008ef4 <HAL_RCC_OscConfig>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80013a6:	f000 f89f 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013aa:	233f      	movs	r3, #63	@ 0x3f
 80013ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ae:	2303      	movs	r3, #3
 80013b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80013b6:	2308      	movs	r3, #8
 80013b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013ba:	2340      	movs	r3, #64	@ 0x40
 80013bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013be:	2340      	movs	r3, #64	@ 0x40
 80013c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013c8:	2340      	movs	r3, #64	@ 0x40
 80013ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2104      	movs	r1, #4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f008 f9e9 	bl	80097a8 <HAL_RCC_ClockConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80013dc:	f000 f884 	bl	80014e8 <Error_Handler>
  }
}
 80013e0:	bf00      	nop
 80013e2:	3770      	adds	r7, #112	@ 0x70
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	58024800 	.word	0x58024800
 80013ec:	58000400 	.word	0x58000400

080013f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b0b0      	sub	sp, #192	@ 0xc0
 80013f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013f6:	463b      	mov	r3, r7
 80013f8:	22c0      	movs	r2, #192	@ 0xc0
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f012 f89d 	bl	801353c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC|RCC_PERIPHCLK_ADC
 8001402:	a321      	add	r3, pc, #132	@ (adr r3, 8001488 <PeriphCommonClock_Config+0x98>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SDMMC|RCC_PERIPHCLK_SAI1
                              |RCC_PERIPHCLK_SPI5;
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 800140c:	2305      	movs	r3, #5
 800140e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 80;
 8001410:	2350      	movs	r3, #80	@ 0x50
 8001412:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001414:	2302      	movs	r3, #2
 8001416:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8001418:	2304      	movs	r3, #4
 800141a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 4;
 800141c:	2304      	movs	r3, #4
 800141e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001420:	2380      	movs	r3, #128	@ 0x80
 8001422:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 800142c:	2305      	movs	r3, #5
 800142e:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 98;
 8001430:	2362      	movs	r3, #98	@ 0x62
 8001432:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 10;
 8001434:	230a      	movs	r3, #10
 8001436:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 10;
 8001438:	230a      	movs	r3, #10
 800143a:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 10;
 800143c:	230a      	movs	r3, #10
 800143e:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8001440:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001444:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001446:	2300      	movs	r3, #0
 8001448:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 2490;
 800144a:	f640 13ba 	movw	r3, #2490	@ 0x9ba
 800144e:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8001450:	2302      	movs	r3, #2
 8001452:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8001454:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001458:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 800145a:	2302      	movs	r3, #2
 800145c:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 800145e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001462:	667b      	str	r3, [r7, #100]	@ 0x64
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8001464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001468:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800146c:	463b      	mov	r3, r7
 800146e:	4618      	mov	r0, r3
 8001470:	f008 fd26 	bl	8009ec0 <HAL_RCCEx_PeriphCLKConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <PeriphCommonClock_Config+0x8e>
  {
    Error_Handler();
 800147a:	f000 f835 	bl	80014e8 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	37c0      	adds	r7, #192	@ 0xc0
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	01092100 	.word	0x01092100
 800148c:	00000000 	.word	0x00000000

08001490 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001496:	463b      	mov	r3, r7
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80014a2:	f002 f9bf 	bl	8003824 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80014a6:	2301      	movs	r3, #1
 80014a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80014b2:	231f      	movs	r3, #31
 80014b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80014b6:	2387      	movs	r3, #135	@ 0x87
 80014b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80014be:	2300      	movs	r3, #0
 80014c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80014c2:	2301      	movs	r3, #1
 80014c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80014c6:	2301      	movs	r3, #1
 80014c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80014d2:	463b      	mov	r3, r7
 80014d4:	4618      	mov	r0, r3
 80014d6:	f002 f9dd 	bl	8003894 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80014da:	2004      	movs	r0, #4
 80014dc:	f002 f9ba 	bl	8003854 <HAL_MPU_Enable>

}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <Error_Handler+0x8>

080014f4 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80014f8:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <MX_SAI1_Init+0x6c>)
 80014fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001564 <MX_SAI1_Init+0x70>)
 80014fc:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80014fe:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001500:	2200      	movs	r2, #0
 8001502:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001504:	4b16      	ldr	r3, [pc, #88]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <MX_SAI1_Init+0x6c>)
 800150c:	2200      	movs	r2, #0
 800150e:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_ENABLE;
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001512:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001516:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_SAI1_Init+0x6c>)
 800151a:	2200      	movs	r2, #0
 800151c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800151e:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001520:	2201      	movs	r2, #1
 8001522:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001524:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001526:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800152a:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_SAI1_Init+0x6c>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001534:	2200      	movs	r2, #0
 8001536:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_SAI1_Init+0x6c>)
 800153a:	2200      	movs	r2, #0
 800153c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_SAI1_Init+0x6c>)
 8001540:	2200      	movs	r2, #0
 8001542:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001544:	2302      	movs	r3, #2
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	4805      	ldr	r0, [pc, #20]	@ (8001560 <MX_SAI1_Init+0x6c>)
 800154c:	f00b f9b6 	bl	800c8bc <HAL_SAI_InitProtocol>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_SAI1_Init+0x66>
  {
    Error_Handler();
 8001556:	f7ff ffc7 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	240001a4 	.word	0x240001a4
 8001564:	40015804 	.word	0x40015804

08001568 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a37      	ldr	r2, [pc, #220]	@ (8001654 <HAL_SAI_MspInit+0xec>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d168      	bne.n	800164c <HAL_SAI_MspInit+0xe4>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800157a:	4b37      	ldr	r3, [pc, #220]	@ (8001658 <HAL_SAI_MspInit+0xf0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d116      	bne.n	80015b0 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001582:	4b36      	ldr	r3, [pc, #216]	@ (800165c <HAL_SAI_MspInit+0xf4>)
 8001584:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001588:	4a34      	ldr	r2, [pc, #208]	@ (800165c <HAL_SAI_MspInit+0xf4>)
 800158a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800158e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001592:	4b32      	ldr	r3, [pc, #200]	@ (800165c <HAL_SAI_MspInit+0xf4>)
 8001594:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2100      	movs	r1, #0
 80015a4:	2057      	movs	r0, #87	@ 0x57
 80015a6:	f002 f908 	bl	80037ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80015aa:	2057      	movs	r0, #87	@ 0x57
 80015ac:	f002 f91f 	bl	80037ee <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80015b0:	4b29      	ldr	r3, [pc, #164]	@ (8001658 <HAL_SAI_MspInit+0xf0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3301      	adds	r3, #1
 80015b6:	4a28      	ldr	r2, [pc, #160]	@ (8001658 <HAL_SAI_MspInit+0xf0>)
 80015b8:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80015ba:	2374      	movs	r3, #116	@ 0x74
 80015bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80015ca:	2306      	movs	r3, #6
 80015cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ce:	f107 030c 	add.w	r3, r7, #12
 80015d2:	4619      	mov	r1, r3
 80015d4:	4822      	ldr	r0, [pc, #136]	@ (8001660 <HAL_SAI_MspInit+0xf8>)
 80015d6:	f004 fbc3 	bl	8005d60 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 80015da:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015dc:	4a22      	ldr	r2, [pc, #136]	@ (8001668 <HAL_SAI_MspInit+0x100>)
 80015de:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 80015e0:	4b20      	ldr	r3, [pc, #128]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015e2:	2257      	movs	r2, #87	@ 0x57
 80015e4:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015e8:	2240      	movs	r2, #64	@ 0x40
 80015ea:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80015f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015f8:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 80015fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001600:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001602:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001604:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001608:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 800160c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001610:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001614:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001618:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800161a:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 800161c:	2200      	movs	r2, #0
 800161e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001620:	4810      	ldr	r0, [pc, #64]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001622:	f002 f977 	bl	8003914 <HAL_DMA_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_SAI_MspInit+0xc8>
    {
      Error_Handler();
 800162c:	f7ff ff5c 	bl	80014e8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a0c      	ldr	r2, [pc, #48]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001638:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001642:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001646:	4a07      	ldr	r2, [pc, #28]	@ (8001664 <HAL_SAI_MspInit+0xfc>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800164c:	bf00      	nop
 800164e:	3720      	adds	r7, #32
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40015804 	.word	0x40015804
 8001658:	240002b4 	.word	0x240002b4
 800165c:	58024400 	.word	0x58024400
 8001660:	58021000 	.word	0x58021000
 8001664:	2400023c 	.word	0x2400023c
 8001668:	40020010 	.word	0x40020010

0800166c <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 8001672:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <MX_SDMMC1_SD_Init+0x44>)
 8001674:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001676:	4b0d      	ldr	r3, [pc, #52]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 8001678:	2200      	movs	r2, #0
 800167a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800167c:	4b0b      	ldr	r3, [pc, #44]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 800167e:	2200      	movs	r2, #0
 8001680:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001682:	4b0a      	ldr	r3, [pc, #40]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 8001684:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001688:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800168a:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 8001692:	2200      	movs	r2, #0
 8001694:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_SDMMC1_SD_Init+0x40>)
 8001698:	f00b ffe3 	bl	800d662 <HAL_SD_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 80016a2:	f7ff ff21 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	240002b8 	.word	0x240002b8
 80016b0:	52007000 	.word	0x52007000

080016b4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a2a      	ldr	r2, [pc, #168]	@ (800177c <HAL_SD_MspInit+0xc8>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d14d      	bne.n	8001772 <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80016d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 80016d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016dc:	4a28      	ldr	r2, [pc, #160]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 80016de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016e2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80016e6:	4b26      	ldr	r3, [pc, #152]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 80016e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f4:	4b22      	ldr	r3, [pc, #136]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 80016f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016fa:	4a21      	ldr	r2, [pc, #132]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001704:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 8001706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001712:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 8001714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001718:	4a19      	ldr	r2, [pc, #100]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 800171a:	f043 0308 	orr.w	r3, r3, #8
 800171e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001722:	4b17      	ldr	r3, [pc, #92]	@ (8001780 <HAL_SD_MspInit+0xcc>)
 8001724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001730:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001734:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001742:	230c      	movs	r3, #12
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	480d      	ldr	r0, [pc, #52]	@ (8001784 <HAL_SD_MspInit+0xd0>)
 800174e:	f004 fb07 	bl	8005d60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001752:	2304      	movs	r3, #4
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175e:	2303      	movs	r3, #3
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001762:	230c      	movs	r3, #12
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	4806      	ldr	r0, [pc, #24]	@ (8001788 <HAL_SD_MspInit+0xd4>)
 800176e:	f004 faf7 	bl	8005d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001772:	bf00      	nop
 8001774:	3728      	adds	r7, #40	@ 0x28
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	52007000 	.word	0x52007000
 8001780:	58024400 	.word	0x58024400
 8001784:	58020800 	.word	0x58020800
 8001788:	58020c00 	.word	0x58020c00

0800178c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001790:	4b27      	ldr	r3, [pc, #156]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001792:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <MX_SPI5_Init+0xa8>)
 8001794:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001796:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001798:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800179c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800179e:	4b24      	ldr	r3, [pc, #144]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a4:	4b22      	ldr	r3, [pc, #136]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017a6:	2207      	movs	r2, #7
 80017a8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80017b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017b8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017bc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017be:	4b1c      	ldr	r3, [pc, #112]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017c0:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80017c4:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80017cc:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d2:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80017d8:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017de:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017e6:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017ec:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <MX_SPI5_Init+0xa4>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001800:	2200      	movs	r2, #0
 8001802:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001804:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001806:	2200      	movs	r2, #0
 8001808:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <MX_SPI5_Init+0xa4>)
 800180c:	2200      	movs	r2, #0
 800180e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001812:	2200      	movs	r2, #0
 8001814:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <MX_SPI5_Init+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800181c:	4804      	ldr	r0, [pc, #16]	@ (8001830 <MX_SPI5_Init+0xa4>)
 800181e:	f00c ffc9 	bl	800e7b4 <HAL_SPI_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8001828:	f7ff fe5e 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	24000334 	.word	0x24000334
 8001834:	40015000 	.word	0x40015000

08001838 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	@ 0x28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a23      	ldr	r2, [pc, #140]	@ (80018e4 <HAL_SPI_MspInit+0xac>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d13f      	bne.n	80018da <HAL_SPI_MspInit+0xa2>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800185a:	4b23      	ldr	r3, [pc, #140]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 800185c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001860:	4a21      	ldr	r2, [pc, #132]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 8001862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001866:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800186a:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 800186c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001870:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001878:	4b1b      	ldr	r3, [pc, #108]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 800187a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800187e:	4a1a      	ldr	r2, [pc, #104]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 8001880:	f043 0320 	orr.w	r3, r3, #32
 8001884:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <HAL_SPI_MspInit+0xb0>)
 800188a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800188e:	f003 0320 	and.w	r3, r3, #32
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001896:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800189a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018a8:	2305      	movs	r3, #5
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	480e      	ldr	r0, [pc, #56]	@ (80018ec <HAL_SPI_MspInit+0xb4>)
 80018b4:	f004 fa54 	bl	8005d60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018ca:	2305      	movs	r3, #5
 80018cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	@ (80018ec <HAL_SPI_MspInit+0xb4>)
 80018d6:	f004 fa43 	bl	8005d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	@ 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40015000 	.word	0x40015000
 80018e8:	58024400 	.word	0x58024400
 80018ec:	58021400 	.word	0x58021400

080018f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_MspInit+0x30>)
 80018f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018fc:	4a08      	ldr	r2, [pc, #32]	@ (8001920 <HAL_MspInit+0x30>)
 80018fe:	f043 0302 	orr.w	r3, r3, #2
 8001902:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <HAL_MspInit+0x30>)
 8001908:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	58024400 	.word	0x58024400

08001924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <NMI_Handler+0x4>

0800192c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <HardFault_Handler+0x4>

08001934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <MemManage_Handler+0x4>

0800193c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <BusFault_Handler+0x4>

08001944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <UsageFault_Handler+0x4>

0800194c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800197a:	f000 fd93 	bl	80024a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}

08001982 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC1_A_Pin);
 8001986:	2001      	movs	r0, #1
 8001988:	f004 fbb3 	bl	80060f2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}

08001990 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <DMA1_Stream0_IRQHandler+0x10>)
 8001996:	f003 f87d 	bl	8004a94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2400023c 	.word	0x2400023c

080019a4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019a8:	4802      	ldr	r0, [pc, #8]	@ (80019b4 <DMA1_Stream2_IRQHandler+0x10>)
 80019aa:	f003 f873 	bl	8004a94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	240000f4 	.word	0x240000f4

080019b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 80019bc:	4802      	ldr	r0, [pc, #8]	@ (80019c8 <DMA1_Stream3_IRQHandler+0x10>)
 80019be:	f003 f869 	bl	8004a94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	24000408 	.word	0x24000408

080019cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_A_Pin);
 80019d0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80019d4:	f004 fb8d 	bl	80060f2 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC3_B_Pin);
 80019d8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80019dc:	f004 fb89 	bl	80060f2 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC4_A_Pin);
 80019e0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80019e4:	f004 fb85 	bl	80060f2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}

080019ec <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <OTG_HS_IRQHandler+0x10>)
 80019f2:	f004 fc00 	bl	80061f6 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	24000a58 	.word	0x24000a58

08001a00 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8001a04:	4802      	ldr	r0, [pc, #8]	@ (8001a10 <SAI1_IRQHandler+0x10>)
 8001a06:	f00b fac5 	bl	800cf94 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	240001a4 	.word	0x240001a4

08001a14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <OTG_FS_IRQHandler+0x10>)
 8001a1a:	f006 fac2 	bl	8007fa2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	24000574 	.word	0x24000574

08001a28 <MX_TIM8_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch2;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b09a      	sub	sp, #104	@ 0x68
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a48:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
 8001a58:	615a      	str	r2, [r3, #20]
 8001a5a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	222c      	movs	r2, #44	@ 0x2c
 8001a60:	2100      	movs	r1, #0
 8001a62:	4618      	mov	r0, r3
 8001a64:	f011 fd6a 	bl	801353c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001a68:	4b43      	ldr	r3, [pc, #268]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a6a:	4a44      	ldr	r2, [pc, #272]	@ (8001b7c <MX_TIM8_Init+0x154>)
 8001a6c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001a6e:	4b42      	ldr	r3, [pc, #264]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a74:	4b40      	ldr	r3, [pc, #256]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 249;
 8001a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a7c:	22f9      	movs	r2, #249	@ 0xf9
 8001a7e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a80:	4b3d      	ldr	r3, [pc, #244]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001a86:	4b3c      	ldr	r3, [pc, #240]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a8c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a8e:	2280      	movs	r2, #128	@ 0x80
 8001a90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001a92:	4839      	ldr	r0, [pc, #228]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001a94:	f00c ffcd 	bl	800ea32 <HAL_TIM_Base_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001a9e:	f7ff fd23 	bl	80014e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001aa8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001aac:	4619      	mov	r1, r3
 8001aae:	4832      	ldr	r0, [pc, #200]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001ab0:	f00d f98c 	bl	800edcc <HAL_TIM_ConfigClockSource>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001aba:	f7ff fd15 	bl	80014e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001abe:	482e      	ldr	r0, [pc, #184]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001ac0:	f00d f80e 	bl	800eae0 <HAL_TIM_PWM_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001aca:	f7ff fd0d 	bl	80014e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001ada:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4825      	ldr	r0, [pc, #148]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001ae2:	f00d fe7f 	bl	800f7e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001aec:	f7ff fcfc 	bl	80014e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af0:	2360      	movs	r3, #96	@ 0x60
 8001af2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af8:	2300      	movs	r3, #0
 8001afa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001afc:	2300      	movs	r3, #0
 8001afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b04:	2300      	movs	r3, #0
 8001b06:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b10:	2204      	movs	r2, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4818      	ldr	r0, [pc, #96]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001b16:	f00d f845 	bl	800eba4 <HAL_TIM_PWM_ConfigChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001b20:	f7ff fce2 	bl	80014e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b3c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	4619      	mov	r1, r3
 8001b58:	4807      	ldr	r0, [pc, #28]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001b5a:	f00d fed1 	bl	800f900 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001b64:	f7ff fcc0 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001b68:	4803      	ldr	r0, [pc, #12]	@ (8001b78 <MX_TIM8_Init+0x150>)
 8001b6a:	f000 f85d 	bl	8001c28 <HAL_TIM_MspPostInit>

}
 8001b6e:	bf00      	nop
 8001b70:	3768      	adds	r7, #104	@ 0x68
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	240003bc 	.word	0x240003bc
 8001b7c:	40010400 	.word	0x40010400

08001b80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a22      	ldr	r2, [pc, #136]	@ (8001c18 <HAL_TIM_Base_MspInit+0x98>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d13e      	bne.n	8001c10 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b92:	4b22      	ldr	r3, [pc, #136]	@ (8001c1c <HAL_TIM_Base_MspInit+0x9c>)
 8001b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b98:	4a20      	ldr	r2, [pc, #128]	@ (8001c1c <HAL_TIM_Base_MspInit+0x9c>)
 8001b9a:	f043 0302 	orr.w	r3, r3, #2
 8001b9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c1c <HAL_TIM_Base_MspInit+0x9c>)
 8001ba4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* TIM8_CH2 Init */
    hdma_tim8_ch2.Instance = DMA1_Stream3;
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c24 <HAL_TIM_Base_MspInit+0xa4>)
 8001bb4:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Request = DMA_REQUEST_TIM8_CH2;
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bb8:	2230      	movs	r2, #48	@ 0x30
 8001bba:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bbc:	4b18      	ldr	r3, [pc, #96]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bbe:	2240      	movs	r2, #64	@ 0x40
 8001bc0:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc2:	4b17      	ldr	r3, [pc, #92]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001bc8:	4b15      	ldr	r3, [pc, #84]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bce:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bd0:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bd6:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bde:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_NORMAL;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001be8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001bec:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bee:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8001bf4:	480a      	ldr	r0, [pc, #40]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001bf6:	f001 fe8d 	bl	8003914 <HAL_DMA_Init>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001c00:	f7ff fc72 	bl	80014e8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a06      	ldr	r2, [pc, #24]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001c08:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c0a:	4a05      	ldr	r2, [pc, #20]	@ (8001c20 <HAL_TIM_Base_MspInit+0xa0>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40010400 	.word	0x40010400
 8001c1c:	58024400 	.word	0x58024400
 8001c20:	24000408 	.word	0x24000408
 8001c24:	40020058 	.word	0x40020058

08001c28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a12      	ldr	r2, [pc, #72]	@ (8001c90 <HAL_TIM_MspPostInit+0x68>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d11e      	bne.n	8001c88 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c50:	4a10      	ldr	r2, [pc, #64]	@ (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c52:	f043 0304 	orr.w	r3, r3, #4
 8001c56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <HAL_TIM_MspPostInit+0x6c>)
 8001c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c74:	2303      	movs	r3, #3
 8001c76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4619      	mov	r1, r3
 8001c82:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <HAL_TIM_MspPostInit+0x70>)
 8001c84:	f004 f86c 	bl	8005d60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001c88:	bf00      	nop
 8001c8a:	3720      	adds	r7, #32
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40010400 	.word	0x40010400
 8001c94:	58024400 	.word	0x58024400
 8001c98:	58020800 	.word	0x58020800

08001c9c <MX_UART5_Init>:
UART_HandleTypeDef huart5;
USART_HandleTypeDef husart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001ca0:	4b22      	ldr	r3, [pc, #136]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001ca2:	4a23      	ldr	r2, [pc, #140]	@ (8001d30 <MX_UART5_Init+0x94>)
 8001ca4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001ca6:	4b21      	ldr	r3, [pc, #132]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001cae:	4b1f      	ldr	r3, [pc, #124]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001cba:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cd2:	4b16      	ldr	r3, [pc, #88]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cd8:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cde:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001ce4:	4811      	ldr	r0, [pc, #68]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001ce6:	f00d fe89 	bl	800f9fc <HAL_UART_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001cf0:	f7ff fbfa 	bl	80014e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	480d      	ldr	r0, [pc, #52]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001cf8:	f00e fe91 	bl	8010a1e <HAL_UARTEx_SetTxFifoThreshold>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001d02:	f7ff fbf1 	bl	80014e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d06:	2100      	movs	r1, #0
 8001d08:	4808      	ldr	r0, [pc, #32]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001d0a:	f00e fec6 	bl	8010a9a <HAL_UARTEx_SetRxFifoThreshold>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001d14:	f7ff fbe8 	bl	80014e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001d18:	4804      	ldr	r0, [pc, #16]	@ (8001d2c <MX_UART5_Init+0x90>)
 8001d1a:	f00e fe47 	bl	80109ac <HAL_UARTEx_DisableFifoMode>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001d24:	f7ff fbe0 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	24000480 	.word	0x24000480
 8001d30:	40005000 	.word	0x40005000

08001d34 <MX_USART1_Init>:
/* USART1 init function */
void MX_USART1_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d3a:	4a23      	ldr	r2, [pc, #140]	@ (8001dc8 <MX_USART1_Init+0x94>)
 8001d3c:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d44:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8001d46:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8001d64:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001d6a:	4b16      	ldr	r3, [pc, #88]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	621a      	str	r2, [r3, #32]
  husart1.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	625a      	str	r2, [r3, #36]	@ 0x24
  husart1.SlaveMode = USART_SLAVEMODE_DISABLE;
 8001d76:	4b13      	ldr	r3, [pc, #76]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001d7c:	4811      	ldr	r0, [pc, #68]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d7e:	f00e ff19 	bl	8010bb4 <HAL_USART_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_USART1_Init+0x58>
  {
    Error_Handler();
 8001d88:	f7ff fbae 	bl	80014e8 <Error_Handler>
  }
  if (HAL_USARTEx_SetTxFifoThreshold(&husart1, USART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	480d      	ldr	r0, [pc, #52]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001d90:	f00f fcfc 	bl	801178c <HAL_USARTEx_SetTxFifoThreshold>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_USART1_Init+0x6a>
  {
    Error_Handler();
 8001d9a:	f7ff fba5 	bl	80014e8 <Error_Handler>
  }
  if (HAL_USARTEx_SetRxFifoThreshold(&husart1, USART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4808      	ldr	r0, [pc, #32]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001da2:	f00f fd31 	bl	8011808 <HAL_USARTEx_SetRxFifoThreshold>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_USART1_Init+0x7c>
  {
    Error_Handler();
 8001dac:	f7ff fb9c 	bl	80014e8 <Error_Handler>
  }
  if (HAL_USARTEx_DisableFifoMode(&husart1) != HAL_OK)
 8001db0:	4804      	ldr	r0, [pc, #16]	@ (8001dc4 <MX_USART1_Init+0x90>)
 8001db2:	f00f fcb2 	bl	801171a <HAL_USARTEx_DisableFifoMode>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_USART1_Init+0x8c>
  {
    Error_Handler();
 8001dbc:	f7ff fb94 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	24000514 	.word	0x24000514
 8001dc8:	40011000 	.word	0x40011000

08001dcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b0ba      	sub	sp, #232	@ 0xe8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	22c0      	movs	r2, #192	@ 0xc0
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f011 fba5 	bl	801353c <memset>
  if(uartHandle->Instance==UART5)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a27      	ldr	r2, [pc, #156]	@ (8001e94 <HAL_UART_MspInit+0xc8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d146      	bne.n	8001e8a <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001dfc:	f04f 0202 	mov.w	r2, #2
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e0e:	f107 0310 	add.w	r3, r7, #16
 8001e12:	4618      	mov	r0, r3
 8001e14:	f008 f854 	bl	8009ec0 <HAL_RCCEx_PeriphCLKConfig>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001e1e:	f7ff fb63 	bl	80014e8 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001e22:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e28:	4a1b      	ldr	r2, [pc, #108]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e2e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e46:	4a14      	ldr	r2, [pc, #80]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <HAL_UART_MspInit+0xcc>)
 8001e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001e5e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001e62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001e78:	230e      	movs	r3, #14
 8001e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e82:	4619      	mov	r1, r3
 8001e84:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <HAL_UART_MspInit+0xd0>)
 8001e86:	f003 ff6b 	bl	8005d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	37e8      	adds	r7, #232	@ 0xe8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40005000 	.word	0x40005000
 8001e98:	58024400 	.word	0x58024400
 8001e9c:	58020400 	.word	0x58020400

08001ea0 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0ba      	sub	sp, #232	@ 0xe8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001eb8:	f107 0310 	add.w	r3, r7, #16
 8001ebc:	22c0      	movs	r2, #192	@ 0xc0
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f011 fb3b 	bl	801353c <memset>
  if(usartHandle->Instance==USART1)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a27      	ldr	r2, [pc, #156]	@ (8001f68 <HAL_USART_MspInit+0xc8>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d146      	bne.n	8001f5e <HAL_USART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ed0:	f04f 0201 	mov.w	r2, #1
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f007 ffea 	bl	8009ec0 <HAL_RCCEx_PeriphCLKConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_USART_MspInit+0x56>
    {
      Error_Handler();
 8001ef2:	f7ff faf9 	bl	80014e8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001ef8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001efc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001f08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1a:	4a14      	ldr	r2, [pc, #80]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <HAL_USART_MspInit+0xcc>)
 8001f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001f32:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001f36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f4c:	2307      	movs	r3, #7
 8001f4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f56:	4619      	mov	r1, r3
 8001f58:	4805      	ldr	r0, [pc, #20]	@ (8001f70 <HAL_USART_MspInit+0xd0>)
 8001f5a:	f003 ff01 	bl	8005d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f5e:	bf00      	nop
 8001f60:	37e8      	adds	r7, #232	@ 0xe8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40011000 	.word	0x40011000
 8001f6c:	58024400 	.word	0x58024400
 8001f70:	58020000 	.word	0x58020000

08001f74 <MX_USB_OTG_FS_PCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_HS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001f78:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f7a:	4a16      	ldr	r2, [pc, #88]	@ (8001fd4 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001f7e:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f80:	2209      	movs	r2, #9
 8001f82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001f84:	4b12      	ldr	r3, [pc, #72]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f86:	2202      	movs	r2, #2
 8001f88:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001f8a:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f90:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f92:	2202      	movs	r2, #2
 8001f94:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001f96:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001fa8:	4b09      	ldr	r3, [pc, #36]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001fae:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001fba:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001fbc:	f005 fee5 	bl	8007d8a <HAL_PCD_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001fc6:	f7ff fa8f 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	24000574 	.word	0x24000574
 8001fd4:	40080000 	.word	0x40080000

08001fd8 <MX_USB_OTG_HS_HCD_Init>:
/* USB_OTG_HS init function */

void MX_USB_OTG_HS_HCD_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001fdc:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001fde:	4a11      	ldr	r2, [pc, #68]	@ (8002024 <MX_USB_OTG_HS_HCD_Init+0x4c>)
 8001fe0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001fee:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002000:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002002:	2200      	movs	r2, #0
 8002004:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 8002008:	2200      	movs	r2, #0
 800200a:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800200c:	4804      	ldr	r0, [pc, #16]	@ (8002020 <MX_USB_OTG_HS_HCD_Init+0x48>)
 800200e:	f004 f895 	bl	800613c <HAL_HCD_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_USB_OTG_HS_HCD_Init+0x44>
  {
    Error_Handler();
 8002018:	f7ff fa66 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}
 8002020:	24000a58 	.word	0x24000a58
 8002024:	40040000 	.word	0x40040000

08002028 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b0ba      	sub	sp, #232	@ 0xe8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002040:	f107 0310 	add.w	r3, r7, #16
 8002044:	22c0      	movs	r2, #192	@ 0xc0
 8002046:	2100      	movs	r1, #0
 8002048:	4618      	mov	r0, r3
 800204a:	f011 fa77 	bl	801353c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a2c      	ldr	r2, [pc, #176]	@ (8002104 <HAL_PCD_MspInit+0xdc>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d151      	bne.n	80020fc <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002058:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002064:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8002068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800206c:	f107 0310 	add.w	r3, r7, #16
 8002070:	4618      	mov	r0, r3
 8002072:	f007 ff25 	bl	8009ec0 <HAL_RCCEx_PeriphCLKConfig>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800207c:	f7ff fa34 	bl	80014e8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002080:	f006 ff28 	bl	8008ed4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002084:	4b20      	ldr	r3, [pc, #128]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 8002086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800208a:	4a1f      	ldr	r2, [pc, #124]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002094:	4b1c      	ldr	r3, [pc, #112]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 8002096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80020a2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80020a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80020bc:	230a      	movs	r3, #10
 80020be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80020c6:	4619      	mov	r1, r3
 80020c8:	4810      	ldr	r0, [pc, #64]	@ (800210c <HAL_PCD_MspInit+0xe4>)
 80020ca:	f003 fe49 	bl	8005d60 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80020ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 80020d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 80020d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80020da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80020de:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <HAL_PCD_MspInit+0xe0>)
 80020e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2100      	movs	r1, #0
 80020f0:	2065      	movs	r0, #101	@ 0x65
 80020f2:	f001 fb62 	bl	80037ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80020f6:	2065      	movs	r0, #101	@ 0x65
 80020f8:	f001 fb79 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80020fc:	bf00      	nop
 80020fe:	37e8      	adds	r7, #232	@ 0xe8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40080000 	.word	0x40080000
 8002108:	58024400 	.word	0x58024400
 800210c:	58020000 	.word	0x58020000

08002110 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b0ba      	sub	sp, #232	@ 0xe8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002128:	f107 0310 	add.w	r3, r7, #16
 800212c:	22c0      	movs	r2, #192	@ 0xc0
 800212e:	2100      	movs	r1, #0
 8002130:	4618      	mov	r0, r3
 8002132:	f011 fa03 	bl	801353c <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a2c      	ldr	r2, [pc, #176]	@ (80021ec <HAL_HCD_MspInit+0xdc>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d151      	bne.n	80021e4 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002140:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002144:	f04f 0300 	mov.w	r3, #0
 8002148:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800214c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8002150:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	4618      	mov	r0, r3
 800215a:	f007 feb1 	bl	8009ec0 <HAL_RCCEx_PeriphCLKConfig>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8002164:	f7ff f9c0 	bl	80014e8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002168:	f006 feb4 	bl	8008ed4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216c:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	4a1f      	ldr	r2, [pc, #124]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 8002174:	f043 0302 	orr.w	r3, r3, #2
 8002178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800217c:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 800217e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800218a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800218e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 80021a4:	230c      	movs	r3, #12
 80021a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4810      	ldr	r0, [pc, #64]	@ (80021f4 <HAL_HCD_MspInit+0xe4>)
 80021b2:	f003 fdd5 	bl	8005d60 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80021b6:	4b0e      	ldr	r3, [pc, #56]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 80021b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021bc:	4a0c      	ldr	r2, [pc, #48]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 80021be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_HCD_MspInit+0xe0>)
 80021c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2100      	movs	r1, #0
 80021d8:	204d      	movs	r0, #77	@ 0x4d
 80021da:	f001 faee 	bl	80037ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80021de:	204d      	movs	r0, #77	@ 0x4d
 80021e0:	f001 fb05 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80021e4:	bf00      	nop
 80021e6:	37e8      	adds	r7, #232	@ 0xe8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40040000 	.word	0x40040000
 80021f0:	58024400 	.word	0x58024400
 80021f4:	58020400 	.word	0x58020400

080021f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80021f8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002234 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80021fc:	f000 f8c8 	bl	8002390 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002200:	f000 f826 	bl	8002250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002204:	480c      	ldr	r0, [pc, #48]	@ (8002238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002206:	490d      	ldr	r1, [pc, #52]	@ (800223c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002208:	4a0d      	ldr	r2, [pc, #52]	@ (8002240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a0a      	ldr	r2, [pc, #40]	@ (8002244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800221c:	4c0a      	ldr	r4, [pc, #40]	@ (8002248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800222a:	f011 f98f 	bl	801354c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800222e:	f7ff f829 	bl	8001284 <main>
  bx  lr
 8002232:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002234:	24020000 	.word	0x24020000
  ldr r0, =_sdata
 8002238:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800223c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8002240:	0801360c 	.word	0x0801360c
  ldr r2, =_sbss
 8002244:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8002248:	24000e3c 	.word	0x24000e3c

0800224c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800224c:	e7fe      	b.n	800224c <ADC3_IRQHandler>
	...

08002250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002254:	4b43      	ldr	r3, [pc, #268]	@ (8002364 <SystemInit+0x114>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225a:	4a42      	ldr	r2, [pc, #264]	@ (8002364 <SystemInit+0x114>)
 800225c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002264:	4b40      	ldr	r3, [pc, #256]	@ (8002368 <SystemInit+0x118>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	2b06      	cmp	r3, #6
 800226e:	d807      	bhi.n	8002280 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002270:	4b3d      	ldr	r3, [pc, #244]	@ (8002368 <SystemInit+0x118>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f023 030f 	bic.w	r3, r3, #15
 8002278:	4a3b      	ldr	r2, [pc, #236]	@ (8002368 <SystemInit+0x118>)
 800227a:	f043 0307 	orr.w	r3, r3, #7
 800227e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002280:	4b3a      	ldr	r3, [pc, #232]	@ (800236c <SystemInit+0x11c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a39      	ldr	r2, [pc, #228]	@ (800236c <SystemInit+0x11c>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800228c:	4b37      	ldr	r3, [pc, #220]	@ (800236c <SystemInit+0x11c>)
 800228e:	2200      	movs	r2, #0
 8002290:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002292:	4b36      	ldr	r3, [pc, #216]	@ (800236c <SystemInit+0x11c>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	4935      	ldr	r1, [pc, #212]	@ (800236c <SystemInit+0x11c>)
 8002298:	4b35      	ldr	r3, [pc, #212]	@ (8002370 <SystemInit+0x120>)
 800229a:	4013      	ands	r3, r2
 800229c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800229e:	4b32      	ldr	r3, [pc, #200]	@ (8002368 <SystemInit+0x118>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0308 	and.w	r3, r3, #8
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d007      	beq.n	80022ba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80022aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002368 <SystemInit+0x118>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 030f 	bic.w	r3, r3, #15
 80022b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002368 <SystemInit+0x118>)
 80022b4:	f043 0307 	orr.w	r3, r3, #7
 80022b8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80022ba:	4b2c      	ldr	r3, [pc, #176]	@ (800236c <SystemInit+0x11c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80022c0:	4b2a      	ldr	r3, [pc, #168]	@ (800236c <SystemInit+0x11c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <SystemInit+0x11c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80022cc:	4b27      	ldr	r3, [pc, #156]	@ (800236c <SystemInit+0x11c>)
 80022ce:	4a29      	ldr	r2, [pc, #164]	@ (8002374 <SystemInit+0x124>)
 80022d0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80022d2:	4b26      	ldr	r3, [pc, #152]	@ (800236c <SystemInit+0x11c>)
 80022d4:	4a28      	ldr	r2, [pc, #160]	@ (8002378 <SystemInit+0x128>)
 80022d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80022d8:	4b24      	ldr	r3, [pc, #144]	@ (800236c <SystemInit+0x11c>)
 80022da:	4a28      	ldr	r2, [pc, #160]	@ (800237c <SystemInit+0x12c>)
 80022dc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80022de:	4b23      	ldr	r3, [pc, #140]	@ (800236c <SystemInit+0x11c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80022e4:	4b21      	ldr	r3, [pc, #132]	@ (800236c <SystemInit+0x11c>)
 80022e6:	4a25      	ldr	r2, [pc, #148]	@ (800237c <SystemInit+0x12c>)
 80022e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80022ea:	4b20      	ldr	r3, [pc, #128]	@ (800236c <SystemInit+0x11c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80022f0:	4b1e      	ldr	r3, [pc, #120]	@ (800236c <SystemInit+0x11c>)
 80022f2:	4a22      	ldr	r2, [pc, #136]	@ (800237c <SystemInit+0x12c>)
 80022f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80022f6:	4b1d      	ldr	r3, [pc, #116]	@ (800236c <SystemInit+0x11c>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <SystemInit+0x11c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1a      	ldr	r2, [pc, #104]	@ (800236c <SystemInit+0x11c>)
 8002302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002306:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002308:	4b18      	ldr	r3, [pc, #96]	@ (800236c <SystemInit+0x11c>)
 800230a:	2200      	movs	r2, #0
 800230c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800230e:	4b1c      	ldr	r3, [pc, #112]	@ (8002380 <SystemInit+0x130>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b1c      	ldr	r3, [pc, #112]	@ (8002384 <SystemInit+0x134>)
 8002314:	4013      	ands	r3, r2
 8002316:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800231a:	d202      	bcs.n	8002322 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800231c:	4b1a      	ldr	r3, [pc, #104]	@ (8002388 <SystemInit+0x138>)
 800231e:	2201      	movs	r2, #1
 8002320:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002322:	4b12      	ldr	r3, [pc, #72]	@ (800236c <SystemInit+0x11c>)
 8002324:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002328:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d113      	bne.n	8002358 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002330:	4b0e      	ldr	r3, [pc, #56]	@ (800236c <SystemInit+0x11c>)
 8002332:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002336:	4a0d      	ldr	r2, [pc, #52]	@ (800236c <SystemInit+0x11c>)
 8002338:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800233c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002340:	4b12      	ldr	r3, [pc, #72]	@ (800238c <SystemInit+0x13c>)
 8002342:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002346:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002348:	4b08      	ldr	r3, [pc, #32]	@ (800236c <SystemInit+0x11c>)
 800234a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800234e:	4a07      	ldr	r2, [pc, #28]	@ (800236c <SystemInit+0x11c>)
 8002350:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002354:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000ed00 	.word	0xe000ed00
 8002368:	52002000 	.word	0x52002000
 800236c:	58024400 	.word	0x58024400
 8002370:	eaf6ed7f 	.word	0xeaf6ed7f
 8002374:	02020200 	.word	0x02020200
 8002378:	01ff0000 	.word	0x01ff0000
 800237c:	01010280 	.word	0x01010280
 8002380:	5c001000 	.word	0x5c001000
 8002384:	ffff0000 	.word	0xffff0000
 8002388:	51008108 	.word	0x51008108
 800238c:	52004000 	.word	0x52004000

08002390 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002394:	4b09      	ldr	r3, [pc, #36]	@ (80023bc <ExitRun0Mode+0x2c>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	4a08      	ldr	r2, [pc, #32]	@ (80023bc <ExitRun0Mode+0x2c>)
 800239a:	f043 0302 	orr.w	r3, r3, #2
 800239e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80023a0:	bf00      	nop
 80023a2:	4b06      	ldr	r3, [pc, #24]	@ (80023bc <ExitRun0Mode+0x2c>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f9      	beq.n	80023a2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	58024800 	.word	0x58024800

080023c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c6:	2003      	movs	r0, #3
 80023c8:	f001 f9ec 	bl	80037a4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023cc:	f007 fba2 	bl	8009b14 <HAL_RCC_GetSysClockFreq>
 80023d0:	4602      	mov	r2, r0
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <HAL_Init+0x68>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	f003 030f 	and.w	r3, r3, #15
 80023dc:	4913      	ldr	r1, [pc, #76]	@ (800242c <HAL_Init+0x6c>)
 80023de:	5ccb      	ldrb	r3, [r1, r3]
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	fa22 f303 	lsr.w	r3, r2, r3
 80023e8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <HAL_Init+0x68>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	4a0e      	ldr	r2, [pc, #56]	@ (800242c <HAL_Init+0x6c>)
 80023f4:	5cd3      	ldrb	r3, [r2, r3]
 80023f6:	f003 031f 	and.w	r3, r3, #31
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	4a0b      	ldr	r2, [pc, #44]	@ (8002430 <HAL_Init+0x70>)
 8002402:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002404:	4a0b      	ldr	r2, [pc, #44]	@ (8002434 <HAL_Init+0x74>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800240a:	200f      	movs	r0, #15
 800240c:	f000 f814 	bl	8002438 <HAL_InitTick>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e002      	b.n	8002420 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800241a:	f7ff fa69 	bl	80018f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	58024400 	.word	0x58024400
 800242c:	080135ac 	.word	0x080135ac
 8002430:	24000004 	.word	0x24000004
 8002434:	24000000 	.word	0x24000000

08002438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002440:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <HAL_InitTick+0x60>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e021      	b.n	8002490 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800244c:	4b13      	ldr	r3, [pc, #76]	@ (800249c <HAL_InitTick+0x64>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <HAL_InitTick+0x60>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4619      	mov	r1, r3
 8002456:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800245a:	fbb3 f3f1 	udiv	r3, r3, r1
 800245e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002462:	4618      	mov	r0, r3
 8002464:	f001 f9d1 	bl	800380a <HAL_SYSTICK_Config>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e00e      	b.n	8002490 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b0f      	cmp	r3, #15
 8002476:	d80a      	bhi.n	800248e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002478:	2200      	movs	r2, #0
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	f001 f99b 	bl	80037ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002484:	4a06      	ldr	r2, [pc, #24]	@ (80024a0 <HAL_InitTick+0x68>)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	e000      	b.n	8002490 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	2400000c 	.word	0x2400000c
 800249c:	24000000 	.word	0x24000000
 80024a0:	24000008 	.word	0x24000008

080024a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024a8:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <HAL_IncTick+0x20>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_IncTick+0x24>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4413      	add	r3, r2
 80024b4:	4a04      	ldr	r2, [pc, #16]	@ (80024c8 <HAL_IncTick+0x24>)
 80024b6:	6013      	str	r3, [r2, #0]
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	2400000c 	.word	0x2400000c
 80024c8:	24000e38 	.word	0x24000e38

080024cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return uwTick;
 80024d0:	4b03      	ldr	r3, [pc, #12]	@ (80024e0 <HAL_GetTick+0x14>)
 80024d2:	681b      	ldr	r3, [r3, #0]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	24000e38 	.word	0x24000e38

080024e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024ec:	f7ff ffee 	bl	80024cc <HAL_GetTick>
 80024f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fc:	d005      	beq.n	800250a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002528 <HAL_Delay+0x44>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800250a:	bf00      	nop
 800250c:	f7ff ffde 	bl	80024cc <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	429a      	cmp	r2, r3
 800251a:	d8f7      	bhi.n	800250c <HAL_Delay+0x28>
  {
  }
}
 800251c:	bf00      	nop
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	2400000c 	.word	0x2400000c

0800252c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002530:	4b03      	ldr	r3, [pc, #12]	@ (8002540 <HAL_GetREVID+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	0c1b      	lsrs	r3, r3, #16
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	5c001000 	.word	0x5c001000

08002544 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	431a      	orrs	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	609a      	str	r2, [r3, #8]
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	609a      	str	r2, [r3, #8]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d107      	bne.n	80025d0 <LL_ADC_SetChannelPreselection+0x24>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	0e9b      	lsrs	r3, r3, #26
 80025c4:	f003 031f 	and.w	r3, r3, #31
 80025c8:	2201      	movs	r2, #1
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	e015      	b.n	80025fc <LL_ADC_SetChannelPreselection+0x50>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	fa93 f3a3 	rbit	r3, r3
 80025da:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80025e6:	2320      	movs	r3, #32
 80025e8:	e003      	b.n	80025f2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	f003 031f 	and.w	r3, r3, #31
 80025f6:	2201      	movs	r2, #1
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	69d2      	ldr	r2, [r2, #28]
 8002600:	431a      	orrs	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8002606:	bf00      	nop
 8002608:	371c      	adds	r7, #28
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002612:	b480      	push	{r7}
 8002614:	b087      	sub	sp, #28
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
 800261e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	3360      	adds	r3, #96	@ 0x60
 8002624:	461a      	mov	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	430b      	orrs	r3, r1
 8002640:	431a      	orrs	r2, r3
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002646:	bf00      	nop
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002652:	b480      	push	{r7}
 8002654:	b085      	sub	sp, #20
 8002656:	af00      	add	r7, sp, #0
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	431a      	orrs	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	611a      	str	r2, [r3, #16]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002684:	b480      	push	{r7}
 8002686:	b087      	sub	sp, #28
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	3360      	adds	r3, #96	@ 0x60
 8002694:	461a      	mov	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	431a      	orrs	r2, r3
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	601a      	str	r2, [r3, #0]
  }
}
 80026ae:	bf00      	nop
 80026b0:	371c      	adds	r7, #28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026ba:	b480      	push	{r7}
 80026bc:	b087      	sub	sp, #28
 80026be:	af00      	add	r7, sp, #0
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3330      	adds	r3, #48	@ 0x30
 80026ca:	461a      	mov	r2, r3
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	0a1b      	lsrs	r3, r3, #8
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	f003 030c 	and.w	r3, r3, #12
 80026d6:	4413      	add	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	f003 031f 	and.w	r3, r3, #31
 80026e4:	211f      	movs	r1, #31
 80026e6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	401a      	ands	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	0e9b      	lsrs	r3, r3, #26
 80026f2:	f003 011f 	and.w	r1, r3, #31
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002700:	431a      	orrs	r2, r3
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002706:	bf00      	nop
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002712:	b480      	push	{r7}
 8002714:	b087      	sub	sp, #28
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3314      	adds	r3, #20
 8002722:	461a      	mov	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	0e5b      	lsrs	r3, r3, #25
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	4413      	add	r3, r2
 8002730:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	0d1b      	lsrs	r3, r3, #20
 800273a:	f003 031f 	and.w	r3, r3, #31
 800273e:	2107      	movs	r1, #7
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	401a      	ands	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	0d1b      	lsrs	r3, r3, #20
 800274c:	f003 031f 	and.w	r3, r3, #31
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	431a      	orrs	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002780:	43db      	mvns	r3, r3
 8002782:	401a      	ands	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f003 0318 	and.w	r3, r3, #24
 800278a:	4908      	ldr	r1, [pc, #32]	@ (80027ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800278c:	40d9      	lsrs	r1, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	400b      	ands	r3, r1
 8002792:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002796:	431a      	orrs	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800279e:	bf00      	nop
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	000fffff 	.word	0x000fffff

080027b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <LL_ADC_DisableDeepPowerDown+0x20>)
 80027be:	4013      	ands	r3, r2
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6093      	str	r3, [r2, #8]
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	5fffffc0 	.word	0x5fffffc0

080027d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027e8:	d101      	bne.n	80027ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <LL_ADC_EnableInternalRegulator+0x24>)
 800280a:	4013      	ands	r3, r2
 800280c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	6fffffc0 	.word	0x6fffffc0

08002824 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002838:	d101      	bne.n	800283e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <LL_ADC_IsEnabled+0x18>
 8002860:	2301      	movs	r3, #1
 8002862:	e000      	b.n	8002866 <LL_ADC_IsEnabled+0x1a>
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	2b04      	cmp	r3, #4
 8002884:	d101      	bne.n	800288a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 0308 	and.w	r3, r3, #8
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d101      	bne.n	80028b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028ac:	2301      	movs	r3, #1
 80028ae:	e000      	b.n	80028b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
	...

080028c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e18f      	b.n	8002bfa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d109      	bne.n	80028fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7fe f88d 	bl	8000a08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff ff67 	bl	80027d4 <LL_ADC_IsDeepPowerDownEnabled>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff4d 	bl	80027b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff ff82 	bl	8002824 <LL_ADC_IsInternalRegulatorEnabled>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d114      	bne.n	8002950 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff66 	bl	80027fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002930:	4b87      	ldr	r3, [pc, #540]	@ (8002b50 <HAL_ADC_Init+0x290>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	099b      	lsrs	r3, r3, #6
 8002936:	4a87      	ldr	r2, [pc, #540]	@ (8002b54 <HAL_ADC_Init+0x294>)
 8002938:	fba2 2303 	umull	r2, r3, r2, r3
 800293c:	099b      	lsrs	r3, r3, #6
 800293e:	3301      	adds	r3, #1
 8002940:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002942:	e002      	b.n	800294a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	3b01      	subs	r3, #1
 8002948:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f9      	bne.n	8002944 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff65 	bl	8002824 <LL_ADC_IsInternalRegulatorEnabled>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10d      	bne.n	800297c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002964:	f043 0210 	orr.w	r2, r3, #16
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002970:	f043 0201 	orr.w	r2, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff ff76 	bl	8002872 <LL_ADC_REG_IsConversionOngoing>
 8002986:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298c:	f003 0310 	and.w	r3, r3, #16
 8002990:	2b00      	cmp	r3, #0
 8002992:	f040 8129 	bne.w	8002be8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	2b00      	cmp	r3, #0
 800299a:	f040 8125 	bne.w	8002be8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029a6:	f043 0202 	orr.w	r2, r3, #2
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff ff4a 	bl	800284c <LL_ADC_IsEnabled>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d136      	bne.n	8002a2c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a65      	ldr	r2, [pc, #404]	@ (8002b58 <HAL_ADC_Init+0x298>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d004      	beq.n	80029d2 <HAL_ADC_Init+0x112>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a63      	ldr	r2, [pc, #396]	@ (8002b5c <HAL_ADC_Init+0x29c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d10e      	bne.n	80029f0 <HAL_ADC_Init+0x130>
 80029d2:	4861      	ldr	r0, [pc, #388]	@ (8002b58 <HAL_ADC_Init+0x298>)
 80029d4:	f7ff ff3a 	bl	800284c <LL_ADC_IsEnabled>
 80029d8:	4604      	mov	r4, r0
 80029da:	4860      	ldr	r0, [pc, #384]	@ (8002b5c <HAL_ADC_Init+0x29c>)
 80029dc:	f7ff ff36 	bl	800284c <LL_ADC_IsEnabled>
 80029e0:	4603      	mov	r3, r0
 80029e2:	4323      	orrs	r3, r4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bf0c      	ite	eq
 80029e8:	2301      	moveq	r3, #1
 80029ea:	2300      	movne	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	e008      	b.n	8002a02 <HAL_ADC_Init+0x142>
 80029f0:	485b      	ldr	r0, [pc, #364]	@ (8002b60 <HAL_ADC_Init+0x2a0>)
 80029f2:	f7ff ff2b 	bl	800284c <LL_ADC_IsEnabled>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d012      	beq.n	8002a2c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a53      	ldr	r2, [pc, #332]	@ (8002b58 <HAL_ADC_Init+0x298>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d004      	beq.n	8002a1a <HAL_ADC_Init+0x15a>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a51      	ldr	r2, [pc, #324]	@ (8002b5c <HAL_ADC_Init+0x29c>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d101      	bne.n	8002a1e <HAL_ADC_Init+0x15e>
 8002a1a:	4a52      	ldr	r2, [pc, #328]	@ (8002b64 <HAL_ADC_Init+0x2a4>)
 8002a1c:	e000      	b.n	8002a20 <HAL_ADC_Init+0x160>
 8002a1e:	4a52      	ldr	r2, [pc, #328]	@ (8002b68 <HAL_ADC_Init+0x2a8>)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	4619      	mov	r1, r3
 8002a26:	4610      	mov	r0, r2
 8002a28:	f7ff fd8c 	bl	8002544 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002a2c:	f7ff fd7e 	bl	800252c <HAL_GetREVID>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d914      	bls.n	8002a64 <HAL_ADC_Init+0x1a4>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d110      	bne.n	8002a64 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	7d5b      	ldrb	r3, [r3, #21]
 8002a46:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a4c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002a52:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7f1b      	ldrb	r3, [r3, #28]
 8002a58:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002a5a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a5c:	f043 030c 	orr.w	r3, r3, #12
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	e00d      	b.n	8002a80 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	7d5b      	ldrb	r3, [r3, #21]
 8002a68:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a6e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002a74:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	7f1b      	ldrb	r3, [r3, #28]
 8002a7a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	7f1b      	ldrb	r3, [r3, #28]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d106      	bne.n	8002a96 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	045b      	lsls	r3, r3, #17
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d009      	beq.n	8002ab2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b6c <HAL_ADC_Init+0x2ac>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	69b9      	ldr	r1, [r7, #24]
 8002ac2:	430b      	orrs	r3, r1
 8002ac4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff fed1 	bl	8002872 <LL_ADC_REG_IsConversionOngoing>
 8002ad0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fede 	bl	8002898 <LL_ADC_INJ_IsConversionOngoing>
 8002adc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d15f      	bne.n	8002ba4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d15c      	bne.n	8002ba4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	7d1b      	ldrb	r3, [r3, #20]
 8002aee:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	4b1c      	ldr	r3, [pc, #112]	@ (8002b70 <HAL_ADC_Init+0x2b0>)
 8002b00:	4013      	ands	r3, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	69b9      	ldr	r1, [r7, #24]
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d130      	bne.n	8002b78 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	4b14      	ldr	r3, [pc, #80]	@ (8002b74 <HAL_ADC_Init+0x2b4>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b2a:	3a01      	subs	r2, #1
 8002b2c:	0411      	lsls	r1, r2, #16
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b32:	4311      	orrs	r1, r2
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002b38:	4311      	orrs	r1, r2
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	431a      	orrs	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0201 	orr.w	r2, r2, #1
 8002b4a:	611a      	str	r2, [r3, #16]
 8002b4c:	e01c      	b.n	8002b88 <HAL_ADC_Init+0x2c8>
 8002b4e:	bf00      	nop
 8002b50:	24000000 	.word	0x24000000
 8002b54:	053e2d63 	.word	0x053e2d63
 8002b58:	40022000 	.word	0x40022000
 8002b5c:	40022100 	.word	0x40022100
 8002b60:	58026000 	.word	0x58026000
 8002b64:	40022300 	.word	0x40022300
 8002b68:	58026300 	.word	0x58026300
 8002b6c:	fff0c003 	.word	0xfff0c003
 8002b70:	ffffbffc 	.word	0xffffbffc
 8002b74:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	691a      	ldr	r2, [r3, #16]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fb20 	bl	80031e4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d10c      	bne.n	8002bc6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb2:	f023 010f 	bic.w	r1, r3, #15
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	1e5a      	subs	r2, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bc4:	e007      	b.n	8002bd6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 020f 	bic.w	r2, r2, #15
 8002bd4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bda:	f023 0303 	bic.w	r3, r3, #3
 8002bde:	f043 0201 	orr.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	655a      	str	r2, [r3, #84]	@ 0x54
 8002be6:	e007      	b.n	8002bf8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bec:	f043 0210 	orr.w	r2, r3, #16
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bf8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3724      	adds	r7, #36	@ 0x24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd90      	pop	{r4, r7, pc}
 8002c02:	bf00      	nop

08002c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b08d      	sub	sp, #52	@ 0x34
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	4a65      	ldr	r2, [pc, #404]	@ (8002db4 <HAL_ADC_ConfigChannel+0x1b0>)
 8002c1e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x2a>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e2c7      	b.n	80031be <HAL_ADC_ConfigChannel+0x5ba>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fe19 	bl	8002872 <LL_ADC_REG_IsConversionOngoing>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f040 82ac 	bne.w	80031a0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	db2c      	blt.n	8002caa <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d108      	bne.n	8002c6e <HAL_ADC_ConfigChannel+0x6a>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	0e9b      	lsrs	r3, r3, #26
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	2201      	movs	r2, #1
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	e016      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x98>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	613b      	str	r3, [r7, #16]
  return result;
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002c86:	2320      	movs	r3, #32
 8002c88:	e003      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	2201      	movs	r2, #1
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	69d1      	ldr	r1, [r2, #28]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6812      	ldr	r2, [r2, #0]
 8002ca6:	430b      	orrs	r3, r1
 8002ca8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6818      	ldr	r0, [r3, #0]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	6859      	ldr	r1, [r3, #4]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	f7ff fcff 	bl	80026ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fdd6 	bl	8002872 <LL_ADC_REG_IsConversionOngoing>
 8002cc6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff fde3 	bl	8002898 <LL_ADC_INJ_IsConversionOngoing>
 8002cd2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 80b8 	bne.w	8002e4c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f040 80b4 	bne.w	8002e4c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6818      	ldr	r0, [r3, #0]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	f7ff fd0e 	bl	8002712 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002cf6:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <HAL_ADC_ConfigChannel+0x1b4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002cfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d02:	d10b      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x118>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	695a      	ldr	r2, [r3, #20]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	089b      	lsrs	r3, r3, #2
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	e01d      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x154>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10b      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x13e>
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	695a      	ldr	r2, [r3, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	e00a      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x154>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695a      	ldr	r2, [r3, #20]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d02c      	beq.n	8002dbc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6919      	ldr	r1, [r3, #16]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	f7ff fc4f 	bl	8002612 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	6919      	ldr	r1, [r3, #16]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	7e5b      	ldrb	r3, [r3, #25]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d102      	bne.n	8002d8a <HAL_ADC_ConfigChannel+0x186>
 8002d84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002d88:	e000      	b.n	8002d8c <HAL_ADC_ConfigChannel+0x188>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	f7ff fc79 	bl	8002684 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	6919      	ldr	r1, [r3, #16]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	7e1b      	ldrb	r3, [r3, #24]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d102      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x1a4>
 8002da2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002da6:	e000      	b.n	8002daa <HAL_ADC_ConfigChannel+0x1a6>
 8002da8:	2300      	movs	r3, #0
 8002daa:	461a      	mov	r2, r3
 8002dac:	f7ff fc51 	bl	8002652 <LL_ADC_SetDataRightShift>
 8002db0:	e04c      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x248>
 8002db2:	bf00      	nop
 8002db4:	47ff0000 	.word	0x47ff0000
 8002db8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	069b      	lsls	r3, r3, #26
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d107      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002dde:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002de6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	069b      	lsls	r3, r3, #26
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d107      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e02:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	069b      	lsls	r3, r3, #26
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d107      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e26:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	069b      	lsls	r3, r3, #26
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d107      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff fcfb 	bl	800284c <LL_ADC_IsEnabled>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f040 81aa 	bne.w	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	6819      	ldr	r1, [r3, #0]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f7ff fc7c 	bl	8002768 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	4a87      	ldr	r2, [pc, #540]	@ (8003094 <HAL_ADC_ConfigChannel+0x490>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	f040 809a 	bne.w	8002fb0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4984      	ldr	r1, [pc, #528]	@ (8003098 <HAL_ADC_ConfigChannel+0x494>)
 8002e86:	428b      	cmp	r3, r1
 8002e88:	d147      	bne.n	8002f1a <HAL_ADC_ConfigChannel+0x316>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4983      	ldr	r1, [pc, #524]	@ (800309c <HAL_ADC_ConfigChannel+0x498>)
 8002e90:	428b      	cmp	r3, r1
 8002e92:	d040      	beq.n	8002f16 <HAL_ADC_ConfigChannel+0x312>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4981      	ldr	r1, [pc, #516]	@ (80030a0 <HAL_ADC_ConfigChannel+0x49c>)
 8002e9a:	428b      	cmp	r3, r1
 8002e9c:	d039      	beq.n	8002f12 <HAL_ADC_ConfigChannel+0x30e>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4980      	ldr	r1, [pc, #512]	@ (80030a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8002ea4:	428b      	cmp	r3, r1
 8002ea6:	d032      	beq.n	8002f0e <HAL_ADC_ConfigChannel+0x30a>
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	497e      	ldr	r1, [pc, #504]	@ (80030a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8002eae:	428b      	cmp	r3, r1
 8002eb0:	d02b      	beq.n	8002f0a <HAL_ADC_ConfigChannel+0x306>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	497d      	ldr	r1, [pc, #500]	@ (80030ac <HAL_ADC_ConfigChannel+0x4a8>)
 8002eb8:	428b      	cmp	r3, r1
 8002eba:	d024      	beq.n	8002f06 <HAL_ADC_ConfigChannel+0x302>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	497b      	ldr	r1, [pc, #492]	@ (80030b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8002ec2:	428b      	cmp	r3, r1
 8002ec4:	d01d      	beq.n	8002f02 <HAL_ADC_ConfigChannel+0x2fe>
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	497a      	ldr	r1, [pc, #488]	@ (80030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002ecc:	428b      	cmp	r3, r1
 8002ece:	d016      	beq.n	8002efe <HAL_ADC_ConfigChannel+0x2fa>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4978      	ldr	r1, [pc, #480]	@ (80030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002ed6:	428b      	cmp	r3, r1
 8002ed8:	d00f      	beq.n	8002efa <HAL_ADC_ConfigChannel+0x2f6>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4977      	ldr	r1, [pc, #476]	@ (80030bc <HAL_ADC_ConfigChannel+0x4b8>)
 8002ee0:	428b      	cmp	r3, r1
 8002ee2:	d008      	beq.n	8002ef6 <HAL_ADC_ConfigChannel+0x2f2>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4975      	ldr	r1, [pc, #468]	@ (80030c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8002eea:	428b      	cmp	r3, r1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x2ee>
 8002eee:	4b75      	ldr	r3, [pc, #468]	@ (80030c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8002ef0:	e05a      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e058      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002ef6:	4b74      	ldr	r3, [pc, #464]	@ (80030c8 <HAL_ADC_ConfigChannel+0x4c4>)
 8002ef8:	e056      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002efa:	4b74      	ldr	r3, [pc, #464]	@ (80030cc <HAL_ADC_ConfigChannel+0x4c8>)
 8002efc:	e054      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002efe:	4b6e      	ldr	r3, [pc, #440]	@ (80030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002f00:	e052      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f02:	4b6c      	ldr	r3, [pc, #432]	@ (80030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002f04:	e050      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f06:	4b72      	ldr	r3, [pc, #456]	@ (80030d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8002f08:	e04e      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f0a:	4b72      	ldr	r3, [pc, #456]	@ (80030d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8002f0c:	e04c      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f0e:	4b72      	ldr	r3, [pc, #456]	@ (80030d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8002f10:	e04a      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f12:	4b72      	ldr	r3, [pc, #456]	@ (80030dc <HAL_ADC_ConfigChannel+0x4d8>)
 8002f14:	e048      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e046      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4970      	ldr	r1, [pc, #448]	@ (80030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8002f20:	428b      	cmp	r3, r1
 8002f22:	d140      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x3a2>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	495c      	ldr	r1, [pc, #368]	@ (800309c <HAL_ADC_ConfigChannel+0x498>)
 8002f2a:	428b      	cmp	r3, r1
 8002f2c:	d039      	beq.n	8002fa2 <HAL_ADC_ConfigChannel+0x39e>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	495b      	ldr	r1, [pc, #364]	@ (80030a0 <HAL_ADC_ConfigChannel+0x49c>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d032      	beq.n	8002f9e <HAL_ADC_ConfigChannel+0x39a>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4959      	ldr	r1, [pc, #356]	@ (80030a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8002f3e:	428b      	cmp	r3, r1
 8002f40:	d02b      	beq.n	8002f9a <HAL_ADC_ConfigChannel+0x396>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4958      	ldr	r1, [pc, #352]	@ (80030a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8002f48:	428b      	cmp	r3, r1
 8002f4a:	d024      	beq.n	8002f96 <HAL_ADC_ConfigChannel+0x392>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4956      	ldr	r1, [pc, #344]	@ (80030ac <HAL_ADC_ConfigChannel+0x4a8>)
 8002f52:	428b      	cmp	r3, r1
 8002f54:	d01d      	beq.n	8002f92 <HAL_ADC_ConfigChannel+0x38e>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4955      	ldr	r1, [pc, #340]	@ (80030b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	d016      	beq.n	8002f8e <HAL_ADC_ConfigChannel+0x38a>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4953      	ldr	r1, [pc, #332]	@ (80030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002f66:	428b      	cmp	r3, r1
 8002f68:	d00f      	beq.n	8002f8a <HAL_ADC_ConfigChannel+0x386>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4952      	ldr	r1, [pc, #328]	@ (80030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002f70:	428b      	cmp	r3, r1
 8002f72:	d008      	beq.n	8002f86 <HAL_ADC_ConfigChannel+0x382>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4951      	ldr	r1, [pc, #324]	@ (80030c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8002f7a:	428b      	cmp	r3, r1
 8002f7c:	d101      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x37e>
 8002f7e:	4b51      	ldr	r3, [pc, #324]	@ (80030c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8002f80:	e012      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f82:	2300      	movs	r3, #0
 8002f84:	e010      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f86:	4b51      	ldr	r3, [pc, #324]	@ (80030cc <HAL_ADC_ConfigChannel+0x4c8>)
 8002f88:	e00e      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002f8c:	e00c      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f8e:	4b49      	ldr	r3, [pc, #292]	@ (80030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002f90:	e00a      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f92:	4b4f      	ldr	r3, [pc, #316]	@ (80030d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8002f94:	e008      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f96:	4b4f      	ldr	r3, [pc, #316]	@ (80030d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8002f98:	e006      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f9a:	4b4f      	ldr	r3, [pc, #316]	@ (80030d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8002f9c:	e004      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f9e:	4b4f      	ldr	r3, [pc, #316]	@ (80030dc <HAL_ADC_ConfigChannel+0x4d8>)
 8002fa0:	e002      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4610      	mov	r0, r2
 8002fac:	f7ff fafe 	bl	80025ac <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f280 80fc 	bge.w	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a36      	ldr	r2, [pc, #216]	@ (8003098 <HAL_ADC_ConfigChannel+0x494>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d004      	beq.n	8002fce <HAL_ADC_ConfigChannel+0x3ca>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a45      	ldr	r2, [pc, #276]	@ (80030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d101      	bne.n	8002fd2 <HAL_ADC_ConfigChannel+0x3ce>
 8002fce:	4b45      	ldr	r3, [pc, #276]	@ (80030e4 <HAL_ADC_ConfigChannel+0x4e0>)
 8002fd0:	e000      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x3d0>
 8002fd2:	4b45      	ldr	r3, [pc, #276]	@ (80030e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff fadb 	bl	8002590 <LL_ADC_GetCommonPathInternalCh>
 8002fda:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8003098 <HAL_ADC_ConfigChannel+0x494>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d004      	beq.n	8002ff0 <HAL_ADC_ConfigChannel+0x3ec>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a3d      	ldr	r2, [pc, #244]	@ (80030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d10e      	bne.n	800300e <HAL_ADC_ConfigChannel+0x40a>
 8002ff0:	4829      	ldr	r0, [pc, #164]	@ (8003098 <HAL_ADC_ConfigChannel+0x494>)
 8002ff2:	f7ff fc2b 	bl	800284c <LL_ADC_IsEnabled>
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	4839      	ldr	r0, [pc, #228]	@ (80030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8002ffa:	f7ff fc27 	bl	800284c <LL_ADC_IsEnabled>
 8002ffe:	4603      	mov	r3, r0
 8003000:	4323      	orrs	r3, r4
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf0c      	ite	eq
 8003006:	2301      	moveq	r3, #1
 8003008:	2300      	movne	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	e008      	b.n	8003020 <HAL_ADC_ConfigChannel+0x41c>
 800300e:	4837      	ldr	r0, [pc, #220]	@ (80030ec <HAL_ADC_ConfigChannel+0x4e8>)
 8003010:	f7ff fc1c 	bl	800284c <LL_ADC_IsEnabled>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	bf0c      	ite	eq
 800301a:	2301      	moveq	r3, #1
 800301c:	2300      	movne	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 80b3 	beq.w	800318c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a31      	ldr	r2, [pc, #196]	@ (80030f0 <HAL_ADC_ConfigChannel+0x4ec>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d165      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x4f8>
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d160      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a2b      	ldr	r2, [pc, #172]	@ (80030ec <HAL_ADC_ConfigChannel+0x4e8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	f040 80b6 	bne.w	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a13      	ldr	r2, [pc, #76]	@ (8003098 <HAL_ADC_ConfigChannel+0x494>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d004      	beq.n	800305a <HAL_ADC_ConfigChannel+0x456>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a22      	ldr	r2, [pc, #136]	@ (80030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_ADC_ConfigChannel+0x45a>
 800305a:	4a22      	ldr	r2, [pc, #136]	@ (80030e4 <HAL_ADC_ConfigChannel+0x4e0>)
 800305c:	e000      	b.n	8003060 <HAL_ADC_ConfigChannel+0x45c>
 800305e:	4a22      	ldr	r2, [pc, #136]	@ (80030e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003066:	4619      	mov	r1, r3
 8003068:	4610      	mov	r0, r2
 800306a:	f7ff fa7e 	bl	800256a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800306e:	4b21      	ldr	r3, [pc, #132]	@ (80030f4 <HAL_ADC_ConfigChannel+0x4f0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	099b      	lsrs	r3, r3, #6
 8003074:	4a20      	ldr	r2, [pc, #128]	@ (80030f8 <HAL_ADC_ConfigChannel+0x4f4>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	099b      	lsrs	r3, r3, #6
 800307c:	3301      	adds	r3, #1
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003082:	e002      	b.n	800308a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3b01      	subs	r3, #1
 8003088:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f9      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003090:	e08f      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
 8003092:	bf00      	nop
 8003094:	47ff0000 	.word	0x47ff0000
 8003098:	40022000 	.word	0x40022000
 800309c:	04300002 	.word	0x04300002
 80030a0:	08600004 	.word	0x08600004
 80030a4:	0c900008 	.word	0x0c900008
 80030a8:	10c00010 	.word	0x10c00010
 80030ac:	14f00020 	.word	0x14f00020
 80030b0:	2a000400 	.word	0x2a000400
 80030b4:	2e300800 	.word	0x2e300800
 80030b8:	32601000 	.word	0x32601000
 80030bc:	43210000 	.word	0x43210000
 80030c0:	4b840000 	.word	0x4b840000
 80030c4:	4fb80000 	.word	0x4fb80000
 80030c8:	47520000 	.word	0x47520000
 80030cc:	36902000 	.word	0x36902000
 80030d0:	25b00200 	.word	0x25b00200
 80030d4:	21800100 	.word	0x21800100
 80030d8:	1d500080 	.word	0x1d500080
 80030dc:	19200040 	.word	0x19200040
 80030e0:	40022100 	.word	0x40022100
 80030e4:	40022300 	.word	0x40022300
 80030e8:	58026300 	.word	0x58026300
 80030ec:	58026000 	.word	0x58026000
 80030f0:	cb840000 	.word	0xcb840000
 80030f4:	24000000 	.word	0x24000000
 80030f8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a31      	ldr	r2, [pc, #196]	@ (80031c8 <HAL_ADC_ConfigChannel+0x5c4>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d11e      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x540>
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d119      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a2d      	ldr	r2, [pc, #180]	@ (80031cc <HAL_ADC_ConfigChannel+0x5c8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d14b      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a2c      	ldr	r2, [pc, #176]	@ (80031d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d004      	beq.n	800312e <HAL_ADC_ConfigChannel+0x52a>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a2a      	ldr	r2, [pc, #168]	@ (80031d4 <HAL_ADC_ConfigChannel+0x5d0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d101      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x52e>
 800312e:	4a2a      	ldr	r2, [pc, #168]	@ (80031d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8003130:	e000      	b.n	8003134 <HAL_ADC_ConfigChannel+0x530>
 8003132:	4a2a      	ldr	r2, [pc, #168]	@ (80031dc <HAL_ADC_ConfigChannel+0x5d8>)
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800313a:	4619      	mov	r1, r3
 800313c:	4610      	mov	r0, r2
 800313e:	f7ff fa14 	bl	800256a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003142:	e036      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a25      	ldr	r2, [pc, #148]	@ (80031e0 <HAL_ADC_ConfigChannel+0x5dc>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d131      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d12c      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1b      	ldr	r2, [pc, #108]	@ (80031cc <HAL_ADC_ConfigChannel+0x5c8>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d127      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a1a      	ldr	r2, [pc, #104]	@ (80031d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_ADC_ConfigChannel+0x572>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a18      	ldr	r2, [pc, #96]	@ (80031d4 <HAL_ADC_ConfigChannel+0x5d0>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_ADC_ConfigChannel+0x576>
 8003176:	4a18      	ldr	r2, [pc, #96]	@ (80031d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8003178:	e000      	b.n	800317c <HAL_ADC_ConfigChannel+0x578>
 800317a:	4a18      	ldr	r2, [pc, #96]	@ (80031dc <HAL_ADC_ConfigChannel+0x5d8>)
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003182:	4619      	mov	r1, r3
 8003184:	4610      	mov	r0, r2
 8003186:	f7ff f9f0 	bl	800256a <LL_ADC_SetCommonPathInternalCh>
 800318a:	e012      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003190:	f043 0220 	orr.w	r2, r3, #32
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800319e:	e008      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a4:	f043 0220 	orr.w	r2, r3, #32
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80031ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3734      	adds	r7, #52	@ 0x34
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd90      	pop	{r4, r7, pc}
 80031c6:	bf00      	nop
 80031c8:	c7520000 	.word	0xc7520000
 80031cc:	58026000 	.word	0x58026000
 80031d0:	40022000 	.word	0x40022000
 80031d4:	40022100 	.word	0x40022100
 80031d8:	40022300 	.word	0x40022300
 80031dc:	58026300 	.word	0x58026300
 80031e0:	cfb80000 	.word	0xcfb80000

080031e4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a7a      	ldr	r2, [pc, #488]	@ (80033dc <ADC_ConfigureBoostMode+0x1f8>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d004      	beq.n	8003200 <ADC_ConfigureBoostMode+0x1c>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a79      	ldr	r2, [pc, #484]	@ (80033e0 <ADC_ConfigureBoostMode+0x1fc>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d109      	bne.n	8003214 <ADC_ConfigureBoostMode+0x30>
 8003200:	4b78      	ldr	r3, [pc, #480]	@ (80033e4 <ADC_ConfigureBoostMode+0x200>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf14      	ite	ne
 800320c:	2301      	movne	r3, #1
 800320e:	2300      	moveq	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e008      	b.n	8003226 <ADC_ConfigureBoostMode+0x42>
 8003214:	4b74      	ldr	r3, [pc, #464]	@ (80033e8 <ADC_ConfigureBoostMode+0x204>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf14      	ite	ne
 8003220:	2301      	movne	r3, #1
 8003222:	2300      	moveq	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01c      	beq.n	8003264 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800322a:	f006 fded 	bl	8009e08 <HAL_RCC_GetHCLKFreq>
 800322e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003238:	d010      	beq.n	800325c <ADC_ConfigureBoostMode+0x78>
 800323a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800323e:	d873      	bhi.n	8003328 <ADC_ConfigureBoostMode+0x144>
 8003240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003244:	d002      	beq.n	800324c <ADC_ConfigureBoostMode+0x68>
 8003246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800324a:	d16d      	bne.n	8003328 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	0c1b      	lsrs	r3, r3, #16
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	fbb2 f3f3 	udiv	r3, r2, r3
 8003258:	60fb      	str	r3, [r7, #12]
        break;
 800325a:	e068      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	60fb      	str	r3, [r7, #12]
        break;
 8003262:	e064      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003264:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003268:	f04f 0100 	mov.w	r1, #0
 800326c:	f008 f832 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003270:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800327a:	d051      	beq.n	8003320 <ADC_ConfigureBoostMode+0x13c>
 800327c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003280:	d854      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 8003282:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003286:	d047      	beq.n	8003318 <ADC_ConfigureBoostMode+0x134>
 8003288:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800328c:	d84e      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 800328e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003292:	d03d      	beq.n	8003310 <ADC_ConfigureBoostMode+0x12c>
 8003294:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003298:	d848      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 800329a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800329e:	d033      	beq.n	8003308 <ADC_ConfigureBoostMode+0x124>
 80032a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80032a4:	d842      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032a6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80032aa:	d029      	beq.n	8003300 <ADC_ConfigureBoostMode+0x11c>
 80032ac:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80032b0:	d83c      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032b2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80032b6:	d01a      	beq.n	80032ee <ADC_ConfigureBoostMode+0x10a>
 80032b8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80032bc:	d836      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032be:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80032c2:	d014      	beq.n	80032ee <ADC_ConfigureBoostMode+0x10a>
 80032c4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80032c8:	d830      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ce:	d00e      	beq.n	80032ee <ADC_ConfigureBoostMode+0x10a>
 80032d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032d4:	d82a      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032da:	d008      	beq.n	80032ee <ADC_ConfigureBoostMode+0x10a>
 80032dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032e0:	d824      	bhi.n	800332c <ADC_ConfigureBoostMode+0x148>
 80032e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032e6:	d002      	beq.n	80032ee <ADC_ConfigureBoostMode+0x10a>
 80032e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032ec:	d11e      	bne.n	800332c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	0c9b      	lsrs	r3, r3, #18
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fc:	60fb      	str	r3, [r7, #12]
        break;
 80032fe:	e016      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	091b      	lsrs	r3, r3, #4
 8003304:	60fb      	str	r3, [r7, #12]
        break;
 8003306:	e012      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	60fb      	str	r3, [r7, #12]
        break;
 800330e:	e00e      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	099b      	lsrs	r3, r3, #6
 8003314:	60fb      	str	r3, [r7, #12]
        break;
 8003316:	e00a      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	09db      	lsrs	r3, r3, #7
 800331c:	60fb      	str	r3, [r7, #12]
        break;
 800331e:	e006      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	60fb      	str	r3, [r7, #12]
        break;
 8003326:	e002      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003328:	bf00      	nop
 800332a:	e000      	b.n	800332e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800332c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800332e:	f7ff f8fd 	bl	800252c <HAL_GetREVID>
 8003332:	4603      	mov	r3, r0
 8003334:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003338:	4293      	cmp	r3, r2
 800333a:	d815      	bhi.n	8003368 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a2b      	ldr	r2, [pc, #172]	@ (80033ec <ADC_ConfigureBoostMode+0x208>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d908      	bls.n	8003356 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003352:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003354:	e03e      	b.n	80033d4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003364:	609a      	str	r2, [r3, #8]
}
 8003366:	e035      	b.n	80033d4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	085b      	lsrs	r3, r3, #1
 800336c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4a1f      	ldr	r2, [pc, #124]	@ (80033f0 <ADC_ConfigureBoostMode+0x20c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d808      	bhi.n	8003388 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003384:	609a      	str	r2, [r3, #8]
}
 8003386:	e025      	b.n	80033d4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4a1a      	ldr	r2, [pc, #104]	@ (80033f4 <ADC_ConfigureBoostMode+0x210>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d80a      	bhi.n	80033a6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033a2:	609a      	str	r2, [r3, #8]
}
 80033a4:	e016      	b.n	80033d4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a13      	ldr	r2, [pc, #76]	@ (80033f8 <ADC_ConfigureBoostMode+0x214>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d80a      	bhi.n	80033c4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c0:	609a      	str	r2, [r3, #8]
}
 80033c2:	e007      	b.n	80033d4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80033d2:	609a      	str	r2, [r3, #8]
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40022000 	.word	0x40022000
 80033e0:	40022100 	.word	0x40022100
 80033e4:	40022300 	.word	0x40022300
 80033e8:	58026300 	.word	0x58026300
 80033ec:	01312d00 	.word	0x01312d00
 80033f0:	005f5e10 	.word	0x005f5e10
 80033f4:	00bebc20 	.word	0x00bebc20
 80033f8:	017d7840 	.word	0x017d7840

080033fc <LL_ADC_IsEnabled>:
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <LL_ADC_IsEnabled+0x18>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <LL_ADC_IsEnabled+0x1a>
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <LL_ADC_REG_IsConversionOngoing>:
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b04      	cmp	r3, #4
 8003434:	d101      	bne.n	800343a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b09f      	sub	sp, #124	@ 0x7c
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003452:	2300      	movs	r3, #0
 8003454:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003462:	2302      	movs	r3, #2
 8003464:	e0be      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800346e:	2300      	movs	r3, #0
 8003470:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003472:	2300      	movs	r3, #0
 8003474:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a5c      	ldr	r2, [pc, #368]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d102      	bne.n	8003486 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003480:	4b5b      	ldr	r3, [pc, #364]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003482:	60bb      	str	r3, [r7, #8]
 8003484:	e001      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10b      	bne.n	80034a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003494:	f043 0220 	orr.w	r2, r3, #32
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e09d      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff ffb9 	bl	8003422 <LL_ADC_REG_IsConversionOngoing>
 80034b0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ffb3 	bl	8003422 <LL_ADC_REG_IsConversionOngoing>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d17f      	bne.n	80035c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80034c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d17c      	bne.n	80035c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a47      	ldr	r2, [pc, #284]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d004      	beq.n	80034dc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a46      	ldr	r2, [pc, #280]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d101      	bne.n	80034e0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80034dc:	4b45      	ldr	r3, [pc, #276]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80034de:	e000      	b.n	80034e2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80034e0:	4b45      	ldr	r3, [pc, #276]	@ (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80034e2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d039      	beq.n	8003560 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80034ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	431a      	orrs	r2, r3
 80034fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034fc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a3a      	ldr	r2, [pc, #232]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d004      	beq.n	8003512 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a38      	ldr	r2, [pc, #224]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d10e      	bne.n	8003530 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003512:	4836      	ldr	r0, [pc, #216]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003514:	f7ff ff72 	bl	80033fc <LL_ADC_IsEnabled>
 8003518:	4604      	mov	r4, r0
 800351a:	4835      	ldr	r0, [pc, #212]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800351c:	f7ff ff6e 	bl	80033fc <LL_ADC_IsEnabled>
 8003520:	4603      	mov	r3, r0
 8003522:	4323      	orrs	r3, r4
 8003524:	2b00      	cmp	r3, #0
 8003526:	bf0c      	ite	eq
 8003528:	2301      	moveq	r3, #1
 800352a:	2300      	movne	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	e008      	b.n	8003542 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003530:	4832      	ldr	r0, [pc, #200]	@ (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003532:	f7ff ff63 	bl	80033fc <LL_ADC_IsEnabled>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf0c      	ite	eq
 800353c:	2301      	moveq	r3, #1
 800353e:	2300      	movne	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d047      	beq.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	4b2d      	ldr	r3, [pc, #180]	@ (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800354c:	4013      	ands	r3, r2
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	6811      	ldr	r1, [r2, #0]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	6892      	ldr	r2, [r2, #8]
 8003556:	430a      	orrs	r2, r1
 8003558:	431a      	orrs	r2, r3
 800355a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800355c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800355e:	e03a      	b.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800356a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1e      	ldr	r2, [pc, #120]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d004      	beq.n	8003580 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a1d      	ldr	r2, [pc, #116]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d10e      	bne.n	800359e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003580:	481a      	ldr	r0, [pc, #104]	@ (80035ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003582:	f7ff ff3b 	bl	80033fc <LL_ADC_IsEnabled>
 8003586:	4604      	mov	r4, r0
 8003588:	4819      	ldr	r0, [pc, #100]	@ (80035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800358a:	f7ff ff37 	bl	80033fc <LL_ADC_IsEnabled>
 800358e:	4603      	mov	r3, r0
 8003590:	4323      	orrs	r3, r4
 8003592:	2b00      	cmp	r3, #0
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	e008      	b.n	80035b0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800359e:	4817      	ldr	r0, [pc, #92]	@ (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80035a0:	f7ff ff2c 	bl	80033fc <LL_ADC_IsEnabled>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	bf0c      	ite	eq
 80035aa:	2301      	moveq	r3, #1
 80035ac:	2300      	movne	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d010      	beq.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	4b11      	ldr	r3, [pc, #68]	@ (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80035ba:	4013      	ands	r3, r2
 80035bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80035be:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035c0:	e009      	b.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c6:	f043 0220 	orr.w	r2, r3, #32
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80035d4:	e000      	b.n	80035d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035d6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80035e0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	377c      	adds	r7, #124	@ 0x7c
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd90      	pop	{r4, r7, pc}
 80035ec:	40022000 	.word	0x40022000
 80035f0:	40022100 	.word	0x40022100
 80035f4:	40022300 	.word	0x40022300
 80035f8:	58026300 	.word	0x58026300
 80035fc:	58026000 	.word	0x58026000
 8003600:	fffff0e0 	.word	0xfffff0e0

08003604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f003 0307 	and.w	r3, r3, #7
 8003612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003614:	4b0b      	ldr	r3, [pc, #44]	@ (8003644 <__NVIC_SetPriorityGrouping+0x40>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003620:	4013      	ands	r3, r2
 8003622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800362c:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <__NVIC_SetPriorityGrouping+0x44>)
 800362e:	4313      	orrs	r3, r2
 8003630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003632:	4a04      	ldr	r2, [pc, #16]	@ (8003644 <__NVIC_SetPriorityGrouping+0x40>)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	60d3      	str	r3, [r2, #12]
}
 8003638:	bf00      	nop
 800363a:	3714      	adds	r7, #20
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	e000ed00 	.word	0xe000ed00
 8003648:	05fa0000 	.word	0x05fa0000

0800364c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003650:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <__NVIC_GetPriorityGrouping+0x18>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	0a1b      	lsrs	r3, r3, #8
 8003656:	f003 0307 	and.w	r3, r3, #7
}
 800365a:	4618      	mov	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	e000ed00 	.word	0xe000ed00

08003668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003672:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003676:	2b00      	cmp	r3, #0
 8003678:	db0b      	blt.n	8003692 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800367a:	88fb      	ldrh	r3, [r7, #6]
 800367c:	f003 021f 	and.w	r2, r3, #31
 8003680:	4907      	ldr	r1, [pc, #28]	@ (80036a0 <__NVIC_EnableIRQ+0x38>)
 8003682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003686:	095b      	lsrs	r3, r3, #5
 8003688:	2001      	movs	r0, #1
 800368a:	fa00 f202 	lsl.w	r2, r0, r2
 800368e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	e000e100 	.word	0xe000e100

080036a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	4603      	mov	r3, r0
 80036ac:	6039      	str	r1, [r7, #0]
 80036ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80036b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	db0a      	blt.n	80036ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	490c      	ldr	r1, [pc, #48]	@ (80036f0 <__NVIC_SetPriority+0x4c>)
 80036be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036c2:	0112      	lsls	r2, r2, #4
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	440b      	add	r3, r1
 80036c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036cc:	e00a      	b.n	80036e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	4908      	ldr	r1, [pc, #32]	@ (80036f4 <__NVIC_SetPriority+0x50>)
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	3b04      	subs	r3, #4
 80036dc:	0112      	lsls	r2, r2, #4
 80036de:	b2d2      	uxtb	r2, r2
 80036e0:	440b      	add	r3, r1
 80036e2:	761a      	strb	r2, [r3, #24]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	e000e100 	.word	0xe000e100
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b089      	sub	sp, #36	@ 0x24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f003 0307 	and.w	r3, r3, #7
 800370a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	f1c3 0307 	rsb	r3, r3, #7
 8003712:	2b04      	cmp	r3, #4
 8003714:	bf28      	it	cs
 8003716:	2304      	movcs	r3, #4
 8003718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	3304      	adds	r3, #4
 800371e:	2b06      	cmp	r3, #6
 8003720:	d902      	bls.n	8003728 <NVIC_EncodePriority+0x30>
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3b03      	subs	r3, #3
 8003726:	e000      	b.n	800372a <NVIC_EncodePriority+0x32>
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800372c:	f04f 32ff 	mov.w	r2, #4294967295
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43da      	mvns	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	401a      	ands	r2, r3
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003740:	f04f 31ff 	mov.w	r1, #4294967295
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	fa01 f303 	lsl.w	r3, r1, r3
 800374a:	43d9      	mvns	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003750:	4313      	orrs	r3, r2
         );
}
 8003752:	4618      	mov	r0, r3
 8003754:	3724      	adds	r7, #36	@ 0x24
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
	...

08003760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3b01      	subs	r3, #1
 800376c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003770:	d301      	bcc.n	8003776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003772:	2301      	movs	r3, #1
 8003774:	e00f      	b.n	8003796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003776:	4a0a      	ldr	r2, [pc, #40]	@ (80037a0 <SysTick_Config+0x40>)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3b01      	subs	r3, #1
 800377c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800377e:	210f      	movs	r1, #15
 8003780:	f04f 30ff 	mov.w	r0, #4294967295
 8003784:	f7ff ff8e 	bl	80036a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003788:	4b05      	ldr	r3, [pc, #20]	@ (80037a0 <SysTick_Config+0x40>)
 800378a:	2200      	movs	r2, #0
 800378c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800378e:	4b04      	ldr	r3, [pc, #16]	@ (80037a0 <SysTick_Config+0x40>)
 8003790:	2207      	movs	r2, #7
 8003792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	e000e010 	.word	0xe000e010

080037a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f7ff ff29 	bl	8003604 <__NVIC_SetPriorityGrouping>
}
 80037b2:	bf00      	nop
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b086      	sub	sp, #24
 80037be:	af00      	add	r7, sp, #0
 80037c0:	4603      	mov	r3, r0
 80037c2:	60b9      	str	r1, [r7, #8]
 80037c4:	607a      	str	r2, [r7, #4]
 80037c6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037c8:	f7ff ff40 	bl	800364c <__NVIC_GetPriorityGrouping>
 80037cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	6978      	ldr	r0, [r7, #20]
 80037d4:	f7ff ff90 	bl	80036f8 <NVIC_EncodePriority>
 80037d8:	4602      	mov	r2, r0
 80037da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037de:	4611      	mov	r1, r2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff5f 	bl	80036a4 <__NVIC_SetPriority>
}
 80037e6:	bf00      	nop
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	4603      	mov	r3, r0
 80037f6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff33 	bl	8003668 <__NVIC_EnableIRQ>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ffa4 	bl	8003760 <SysTick_Config>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003828:	f3bf 8f5f 	dmb	sy
}
 800382c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800382e:	4b07      	ldr	r3, [pc, #28]	@ (800384c <HAL_MPU_Disable+0x28>)
 8003830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003832:	4a06      	ldr	r2, [pc, #24]	@ (800384c <HAL_MPU_Disable+0x28>)
 8003834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003838:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800383a:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <HAL_MPU_Disable+0x2c>)
 800383c:	2200      	movs	r2, #0
 800383e:	605a      	str	r2, [r3, #4]
}
 8003840:	bf00      	nop
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	e000ed00 	.word	0xe000ed00
 8003850:	e000ed90 	.word	0xe000ed90

08003854 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800385c:	4a0b      	ldr	r2, [pc, #44]	@ (800388c <HAL_MPU_Enable+0x38>)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003866:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <HAL_MPU_Enable+0x3c>)
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	4a09      	ldr	r2, [pc, #36]	@ (8003890 <HAL_MPU_Enable+0x3c>)
 800386c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003870:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003872:	f3bf 8f4f 	dsb	sy
}
 8003876:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003878:	f3bf 8f6f 	isb	sy
}
 800387c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	e000ed90 	.word	0xe000ed90
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	785a      	ldrb	r2, [r3, #1]
 80038a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003910 <HAL_MPU_ConfigRegion+0x7c>)
 80038a2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80038a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003910 <HAL_MPU_ConfigRegion+0x7c>)
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	4a19      	ldr	r2, [pc, #100]	@ (8003910 <HAL_MPU_ConfigRegion+0x7c>)
 80038aa:	f023 0301 	bic.w	r3, r3, #1
 80038ae:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80038b0:	4a17      	ldr	r2, [pc, #92]	@ (8003910 <HAL_MPU_ConfigRegion+0x7c>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	7b1b      	ldrb	r3, [r3, #12]
 80038bc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	7adb      	ldrb	r3, [r3, #11]
 80038c2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	7a9b      	ldrb	r3, [r3, #10]
 80038ca:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	7b5b      	ldrb	r3, [r3, #13]
 80038d2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	7b9b      	ldrb	r3, [r3, #14]
 80038da:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80038dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	7bdb      	ldrb	r3, [r3, #15]
 80038e2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80038e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	7a5b      	ldrb	r3, [r3, #9]
 80038ea:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80038ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	7a1b      	ldrb	r3, [r3, #8]
 80038f2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80038f4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	7812      	ldrb	r2, [r2, #0]
 80038fa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038fc:	4a04      	ldr	r2, [pc, #16]	@ (8003910 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038fe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003900:	6113      	str	r3, [r2, #16]
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	e000ed90 	.word	0xe000ed90

08003914 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800391c:	f7fe fdd6 	bl	80024cc <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e316      	b.n	8003f5a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a66      	ldr	r2, [pc, #408]	@ (8003acc <HAL_DMA_Init+0x1b8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d04a      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a65      	ldr	r2, [pc, #404]	@ (8003ad0 <HAL_DMA_Init+0x1bc>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d045      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a63      	ldr	r2, [pc, #396]	@ (8003ad4 <HAL_DMA_Init+0x1c0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d040      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a62      	ldr	r2, [pc, #392]	@ (8003ad8 <HAL_DMA_Init+0x1c4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d03b      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a60      	ldr	r2, [pc, #384]	@ (8003adc <HAL_DMA_Init+0x1c8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d036      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a5f      	ldr	r2, [pc, #380]	@ (8003ae0 <HAL_DMA_Init+0x1cc>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d031      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ae4 <HAL_DMA_Init+0x1d0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d02c      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a5c      	ldr	r2, [pc, #368]	@ (8003ae8 <HAL_DMA_Init+0x1d4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d027      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a5a      	ldr	r2, [pc, #360]	@ (8003aec <HAL_DMA_Init+0x1d8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d022      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a59      	ldr	r2, [pc, #356]	@ (8003af0 <HAL_DMA_Init+0x1dc>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d01d      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a57      	ldr	r2, [pc, #348]	@ (8003af4 <HAL_DMA_Init+0x1e0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d018      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a56      	ldr	r2, [pc, #344]	@ (8003af8 <HAL_DMA_Init+0x1e4>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d013      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a54      	ldr	r2, [pc, #336]	@ (8003afc <HAL_DMA_Init+0x1e8>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00e      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a53      	ldr	r2, [pc, #332]	@ (8003b00 <HAL_DMA_Init+0x1ec>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d009      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a51      	ldr	r2, [pc, #324]	@ (8003b04 <HAL_DMA_Init+0x1f0>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d004      	beq.n	80039cc <HAL_DMA_Init+0xb8>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a50      	ldr	r2, [pc, #320]	@ (8003b08 <HAL_DMA_Init+0x1f4>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d101      	bne.n	80039d0 <HAL_DMA_Init+0xbc>
 80039cc:	2301      	movs	r3, #1
 80039ce:	e000      	b.n	80039d2 <HAL_DMA_Init+0xbe>
 80039d0:	2300      	movs	r3, #0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 813b 	beq.w	8003c4e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a37      	ldr	r2, [pc, #220]	@ (8003acc <HAL_DMA_Init+0x1b8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d04a      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a36      	ldr	r2, [pc, #216]	@ (8003ad0 <HAL_DMA_Init+0x1bc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d045      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a34      	ldr	r2, [pc, #208]	@ (8003ad4 <HAL_DMA_Init+0x1c0>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d040      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a33      	ldr	r2, [pc, #204]	@ (8003ad8 <HAL_DMA_Init+0x1c4>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d03b      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a31      	ldr	r2, [pc, #196]	@ (8003adc <HAL_DMA_Init+0x1c8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d036      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a30      	ldr	r2, [pc, #192]	@ (8003ae0 <HAL_DMA_Init+0x1cc>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d031      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a2e      	ldr	r2, [pc, #184]	@ (8003ae4 <HAL_DMA_Init+0x1d0>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d02c      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a2d      	ldr	r2, [pc, #180]	@ (8003ae8 <HAL_DMA_Init+0x1d4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d027      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8003aec <HAL_DMA_Init+0x1d8>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d022      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a2a      	ldr	r2, [pc, #168]	@ (8003af0 <HAL_DMA_Init+0x1dc>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d01d      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a28      	ldr	r2, [pc, #160]	@ (8003af4 <HAL_DMA_Init+0x1e0>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d018      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a27      	ldr	r2, [pc, #156]	@ (8003af8 <HAL_DMA_Init+0x1e4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d013      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a25      	ldr	r2, [pc, #148]	@ (8003afc <HAL_DMA_Init+0x1e8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00e      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a24      	ldr	r2, [pc, #144]	@ (8003b00 <HAL_DMA_Init+0x1ec>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d009      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a22      	ldr	r2, [pc, #136]	@ (8003b04 <HAL_DMA_Init+0x1f0>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d004      	beq.n	8003a88 <HAL_DMA_Init+0x174>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a21      	ldr	r2, [pc, #132]	@ (8003b08 <HAL_DMA_Init+0x1f4>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d108      	bne.n	8003a9a <HAL_DMA_Init+0x186>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
 8003a98:	e007      	b.n	8003aaa <HAL_DMA_Init+0x196>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0201 	bic.w	r2, r2, #1
 8003aa8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003aaa:	e02f      	b.n	8003b0c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003aac:	f7fe fd0e 	bl	80024cc <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	d928      	bls.n	8003b0c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e246      	b.n	8003f5a <HAL_DMA_Init+0x646>
 8003acc:	40020010 	.word	0x40020010
 8003ad0:	40020028 	.word	0x40020028
 8003ad4:	40020040 	.word	0x40020040
 8003ad8:	40020058 	.word	0x40020058
 8003adc:	40020070 	.word	0x40020070
 8003ae0:	40020088 	.word	0x40020088
 8003ae4:	400200a0 	.word	0x400200a0
 8003ae8:	400200b8 	.word	0x400200b8
 8003aec:	40020410 	.word	0x40020410
 8003af0:	40020428 	.word	0x40020428
 8003af4:	40020440 	.word	0x40020440
 8003af8:	40020458 	.word	0x40020458
 8003afc:	40020470 	.word	0x40020470
 8003b00:	40020488 	.word	0x40020488
 8003b04:	400204a0 	.word	0x400204a0
 8003b08:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1c8      	bne.n	8003aac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	4b83      	ldr	r3, [pc, #524]	@ (8003d34 <HAL_DMA_Init+0x420>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003b32:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	2b04      	cmp	r3, #4
 8003b5e:	d107      	bne.n	8003b70 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003b70:	4b71      	ldr	r3, [pc, #452]	@ (8003d38 <HAL_DMA_Init+0x424>)
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	4b71      	ldr	r3, [pc, #452]	@ (8003d3c <HAL_DMA_Init+0x428>)
 8003b76:	4013      	ands	r3, r2
 8003b78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b7c:	d328      	bcc.n	8003bd0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2b28      	cmp	r3, #40	@ 0x28
 8003b84:	d903      	bls.n	8003b8e <HAL_DMA_Init+0x27a>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b8c:	d917      	bls.n	8003bbe <HAL_DMA_Init+0x2aa>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b94:	d903      	bls.n	8003b9e <HAL_DMA_Init+0x28a>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b42      	cmp	r3, #66	@ 0x42
 8003b9c:	d90f      	bls.n	8003bbe <HAL_DMA_Init+0x2aa>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b46      	cmp	r3, #70	@ 0x46
 8003ba4:	d903      	bls.n	8003bae <HAL_DMA_Init+0x29a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b48      	cmp	r3, #72	@ 0x48
 8003bac:	d907      	bls.n	8003bbe <HAL_DMA_Init+0x2aa>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b4e      	cmp	r3, #78	@ 0x4e
 8003bb4:	d905      	bls.n	8003bc2 <HAL_DMA_Init+0x2ae>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b52      	cmp	r3, #82	@ 0x52
 8003bbc:	d801      	bhi.n	8003bc2 <HAL_DMA_Init+0x2ae>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e000      	b.n	8003bc4 <HAL_DMA_Init+0x2b0>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bce:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	f023 0307 	bic.w	r3, r3, #7
 8003be6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d117      	bne.n	8003c2a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00e      	beq.n	8003c2a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f001 ff1d 	bl	8005a4c <DMA_CheckFifoParam>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d008      	beq.n	8003c2a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2240      	movs	r2, #64	@ 0x40
 8003c1c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e197      	b.n	8003f5a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f001 fe58 	bl	80058e8 <DMA_CalcBaseAndBitshift>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c40:	f003 031f 	and.w	r3, r3, #31
 8003c44:	223f      	movs	r2, #63	@ 0x3f
 8003c46:	409a      	lsls	r2, r3
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	609a      	str	r2, [r3, #8]
 8003c4c:	e0cd      	b.n	8003dea <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a3b      	ldr	r2, [pc, #236]	@ (8003d40 <HAL_DMA_Init+0x42c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d022      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a39      	ldr	r2, [pc, #228]	@ (8003d44 <HAL_DMA_Init+0x430>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d01d      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a38      	ldr	r2, [pc, #224]	@ (8003d48 <HAL_DMA_Init+0x434>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d018      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a36      	ldr	r2, [pc, #216]	@ (8003d4c <HAL_DMA_Init+0x438>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d013      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a35      	ldr	r2, [pc, #212]	@ (8003d50 <HAL_DMA_Init+0x43c>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d00e      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a33      	ldr	r2, [pc, #204]	@ (8003d54 <HAL_DMA_Init+0x440>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d009      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a32      	ldr	r2, [pc, #200]	@ (8003d58 <HAL_DMA_Init+0x444>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d004      	beq.n	8003c9e <HAL_DMA_Init+0x38a>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a30      	ldr	r2, [pc, #192]	@ (8003d5c <HAL_DMA_Init+0x448>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d101      	bne.n	8003ca2 <HAL_DMA_Init+0x38e>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <HAL_DMA_Init+0x390>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 8097 	beq.w	8003dd8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a24      	ldr	r2, [pc, #144]	@ (8003d40 <HAL_DMA_Init+0x42c>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d021      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a22      	ldr	r2, [pc, #136]	@ (8003d44 <HAL_DMA_Init+0x430>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d01c      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a21      	ldr	r2, [pc, #132]	@ (8003d48 <HAL_DMA_Init+0x434>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d017      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d4c <HAL_DMA_Init+0x438>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d012      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d50 <HAL_DMA_Init+0x43c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00d      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8003d54 <HAL_DMA_Init+0x440>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d008      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1b      	ldr	r2, [pc, #108]	@ (8003d58 <HAL_DMA_Init+0x444>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d003      	beq.n	8003cf8 <HAL_DMA_Init+0x3e4>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a19      	ldr	r2, [pc, #100]	@ (8003d5c <HAL_DMA_Init+0x448>)
 8003cf6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	4b13      	ldr	r3, [pc, #76]	@ (8003d60 <HAL_DMA_Init+0x44c>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b40      	cmp	r3, #64	@ 0x40
 8003d1e:	d021      	beq.n	8003d64 <HAL_DMA_Init+0x450>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2b80      	cmp	r3, #128	@ 0x80
 8003d26:	d102      	bne.n	8003d2e <HAL_DMA_Init+0x41a>
 8003d28:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d2c:	e01b      	b.n	8003d66 <HAL_DMA_Init+0x452>
 8003d2e:	2300      	movs	r3, #0
 8003d30:	e019      	b.n	8003d66 <HAL_DMA_Init+0x452>
 8003d32:	bf00      	nop
 8003d34:	fe10803f 	.word	0xfe10803f
 8003d38:	5c001000 	.word	0x5c001000
 8003d3c:	ffff0000 	.word	0xffff0000
 8003d40:	58025408 	.word	0x58025408
 8003d44:	5802541c 	.word	0x5802541c
 8003d48:	58025430 	.word	0x58025430
 8003d4c:	58025444 	.word	0x58025444
 8003d50:	58025458 	.word	0x58025458
 8003d54:	5802546c 	.word	0x5802546c
 8003d58:	58025480 	.word	0x58025480
 8003d5c:	58025494 	.word	0x58025494
 8003d60:	fffe000f 	.word	0xfffe000f
 8003d64:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68d2      	ldr	r2, [r2, #12]
 8003d6a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d6c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d74:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003d7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003d84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003d8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a1b      	ldr	r3, [r3, #32]
 8003d92:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003d94:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	461a      	mov	r2, r3
 8003daa:	4b6e      	ldr	r3, [pc, #440]	@ (8003f64 <HAL_DMA_Init+0x650>)
 8003dac:	4413      	add	r3, r2
 8003dae:	4a6e      	ldr	r2, [pc, #440]	@ (8003f68 <HAL_DMA_Init+0x654>)
 8003db0:	fba2 2303 	umull	r2, r3, r2, r3
 8003db4:	091b      	lsrs	r3, r3, #4
 8003db6:	009a      	lsls	r2, r3, #2
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f001 fd93 	bl	80058e8 <DMA_CalcBaseAndBitshift>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dca:	f003 031f 	and.w	r3, r3, #31
 8003dce:	2201      	movs	r2, #1
 8003dd0:	409a      	lsls	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	605a      	str	r2, [r3, #4]
 8003dd6:	e008      	b.n	8003dea <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2240      	movs	r2, #64	@ 0x40
 8003ddc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2203      	movs	r2, #3
 8003de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0b7      	b.n	8003f5a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a5f      	ldr	r2, [pc, #380]	@ (8003f6c <HAL_DMA_Init+0x658>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d072      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a5d      	ldr	r2, [pc, #372]	@ (8003f70 <HAL_DMA_Init+0x65c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d06d      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a5c      	ldr	r2, [pc, #368]	@ (8003f74 <HAL_DMA_Init+0x660>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d068      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a5a      	ldr	r2, [pc, #360]	@ (8003f78 <HAL_DMA_Init+0x664>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d063      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a59      	ldr	r2, [pc, #356]	@ (8003f7c <HAL_DMA_Init+0x668>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d05e      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a57      	ldr	r2, [pc, #348]	@ (8003f80 <HAL_DMA_Init+0x66c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d059      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a56      	ldr	r2, [pc, #344]	@ (8003f84 <HAL_DMA_Init+0x670>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d054      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a54      	ldr	r2, [pc, #336]	@ (8003f88 <HAL_DMA_Init+0x674>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d04f      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a53      	ldr	r2, [pc, #332]	@ (8003f8c <HAL_DMA_Init+0x678>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d04a      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a51      	ldr	r2, [pc, #324]	@ (8003f90 <HAL_DMA_Init+0x67c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d045      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a50      	ldr	r2, [pc, #320]	@ (8003f94 <HAL_DMA_Init+0x680>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d040      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a4e      	ldr	r2, [pc, #312]	@ (8003f98 <HAL_DMA_Init+0x684>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d03b      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a4d      	ldr	r2, [pc, #308]	@ (8003f9c <HAL_DMA_Init+0x688>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d036      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a4b      	ldr	r2, [pc, #300]	@ (8003fa0 <HAL_DMA_Init+0x68c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d031      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a4a      	ldr	r2, [pc, #296]	@ (8003fa4 <HAL_DMA_Init+0x690>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d02c      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a48      	ldr	r2, [pc, #288]	@ (8003fa8 <HAL_DMA_Init+0x694>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d027      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a47      	ldr	r2, [pc, #284]	@ (8003fac <HAL_DMA_Init+0x698>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d022      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a45      	ldr	r2, [pc, #276]	@ (8003fb0 <HAL_DMA_Init+0x69c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d01d      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a44      	ldr	r2, [pc, #272]	@ (8003fb4 <HAL_DMA_Init+0x6a0>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d018      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a42      	ldr	r2, [pc, #264]	@ (8003fb8 <HAL_DMA_Init+0x6a4>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d013      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a41      	ldr	r2, [pc, #260]	@ (8003fbc <HAL_DMA_Init+0x6a8>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00e      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a3f      	ldr	r2, [pc, #252]	@ (8003fc0 <HAL_DMA_Init+0x6ac>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d009      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a3e      	ldr	r2, [pc, #248]	@ (8003fc4 <HAL_DMA_Init+0x6b0>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d004      	beq.n	8003eda <HAL_DMA_Init+0x5c6>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a3c      	ldr	r2, [pc, #240]	@ (8003fc8 <HAL_DMA_Init+0x6b4>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d101      	bne.n	8003ede <HAL_DMA_Init+0x5ca>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <HAL_DMA_Init+0x5cc>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d032      	beq.n	8003f4a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f001 fe2d 	bl	8005b44 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b80      	cmp	r3, #128	@ 0x80
 8003ef0:	d102      	bne.n	8003ef8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003f0c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d010      	beq.n	8003f38 <HAL_DMA_Init+0x624>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d80c      	bhi.n	8003f38 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f001 feaa 	bl	8005c78 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	e008      	b.n	8003f4a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3718      	adds	r7, #24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	a7fdabf8 	.word	0xa7fdabf8
 8003f68:	cccccccd 	.word	0xcccccccd
 8003f6c:	40020010 	.word	0x40020010
 8003f70:	40020028 	.word	0x40020028
 8003f74:	40020040 	.word	0x40020040
 8003f78:	40020058 	.word	0x40020058
 8003f7c:	40020070 	.word	0x40020070
 8003f80:	40020088 	.word	0x40020088
 8003f84:	400200a0 	.word	0x400200a0
 8003f88:	400200b8 	.word	0x400200b8
 8003f8c:	40020410 	.word	0x40020410
 8003f90:	40020428 	.word	0x40020428
 8003f94:	40020440 	.word	0x40020440
 8003f98:	40020458 	.word	0x40020458
 8003f9c:	40020470 	.word	0x40020470
 8003fa0:	40020488 	.word	0x40020488
 8003fa4:	400204a0 	.word	0x400204a0
 8003fa8:	400204b8 	.word	0x400204b8
 8003fac:	58025408 	.word	0x58025408
 8003fb0:	5802541c 	.word	0x5802541c
 8003fb4:	58025430 	.word	0x58025430
 8003fb8:	58025444 	.word	0x58025444
 8003fbc:	58025458 	.word	0x58025458
 8003fc0:	5802546c 	.word	0x5802546c
 8003fc4:	58025480 	.word	0x58025480
 8003fc8:	58025494 	.word	0x58025494

08003fcc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003fd4:	f7fe fa7a 	bl	80024cc <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e2dc      	b.n	800459e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d008      	beq.n	8004002 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2280      	movs	r2, #128	@ 0x80
 8003ff4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e2cd      	b.n	800459e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a76      	ldr	r2, [pc, #472]	@ (80041e0 <HAL_DMA_Abort+0x214>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d04a      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a74      	ldr	r2, [pc, #464]	@ (80041e4 <HAL_DMA_Abort+0x218>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d045      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a73      	ldr	r2, [pc, #460]	@ (80041e8 <HAL_DMA_Abort+0x21c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d040      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a71      	ldr	r2, [pc, #452]	@ (80041ec <HAL_DMA_Abort+0x220>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d03b      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a70      	ldr	r2, [pc, #448]	@ (80041f0 <HAL_DMA_Abort+0x224>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d036      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a6e      	ldr	r2, [pc, #440]	@ (80041f4 <HAL_DMA_Abort+0x228>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d031      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a6d      	ldr	r2, [pc, #436]	@ (80041f8 <HAL_DMA_Abort+0x22c>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d02c      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a6b      	ldr	r2, [pc, #428]	@ (80041fc <HAL_DMA_Abort+0x230>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d027      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a6a      	ldr	r2, [pc, #424]	@ (8004200 <HAL_DMA_Abort+0x234>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d022      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a68      	ldr	r2, [pc, #416]	@ (8004204 <HAL_DMA_Abort+0x238>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d01d      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a67      	ldr	r2, [pc, #412]	@ (8004208 <HAL_DMA_Abort+0x23c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d018      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a65      	ldr	r2, [pc, #404]	@ (800420c <HAL_DMA_Abort+0x240>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d013      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a64      	ldr	r2, [pc, #400]	@ (8004210 <HAL_DMA_Abort+0x244>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d00e      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a62      	ldr	r2, [pc, #392]	@ (8004214 <HAL_DMA_Abort+0x248>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d009      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a61      	ldr	r2, [pc, #388]	@ (8004218 <HAL_DMA_Abort+0x24c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d004      	beq.n	80040a2 <HAL_DMA_Abort+0xd6>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a5f      	ldr	r2, [pc, #380]	@ (800421c <HAL_DMA_Abort+0x250>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d101      	bne.n	80040a6 <HAL_DMA_Abort+0xda>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_DMA_Abort+0xdc>
 80040a6:	2300      	movs	r3, #0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d013      	beq.n	80040d4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 021e 	bic.w	r2, r2, #30
 80040ba:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040ca:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	e00a      	b.n	80040ea <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 020e 	bic.w	r2, r2, #14
 80040e2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a3c      	ldr	r2, [pc, #240]	@ (80041e0 <HAL_DMA_Abort+0x214>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d072      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a3a      	ldr	r2, [pc, #232]	@ (80041e4 <HAL_DMA_Abort+0x218>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d06d      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a39      	ldr	r2, [pc, #228]	@ (80041e8 <HAL_DMA_Abort+0x21c>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d068      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a37      	ldr	r2, [pc, #220]	@ (80041ec <HAL_DMA_Abort+0x220>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d063      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a36      	ldr	r2, [pc, #216]	@ (80041f0 <HAL_DMA_Abort+0x224>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d05e      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a34      	ldr	r2, [pc, #208]	@ (80041f4 <HAL_DMA_Abort+0x228>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d059      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a33      	ldr	r2, [pc, #204]	@ (80041f8 <HAL_DMA_Abort+0x22c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d054      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a31      	ldr	r2, [pc, #196]	@ (80041fc <HAL_DMA_Abort+0x230>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d04f      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a30      	ldr	r2, [pc, #192]	@ (8004200 <HAL_DMA_Abort+0x234>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d04a      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a2e      	ldr	r2, [pc, #184]	@ (8004204 <HAL_DMA_Abort+0x238>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d045      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a2d      	ldr	r2, [pc, #180]	@ (8004208 <HAL_DMA_Abort+0x23c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d040      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a2b      	ldr	r2, [pc, #172]	@ (800420c <HAL_DMA_Abort+0x240>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d03b      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a2a      	ldr	r2, [pc, #168]	@ (8004210 <HAL_DMA_Abort+0x244>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d036      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a28      	ldr	r2, [pc, #160]	@ (8004214 <HAL_DMA_Abort+0x248>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d031      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a27      	ldr	r2, [pc, #156]	@ (8004218 <HAL_DMA_Abort+0x24c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d02c      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a25      	ldr	r2, [pc, #148]	@ (800421c <HAL_DMA_Abort+0x250>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d027      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a24      	ldr	r2, [pc, #144]	@ (8004220 <HAL_DMA_Abort+0x254>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d022      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a22      	ldr	r2, [pc, #136]	@ (8004224 <HAL_DMA_Abort+0x258>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d01d      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a21      	ldr	r2, [pc, #132]	@ (8004228 <HAL_DMA_Abort+0x25c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d018      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a1f      	ldr	r2, [pc, #124]	@ (800422c <HAL_DMA_Abort+0x260>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d013      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004230 <HAL_DMA_Abort+0x264>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d00e      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004234 <HAL_DMA_Abort+0x268>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d009      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004238 <HAL_DMA_Abort+0x26c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d004      	beq.n	80041da <HAL_DMA_Abort+0x20e>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a19      	ldr	r2, [pc, #100]	@ (800423c <HAL_DMA_Abort+0x270>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d132      	bne.n	8004240 <HAL_DMA_Abort+0x274>
 80041da:	2301      	movs	r3, #1
 80041dc:	e031      	b.n	8004242 <HAL_DMA_Abort+0x276>
 80041de:	bf00      	nop
 80041e0:	40020010 	.word	0x40020010
 80041e4:	40020028 	.word	0x40020028
 80041e8:	40020040 	.word	0x40020040
 80041ec:	40020058 	.word	0x40020058
 80041f0:	40020070 	.word	0x40020070
 80041f4:	40020088 	.word	0x40020088
 80041f8:	400200a0 	.word	0x400200a0
 80041fc:	400200b8 	.word	0x400200b8
 8004200:	40020410 	.word	0x40020410
 8004204:	40020428 	.word	0x40020428
 8004208:	40020440 	.word	0x40020440
 800420c:	40020458 	.word	0x40020458
 8004210:	40020470 	.word	0x40020470
 8004214:	40020488 	.word	0x40020488
 8004218:	400204a0 	.word	0x400204a0
 800421c:	400204b8 	.word	0x400204b8
 8004220:	58025408 	.word	0x58025408
 8004224:	5802541c 	.word	0x5802541c
 8004228:	58025430 	.word	0x58025430
 800422c:	58025444 	.word	0x58025444
 8004230:	58025458 	.word	0x58025458
 8004234:	5802546c 	.word	0x5802546c
 8004238:	58025480 	.word	0x58025480
 800423c:	58025494 	.word	0x58025494
 8004240:	2300      	movs	r3, #0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004250:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004254:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a6d      	ldr	r2, [pc, #436]	@ (8004410 <HAL_DMA_Abort+0x444>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d04a      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a6b      	ldr	r2, [pc, #428]	@ (8004414 <HAL_DMA_Abort+0x448>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d045      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a6a      	ldr	r2, [pc, #424]	@ (8004418 <HAL_DMA_Abort+0x44c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d040      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a68      	ldr	r2, [pc, #416]	@ (800441c <HAL_DMA_Abort+0x450>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d03b      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a67      	ldr	r2, [pc, #412]	@ (8004420 <HAL_DMA_Abort+0x454>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d036      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a65      	ldr	r2, [pc, #404]	@ (8004424 <HAL_DMA_Abort+0x458>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d031      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a64      	ldr	r2, [pc, #400]	@ (8004428 <HAL_DMA_Abort+0x45c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d02c      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a62      	ldr	r2, [pc, #392]	@ (800442c <HAL_DMA_Abort+0x460>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d027      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a61      	ldr	r2, [pc, #388]	@ (8004430 <HAL_DMA_Abort+0x464>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d022      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a5f      	ldr	r2, [pc, #380]	@ (8004434 <HAL_DMA_Abort+0x468>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d01d      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a5e      	ldr	r2, [pc, #376]	@ (8004438 <HAL_DMA_Abort+0x46c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d018      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a5c      	ldr	r2, [pc, #368]	@ (800443c <HAL_DMA_Abort+0x470>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d013      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a5b      	ldr	r2, [pc, #364]	@ (8004440 <HAL_DMA_Abort+0x474>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d00e      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a59      	ldr	r2, [pc, #356]	@ (8004444 <HAL_DMA_Abort+0x478>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d009      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a58      	ldr	r2, [pc, #352]	@ (8004448 <HAL_DMA_Abort+0x47c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d004      	beq.n	80042f6 <HAL_DMA_Abort+0x32a>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a56      	ldr	r2, [pc, #344]	@ (800444c <HAL_DMA_Abort+0x480>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d108      	bne.n	8004308 <HAL_DMA_Abort+0x33c>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0201 	bic.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e007      	b.n	8004318 <HAL_DMA_Abort+0x34c>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0201 	bic.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004318:	e013      	b.n	8004342 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800431a:	f7fe f8d7 	bl	80024cc <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b05      	cmp	r3, #5
 8004326:	d90c      	bls.n	8004342 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2203      	movs	r2, #3
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e12d      	b.n	800459e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1e5      	bne.n	800431a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a2f      	ldr	r2, [pc, #188]	@ (8004410 <HAL_DMA_Abort+0x444>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d04a      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a2d      	ldr	r2, [pc, #180]	@ (8004414 <HAL_DMA_Abort+0x448>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d045      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a2c      	ldr	r2, [pc, #176]	@ (8004418 <HAL_DMA_Abort+0x44c>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d040      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a2a      	ldr	r2, [pc, #168]	@ (800441c <HAL_DMA_Abort+0x450>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d03b      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a29      	ldr	r2, [pc, #164]	@ (8004420 <HAL_DMA_Abort+0x454>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d036      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a27      	ldr	r2, [pc, #156]	@ (8004424 <HAL_DMA_Abort+0x458>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d031      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a26      	ldr	r2, [pc, #152]	@ (8004428 <HAL_DMA_Abort+0x45c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d02c      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a24      	ldr	r2, [pc, #144]	@ (800442c <HAL_DMA_Abort+0x460>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d027      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a23      	ldr	r2, [pc, #140]	@ (8004430 <HAL_DMA_Abort+0x464>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d022      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a21      	ldr	r2, [pc, #132]	@ (8004434 <HAL_DMA_Abort+0x468>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d01d      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a20      	ldr	r2, [pc, #128]	@ (8004438 <HAL_DMA_Abort+0x46c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d018      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a1e      	ldr	r2, [pc, #120]	@ (800443c <HAL_DMA_Abort+0x470>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d013      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004440 <HAL_DMA_Abort+0x474>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d00e      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004444 <HAL_DMA_Abort+0x478>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d009      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a1a      	ldr	r2, [pc, #104]	@ (8004448 <HAL_DMA_Abort+0x47c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d004      	beq.n	80043ee <HAL_DMA_Abort+0x422>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a18      	ldr	r2, [pc, #96]	@ (800444c <HAL_DMA_Abort+0x480>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d101      	bne.n	80043f2 <HAL_DMA_Abort+0x426>
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <HAL_DMA_Abort+0x428>
 80043f2:	2300      	movs	r3, #0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d02b      	beq.n	8004450 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004402:	f003 031f 	and.w	r3, r3, #31
 8004406:	223f      	movs	r2, #63	@ 0x3f
 8004408:	409a      	lsls	r2, r3
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	609a      	str	r2, [r3, #8]
 800440e:	e02a      	b.n	8004466 <HAL_DMA_Abort+0x49a>
 8004410:	40020010 	.word	0x40020010
 8004414:	40020028 	.word	0x40020028
 8004418:	40020040 	.word	0x40020040
 800441c:	40020058 	.word	0x40020058
 8004420:	40020070 	.word	0x40020070
 8004424:	40020088 	.word	0x40020088
 8004428:	400200a0 	.word	0x400200a0
 800442c:	400200b8 	.word	0x400200b8
 8004430:	40020410 	.word	0x40020410
 8004434:	40020428 	.word	0x40020428
 8004438:	40020440 	.word	0x40020440
 800443c:	40020458 	.word	0x40020458
 8004440:	40020470 	.word	0x40020470
 8004444:	40020488 	.word	0x40020488
 8004448:	400204a0 	.word	0x400204a0
 800444c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004454:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800445a:	f003 031f 	and.w	r3, r3, #31
 800445e:	2201      	movs	r2, #1
 8004460:	409a      	lsls	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a4f      	ldr	r2, [pc, #316]	@ (80045a8 <HAL_DMA_Abort+0x5dc>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d072      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a4d      	ldr	r2, [pc, #308]	@ (80045ac <HAL_DMA_Abort+0x5e0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d06d      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a4c      	ldr	r2, [pc, #304]	@ (80045b0 <HAL_DMA_Abort+0x5e4>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d068      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a4a      	ldr	r2, [pc, #296]	@ (80045b4 <HAL_DMA_Abort+0x5e8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d063      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a49      	ldr	r2, [pc, #292]	@ (80045b8 <HAL_DMA_Abort+0x5ec>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d05e      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a47      	ldr	r2, [pc, #284]	@ (80045bc <HAL_DMA_Abort+0x5f0>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d059      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a46      	ldr	r2, [pc, #280]	@ (80045c0 <HAL_DMA_Abort+0x5f4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d054      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a44      	ldr	r2, [pc, #272]	@ (80045c4 <HAL_DMA_Abort+0x5f8>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d04f      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a43      	ldr	r2, [pc, #268]	@ (80045c8 <HAL_DMA_Abort+0x5fc>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d04a      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a41      	ldr	r2, [pc, #260]	@ (80045cc <HAL_DMA_Abort+0x600>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d045      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a40      	ldr	r2, [pc, #256]	@ (80045d0 <HAL_DMA_Abort+0x604>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d040      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a3e      	ldr	r2, [pc, #248]	@ (80045d4 <HAL_DMA_Abort+0x608>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d03b      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a3d      	ldr	r2, [pc, #244]	@ (80045d8 <HAL_DMA_Abort+0x60c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d036      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a3b      	ldr	r2, [pc, #236]	@ (80045dc <HAL_DMA_Abort+0x610>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d031      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a3a      	ldr	r2, [pc, #232]	@ (80045e0 <HAL_DMA_Abort+0x614>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d02c      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a38      	ldr	r2, [pc, #224]	@ (80045e4 <HAL_DMA_Abort+0x618>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d027      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a37      	ldr	r2, [pc, #220]	@ (80045e8 <HAL_DMA_Abort+0x61c>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d022      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a35      	ldr	r2, [pc, #212]	@ (80045ec <HAL_DMA_Abort+0x620>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d01d      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a34      	ldr	r2, [pc, #208]	@ (80045f0 <HAL_DMA_Abort+0x624>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d018      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a32      	ldr	r2, [pc, #200]	@ (80045f4 <HAL_DMA_Abort+0x628>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d013      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a31      	ldr	r2, [pc, #196]	@ (80045f8 <HAL_DMA_Abort+0x62c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d00e      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2f      	ldr	r2, [pc, #188]	@ (80045fc <HAL_DMA_Abort+0x630>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d009      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2e      	ldr	r2, [pc, #184]	@ (8004600 <HAL_DMA_Abort+0x634>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d004      	beq.n	8004556 <HAL_DMA_Abort+0x58a>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a2c      	ldr	r2, [pc, #176]	@ (8004604 <HAL_DMA_Abort+0x638>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d101      	bne.n	800455a <HAL_DMA_Abort+0x58e>
 8004556:	2301      	movs	r3, #1
 8004558:	e000      	b.n	800455c <HAL_DMA_Abort+0x590>
 800455a:	2300      	movs	r3, #0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d015      	beq.n	800458c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004568:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00c      	beq.n	800458c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800457c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004580:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800458a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40020010 	.word	0x40020010
 80045ac:	40020028 	.word	0x40020028
 80045b0:	40020040 	.word	0x40020040
 80045b4:	40020058 	.word	0x40020058
 80045b8:	40020070 	.word	0x40020070
 80045bc:	40020088 	.word	0x40020088
 80045c0:	400200a0 	.word	0x400200a0
 80045c4:	400200b8 	.word	0x400200b8
 80045c8:	40020410 	.word	0x40020410
 80045cc:	40020428 	.word	0x40020428
 80045d0:	40020440 	.word	0x40020440
 80045d4:	40020458 	.word	0x40020458
 80045d8:	40020470 	.word	0x40020470
 80045dc:	40020488 	.word	0x40020488
 80045e0:	400204a0 	.word	0x400204a0
 80045e4:	400204b8 	.word	0x400204b8
 80045e8:	58025408 	.word	0x58025408
 80045ec:	5802541c 	.word	0x5802541c
 80045f0:	58025430 	.word	0x58025430
 80045f4:	58025444 	.word	0x58025444
 80045f8:	58025458 	.word	0x58025458
 80045fc:	5802546c 	.word	0x5802546c
 8004600:	58025480 	.word	0x58025480
 8004604:	58025494 	.word	0x58025494

08004608 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e237      	b.n	8004a8a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d004      	beq.n	8004630 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2280      	movs	r2, #128	@ 0x80
 800462a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e22c      	b.n	8004a8a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a5c      	ldr	r2, [pc, #368]	@ (80047a8 <HAL_DMA_Abort_IT+0x1a0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d04a      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a5b      	ldr	r2, [pc, #364]	@ (80047ac <HAL_DMA_Abort_IT+0x1a4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d045      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a59      	ldr	r2, [pc, #356]	@ (80047b0 <HAL_DMA_Abort_IT+0x1a8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d040      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a58      	ldr	r2, [pc, #352]	@ (80047b4 <HAL_DMA_Abort_IT+0x1ac>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d03b      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a56      	ldr	r2, [pc, #344]	@ (80047b8 <HAL_DMA_Abort_IT+0x1b0>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d036      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a55      	ldr	r2, [pc, #340]	@ (80047bc <HAL_DMA_Abort_IT+0x1b4>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d031      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a53      	ldr	r2, [pc, #332]	@ (80047c0 <HAL_DMA_Abort_IT+0x1b8>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d02c      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a52      	ldr	r2, [pc, #328]	@ (80047c4 <HAL_DMA_Abort_IT+0x1bc>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d027      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a50      	ldr	r2, [pc, #320]	@ (80047c8 <HAL_DMA_Abort_IT+0x1c0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d022      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a4f      	ldr	r2, [pc, #316]	@ (80047cc <HAL_DMA_Abort_IT+0x1c4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d01d      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a4d      	ldr	r2, [pc, #308]	@ (80047d0 <HAL_DMA_Abort_IT+0x1c8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d018      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a4c      	ldr	r2, [pc, #304]	@ (80047d4 <HAL_DMA_Abort_IT+0x1cc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d013      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a4a      	ldr	r2, [pc, #296]	@ (80047d8 <HAL_DMA_Abort_IT+0x1d0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d00e      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a49      	ldr	r2, [pc, #292]	@ (80047dc <HAL_DMA_Abort_IT+0x1d4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d009      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a47      	ldr	r2, [pc, #284]	@ (80047e0 <HAL_DMA_Abort_IT+0x1d8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <HAL_DMA_Abort_IT+0xc8>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a46      	ldr	r2, [pc, #280]	@ (80047e4 <HAL_DMA_Abort_IT+0x1dc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d101      	bne.n	80046d4 <HAL_DMA_Abort_IT+0xcc>
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <HAL_DMA_Abort_IT+0xce>
 80046d4:	2300      	movs	r3, #0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	f000 8086 	beq.w	80047e8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2204      	movs	r2, #4
 80046e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a2f      	ldr	r2, [pc, #188]	@ (80047a8 <HAL_DMA_Abort_IT+0x1a0>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d04a      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a2e      	ldr	r2, [pc, #184]	@ (80047ac <HAL_DMA_Abort_IT+0x1a4>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d045      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a2c      	ldr	r2, [pc, #176]	@ (80047b0 <HAL_DMA_Abort_IT+0x1a8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d040      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a2b      	ldr	r2, [pc, #172]	@ (80047b4 <HAL_DMA_Abort_IT+0x1ac>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d03b      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a29      	ldr	r2, [pc, #164]	@ (80047b8 <HAL_DMA_Abort_IT+0x1b0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d036      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a28      	ldr	r2, [pc, #160]	@ (80047bc <HAL_DMA_Abort_IT+0x1b4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d031      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a26      	ldr	r2, [pc, #152]	@ (80047c0 <HAL_DMA_Abort_IT+0x1b8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d02c      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a25      	ldr	r2, [pc, #148]	@ (80047c4 <HAL_DMA_Abort_IT+0x1bc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d027      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a23      	ldr	r2, [pc, #140]	@ (80047c8 <HAL_DMA_Abort_IT+0x1c0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d022      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a22      	ldr	r2, [pc, #136]	@ (80047cc <HAL_DMA_Abort_IT+0x1c4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d01d      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a20      	ldr	r2, [pc, #128]	@ (80047d0 <HAL_DMA_Abort_IT+0x1c8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d018      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a1f      	ldr	r2, [pc, #124]	@ (80047d4 <HAL_DMA_Abort_IT+0x1cc>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d013      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a1d      	ldr	r2, [pc, #116]	@ (80047d8 <HAL_DMA_Abort_IT+0x1d0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d00e      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a1c      	ldr	r2, [pc, #112]	@ (80047dc <HAL_DMA_Abort_IT+0x1d4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d009      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a1a      	ldr	r2, [pc, #104]	@ (80047e0 <HAL_DMA_Abort_IT+0x1d8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d004      	beq.n	8004784 <HAL_DMA_Abort_IT+0x17c>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a19      	ldr	r2, [pc, #100]	@ (80047e4 <HAL_DMA_Abort_IT+0x1dc>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d108      	bne.n	8004796 <HAL_DMA_Abort_IT+0x18e>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0201 	bic.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	e178      	b.n	8004a88 <HAL_DMA_Abort_IT+0x480>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0201 	bic.w	r2, r2, #1
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	e16f      	b.n	8004a88 <HAL_DMA_Abort_IT+0x480>
 80047a8:	40020010 	.word	0x40020010
 80047ac:	40020028 	.word	0x40020028
 80047b0:	40020040 	.word	0x40020040
 80047b4:	40020058 	.word	0x40020058
 80047b8:	40020070 	.word	0x40020070
 80047bc:	40020088 	.word	0x40020088
 80047c0:	400200a0 	.word	0x400200a0
 80047c4:	400200b8 	.word	0x400200b8
 80047c8:	40020410 	.word	0x40020410
 80047cc:	40020428 	.word	0x40020428
 80047d0:	40020440 	.word	0x40020440
 80047d4:	40020458 	.word	0x40020458
 80047d8:	40020470 	.word	0x40020470
 80047dc:	40020488 	.word	0x40020488
 80047e0:	400204a0 	.word	0x400204a0
 80047e4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f022 020e 	bic.w	r2, r2, #14
 80047f6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a6c      	ldr	r2, [pc, #432]	@ (80049b0 <HAL_DMA_Abort_IT+0x3a8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d04a      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a6b      	ldr	r2, [pc, #428]	@ (80049b4 <HAL_DMA_Abort_IT+0x3ac>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d045      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a69      	ldr	r2, [pc, #420]	@ (80049b8 <HAL_DMA_Abort_IT+0x3b0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d040      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a68      	ldr	r2, [pc, #416]	@ (80049bc <HAL_DMA_Abort_IT+0x3b4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d03b      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a66      	ldr	r2, [pc, #408]	@ (80049c0 <HAL_DMA_Abort_IT+0x3b8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d036      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a65      	ldr	r2, [pc, #404]	@ (80049c4 <HAL_DMA_Abort_IT+0x3bc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d031      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a63      	ldr	r2, [pc, #396]	@ (80049c8 <HAL_DMA_Abort_IT+0x3c0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d02c      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a62      	ldr	r2, [pc, #392]	@ (80049cc <HAL_DMA_Abort_IT+0x3c4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d027      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a60      	ldr	r2, [pc, #384]	@ (80049d0 <HAL_DMA_Abort_IT+0x3c8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d022      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a5f      	ldr	r2, [pc, #380]	@ (80049d4 <HAL_DMA_Abort_IT+0x3cc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d01d      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a5d      	ldr	r2, [pc, #372]	@ (80049d8 <HAL_DMA_Abort_IT+0x3d0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d018      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a5c      	ldr	r2, [pc, #368]	@ (80049dc <HAL_DMA_Abort_IT+0x3d4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a5a      	ldr	r2, [pc, #360]	@ (80049e0 <HAL_DMA_Abort_IT+0x3d8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00e      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a59      	ldr	r2, [pc, #356]	@ (80049e4 <HAL_DMA_Abort_IT+0x3dc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d009      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a57      	ldr	r2, [pc, #348]	@ (80049e8 <HAL_DMA_Abort_IT+0x3e0>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d004      	beq.n	8004898 <HAL_DMA_Abort_IT+0x290>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a56      	ldr	r2, [pc, #344]	@ (80049ec <HAL_DMA_Abort_IT+0x3e4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d108      	bne.n	80048aa <HAL_DMA_Abort_IT+0x2a2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	e007      	b.n	80048ba <HAL_DMA_Abort_IT+0x2b2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a3c      	ldr	r2, [pc, #240]	@ (80049b0 <HAL_DMA_Abort_IT+0x3a8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d072      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a3a      	ldr	r2, [pc, #232]	@ (80049b4 <HAL_DMA_Abort_IT+0x3ac>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d06d      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a39      	ldr	r2, [pc, #228]	@ (80049b8 <HAL_DMA_Abort_IT+0x3b0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d068      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a37      	ldr	r2, [pc, #220]	@ (80049bc <HAL_DMA_Abort_IT+0x3b4>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d063      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a36      	ldr	r2, [pc, #216]	@ (80049c0 <HAL_DMA_Abort_IT+0x3b8>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d05e      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a34      	ldr	r2, [pc, #208]	@ (80049c4 <HAL_DMA_Abort_IT+0x3bc>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d059      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a33      	ldr	r2, [pc, #204]	@ (80049c8 <HAL_DMA_Abort_IT+0x3c0>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d054      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a31      	ldr	r2, [pc, #196]	@ (80049cc <HAL_DMA_Abort_IT+0x3c4>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d04f      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a30      	ldr	r2, [pc, #192]	@ (80049d0 <HAL_DMA_Abort_IT+0x3c8>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d04a      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a2e      	ldr	r2, [pc, #184]	@ (80049d4 <HAL_DMA_Abort_IT+0x3cc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d045      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <HAL_DMA_Abort_IT+0x3d0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d040      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a2b      	ldr	r2, [pc, #172]	@ (80049dc <HAL_DMA_Abort_IT+0x3d4>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d03b      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2a      	ldr	r2, [pc, #168]	@ (80049e0 <HAL_DMA_Abort_IT+0x3d8>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d036      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a28      	ldr	r2, [pc, #160]	@ (80049e4 <HAL_DMA_Abort_IT+0x3dc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d031      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a27      	ldr	r2, [pc, #156]	@ (80049e8 <HAL_DMA_Abort_IT+0x3e0>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d02c      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a25      	ldr	r2, [pc, #148]	@ (80049ec <HAL_DMA_Abort_IT+0x3e4>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d027      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a24      	ldr	r2, [pc, #144]	@ (80049f0 <HAL_DMA_Abort_IT+0x3e8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d022      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a22      	ldr	r2, [pc, #136]	@ (80049f4 <HAL_DMA_Abort_IT+0x3ec>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d01d      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a21      	ldr	r2, [pc, #132]	@ (80049f8 <HAL_DMA_Abort_IT+0x3f0>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d018      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1f      	ldr	r2, [pc, #124]	@ (80049fc <HAL_DMA_Abort_IT+0x3f4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d013      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a1e      	ldr	r2, [pc, #120]	@ (8004a00 <HAL_DMA_Abort_IT+0x3f8>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d00e      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1c      	ldr	r2, [pc, #112]	@ (8004a04 <HAL_DMA_Abort_IT+0x3fc>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d009      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a08 <HAL_DMA_Abort_IT+0x400>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d004      	beq.n	80049aa <HAL_DMA_Abort_IT+0x3a2>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a19      	ldr	r2, [pc, #100]	@ (8004a0c <HAL_DMA_Abort_IT+0x404>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d132      	bne.n	8004a10 <HAL_DMA_Abort_IT+0x408>
 80049aa:	2301      	movs	r3, #1
 80049ac:	e031      	b.n	8004a12 <HAL_DMA_Abort_IT+0x40a>
 80049ae:	bf00      	nop
 80049b0:	40020010 	.word	0x40020010
 80049b4:	40020028 	.word	0x40020028
 80049b8:	40020040 	.word	0x40020040
 80049bc:	40020058 	.word	0x40020058
 80049c0:	40020070 	.word	0x40020070
 80049c4:	40020088 	.word	0x40020088
 80049c8:	400200a0 	.word	0x400200a0
 80049cc:	400200b8 	.word	0x400200b8
 80049d0:	40020410 	.word	0x40020410
 80049d4:	40020428 	.word	0x40020428
 80049d8:	40020440 	.word	0x40020440
 80049dc:	40020458 	.word	0x40020458
 80049e0:	40020470 	.word	0x40020470
 80049e4:	40020488 	.word	0x40020488
 80049e8:	400204a0 	.word	0x400204a0
 80049ec:	400204b8 	.word	0x400204b8
 80049f0:	58025408 	.word	0x58025408
 80049f4:	5802541c 	.word	0x5802541c
 80049f8:	58025430 	.word	0x58025430
 80049fc:	58025444 	.word	0x58025444
 8004a00:	58025458 	.word	0x58025458
 8004a04:	5802546c 	.word	0x5802546c
 8004a08:	58025480 	.word	0x58025480
 8004a0c:	58025494 	.word	0x58025494
 8004a10:	2300      	movs	r3, #0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d028      	beq.n	8004a68 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a24:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a30:	f003 031f 	and.w	r3, r3, #31
 8004a34:	2201      	movs	r2, #1
 8004a36:	409a      	lsls	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004a44:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00c      	beq.n	8004a68 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a5c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a66:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop

08004a94 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	@ 0x28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004aa0:	4b67      	ldr	r3, [pc, #412]	@ (8004c40 <HAL_DMA_IRQHandler+0x1ac>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a67      	ldr	r2, [pc, #412]	@ (8004c44 <HAL_DMA_IRQHandler+0x1b0>)
 8004aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aaa:	0a9b      	lsrs	r3, r3, #10
 8004aac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a5f      	ldr	r2, [pc, #380]	@ (8004c48 <HAL_DMA_IRQHandler+0x1b4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d04a      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8004c4c <HAL_DMA_IRQHandler+0x1b8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d045      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a5c      	ldr	r2, [pc, #368]	@ (8004c50 <HAL_DMA_IRQHandler+0x1bc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d040      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a5a      	ldr	r2, [pc, #360]	@ (8004c54 <HAL_DMA_IRQHandler+0x1c0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d03b      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a59      	ldr	r2, [pc, #356]	@ (8004c58 <HAL_DMA_IRQHandler+0x1c4>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d036      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a57      	ldr	r2, [pc, #348]	@ (8004c5c <HAL_DMA_IRQHandler+0x1c8>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d031      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a56      	ldr	r2, [pc, #344]	@ (8004c60 <HAL_DMA_IRQHandler+0x1cc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d02c      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a54      	ldr	r2, [pc, #336]	@ (8004c64 <HAL_DMA_IRQHandler+0x1d0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d027      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a53      	ldr	r2, [pc, #332]	@ (8004c68 <HAL_DMA_IRQHandler+0x1d4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d022      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a51      	ldr	r2, [pc, #324]	@ (8004c6c <HAL_DMA_IRQHandler+0x1d8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d01d      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a50      	ldr	r2, [pc, #320]	@ (8004c70 <HAL_DMA_IRQHandler+0x1dc>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d018      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a4e      	ldr	r2, [pc, #312]	@ (8004c74 <HAL_DMA_IRQHandler+0x1e0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d013      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a4d      	ldr	r2, [pc, #308]	@ (8004c78 <HAL_DMA_IRQHandler+0x1e4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00e      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a4b      	ldr	r2, [pc, #300]	@ (8004c7c <HAL_DMA_IRQHandler+0x1e8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d009      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a4a      	ldr	r2, [pc, #296]	@ (8004c80 <HAL_DMA_IRQHandler+0x1ec>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d004      	beq.n	8004b66 <HAL_DMA_IRQHandler+0xd2>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a48      	ldr	r2, [pc, #288]	@ (8004c84 <HAL_DMA_IRQHandler+0x1f0>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d101      	bne.n	8004b6a <HAL_DMA_IRQHandler+0xd6>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <HAL_DMA_IRQHandler+0xd8>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 842b 	beq.w	80053c8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b76:	f003 031f 	and.w	r3, r3, #31
 8004b7a:	2208      	movs	r2, #8
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80a2 	beq.w	8004ccc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a2e      	ldr	r2, [pc, #184]	@ (8004c48 <HAL_DMA_IRQHandler+0x1b4>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d04a      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a2d      	ldr	r2, [pc, #180]	@ (8004c4c <HAL_DMA_IRQHandler+0x1b8>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d045      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8004c50 <HAL_DMA_IRQHandler+0x1bc>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d040      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a2a      	ldr	r2, [pc, #168]	@ (8004c54 <HAL_DMA_IRQHandler+0x1c0>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d03b      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a28      	ldr	r2, [pc, #160]	@ (8004c58 <HAL_DMA_IRQHandler+0x1c4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d036      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a27      	ldr	r2, [pc, #156]	@ (8004c5c <HAL_DMA_IRQHandler+0x1c8>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d031      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a25      	ldr	r2, [pc, #148]	@ (8004c60 <HAL_DMA_IRQHandler+0x1cc>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d02c      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a24      	ldr	r2, [pc, #144]	@ (8004c64 <HAL_DMA_IRQHandler+0x1d0>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d027      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a22      	ldr	r2, [pc, #136]	@ (8004c68 <HAL_DMA_IRQHandler+0x1d4>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d022      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a21      	ldr	r2, [pc, #132]	@ (8004c6c <HAL_DMA_IRQHandler+0x1d8>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d01d      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8004c70 <HAL_DMA_IRQHandler+0x1dc>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d018      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8004c74 <HAL_DMA_IRQHandler+0x1e0>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d013      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a1c      	ldr	r2, [pc, #112]	@ (8004c78 <HAL_DMA_IRQHandler+0x1e4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d00e      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004c7c <HAL_DMA_IRQHandler+0x1e8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d009      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a19      	ldr	r2, [pc, #100]	@ (8004c80 <HAL_DMA_IRQHandler+0x1ec>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d004      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x194>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a18      	ldr	r2, [pc, #96]	@ (8004c84 <HAL_DMA_IRQHandler+0x1f0>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d12f      	bne.n	8004c88 <HAL_DMA_IRQHandler+0x1f4>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0304 	and.w	r3, r3, #4
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bf14      	ite	ne
 8004c36:	2301      	movne	r3, #1
 8004c38:	2300      	moveq	r3, #0
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	e02e      	b.n	8004c9c <HAL_DMA_IRQHandler+0x208>
 8004c3e:	bf00      	nop
 8004c40:	24000000 	.word	0x24000000
 8004c44:	1b4e81b5 	.word	0x1b4e81b5
 8004c48:	40020010 	.word	0x40020010
 8004c4c:	40020028 	.word	0x40020028
 8004c50:	40020040 	.word	0x40020040
 8004c54:	40020058 	.word	0x40020058
 8004c58:	40020070 	.word	0x40020070
 8004c5c:	40020088 	.word	0x40020088
 8004c60:	400200a0 	.word	0x400200a0
 8004c64:	400200b8 	.word	0x400200b8
 8004c68:	40020410 	.word	0x40020410
 8004c6c:	40020428 	.word	0x40020428
 8004c70:	40020440 	.word	0x40020440
 8004c74:	40020458 	.word	0x40020458
 8004c78:	40020470 	.word	0x40020470
 8004c7c:	40020488 	.word	0x40020488
 8004c80:	400204a0 	.word	0x400204a0
 8004c84:	400204b8 	.word	0x400204b8
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0308 	and.w	r3, r3, #8
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	bf14      	ite	ne
 8004c96:	2301      	movne	r3, #1
 8004c98:	2300      	moveq	r3, #0
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d015      	beq.n	8004ccc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0204 	bic.w	r2, r2, #4
 8004cae:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb4:	f003 031f 	and.w	r3, r3, #31
 8004cb8:	2208      	movs	r2, #8
 8004cba:	409a      	lsls	r2, r3
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc4:	f043 0201 	orr.w	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cd0:	f003 031f 	and.w	r3, r3, #31
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d06e      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a69      	ldr	r2, [pc, #420]	@ (8004e8c <HAL_DMA_IRQHandler+0x3f8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d04a      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a67      	ldr	r2, [pc, #412]	@ (8004e90 <HAL_DMA_IRQHandler+0x3fc>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d045      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a66      	ldr	r2, [pc, #408]	@ (8004e94 <HAL_DMA_IRQHandler+0x400>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d040      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a64      	ldr	r2, [pc, #400]	@ (8004e98 <HAL_DMA_IRQHandler+0x404>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d03b      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a63      	ldr	r2, [pc, #396]	@ (8004e9c <HAL_DMA_IRQHandler+0x408>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d036      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a61      	ldr	r2, [pc, #388]	@ (8004ea0 <HAL_DMA_IRQHandler+0x40c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d031      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a60      	ldr	r2, [pc, #384]	@ (8004ea4 <HAL_DMA_IRQHandler+0x410>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d02c      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a5e      	ldr	r2, [pc, #376]	@ (8004ea8 <HAL_DMA_IRQHandler+0x414>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d027      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a5d      	ldr	r2, [pc, #372]	@ (8004eac <HAL_DMA_IRQHandler+0x418>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d022      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a5b      	ldr	r2, [pc, #364]	@ (8004eb0 <HAL_DMA_IRQHandler+0x41c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d01d      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a5a      	ldr	r2, [pc, #360]	@ (8004eb4 <HAL_DMA_IRQHandler+0x420>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d018      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a58      	ldr	r2, [pc, #352]	@ (8004eb8 <HAL_DMA_IRQHandler+0x424>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a57      	ldr	r2, [pc, #348]	@ (8004ebc <HAL_DMA_IRQHandler+0x428>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d00e      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a55      	ldr	r2, [pc, #340]	@ (8004ec0 <HAL_DMA_IRQHandler+0x42c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a54      	ldr	r2, [pc, #336]	@ (8004ec4 <HAL_DMA_IRQHandler+0x430>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d004      	beq.n	8004d82 <HAL_DMA_IRQHandler+0x2ee>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a52      	ldr	r2, [pc, #328]	@ (8004ec8 <HAL_DMA_IRQHandler+0x434>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d10a      	bne.n	8004d98 <HAL_DMA_IRQHandler+0x304>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	bf14      	ite	ne
 8004d90:	2301      	movne	r3, #1
 8004d92:	2300      	moveq	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	e003      	b.n	8004da0 <HAL_DMA_IRQHandler+0x30c>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2300      	movs	r3, #0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00d      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da8:	f003 031f 	and.w	r3, r3, #31
 8004dac:	2201      	movs	r2, #1
 8004dae:	409a      	lsls	r2, r3
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db8:	f043 0202 	orr.w	r2, r3, #2
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc4:	f003 031f 	and.w	r3, r3, #31
 8004dc8:	2204      	movs	r2, #4
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 808f 	beq.w	8004ef4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <HAL_DMA_IRQHandler+0x3f8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d04a      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a2a      	ldr	r2, [pc, #168]	@ (8004e90 <HAL_DMA_IRQHandler+0x3fc>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d045      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a29      	ldr	r2, [pc, #164]	@ (8004e94 <HAL_DMA_IRQHandler+0x400>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d040      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a27      	ldr	r2, [pc, #156]	@ (8004e98 <HAL_DMA_IRQHandler+0x404>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d03b      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a26      	ldr	r2, [pc, #152]	@ (8004e9c <HAL_DMA_IRQHandler+0x408>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d036      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a24      	ldr	r2, [pc, #144]	@ (8004ea0 <HAL_DMA_IRQHandler+0x40c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d031      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a23      	ldr	r2, [pc, #140]	@ (8004ea4 <HAL_DMA_IRQHandler+0x410>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d02c      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a21      	ldr	r2, [pc, #132]	@ (8004ea8 <HAL_DMA_IRQHandler+0x414>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d027      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a20      	ldr	r2, [pc, #128]	@ (8004eac <HAL_DMA_IRQHandler+0x418>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d022      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a1e      	ldr	r2, [pc, #120]	@ (8004eb0 <HAL_DMA_IRQHandler+0x41c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d01d      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb4 <HAL_DMA_IRQHandler+0x420>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d018      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1b      	ldr	r2, [pc, #108]	@ (8004eb8 <HAL_DMA_IRQHandler+0x424>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d013      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1a      	ldr	r2, [pc, #104]	@ (8004ebc <HAL_DMA_IRQHandler+0x428>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00e      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a18      	ldr	r2, [pc, #96]	@ (8004ec0 <HAL_DMA_IRQHandler+0x42c>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d009      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a17      	ldr	r2, [pc, #92]	@ (8004ec4 <HAL_DMA_IRQHandler+0x430>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d004      	beq.n	8004e76 <HAL_DMA_IRQHandler+0x3e2>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a15      	ldr	r2, [pc, #84]	@ (8004ec8 <HAL_DMA_IRQHandler+0x434>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d12a      	bne.n	8004ecc <HAL_DMA_IRQHandler+0x438>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf14      	ite	ne
 8004e84:	2301      	movne	r3, #1
 8004e86:	2300      	moveq	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	e023      	b.n	8004ed4 <HAL_DMA_IRQHandler+0x440>
 8004e8c:	40020010 	.word	0x40020010
 8004e90:	40020028 	.word	0x40020028
 8004e94:	40020040 	.word	0x40020040
 8004e98:	40020058 	.word	0x40020058
 8004e9c:	40020070 	.word	0x40020070
 8004ea0:	40020088 	.word	0x40020088
 8004ea4:	400200a0 	.word	0x400200a0
 8004ea8:	400200b8 	.word	0x400200b8
 8004eac:	40020410 	.word	0x40020410
 8004eb0:	40020428 	.word	0x40020428
 8004eb4:	40020440 	.word	0x40020440
 8004eb8:	40020458 	.word	0x40020458
 8004ebc:	40020470 	.word	0x40020470
 8004ec0:	40020488 	.word	0x40020488
 8004ec4:	400204a0 	.word	0x400204a0
 8004ec8:	400204b8 	.word	0x400204b8
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00d      	beq.n	8004ef4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004edc:	f003 031f 	and.w	r3, r3, #31
 8004ee0:	2204      	movs	r2, #4
 8004ee2:	409a      	lsls	r2, r3
 8004ee4:	6a3b      	ldr	r3, [r7, #32]
 8004ee6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eec:	f043 0204 	orr.w	r2, r3, #4
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef8:	f003 031f 	and.w	r3, r3, #31
 8004efc:	2210      	movs	r2, #16
 8004efe:	409a      	lsls	r2, r3
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	4013      	ands	r3, r2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 80a6 	beq.w	8005056 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a85      	ldr	r2, [pc, #532]	@ (8005124 <HAL_DMA_IRQHandler+0x690>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d04a      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a83      	ldr	r2, [pc, #524]	@ (8005128 <HAL_DMA_IRQHandler+0x694>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d045      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a82      	ldr	r2, [pc, #520]	@ (800512c <HAL_DMA_IRQHandler+0x698>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d040      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a80      	ldr	r2, [pc, #512]	@ (8005130 <HAL_DMA_IRQHandler+0x69c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d03b      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a7f      	ldr	r2, [pc, #508]	@ (8005134 <HAL_DMA_IRQHandler+0x6a0>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d036      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a7d      	ldr	r2, [pc, #500]	@ (8005138 <HAL_DMA_IRQHandler+0x6a4>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d031      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a7c      	ldr	r2, [pc, #496]	@ (800513c <HAL_DMA_IRQHandler+0x6a8>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d02c      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a7a      	ldr	r2, [pc, #488]	@ (8005140 <HAL_DMA_IRQHandler+0x6ac>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d027      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a79      	ldr	r2, [pc, #484]	@ (8005144 <HAL_DMA_IRQHandler+0x6b0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d022      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a77      	ldr	r2, [pc, #476]	@ (8005148 <HAL_DMA_IRQHandler+0x6b4>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d01d      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a76      	ldr	r2, [pc, #472]	@ (800514c <HAL_DMA_IRQHandler+0x6b8>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d018      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a74      	ldr	r2, [pc, #464]	@ (8005150 <HAL_DMA_IRQHandler+0x6bc>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d013      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a73      	ldr	r2, [pc, #460]	@ (8005154 <HAL_DMA_IRQHandler+0x6c0>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00e      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a71      	ldr	r2, [pc, #452]	@ (8005158 <HAL_DMA_IRQHandler+0x6c4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d009      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a70      	ldr	r2, [pc, #448]	@ (800515c <HAL_DMA_IRQHandler+0x6c8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d004      	beq.n	8004faa <HAL_DMA_IRQHandler+0x516>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a6e      	ldr	r2, [pc, #440]	@ (8005160 <HAL_DMA_IRQHandler+0x6cc>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d10a      	bne.n	8004fc0 <HAL_DMA_IRQHandler+0x52c>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	e009      	b.n	8004fd4 <HAL_DMA_IRQHandler+0x540>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	bf14      	ite	ne
 8004fce:	2301      	movne	r3, #1
 8004fd0:	2300      	moveq	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d03e      	beq.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	2210      	movs	r2, #16
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d018      	beq.n	8005028 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d108      	bne.n	8005016 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005008:	2b00      	cmp	r3, #0
 800500a:	d024      	beq.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	4798      	blx	r3
 8005014:	e01f      	b.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800501a:	2b00      	cmp	r3, #0
 800501c:	d01b      	beq.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	4798      	blx	r3
 8005026:	e016      	b.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005032:	2b00      	cmp	r3, #0
 8005034:	d107      	bne.n	8005046 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 0208 	bic.w	r2, r2, #8
 8005044:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505a:	f003 031f 	and.w	r3, r3, #31
 800505e:	2220      	movs	r2, #32
 8005060:	409a      	lsls	r2, r3
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	4013      	ands	r3, r2
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 8110 	beq.w	800528c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a2c      	ldr	r2, [pc, #176]	@ (8005124 <HAL_DMA_IRQHandler+0x690>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d04a      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a2b      	ldr	r2, [pc, #172]	@ (8005128 <HAL_DMA_IRQHandler+0x694>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d045      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a29      	ldr	r2, [pc, #164]	@ (800512c <HAL_DMA_IRQHandler+0x698>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d040      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a28      	ldr	r2, [pc, #160]	@ (8005130 <HAL_DMA_IRQHandler+0x69c>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d03b      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a26      	ldr	r2, [pc, #152]	@ (8005134 <HAL_DMA_IRQHandler+0x6a0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d036      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a25      	ldr	r2, [pc, #148]	@ (8005138 <HAL_DMA_IRQHandler+0x6a4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d031      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a23      	ldr	r2, [pc, #140]	@ (800513c <HAL_DMA_IRQHandler+0x6a8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d02c      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a22      	ldr	r2, [pc, #136]	@ (8005140 <HAL_DMA_IRQHandler+0x6ac>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d027      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a20      	ldr	r2, [pc, #128]	@ (8005144 <HAL_DMA_IRQHandler+0x6b0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d022      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005148 <HAL_DMA_IRQHandler+0x6b4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d01d      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a1d      	ldr	r2, [pc, #116]	@ (800514c <HAL_DMA_IRQHandler+0x6b8>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d018      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a1c      	ldr	r2, [pc, #112]	@ (8005150 <HAL_DMA_IRQHandler+0x6bc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d013      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005154 <HAL_DMA_IRQHandler+0x6c0>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d00e      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a19      	ldr	r2, [pc, #100]	@ (8005158 <HAL_DMA_IRQHandler+0x6c4>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d009      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a17      	ldr	r2, [pc, #92]	@ (800515c <HAL_DMA_IRQHandler+0x6c8>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d004      	beq.n	800510c <HAL_DMA_IRQHandler+0x678>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a16      	ldr	r2, [pc, #88]	@ (8005160 <HAL_DMA_IRQHandler+0x6cc>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d12b      	bne.n	8005164 <HAL_DMA_IRQHandler+0x6d0>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0310 	and.w	r3, r3, #16
 8005116:	2b00      	cmp	r3, #0
 8005118:	bf14      	ite	ne
 800511a:	2301      	movne	r3, #1
 800511c:	2300      	moveq	r3, #0
 800511e:	b2db      	uxtb	r3, r3
 8005120:	e02a      	b.n	8005178 <HAL_DMA_IRQHandler+0x6e4>
 8005122:	bf00      	nop
 8005124:	40020010 	.word	0x40020010
 8005128:	40020028 	.word	0x40020028
 800512c:	40020040 	.word	0x40020040
 8005130:	40020058 	.word	0x40020058
 8005134:	40020070 	.word	0x40020070
 8005138:	40020088 	.word	0x40020088
 800513c:	400200a0 	.word	0x400200a0
 8005140:	400200b8 	.word	0x400200b8
 8005144:	40020410 	.word	0x40020410
 8005148:	40020428 	.word	0x40020428
 800514c:	40020440 	.word	0x40020440
 8005150:	40020458 	.word	0x40020458
 8005154:	40020470 	.word	0x40020470
 8005158:	40020488 	.word	0x40020488
 800515c:	400204a0 	.word	0x400204a0
 8005160:	400204b8 	.word	0x400204b8
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	bf14      	ite	ne
 8005172:	2301      	movne	r3, #1
 8005174:	2300      	moveq	r3, #0
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 8087 	beq.w	800528c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005182:	f003 031f 	and.w	r3, r3, #31
 8005186:	2220      	movs	r2, #32
 8005188:	409a      	lsls	r2, r3
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b04      	cmp	r3, #4
 8005198:	d139      	bne.n	800520e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0216 	bic.w	r2, r2, #22
 80051a8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695a      	ldr	r2, [r3, #20]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051b8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d103      	bne.n	80051ca <HAL_DMA_IRQHandler+0x736>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d007      	beq.n	80051da <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0208 	bic.w	r2, r2, #8
 80051d8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051de:	f003 031f 	and.w	r3, r3, #31
 80051e2:	223f      	movs	r2, #63	@ 0x3f
 80051e4:	409a      	lsls	r2, r3
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 834a 	beq.w	8005898 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	4798      	blx	r3
          }
          return;
 800520c:	e344      	b.n	8005898 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d018      	beq.n	800524e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d108      	bne.n	800523c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522e:	2b00      	cmp	r3, #0
 8005230:	d02c      	beq.n	800528c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	4798      	blx	r3
 800523a:	e027      	b.n	800528c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005240:	2b00      	cmp	r3, #0
 8005242:	d023      	beq.n	800528c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	4798      	blx	r3
 800524c:	e01e      	b.n	800528c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10f      	bne.n	800527c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f022 0210 	bic.w	r2, r2, #16
 800526a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 8306 	beq.w	80058a2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 8088 	beq.w	80053b4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2204      	movs	r2, #4
 80052a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a7a      	ldr	r2, [pc, #488]	@ (800549c <HAL_DMA_IRQHandler+0xa08>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d04a      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a79      	ldr	r2, [pc, #484]	@ (80054a0 <HAL_DMA_IRQHandler+0xa0c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d045      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a77      	ldr	r2, [pc, #476]	@ (80054a4 <HAL_DMA_IRQHandler+0xa10>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d040      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a76      	ldr	r2, [pc, #472]	@ (80054a8 <HAL_DMA_IRQHandler+0xa14>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d03b      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a74      	ldr	r2, [pc, #464]	@ (80054ac <HAL_DMA_IRQHandler+0xa18>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d036      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a73      	ldr	r2, [pc, #460]	@ (80054b0 <HAL_DMA_IRQHandler+0xa1c>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d031      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a71      	ldr	r2, [pc, #452]	@ (80054b4 <HAL_DMA_IRQHandler+0xa20>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d02c      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a70      	ldr	r2, [pc, #448]	@ (80054b8 <HAL_DMA_IRQHandler+0xa24>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d027      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a6e      	ldr	r2, [pc, #440]	@ (80054bc <HAL_DMA_IRQHandler+0xa28>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d022      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a6d      	ldr	r2, [pc, #436]	@ (80054c0 <HAL_DMA_IRQHandler+0xa2c>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d01d      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a6b      	ldr	r2, [pc, #428]	@ (80054c4 <HAL_DMA_IRQHandler+0xa30>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d018      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a6a      	ldr	r2, [pc, #424]	@ (80054c8 <HAL_DMA_IRQHandler+0xa34>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d013      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a68      	ldr	r2, [pc, #416]	@ (80054cc <HAL_DMA_IRQHandler+0xa38>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00e      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a67      	ldr	r2, [pc, #412]	@ (80054d0 <HAL_DMA_IRQHandler+0xa3c>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d009      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a65      	ldr	r2, [pc, #404]	@ (80054d4 <HAL_DMA_IRQHandler+0xa40>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d004      	beq.n	800534c <HAL_DMA_IRQHandler+0x8b8>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a64      	ldr	r2, [pc, #400]	@ (80054d8 <HAL_DMA_IRQHandler+0xa44>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d108      	bne.n	800535e <HAL_DMA_IRQHandler+0x8ca>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 0201 	bic.w	r2, r2, #1
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	e007      	b.n	800536e <HAL_DMA_IRQHandler+0x8da>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f022 0201 	bic.w	r2, r2, #1
 800536c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	3301      	adds	r3, #1
 8005372:	60fb      	str	r3, [r7, #12]
 8005374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005376:	429a      	cmp	r2, r3
 8005378:	d307      	bcc.n	800538a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1f2      	bne.n	800536e <HAL_DMA_IRQHandler+0x8da>
 8005388:	e000      	b.n	800538c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800538a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d004      	beq.n	80053a4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2203      	movs	r2, #3
 800539e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80053a2:	e003      	b.n	80053ac <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 8272 	beq.w	80058a2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	4798      	blx	r3
 80053c6:	e26c      	b.n	80058a2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a43      	ldr	r2, [pc, #268]	@ (80054dc <HAL_DMA_IRQHandler+0xa48>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d022      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a42      	ldr	r2, [pc, #264]	@ (80054e0 <HAL_DMA_IRQHandler+0xa4c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d01d      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a40      	ldr	r2, [pc, #256]	@ (80054e4 <HAL_DMA_IRQHandler+0xa50>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d018      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a3f      	ldr	r2, [pc, #252]	@ (80054e8 <HAL_DMA_IRQHandler+0xa54>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d013      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a3d      	ldr	r2, [pc, #244]	@ (80054ec <HAL_DMA_IRQHandler+0xa58>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00e      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a3c      	ldr	r2, [pc, #240]	@ (80054f0 <HAL_DMA_IRQHandler+0xa5c>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d009      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a3a      	ldr	r2, [pc, #232]	@ (80054f4 <HAL_DMA_IRQHandler+0xa60>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d004      	beq.n	8005418 <HAL_DMA_IRQHandler+0x984>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a39      	ldr	r2, [pc, #228]	@ (80054f8 <HAL_DMA_IRQHandler+0xa64>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d101      	bne.n	800541c <HAL_DMA_IRQHandler+0x988>
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <HAL_DMA_IRQHandler+0x98a>
 800541c:	2300      	movs	r3, #0
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 823f 	beq.w	80058a2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005430:	f003 031f 	and.w	r3, r3, #31
 8005434:	2204      	movs	r2, #4
 8005436:	409a      	lsls	r2, r3
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	4013      	ands	r3, r2
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 80cd 	beq.w	80055dc <HAL_DMA_IRQHandler+0xb48>
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 80c7 	beq.w	80055dc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005452:	f003 031f 	and.w	r3, r3, #31
 8005456:	2204      	movs	r2, #4
 8005458:	409a      	lsls	r2, r3
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d049      	beq.n	80054fc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d109      	bne.n	8005486 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005476:	2b00      	cmp	r3, #0
 8005478:	f000 8210 	beq.w	800589c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005484:	e20a      	b.n	800589c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 8206 	beq.w	800589c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005498:	e200      	b.n	800589c <HAL_DMA_IRQHandler+0xe08>
 800549a:	bf00      	nop
 800549c:	40020010 	.word	0x40020010
 80054a0:	40020028 	.word	0x40020028
 80054a4:	40020040 	.word	0x40020040
 80054a8:	40020058 	.word	0x40020058
 80054ac:	40020070 	.word	0x40020070
 80054b0:	40020088 	.word	0x40020088
 80054b4:	400200a0 	.word	0x400200a0
 80054b8:	400200b8 	.word	0x400200b8
 80054bc:	40020410 	.word	0x40020410
 80054c0:	40020428 	.word	0x40020428
 80054c4:	40020440 	.word	0x40020440
 80054c8:	40020458 	.word	0x40020458
 80054cc:	40020470 	.word	0x40020470
 80054d0:	40020488 	.word	0x40020488
 80054d4:	400204a0 	.word	0x400204a0
 80054d8:	400204b8 	.word	0x400204b8
 80054dc:	58025408 	.word	0x58025408
 80054e0:	5802541c 	.word	0x5802541c
 80054e4:	58025430 	.word	0x58025430
 80054e8:	58025444 	.word	0x58025444
 80054ec:	58025458 	.word	0x58025458
 80054f0:	5802546c 	.word	0x5802546c
 80054f4:	58025480 	.word	0x58025480
 80054f8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f003 0320 	and.w	r3, r3, #32
 8005502:	2b00      	cmp	r3, #0
 8005504:	d160      	bne.n	80055c8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a7f      	ldr	r2, [pc, #508]	@ (8005708 <HAL_DMA_IRQHandler+0xc74>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d04a      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a7d      	ldr	r2, [pc, #500]	@ (800570c <HAL_DMA_IRQHandler+0xc78>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d045      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a7c      	ldr	r2, [pc, #496]	@ (8005710 <HAL_DMA_IRQHandler+0xc7c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d040      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a7a      	ldr	r2, [pc, #488]	@ (8005714 <HAL_DMA_IRQHandler+0xc80>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d03b      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a79      	ldr	r2, [pc, #484]	@ (8005718 <HAL_DMA_IRQHandler+0xc84>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d036      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a77      	ldr	r2, [pc, #476]	@ (800571c <HAL_DMA_IRQHandler+0xc88>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d031      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a76      	ldr	r2, [pc, #472]	@ (8005720 <HAL_DMA_IRQHandler+0xc8c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d02c      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a74      	ldr	r2, [pc, #464]	@ (8005724 <HAL_DMA_IRQHandler+0xc90>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d027      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a73      	ldr	r2, [pc, #460]	@ (8005728 <HAL_DMA_IRQHandler+0xc94>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d022      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a71      	ldr	r2, [pc, #452]	@ (800572c <HAL_DMA_IRQHandler+0xc98>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d01d      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a70      	ldr	r2, [pc, #448]	@ (8005730 <HAL_DMA_IRQHandler+0xc9c>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d018      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a6e      	ldr	r2, [pc, #440]	@ (8005734 <HAL_DMA_IRQHandler+0xca0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d013      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a6d      	ldr	r2, [pc, #436]	@ (8005738 <HAL_DMA_IRQHandler+0xca4>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d00e      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a6b      	ldr	r2, [pc, #428]	@ (800573c <HAL_DMA_IRQHandler+0xca8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d009      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a6a      	ldr	r2, [pc, #424]	@ (8005740 <HAL_DMA_IRQHandler+0xcac>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d004      	beq.n	80055a6 <HAL_DMA_IRQHandler+0xb12>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a68      	ldr	r2, [pc, #416]	@ (8005744 <HAL_DMA_IRQHandler+0xcb0>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d108      	bne.n	80055b8 <HAL_DMA_IRQHandler+0xb24>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 0208 	bic.w	r2, r2, #8
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	e007      	b.n	80055c8 <HAL_DMA_IRQHandler+0xb34>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0204 	bic.w	r2, r2, #4
 80055c6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 8165 	beq.w	800589c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055da:	e15f      	b.n	800589c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055e0:	f003 031f 	and.w	r3, r3, #31
 80055e4:	2202      	movs	r2, #2
 80055e6:	409a      	lsls	r2, r3
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	4013      	ands	r3, r2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 80c5 	beq.w	800577c <HAL_DMA_IRQHandler+0xce8>
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 80bf 	beq.w	800577c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005602:	f003 031f 	and.w	r3, r3, #31
 8005606:	2202      	movs	r2, #2
 8005608:	409a      	lsls	r2, r3
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d018      	beq.n	800564a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d109      	bne.n	8005636 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 813a 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005634:	e134      	b.n	80058a0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 8130 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005648:	e12a      	b.n	80058a0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f003 0320 	and.w	r3, r3, #32
 8005650:	2b00      	cmp	r3, #0
 8005652:	f040 8089 	bne.w	8005768 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a2b      	ldr	r2, [pc, #172]	@ (8005708 <HAL_DMA_IRQHandler+0xc74>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d04a      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a29      	ldr	r2, [pc, #164]	@ (800570c <HAL_DMA_IRQHandler+0xc78>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d045      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a28      	ldr	r2, [pc, #160]	@ (8005710 <HAL_DMA_IRQHandler+0xc7c>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d040      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a26      	ldr	r2, [pc, #152]	@ (8005714 <HAL_DMA_IRQHandler+0xc80>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d03b      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a25      	ldr	r2, [pc, #148]	@ (8005718 <HAL_DMA_IRQHandler+0xc84>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d036      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a23      	ldr	r2, [pc, #140]	@ (800571c <HAL_DMA_IRQHandler+0xc88>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d031      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a22      	ldr	r2, [pc, #136]	@ (8005720 <HAL_DMA_IRQHandler+0xc8c>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d02c      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a20      	ldr	r2, [pc, #128]	@ (8005724 <HAL_DMA_IRQHandler+0xc90>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d027      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005728 <HAL_DMA_IRQHandler+0xc94>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d022      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1d      	ldr	r2, [pc, #116]	@ (800572c <HAL_DMA_IRQHandler+0xc98>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d01d      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a1c      	ldr	r2, [pc, #112]	@ (8005730 <HAL_DMA_IRQHandler+0xc9c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d018      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a1a      	ldr	r2, [pc, #104]	@ (8005734 <HAL_DMA_IRQHandler+0xca0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d013      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a19      	ldr	r2, [pc, #100]	@ (8005738 <HAL_DMA_IRQHandler+0xca4>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00e      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a17      	ldr	r2, [pc, #92]	@ (800573c <HAL_DMA_IRQHandler+0xca8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d009      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a16      	ldr	r2, [pc, #88]	@ (8005740 <HAL_DMA_IRQHandler+0xcac>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d004      	beq.n	80056f6 <HAL_DMA_IRQHandler+0xc62>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a14      	ldr	r2, [pc, #80]	@ (8005744 <HAL_DMA_IRQHandler+0xcb0>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d128      	bne.n	8005748 <HAL_DMA_IRQHandler+0xcb4>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0214 	bic.w	r2, r2, #20
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	e027      	b.n	8005758 <HAL_DMA_IRQHandler+0xcc4>
 8005708:	40020010 	.word	0x40020010
 800570c:	40020028 	.word	0x40020028
 8005710:	40020040 	.word	0x40020040
 8005714:	40020058 	.word	0x40020058
 8005718:	40020070 	.word	0x40020070
 800571c:	40020088 	.word	0x40020088
 8005720:	400200a0 	.word	0x400200a0
 8005724:	400200b8 	.word	0x400200b8
 8005728:	40020410 	.word	0x40020410
 800572c:	40020428 	.word	0x40020428
 8005730:	40020440 	.word	0x40020440
 8005734:	40020458 	.word	0x40020458
 8005738:	40020470 	.word	0x40020470
 800573c:	40020488 	.word	0x40020488
 8005740:	400204a0 	.word	0x400204a0
 8005744:	400204b8 	.word	0x400204b8
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 020a 	bic.w	r2, r2, #10
 8005756:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8097 	beq.w	80058a0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800577a:	e091      	b.n	80058a0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005780:	f003 031f 	and.w	r3, r3, #31
 8005784:	2208      	movs	r2, #8
 8005786:	409a      	lsls	r2, r3
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	4013      	ands	r3, r2
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 8088 	beq.w	80058a2 <HAL_DMA_IRQHandler+0xe0e>
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8082 	beq.w	80058a2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a41      	ldr	r2, [pc, #260]	@ (80058a8 <HAL_DMA_IRQHandler+0xe14>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d04a      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a3f      	ldr	r2, [pc, #252]	@ (80058ac <HAL_DMA_IRQHandler+0xe18>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d045      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a3e      	ldr	r2, [pc, #248]	@ (80058b0 <HAL_DMA_IRQHandler+0xe1c>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d040      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a3c      	ldr	r2, [pc, #240]	@ (80058b4 <HAL_DMA_IRQHandler+0xe20>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d03b      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a3b      	ldr	r2, [pc, #236]	@ (80058b8 <HAL_DMA_IRQHandler+0xe24>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d036      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a39      	ldr	r2, [pc, #228]	@ (80058bc <HAL_DMA_IRQHandler+0xe28>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d031      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a38      	ldr	r2, [pc, #224]	@ (80058c0 <HAL_DMA_IRQHandler+0xe2c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d02c      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a36      	ldr	r2, [pc, #216]	@ (80058c4 <HAL_DMA_IRQHandler+0xe30>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d027      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a35      	ldr	r2, [pc, #212]	@ (80058c8 <HAL_DMA_IRQHandler+0xe34>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d022      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a33      	ldr	r2, [pc, #204]	@ (80058cc <HAL_DMA_IRQHandler+0xe38>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d01d      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a32      	ldr	r2, [pc, #200]	@ (80058d0 <HAL_DMA_IRQHandler+0xe3c>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d018      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a30      	ldr	r2, [pc, #192]	@ (80058d4 <HAL_DMA_IRQHandler+0xe40>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d013      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a2f      	ldr	r2, [pc, #188]	@ (80058d8 <HAL_DMA_IRQHandler+0xe44>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00e      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a2d      	ldr	r2, [pc, #180]	@ (80058dc <HAL_DMA_IRQHandler+0xe48>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d009      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a2c      	ldr	r2, [pc, #176]	@ (80058e0 <HAL_DMA_IRQHandler+0xe4c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d004      	beq.n	800583e <HAL_DMA_IRQHandler+0xdaa>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a2a      	ldr	r2, [pc, #168]	@ (80058e4 <HAL_DMA_IRQHandler+0xe50>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d108      	bne.n	8005850 <HAL_DMA_IRQHandler+0xdbc>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 021c 	bic.w	r2, r2, #28
 800584c:	601a      	str	r2, [r3, #0]
 800584e:	e007      	b.n	8005860 <HAL_DMA_IRQHandler+0xdcc>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 020e 	bic.w	r2, r2, #14
 800585e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005864:	f003 031f 	and.w	r3, r3, #31
 8005868:	2201      	movs	r2, #1
 800586a:	409a      	lsls	r2, r3
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800588a:	2b00      	cmp	r3, #0
 800588c:	d009      	beq.n	80058a2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	4798      	blx	r3
 8005896:	e004      	b.n	80058a2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005898:	bf00      	nop
 800589a:	e002      	b.n	80058a2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800589c:	bf00      	nop
 800589e:	e000      	b.n	80058a2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058a0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80058a2:	3728      	adds	r7, #40	@ 0x28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	40020010 	.word	0x40020010
 80058ac:	40020028 	.word	0x40020028
 80058b0:	40020040 	.word	0x40020040
 80058b4:	40020058 	.word	0x40020058
 80058b8:	40020070 	.word	0x40020070
 80058bc:	40020088 	.word	0x40020088
 80058c0:	400200a0 	.word	0x400200a0
 80058c4:	400200b8 	.word	0x400200b8
 80058c8:	40020410 	.word	0x40020410
 80058cc:	40020428 	.word	0x40020428
 80058d0:	40020440 	.word	0x40020440
 80058d4:	40020458 	.word	0x40020458
 80058d8:	40020470 	.word	0x40020470
 80058dc:	40020488 	.word	0x40020488
 80058e0:	400204a0 	.word	0x400204a0
 80058e4:	400204b8 	.word	0x400204b8

080058e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a42      	ldr	r2, [pc, #264]	@ (8005a00 <DMA_CalcBaseAndBitshift+0x118>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d04a      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a41      	ldr	r2, [pc, #260]	@ (8005a04 <DMA_CalcBaseAndBitshift+0x11c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d045      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a3f      	ldr	r2, [pc, #252]	@ (8005a08 <DMA_CalcBaseAndBitshift+0x120>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d040      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a3e      	ldr	r2, [pc, #248]	@ (8005a0c <DMA_CalcBaseAndBitshift+0x124>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d03b      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a10 <DMA_CalcBaseAndBitshift+0x128>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d036      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a3b      	ldr	r2, [pc, #236]	@ (8005a14 <DMA_CalcBaseAndBitshift+0x12c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d031      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a39      	ldr	r2, [pc, #228]	@ (8005a18 <DMA_CalcBaseAndBitshift+0x130>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d02c      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a38      	ldr	r2, [pc, #224]	@ (8005a1c <DMA_CalcBaseAndBitshift+0x134>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d027      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a36      	ldr	r2, [pc, #216]	@ (8005a20 <DMA_CalcBaseAndBitshift+0x138>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d022      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a35      	ldr	r2, [pc, #212]	@ (8005a24 <DMA_CalcBaseAndBitshift+0x13c>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d01d      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a33      	ldr	r2, [pc, #204]	@ (8005a28 <DMA_CalcBaseAndBitshift+0x140>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d018      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a32      	ldr	r2, [pc, #200]	@ (8005a2c <DMA_CalcBaseAndBitshift+0x144>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d013      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a30      	ldr	r2, [pc, #192]	@ (8005a30 <DMA_CalcBaseAndBitshift+0x148>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00e      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a2f      	ldr	r2, [pc, #188]	@ (8005a34 <DMA_CalcBaseAndBitshift+0x14c>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d009      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a2d      	ldr	r2, [pc, #180]	@ (8005a38 <DMA_CalcBaseAndBitshift+0x150>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d004      	beq.n	8005990 <DMA_CalcBaseAndBitshift+0xa8>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a2c      	ldr	r2, [pc, #176]	@ (8005a3c <DMA_CalcBaseAndBitshift+0x154>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d101      	bne.n	8005994 <DMA_CalcBaseAndBitshift+0xac>
 8005990:	2301      	movs	r3, #1
 8005992:	e000      	b.n	8005996 <DMA_CalcBaseAndBitshift+0xae>
 8005994:	2300      	movs	r3, #0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d024      	beq.n	80059e4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	3b10      	subs	r3, #16
 80059a2:	4a27      	ldr	r2, [pc, #156]	@ (8005a40 <DMA_CalcBaseAndBitshift+0x158>)
 80059a4:	fba2 2303 	umull	r2, r3, r2, r3
 80059a8:	091b      	lsrs	r3, r3, #4
 80059aa:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	4a24      	ldr	r2, [pc, #144]	@ (8005a44 <DMA_CalcBaseAndBitshift+0x15c>)
 80059b4:	5cd3      	ldrb	r3, [r2, r3]
 80059b6:	461a      	mov	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b03      	cmp	r3, #3
 80059c0:	d908      	bls.n	80059d4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	461a      	mov	r2, r3
 80059c8:	4b1f      	ldr	r3, [pc, #124]	@ (8005a48 <DMA_CalcBaseAndBitshift+0x160>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80059d2:	e00d      	b.n	80059f0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	461a      	mov	r2, r3
 80059da:	4b1b      	ldr	r3, [pc, #108]	@ (8005a48 <DMA_CalcBaseAndBitshift+0x160>)
 80059dc:	4013      	ands	r3, r2
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80059e2:	e005      	b.n	80059f0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	40020010 	.word	0x40020010
 8005a04:	40020028 	.word	0x40020028
 8005a08:	40020040 	.word	0x40020040
 8005a0c:	40020058 	.word	0x40020058
 8005a10:	40020070 	.word	0x40020070
 8005a14:	40020088 	.word	0x40020088
 8005a18:	400200a0 	.word	0x400200a0
 8005a1c:	400200b8 	.word	0x400200b8
 8005a20:	40020410 	.word	0x40020410
 8005a24:	40020428 	.word	0x40020428
 8005a28:	40020440 	.word	0x40020440
 8005a2c:	40020458 	.word	0x40020458
 8005a30:	40020470 	.word	0x40020470
 8005a34:	40020488 	.word	0x40020488
 8005a38:	400204a0 	.word	0x400204a0
 8005a3c:	400204b8 	.word	0x400204b8
 8005a40:	aaaaaaab 	.word	0xaaaaaaab
 8005a44:	080135bc 	.word	0x080135bc
 8005a48:	fffffc00 	.word	0xfffffc00

08005a4c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d120      	bne.n	8005aa2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d858      	bhi.n	8005b1a <DMA_CheckFifoParam+0xce>
 8005a68:	a201      	add	r2, pc, #4	@ (adr r2, 8005a70 <DMA_CheckFifoParam+0x24>)
 8005a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6e:	bf00      	nop
 8005a70:	08005a81 	.word	0x08005a81
 8005a74:	08005a93 	.word	0x08005a93
 8005a78:	08005a81 	.word	0x08005a81
 8005a7c:	08005b1b 	.word	0x08005b1b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d048      	beq.n	8005b1e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005a90:	e045      	b.n	8005b1e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a96:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005a9a:	d142      	bne.n	8005b22 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005aa0:	e03f      	b.n	8005b22 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005aaa:	d123      	bne.n	8005af4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab0:	2b03      	cmp	r3, #3
 8005ab2:	d838      	bhi.n	8005b26 <DMA_CheckFifoParam+0xda>
 8005ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8005abc <DMA_CheckFifoParam+0x70>)
 8005ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aba:	bf00      	nop
 8005abc:	08005acd 	.word	0x08005acd
 8005ac0:	08005ad3 	.word	0x08005ad3
 8005ac4:	08005acd 	.word	0x08005acd
 8005ac8:	08005ae5 	.word	0x08005ae5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	73fb      	strb	r3, [r7, #15]
        break;
 8005ad0:	e030      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d025      	beq.n	8005b2a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005ae2:	e022      	b.n	8005b2a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005aec:	d11f      	bne.n	8005b2e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005af2:	e01c      	b.n	8005b2e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d902      	bls.n	8005b02 <DMA_CheckFifoParam+0xb6>
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d003      	beq.n	8005b08 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005b00:	e018      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	73fb      	strb	r3, [r7, #15]
        break;
 8005b06:	e015      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00e      	beq.n	8005b32 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	73fb      	strb	r3, [r7, #15]
    break;
 8005b18:	e00b      	b.n	8005b32 <DMA_CheckFifoParam+0xe6>
        break;
 8005b1a:	bf00      	nop
 8005b1c:	e00a      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        break;
 8005b1e:	bf00      	nop
 8005b20:	e008      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        break;
 8005b22:	bf00      	nop
 8005b24:	e006      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        break;
 8005b26:	bf00      	nop
 8005b28:	e004      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
        break;
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
    break;
 8005b32:	bf00      	nop
    }
  }

  return status;
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop

08005b44 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a38      	ldr	r2, [pc, #224]	@ (8005c38 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d022      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a36      	ldr	r2, [pc, #216]	@ (8005c3c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d01d      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a35      	ldr	r2, [pc, #212]	@ (8005c40 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d018      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a33      	ldr	r2, [pc, #204]	@ (8005c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a32      	ldr	r2, [pc, #200]	@ (8005c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00e      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a30      	ldr	r2, [pc, #192]	@ (8005c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d009      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a2f      	ldr	r2, [pc, #188]	@ (8005c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d004      	beq.n	8005ba2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005c54 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d101      	bne.n	8005ba6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01a      	beq.n	8005be2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	3b08      	subs	r3, #8
 8005bb4:	4a28      	ldr	r2, [pc, #160]	@ (8005c58 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bba:	091b      	lsrs	r3, r3, #4
 8005bbc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4b26      	ldr	r3, [pc, #152]	@ (8005c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a24      	ldr	r2, [pc, #144]	@ (8005c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005bd0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f003 031f 	and.w	r3, r3, #31
 8005bd8:	2201      	movs	r2, #1
 8005bda:	409a      	lsls	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005be0:	e024      	b.n	8005c2c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	3b10      	subs	r3, #16
 8005bea:	4a1e      	ldr	r2, [pc, #120]	@ (8005c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005bec:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf0:	091b      	lsrs	r3, r3, #4
 8005bf2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d806      	bhi.n	8005c0a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8005c6c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d902      	bls.n	8005c0a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	3308      	adds	r3, #8
 8005c08:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	4b18      	ldr	r3, [pc, #96]	@ (8005c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005c0e:	4413      	add	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	461a      	mov	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a16      	ldr	r2, [pc, #88]	@ (8005c74 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005c1c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f003 031f 	and.w	r3, r3, #31
 8005c24:	2201      	movs	r2, #1
 8005c26:	409a      	lsls	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c2c:	bf00      	nop
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	58025408 	.word	0x58025408
 8005c3c:	5802541c 	.word	0x5802541c
 8005c40:	58025430 	.word	0x58025430
 8005c44:	58025444 	.word	0x58025444
 8005c48:	58025458 	.word	0x58025458
 8005c4c:	5802546c 	.word	0x5802546c
 8005c50:	58025480 	.word	0x58025480
 8005c54:	58025494 	.word	0x58025494
 8005c58:	cccccccd 	.word	0xcccccccd
 8005c5c:	16009600 	.word	0x16009600
 8005c60:	58025880 	.word	0x58025880
 8005c64:	aaaaaaab 	.word	0xaaaaaaab
 8005c68:	400204b8 	.word	0x400204b8
 8005c6c:	4002040f 	.word	0x4002040f
 8005c70:	10008200 	.word	0x10008200
 8005c74:	40020880 	.word	0x40020880

08005c78 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d04a      	beq.n	8005d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d847      	bhi.n	8005d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a25      	ldr	r2, [pc, #148]	@ (8005d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d022      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a24      	ldr	r2, [pc, #144]	@ (8005d34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d01d      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a22      	ldr	r2, [pc, #136]	@ (8005d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d018      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a21      	ldr	r2, [pc, #132]	@ (8005d3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d013      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a1f      	ldr	r2, [pc, #124]	@ (8005d40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d00e      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a1e      	ldr	r2, [pc, #120]	@ (8005d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d009      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8005d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d004      	beq.n	8005ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a1b      	ldr	r2, [pc, #108]	@ (8005d4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d101      	bne.n	8005ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e000      	b.n	8005cea <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00a      	beq.n	8005d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4b17      	ldr	r3, [pc, #92]	@ (8005d50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005cf2:	4413      	add	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a15      	ldr	r2, [pc, #84]	@ (8005d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005d00:	671a      	str	r2, [r3, #112]	@ 0x70
 8005d02:	e009      	b.n	8005d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4b14      	ldr	r3, [pc, #80]	@ (8005d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005d08:	4413      	add	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a11      	ldr	r2, [pc, #68]	@ (8005d5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005d16:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	409a      	lsls	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005d24:	bf00      	nop
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	58025408 	.word	0x58025408
 8005d34:	5802541c 	.word	0x5802541c
 8005d38:	58025430 	.word	0x58025430
 8005d3c:	58025444 	.word	0x58025444
 8005d40:	58025458 	.word	0x58025458
 8005d44:	5802546c 	.word	0x5802546c
 8005d48:	58025480 	.word	0x58025480
 8005d4c:	58025494 	.word	0x58025494
 8005d50:	1600963f 	.word	0x1600963f
 8005d54:	58025940 	.word	0x58025940
 8005d58:	1000823f 	.word	0x1000823f
 8005d5c:	40020940 	.word	0x40020940

08005d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b089      	sub	sp, #36	@ 0x24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005d6e:	4b89      	ldr	r3, [pc, #548]	@ (8005f94 <HAL_GPIO_Init+0x234>)
 8005d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005d72:	e194      	b.n	800609e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	2101      	movs	r1, #1
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d80:	4013      	ands	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 8186 	beq.w	8006098 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f003 0303 	and.w	r3, r3, #3
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d005      	beq.n	8005da4 <HAL_GPIO_Init+0x44>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f003 0303 	and.w	r3, r3, #3
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d130      	bne.n	8005e06 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	2203      	movs	r2, #3
 8005db0:	fa02 f303 	lsl.w	r3, r2, r3
 8005db4:	43db      	mvns	r3, r3
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	4013      	ands	r3, r2
 8005dba:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc8:	69ba      	ldr	r2, [r7, #24]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69ba      	ldr	r2, [r7, #24]
 8005dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005dda:	2201      	movs	r2, #1
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	fa02 f303 	lsl.w	r3, r2, r3
 8005de2:	43db      	mvns	r3, r3
 8005de4:	69ba      	ldr	r2, [r7, #24]
 8005de6:	4013      	ands	r3, r2
 8005de8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	091b      	lsrs	r3, r3, #4
 8005df0:	f003 0201 	and.w	r2, r3, #1
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfa:	69ba      	ldr	r2, [r7, #24]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f003 0303 	and.w	r3, r3, #3
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d017      	beq.n	8005e42 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	2203      	movs	r2, #3
 8005e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e22:	43db      	mvns	r3, r3
 8005e24:	69ba      	ldr	r2, [r7, #24]
 8005e26:	4013      	ands	r3, r2
 8005e28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	69ba      	ldr	r2, [r7, #24]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	f003 0303 	and.w	r3, r3, #3
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d123      	bne.n	8005e96 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	08da      	lsrs	r2, r3, #3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	3208      	adds	r2, #8
 8005e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	220f      	movs	r2, #15
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43db      	mvns	r3, r3
 8005e6c:	69ba      	ldr	r2, [r7, #24]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	691a      	ldr	r2, [r3, #16]
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	f003 0307 	and.w	r3, r3, #7
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	69ba      	ldr	r2, [r7, #24]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	08da      	lsrs	r2, r3, #3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	3208      	adds	r2, #8
 8005e90:	69b9      	ldr	r1, [r7, #24]
 8005e92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	005b      	lsls	r3, r3, #1
 8005ea0:	2203      	movs	r2, #3
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	43db      	mvns	r3, r3
 8005ea8:	69ba      	ldr	r2, [r7, #24]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	f003 0203 	and.w	r2, r3, #3
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	69ba      	ldr	r2, [r7, #24]
 8005ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 80e0 	beq.w	8006098 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ed8:	4b2f      	ldr	r3, [pc, #188]	@ (8005f98 <HAL_GPIO_Init+0x238>)
 8005eda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005ede:	4a2e      	ldr	r2, [pc, #184]	@ (8005f98 <HAL_GPIO_Init+0x238>)
 8005ee0:	f043 0302 	orr.w	r3, r3, #2
 8005ee4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8005f98 <HAL_GPIO_Init+0x238>)
 8005eea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	60fb      	str	r3, [r7, #12]
 8005ef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ef6:	4a29      	ldr	r2, [pc, #164]	@ (8005f9c <HAL_GPIO_Init+0x23c>)
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	089b      	lsrs	r3, r3, #2
 8005efc:	3302      	adds	r3, #2
 8005efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	220f      	movs	r2, #15
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	43db      	mvns	r3, r3
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	4013      	ands	r3, r2
 8005f18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a20      	ldr	r2, [pc, #128]	@ (8005fa0 <HAL_GPIO_Init+0x240>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d052      	beq.n	8005fc8 <HAL_GPIO_Init+0x268>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a1f      	ldr	r2, [pc, #124]	@ (8005fa4 <HAL_GPIO_Init+0x244>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d031      	beq.n	8005f8e <HAL_GPIO_Init+0x22e>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa8 <HAL_GPIO_Init+0x248>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d02b      	beq.n	8005f8a <HAL_GPIO_Init+0x22a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a1d      	ldr	r2, [pc, #116]	@ (8005fac <HAL_GPIO_Init+0x24c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d025      	beq.n	8005f86 <HAL_GPIO_Init+0x226>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb0 <HAL_GPIO_Init+0x250>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d01f      	beq.n	8005f82 <HAL_GPIO_Init+0x222>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb4 <HAL_GPIO_Init+0x254>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d019      	beq.n	8005f7e <HAL_GPIO_Init+0x21e>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a1a      	ldr	r2, [pc, #104]	@ (8005fb8 <HAL_GPIO_Init+0x258>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d013      	beq.n	8005f7a <HAL_GPIO_Init+0x21a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a19      	ldr	r2, [pc, #100]	@ (8005fbc <HAL_GPIO_Init+0x25c>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d00d      	beq.n	8005f76 <HAL_GPIO_Init+0x216>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a18      	ldr	r2, [pc, #96]	@ (8005fc0 <HAL_GPIO_Init+0x260>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d007      	beq.n	8005f72 <HAL_GPIO_Init+0x212>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a17      	ldr	r2, [pc, #92]	@ (8005fc4 <HAL_GPIO_Init+0x264>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d101      	bne.n	8005f6e <HAL_GPIO_Init+0x20e>
 8005f6a:	2309      	movs	r3, #9
 8005f6c:	e02d      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f6e:	230a      	movs	r3, #10
 8005f70:	e02b      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f72:	2308      	movs	r3, #8
 8005f74:	e029      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f76:	2307      	movs	r3, #7
 8005f78:	e027      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f7a:	2306      	movs	r3, #6
 8005f7c:	e025      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f7e:	2305      	movs	r3, #5
 8005f80:	e023      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f82:	2304      	movs	r3, #4
 8005f84:	e021      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f86:	2303      	movs	r3, #3
 8005f88:	e01f      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e01d      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e01b      	b.n	8005fca <HAL_GPIO_Init+0x26a>
 8005f92:	bf00      	nop
 8005f94:	58000080 	.word	0x58000080
 8005f98:	58024400 	.word	0x58024400
 8005f9c:	58000400 	.word	0x58000400
 8005fa0:	58020000 	.word	0x58020000
 8005fa4:	58020400 	.word	0x58020400
 8005fa8:	58020800 	.word	0x58020800
 8005fac:	58020c00 	.word	0x58020c00
 8005fb0:	58021000 	.word	0x58021000
 8005fb4:	58021400 	.word	0x58021400
 8005fb8:	58021800 	.word	0x58021800
 8005fbc:	58021c00 	.word	0x58021c00
 8005fc0:	58022000 	.word	0x58022000
 8005fc4:	58022400 	.word	0x58022400
 8005fc8:	2300      	movs	r3, #0
 8005fca:	69fa      	ldr	r2, [r7, #28]
 8005fcc:	f002 0203 	and.w	r2, r2, #3
 8005fd0:	0092      	lsls	r2, r2, #2
 8005fd2:	4093      	lsls	r3, r2
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fda:	4938      	ldr	r1, [pc, #224]	@ (80060bc <HAL_GPIO_Init+0x35c>)
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	089b      	lsrs	r3, r3, #2
 8005fe0:	3302      	adds	r3, #2
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	43db      	mvns	r3, r3
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	4313      	orrs	r3, r2
 800600c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800600e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	43db      	mvns	r3, r3
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	4013      	ands	r3, r2
 8006026:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d003      	beq.n	800603c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006034:	69ba      	ldr	r2, [r7, #24]
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	4313      	orrs	r3, r2
 800603a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800603c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	43db      	mvns	r3, r3
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4013      	ands	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006060:	69ba      	ldr	r2, [r7, #24]
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	43db      	mvns	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4013      	ands	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	3301      	adds	r3, #1
 800609c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	fa22 f303 	lsr.w	r3, r2, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f47f ae63 	bne.w	8005d74 <HAL_GPIO_Init+0x14>
  }
}
 80060ae:	bf00      	nop
 80060b0:	bf00      	nop
 80060b2:	3724      	adds	r7, #36	@ 0x24
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	58000400 	.word	0x58000400

080060c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	807b      	strh	r3, [r7, #2]
 80060cc:	4613      	mov	r3, r2
 80060ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060d0:	787b      	ldrb	r3, [r7, #1]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d003      	beq.n	80060de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060d6:	887a      	ldrh	r2, [r7, #2]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80060dc:	e003      	b.n	80060e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80060de:	887b      	ldrh	r3, [r7, #2]
 80060e0:	041a      	lsls	r2, r3, #16
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	619a      	str	r2, [r3, #24]
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	4603      	mov	r3, r0
 80060fa:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80060fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006100:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006104:	88fb      	ldrh	r3, [r7, #6]
 8006106:	4013      	ands	r3, r2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d008      	beq.n	800611e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800610c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006110:	88fb      	ldrh	r3, [r7, #6]
 8006112:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	4618      	mov	r0, r3
 800611a:	f000 f804 	bl	8006126 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800611e:	bf00      	nop
 8006120:	3708      	adds	r7, #8
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006126:	b480      	push	{r7}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	4603      	mov	r3, r0
 800612e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af02      	add	r7, sp, #8
 8006142:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e04f      	b.n	80061ee <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d106      	bne.n	8006168 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7fb ffd4 	bl	8002110 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2203      	movs	r2, #3
 800616c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f00c fa97 	bl	80126a8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6818      	ldr	r0, [r3, #0]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	7c1a      	ldrb	r2, [r3, #16]
 8006182:	f88d 2000 	strb.w	r2, [sp]
 8006186:	3304      	adds	r3, #4
 8006188:	cb0e      	ldmia	r3, {r1, r2, r3}
 800618a:	f00c f979 	bl	8012480 <USB_CoreInit>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e026      	b.n	80061ee <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2101      	movs	r1, #1
 80061a6:	4618      	mov	r0, r3
 80061a8:	f00c fa8f 	bl	80126ca <USB_SetCurrentMode>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d005      	beq.n	80061be <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2202      	movs	r2, #2
 80061b6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e017      	b.n	80061ee <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6818      	ldr	r0, [r3, #0]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	7c1a      	ldrb	r2, [r3, #16]
 80061c6:	f88d 2000 	strb.w	r2, [sp]
 80061ca:	3304      	adds	r3, #4
 80061cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061ce:	f00c ff9d 	bl	801310c <USB_HostInit>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d005      	beq.n	80061e4 <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e004      	b.n	80061ee <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b086      	sub	sp, #24
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4618      	mov	r0, r3
 800620e:	f00c feba 	bl	8012f86 <USB_GetMode>
 8006212:	4603      	mov	r3, r0
 8006214:	2b01      	cmp	r3, #1
 8006216:	f040 80fb 	bne.w	8006410 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4618      	mov	r0, r3
 8006220:	f00c fdfd 	bl	8012e1e <USB_ReadInterrupts>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	f000 80f1 	beq.w	800640e <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f00c fdf4 	bl	8012e1e <USB_ReadInterrupts>
 8006236:	4603      	mov	r3, r0
 8006238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800623c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006240:	d104      	bne.n	800624c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800624a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f00c fde4 	bl	8012e1e <USB_ReadInterrupts>
 8006256:	4603      	mov	r3, r0
 8006258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800625c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006260:	d104      	bne.n	800626c <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800626a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4618      	mov	r0, r3
 8006272:	f00c fdd4 	bl	8012e1e <USB_ReadInterrupts>
 8006276:	4603      	mov	r3, r0
 8006278:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800627c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006280:	d104      	bne.n	800628c <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800628a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4618      	mov	r0, r3
 8006292:	f00c fdc4 	bl	8012e1e <USB_ReadInterrupts>
 8006296:	4603      	mov	r3, r0
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b02      	cmp	r3, #2
 800629e:	d103      	bne.n	80062a8 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2202      	movs	r2, #2
 80062a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f00c fdb6 	bl	8012e1e <USB_ReadInterrupts>
 80062b2:	4603      	mov	r3, r0
 80062b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062bc:	d120      	bne.n	8006300 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80062c6:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d113      	bne.n	8006300 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80062d8:	2110      	movs	r1, #16
 80062da:	6938      	ldr	r0, [r7, #16]
 80062dc:	f00c fba0 	bl	8012a20 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80062e0:	6938      	ldr	r0, [r7, #16]
 80062e2:	f00c fbcf 	bl	8012a84 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	7a5b      	ldrb	r3, [r3, #9]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d105      	bne.n	80062fa <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2101      	movs	r1, #1
 80062f4:	4618      	mov	r0, r3
 80062f6:	f00c ffb3 	bl	8013260 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f89f 	bl	800643e <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4618      	mov	r0, r3
 8006306:	f00c fd8a 	bl	8012e1e <USB_ReadInterrupts>
 800630a:	4603      	mov	r3, r0
 800630c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006314:	d102      	bne.n	800631c <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f001 fcc4 	bl	8007ca4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4618      	mov	r0, r3
 8006322:	f00c fd7c 	bl	8012e1e <USB_ReadInterrupts>
 8006326:	4603      	mov	r3, r0
 8006328:	f003 0308 	and.w	r3, r3, #8
 800632c:	2b08      	cmp	r3, #8
 800632e:	d106      	bne.n	800633e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f870 	bl	8006416 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2208      	movs	r2, #8
 800633c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4618      	mov	r0, r3
 8006344:	f00c fd6b 	bl	8012e1e <USB_ReadInterrupts>
 8006348:	4603      	mov	r3, r0
 800634a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800634e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006352:	d139      	bne.n	80063c8 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4618      	mov	r0, r3
 800635a:	f00c ffbe 	bl	80132da <USB_HC_ReadInterrupt>
 800635e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006360:	2300      	movs	r3, #0
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	e025      	b.n	80063b2 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	fa22 f303 	lsr.w	r3, r2, r3
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b00      	cmp	r3, #0
 8006378:	d018      	beq.n	80063ac <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4413      	add	r3, r2
 8006382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800638c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006390:	d106      	bne.n	80063a0 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	b2db      	uxtb	r3, r3
 8006396:	4619      	mov	r1, r3
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f87c 	bl	8006496 <HCD_HC_IN_IRQHandler>
 800639e:	e005      	b.n	80063ac <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	4619      	mov	r1, r3
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fede 	bl	8007168 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	3301      	adds	r3, #1
 80063b0:	617b      	str	r3, [r7, #20]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	795b      	ldrb	r3, [r3, #5]
 80063b6:	461a      	mov	r2, r3
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d3d3      	bcc.n	8006366 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80063c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4618      	mov	r0, r3
 80063ce:	f00c fd26 	bl	8012e1e <USB_ReadInterrupts>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d101      	bne.n	80063e0 <HAL_HCD_IRQHandler+0x1ea>
 80063dc:	2301      	movs	r3, #1
 80063de:	e000      	b.n	80063e2 <HAL_HCD_IRQHandler+0x1ec>
 80063e0:	2300      	movs	r3, #0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d014      	beq.n	8006410 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699a      	ldr	r2, [r3, #24]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f022 0210 	bic.w	r2, r2, #16
 80063f4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f001 fb75 	bl	8007ae6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	699a      	ldr	r2, [r3, #24]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0210 	orr.w	r2, r2, #16
 800640a:	619a      	str	r2, [r3, #24]
 800640c:	e000      	b.n	8006410 <HAL_HCD_IRQHandler+0x21a>
      return;
 800640e:	bf00      	nop
    }
  }
}
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8006432:	bf00      	nop
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800643e:	b480      	push	{r7}
 8006440:	b083      	sub	sp, #12
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8006446:	bf00      	nop
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006466:	b480      	push	{r7}
 8006468:	b083      	sub	sp, #12
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800646e:	bf00      	nop
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800647a:	b480      	push	{r7}
 800647c:	b083      	sub	sp, #12
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
 8006482:	460b      	mov	r3, r1
 8006484:	70fb      	strb	r3, [r7, #3]
 8006486:	4613      	mov	r3, r2
 8006488:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 800648a:	bf00      	nop
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b086      	sub	sp, #24
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	460b      	mov	r3, r1
 80064a0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	78fa      	ldrb	r2, [r7, #3]
 80064b2:	4611      	mov	r1, r2
 80064b4:	4618      	mov	r0, r3
 80064b6:	f00c fcc5 	bl	8012e44 <USB_ReadChInterrupts>
 80064ba:	4603      	mov	r3, r0
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b04      	cmp	r3, #4
 80064c2:	d11a      	bne.n	80064fa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80064c4:	78fb      	ldrb	r3, [r7, #3]
 80064c6:	015a      	lsls	r2, r3, #5
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	4413      	add	r3, r2
 80064cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064d0:	461a      	mov	r2, r3
 80064d2:	2304      	movs	r3, #4
 80064d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80064d6:	78fa      	ldrb	r2, [r7, #3]
 80064d8:	6879      	ldr	r1, [r7, #4]
 80064da:	4613      	mov	r3, r2
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	440b      	add	r3, r1
 80064e4:	334d      	adds	r3, #77	@ 0x4d
 80064e6:	2207      	movs	r2, #7
 80064e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	78fa      	ldrb	r2, [r7, #3]
 80064f0:	4611      	mov	r1, r2
 80064f2:	4618      	mov	r0, r3
 80064f4:	f00c ff02 	bl	80132fc <USB_HC_Halt>
 80064f8:	e09e      	b.n	8006638 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	78fa      	ldrb	r2, [r7, #3]
 8006500:	4611      	mov	r1, r2
 8006502:	4618      	mov	r0, r3
 8006504:	f00c fc9e 	bl	8012e44 <USB_ReadChInterrupts>
 8006508:	4603      	mov	r3, r0
 800650a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006512:	d11b      	bne.n	800654c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	015a      	lsls	r2, r3, #5
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	4413      	add	r3, r2
 800651c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006520:	461a      	mov	r2, r3
 8006522:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006526:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8006528:	78fa      	ldrb	r2, [r7, #3]
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	4613      	mov	r3, r2
 800652e:	011b      	lsls	r3, r3, #4
 8006530:	1a9b      	subs	r3, r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	440b      	add	r3, r1
 8006536:	334d      	adds	r3, #77	@ 0x4d
 8006538:	2208      	movs	r2, #8
 800653a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	78fa      	ldrb	r2, [r7, #3]
 8006542:	4611      	mov	r1, r2
 8006544:	4618      	mov	r0, r3
 8006546:	f00c fed9 	bl	80132fc <USB_HC_Halt>
 800654a:	e075      	b.n	8006638 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	78fa      	ldrb	r2, [r7, #3]
 8006552:	4611      	mov	r1, r2
 8006554:	4618      	mov	r0, r3
 8006556:	f00c fc75 	bl	8012e44 <USB_ReadChInterrupts>
 800655a:	4603      	mov	r3, r0
 800655c:	f003 0308 	and.w	r3, r3, #8
 8006560:	2b08      	cmp	r3, #8
 8006562:	d11a      	bne.n	800659a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	015a      	lsls	r2, r3, #5
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	4413      	add	r3, r2
 800656c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006570:	461a      	mov	r2, r3
 8006572:	2308      	movs	r3, #8
 8006574:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006576:	78fa      	ldrb	r2, [r7, #3]
 8006578:	6879      	ldr	r1, [r7, #4]
 800657a:	4613      	mov	r3, r2
 800657c:	011b      	lsls	r3, r3, #4
 800657e:	1a9b      	subs	r3, r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	440b      	add	r3, r1
 8006584:	334d      	adds	r3, #77	@ 0x4d
 8006586:	2206      	movs	r2, #6
 8006588:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	78fa      	ldrb	r2, [r7, #3]
 8006590:	4611      	mov	r1, r2
 8006592:	4618      	mov	r0, r3
 8006594:	f00c feb2 	bl	80132fc <USB_HC_Halt>
 8006598:	e04e      	b.n	8006638 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	78fa      	ldrb	r2, [r7, #3]
 80065a0:	4611      	mov	r1, r2
 80065a2:	4618      	mov	r0, r3
 80065a4:	f00c fc4e 	bl	8012e44 <USB_ReadChInterrupts>
 80065a8:	4603      	mov	r3, r0
 80065aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065b2:	d11b      	bne.n	80065ec <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80065b4:	78fb      	ldrb	r3, [r7, #3]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065c0:	461a      	mov	r2, r3
 80065c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80065c8:	78fa      	ldrb	r2, [r7, #3]
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	4613      	mov	r3, r2
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	1a9b      	subs	r3, r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	334d      	adds	r3, #77	@ 0x4d
 80065d8:	2209      	movs	r2, #9
 80065da:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	78fa      	ldrb	r2, [r7, #3]
 80065e2:	4611      	mov	r1, r2
 80065e4:	4618      	mov	r0, r3
 80065e6:	f00c fe89 	bl	80132fc <USB_HC_Halt>
 80065ea:	e025      	b.n	8006638 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	78fa      	ldrb	r2, [r7, #3]
 80065f2:	4611      	mov	r1, r2
 80065f4:	4618      	mov	r0, r3
 80065f6:	f00c fc25 	bl	8012e44 <USB_ReadChInterrupts>
 80065fa:	4603      	mov	r3, r0
 80065fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006600:	2b80      	cmp	r3, #128	@ 0x80
 8006602:	d119      	bne.n	8006638 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006604:	78fb      	ldrb	r3, [r7, #3]
 8006606:	015a      	lsls	r2, r3, #5
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	4413      	add	r3, r2
 800660c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006610:	461a      	mov	r2, r3
 8006612:	2380      	movs	r3, #128	@ 0x80
 8006614:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006616:	78fa      	ldrb	r2, [r7, #3]
 8006618:	6879      	ldr	r1, [r7, #4]
 800661a:	4613      	mov	r3, r2
 800661c:	011b      	lsls	r3, r3, #4
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	440b      	add	r3, r1
 8006624:	334d      	adds	r3, #77	@ 0x4d
 8006626:	2207      	movs	r2, #7
 8006628:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	78fa      	ldrb	r2, [r7, #3]
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f00c fe62 	bl	80132fc <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	78fa      	ldrb	r2, [r7, #3]
 800663e:	4611      	mov	r1, r2
 8006640:	4618      	mov	r0, r3
 8006642:	f00c fbff 	bl	8012e44 <USB_ReadChInterrupts>
 8006646:	4603      	mov	r3, r0
 8006648:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800664c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006650:	d112      	bne.n	8006678 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	78fa      	ldrb	r2, [r7, #3]
 8006658:	4611      	mov	r1, r2
 800665a:	4618      	mov	r0, r3
 800665c:	f00c fe4e 	bl	80132fc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	015a      	lsls	r2, r3, #5
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	4413      	add	r3, r2
 8006668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800666c:	461a      	mov	r2, r3
 800666e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006672:	6093      	str	r3, [r2, #8]
 8006674:	f000 bd75 	b.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	78fa      	ldrb	r2, [r7, #3]
 800667e:	4611      	mov	r1, r2
 8006680:	4618      	mov	r0, r3
 8006682:	f00c fbdf 	bl	8012e44 <USB_ReadChInterrupts>
 8006686:	4603      	mov	r3, r0
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	2b01      	cmp	r3, #1
 800668e:	f040 8128 	bne.w	80068e2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006692:	78fb      	ldrb	r3, [r7, #3]
 8006694:	015a      	lsls	r2, r3, #5
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	4413      	add	r3, r2
 800669a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800669e:	461a      	mov	r2, r3
 80066a0:	2320      	movs	r3, #32
 80066a2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80066a4:	78fa      	ldrb	r2, [r7, #3]
 80066a6:	6879      	ldr	r1, [r7, #4]
 80066a8:	4613      	mov	r3, r2
 80066aa:	011b      	lsls	r3, r3, #4
 80066ac:	1a9b      	subs	r3, r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	440b      	add	r3, r1
 80066b2:	331b      	adds	r3, #27
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d119      	bne.n	80066ee <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80066ba:	78fa      	ldrb	r2, [r7, #3]
 80066bc:	6879      	ldr	r1, [r7, #4]
 80066be:	4613      	mov	r3, r2
 80066c0:	011b      	lsls	r3, r3, #4
 80066c2:	1a9b      	subs	r3, r3, r2
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	440b      	add	r3, r1
 80066c8:	331b      	adds	r3, #27
 80066ca:	2200      	movs	r2, #0
 80066cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	78fa      	ldrb	r2, [r7, #3]
 80066de:	0151      	lsls	r1, r2, #5
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	440a      	add	r2, r1
 80066e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066ec:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	799b      	ldrb	r3, [r3, #6]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d01b      	beq.n	800672e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	6879      	ldr	r1, [r7, #4]
 80066fa:	4613      	mov	r3, r2
 80066fc:	011b      	lsls	r3, r3, #4
 80066fe:	1a9b      	subs	r3, r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	440b      	add	r3, r1
 8006704:	3330      	adds	r3, #48	@ 0x30
 8006706:	6819      	ldr	r1, [r3, #0]
 8006708:	78fb      	ldrb	r3, [r7, #3]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	4413      	add	r3, r2
 8006710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800671a:	78fa      	ldrb	r2, [r7, #3]
 800671c:	1ac9      	subs	r1, r1, r3
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4613      	mov	r3, r2
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	1a9b      	subs	r3, r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4403      	add	r3, r0
 800672a:	3338      	adds	r3, #56	@ 0x38
 800672c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800672e:	78fa      	ldrb	r2, [r7, #3]
 8006730:	6879      	ldr	r1, [r7, #4]
 8006732:	4613      	mov	r3, r2
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	1a9b      	subs	r3, r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	440b      	add	r3, r1
 800673c:	334d      	adds	r3, #77	@ 0x4d
 800673e:	2201      	movs	r2, #1
 8006740:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8006742:	78fa      	ldrb	r2, [r7, #3]
 8006744:	6879      	ldr	r1, [r7, #4]
 8006746:	4613      	mov	r3, r2
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	1a9b      	subs	r3, r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	440b      	add	r3, r1
 8006750:	3344      	adds	r3, #68	@ 0x44
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006756:	78fb      	ldrb	r3, [r7, #3]
 8006758:	015a      	lsls	r2, r3, #5
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	4413      	add	r3, r2
 800675e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006762:	461a      	mov	r2, r3
 8006764:	2301      	movs	r3, #1
 8006766:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006768:	78fa      	ldrb	r2, [r7, #3]
 800676a:	6879      	ldr	r1, [r7, #4]
 800676c:	4613      	mov	r3, r2
 800676e:	011b      	lsls	r3, r3, #4
 8006770:	1a9b      	subs	r3, r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	440b      	add	r3, r1
 8006776:	3326      	adds	r3, #38	@ 0x26
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00a      	beq.n	8006794 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800677e:	78fa      	ldrb	r2, [r7, #3]
 8006780:	6879      	ldr	r1, [r7, #4]
 8006782:	4613      	mov	r3, r2
 8006784:	011b      	lsls	r3, r3, #4
 8006786:	1a9b      	subs	r3, r3, r2
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	440b      	add	r3, r1
 800678c:	3326      	adds	r3, #38	@ 0x26
 800678e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006790:	2b02      	cmp	r3, #2
 8006792:	d110      	bne.n	80067b6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	78fa      	ldrb	r2, [r7, #3]
 800679a:	4611      	mov	r1, r2
 800679c:	4618      	mov	r0, r3
 800679e:	f00c fdad 	bl	80132fc <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80067a2:	78fb      	ldrb	r3, [r7, #3]
 80067a4:	015a      	lsls	r2, r3, #5
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	4413      	add	r3, r2
 80067aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ae:	461a      	mov	r2, r3
 80067b0:	2310      	movs	r3, #16
 80067b2:	6093      	str	r3, [r2, #8]
 80067b4:	e03d      	b.n	8006832 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80067b6:	78fa      	ldrb	r2, [r7, #3]
 80067b8:	6879      	ldr	r1, [r7, #4]
 80067ba:	4613      	mov	r3, r2
 80067bc:	011b      	lsls	r3, r3, #4
 80067be:	1a9b      	subs	r3, r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	440b      	add	r3, r1
 80067c4:	3326      	adds	r3, #38	@ 0x26
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	2b03      	cmp	r3, #3
 80067ca:	d00a      	beq.n	80067e2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80067cc:	78fa      	ldrb	r2, [r7, #3]
 80067ce:	6879      	ldr	r1, [r7, #4]
 80067d0:	4613      	mov	r3, r2
 80067d2:	011b      	lsls	r3, r3, #4
 80067d4:	1a9b      	subs	r3, r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	440b      	add	r3, r1
 80067da:	3326      	adds	r3, #38	@ 0x26
 80067dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d127      	bne.n	8006832 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80067e2:	78fb      	ldrb	r3, [r7, #3]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	78fa      	ldrb	r2, [r7, #3]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006800:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006802:	78fa      	ldrb	r2, [r7, #3]
 8006804:	6879      	ldr	r1, [r7, #4]
 8006806:	4613      	mov	r3, r2
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	1a9b      	subs	r3, r3, r2
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	440b      	add	r3, r1
 8006810:	334c      	adds	r3, #76	@ 0x4c
 8006812:	2201      	movs	r2, #1
 8006814:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006816:	78fa      	ldrb	r2, [r7, #3]
 8006818:	6879      	ldr	r1, [r7, #4]
 800681a:	4613      	mov	r3, r2
 800681c:	011b      	lsls	r3, r3, #4
 800681e:	1a9b      	subs	r3, r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	440b      	add	r3, r1
 8006824:	334c      	adds	r3, #76	@ 0x4c
 8006826:	781a      	ldrb	r2, [r3, #0]
 8006828:	78fb      	ldrb	r3, [r7, #3]
 800682a:	4619      	mov	r1, r3
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fe24 	bl	800647a <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	799b      	ldrb	r3, [r3, #6]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d13b      	bne.n	80068b2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800683a:	78fa      	ldrb	r2, [r7, #3]
 800683c:	6879      	ldr	r1, [r7, #4]
 800683e:	4613      	mov	r3, r2
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	1a9b      	subs	r3, r3, r2
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	440b      	add	r3, r1
 8006848:	3338      	adds	r3, #56	@ 0x38
 800684a:	6819      	ldr	r1, [r3, #0]
 800684c:	78fa      	ldrb	r2, [r7, #3]
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	4613      	mov	r3, r2
 8006852:	011b      	lsls	r3, r3, #4
 8006854:	1a9b      	subs	r3, r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4403      	add	r3, r0
 800685a:	3328      	adds	r3, #40	@ 0x28
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	440b      	add	r3, r1
 8006860:	1e59      	subs	r1, r3, #1
 8006862:	78fa      	ldrb	r2, [r7, #3]
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	4613      	mov	r3, r2
 8006868:	011b      	lsls	r3, r3, #4
 800686a:	1a9b      	subs	r3, r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4403      	add	r3, r0
 8006870:	3328      	adds	r3, #40	@ 0x28
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	fbb1 f3f3 	udiv	r3, r1, r3
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 8470 	beq.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8006882:	78fa      	ldrb	r2, [r7, #3]
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	4613      	mov	r3, r2
 8006888:	011b      	lsls	r3, r3, #4
 800688a:	1a9b      	subs	r3, r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	440b      	add	r3, r1
 8006890:	333c      	adds	r3, #60	@ 0x3c
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	78fa      	ldrb	r2, [r7, #3]
 8006896:	f083 0301 	eor.w	r3, r3, #1
 800689a:	b2d8      	uxtb	r0, r3
 800689c:	6879      	ldr	r1, [r7, #4]
 800689e:	4613      	mov	r3, r2
 80068a0:	011b      	lsls	r3, r3, #4
 80068a2:	1a9b      	subs	r3, r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	440b      	add	r3, r1
 80068a8:	333c      	adds	r3, #60	@ 0x3c
 80068aa:	4602      	mov	r2, r0
 80068ac:	701a      	strb	r2, [r3, #0]
 80068ae:	f000 bc58 	b.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80068b2:	78fa      	ldrb	r2, [r7, #3]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	333c      	adds	r3, #60	@ 0x3c
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	78fa      	ldrb	r2, [r7, #3]
 80068c6:	f083 0301 	eor.w	r3, r3, #1
 80068ca:	b2d8      	uxtb	r0, r3
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	4613      	mov	r3, r2
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	1a9b      	subs	r3, r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	440b      	add	r3, r1
 80068d8:	333c      	adds	r3, #60	@ 0x3c
 80068da:	4602      	mov	r2, r0
 80068dc:	701a      	strb	r2, [r3, #0]
 80068de:	f000 bc40 	b.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	78fa      	ldrb	r2, [r7, #3]
 80068e8:	4611      	mov	r1, r2
 80068ea:	4618      	mov	r0, r3
 80068ec:	f00c faaa 	bl	8012e44 <USB_ReadChInterrupts>
 80068f0:	4603      	mov	r3, r0
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b20      	cmp	r3, #32
 80068f8:	d131      	bne.n	800695e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80068fa:	78fb      	ldrb	r3, [r7, #3]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4413      	add	r3, r2
 8006902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006906:	461a      	mov	r2, r3
 8006908:	2320      	movs	r3, #32
 800690a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800690c:	78fa      	ldrb	r2, [r7, #3]
 800690e:	6879      	ldr	r1, [r7, #4]
 8006910:	4613      	mov	r3, r2
 8006912:	011b      	lsls	r3, r3, #4
 8006914:	1a9b      	subs	r3, r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	440b      	add	r3, r1
 800691a:	331a      	adds	r3, #26
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	2b01      	cmp	r3, #1
 8006920:	f040 841f 	bne.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8006924:	78fa      	ldrb	r2, [r7, #3]
 8006926:	6879      	ldr	r1, [r7, #4]
 8006928:	4613      	mov	r3, r2
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	440b      	add	r3, r1
 8006932:	331b      	adds	r3, #27
 8006934:	2201      	movs	r2, #1
 8006936:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006938:	78fa      	ldrb	r2, [r7, #3]
 800693a:	6879      	ldr	r1, [r7, #4]
 800693c:	4613      	mov	r3, r2
 800693e:	011b      	lsls	r3, r3, #4
 8006940:	1a9b      	subs	r3, r3, r2
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	440b      	add	r3, r1
 8006946:	334d      	adds	r3, #77	@ 0x4d
 8006948:	2203      	movs	r2, #3
 800694a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	78fa      	ldrb	r2, [r7, #3]
 8006952:	4611      	mov	r1, r2
 8006954:	4618      	mov	r0, r3
 8006956:	f00c fcd1 	bl	80132fc <USB_HC_Halt>
 800695a:	f000 bc02 	b.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	78fa      	ldrb	r2, [r7, #3]
 8006964:	4611      	mov	r1, r2
 8006966:	4618      	mov	r0, r3
 8006968:	f00c fa6c 	bl	8012e44 <USB_ReadChInterrupts>
 800696c:	4603      	mov	r3, r0
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b02      	cmp	r3, #2
 8006974:	f040 8305 	bne.w	8006f82 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006978:	78fb      	ldrb	r3, [r7, #3]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	4413      	add	r3, r2
 8006980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006984:	461a      	mov	r2, r3
 8006986:	2302      	movs	r3, #2
 8006988:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800698a:	78fa      	ldrb	r2, [r7, #3]
 800698c:	6879      	ldr	r1, [r7, #4]
 800698e:	4613      	mov	r3, r2
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	1a9b      	subs	r3, r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	440b      	add	r3, r1
 8006998:	334d      	adds	r3, #77	@ 0x4d
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d114      	bne.n	80069ca <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80069a0:	78fa      	ldrb	r2, [r7, #3]
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	4613      	mov	r3, r2
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	1a9b      	subs	r3, r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	334d      	adds	r3, #77	@ 0x4d
 80069b0:	2202      	movs	r2, #2
 80069b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80069b4:	78fa      	ldrb	r2, [r7, #3]
 80069b6:	6879      	ldr	r1, [r7, #4]
 80069b8:	4613      	mov	r3, r2
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	1a9b      	subs	r3, r3, r2
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	440b      	add	r3, r1
 80069c2:	334c      	adds	r3, #76	@ 0x4c
 80069c4:	2201      	movs	r2, #1
 80069c6:	701a      	strb	r2, [r3, #0]
 80069c8:	e2cc      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80069ca:	78fa      	ldrb	r2, [r7, #3]
 80069cc:	6879      	ldr	r1, [r7, #4]
 80069ce:	4613      	mov	r3, r2
 80069d0:	011b      	lsls	r3, r3, #4
 80069d2:	1a9b      	subs	r3, r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	440b      	add	r3, r1
 80069d8:	334d      	adds	r3, #77	@ 0x4d
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	2b06      	cmp	r3, #6
 80069de:	d114      	bne.n	8006a0a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80069e0:	78fa      	ldrb	r2, [r7, #3]
 80069e2:	6879      	ldr	r1, [r7, #4]
 80069e4:	4613      	mov	r3, r2
 80069e6:	011b      	lsls	r3, r3, #4
 80069e8:	1a9b      	subs	r3, r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	440b      	add	r3, r1
 80069ee:	334d      	adds	r3, #77	@ 0x4d
 80069f0:	2202      	movs	r2, #2
 80069f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80069f4:	78fa      	ldrb	r2, [r7, #3]
 80069f6:	6879      	ldr	r1, [r7, #4]
 80069f8:	4613      	mov	r3, r2
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	1a9b      	subs	r3, r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	440b      	add	r3, r1
 8006a02:	334c      	adds	r3, #76	@ 0x4c
 8006a04:	2205      	movs	r2, #5
 8006a06:	701a      	strb	r2, [r3, #0]
 8006a08:	e2ac      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006a0a:	78fa      	ldrb	r2, [r7, #3]
 8006a0c:	6879      	ldr	r1, [r7, #4]
 8006a0e:	4613      	mov	r3, r2
 8006a10:	011b      	lsls	r3, r3, #4
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	440b      	add	r3, r1
 8006a18:	334d      	adds	r3, #77	@ 0x4d
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	2b07      	cmp	r3, #7
 8006a1e:	d00b      	beq.n	8006a38 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006a20:	78fa      	ldrb	r2, [r7, #3]
 8006a22:	6879      	ldr	r1, [r7, #4]
 8006a24:	4613      	mov	r3, r2
 8006a26:	011b      	lsls	r3, r3, #4
 8006a28:	1a9b      	subs	r3, r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	440b      	add	r3, r1
 8006a2e:	334d      	adds	r3, #77	@ 0x4d
 8006a30:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006a32:	2b09      	cmp	r3, #9
 8006a34:	f040 80a6 	bne.w	8006b84 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a38:	78fa      	ldrb	r2, [r7, #3]
 8006a3a:	6879      	ldr	r1, [r7, #4]
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	011b      	lsls	r3, r3, #4
 8006a40:	1a9b      	subs	r3, r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	440b      	add	r3, r1
 8006a46:	334d      	adds	r3, #77	@ 0x4d
 8006a48:	2202      	movs	r2, #2
 8006a4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006a4c:	78fa      	ldrb	r2, [r7, #3]
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	4613      	mov	r3, r2
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	1a9b      	subs	r3, r3, r2
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	440b      	add	r3, r1
 8006a5a:	3344      	adds	r3, #68	@ 0x44
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	1c59      	adds	r1, r3, #1
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	011b      	lsls	r3, r3, #4
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4403      	add	r3, r0
 8006a6c:	3344      	adds	r3, #68	@ 0x44
 8006a6e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006a70:	78fa      	ldrb	r2, [r7, #3]
 8006a72:	6879      	ldr	r1, [r7, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	3344      	adds	r3, #68	@ 0x44
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d943      	bls.n	8006b0e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006a86:	78fa      	ldrb	r2, [r7, #3]
 8006a88:	6879      	ldr	r1, [r7, #4]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	011b      	lsls	r3, r3, #4
 8006a8e:	1a9b      	subs	r3, r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	440b      	add	r3, r1
 8006a94:	3344      	adds	r3, #68	@ 0x44
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8006a9a:	78fa      	ldrb	r2, [r7, #3]
 8006a9c:	6879      	ldr	r1, [r7, #4]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	011b      	lsls	r3, r3, #4
 8006aa2:	1a9b      	subs	r3, r3, r2
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	440b      	add	r3, r1
 8006aa8:	331a      	adds	r3, #26
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d123      	bne.n	8006af8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8006ab0:	78fa      	ldrb	r2, [r7, #3]
 8006ab2:	6879      	ldr	r1, [r7, #4]
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	011b      	lsls	r3, r3, #4
 8006ab8:	1a9b      	subs	r3, r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	440b      	add	r3, r1
 8006abe:	331b      	adds	r3, #27
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8006ac4:	78fa      	ldrb	r2, [r7, #3]
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	011b      	lsls	r3, r3, #4
 8006acc:	1a9b      	subs	r3, r3, r2
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	440b      	add	r3, r1
 8006ad2:	331c      	adds	r3, #28
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006ad8:	78fb      	ldrb	r3, [r7, #3]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	78fa      	ldrb	r2, [r7, #3]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006af6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006af8:	78fa      	ldrb	r2, [r7, #3]
 8006afa:	6879      	ldr	r1, [r7, #4]
 8006afc:	4613      	mov	r3, r2
 8006afe:	011b      	lsls	r3, r3, #4
 8006b00:	1a9b      	subs	r3, r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	440b      	add	r3, r1
 8006b06:	334c      	adds	r3, #76	@ 0x4c
 8006b08:	2204      	movs	r2, #4
 8006b0a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b0c:	e229      	b.n	8006f62 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006b0e:	78fa      	ldrb	r2, [r7, #3]
 8006b10:	6879      	ldr	r1, [r7, #4]
 8006b12:	4613      	mov	r3, r2
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	440b      	add	r3, r1
 8006b1c:	334c      	adds	r3, #76	@ 0x4c
 8006b1e:	2202      	movs	r2, #2
 8006b20:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006b22:	78fa      	ldrb	r2, [r7, #3]
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	4613      	mov	r3, r2
 8006b28:	011b      	lsls	r3, r3, #4
 8006b2a:	1a9b      	subs	r3, r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	440b      	add	r3, r1
 8006b30:	3326      	adds	r3, #38	@ 0x26
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00b      	beq.n	8006b50 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006b38:	78fa      	ldrb	r2, [r7, #3]
 8006b3a:	6879      	ldr	r1, [r7, #4]
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	011b      	lsls	r3, r3, #4
 8006b40:	1a9b      	subs	r3, r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	440b      	add	r3, r1
 8006b46:	3326      	adds	r3, #38	@ 0x26
 8006b48:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	f040 8209 	bne.w	8006f62 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006b66:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006b6e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006b70:	78fb      	ldrb	r3, [r7, #3]
 8006b72:	015a      	lsls	r2, r3, #5
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	4413      	add	r3, r2
 8006b78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b82:	e1ee      	b.n	8006f62 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006b84:	78fa      	ldrb	r2, [r7, #3]
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	011b      	lsls	r3, r3, #4
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	440b      	add	r3, r1
 8006b92:	334d      	adds	r3, #77	@ 0x4d
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b05      	cmp	r3, #5
 8006b98:	f040 80c8 	bne.w	8006d2c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006b9c:	78fa      	ldrb	r2, [r7, #3]
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	011b      	lsls	r3, r3, #4
 8006ba4:	1a9b      	subs	r3, r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	440b      	add	r3, r1
 8006baa:	334d      	adds	r3, #77	@ 0x4d
 8006bac:	2202      	movs	r2, #2
 8006bae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006bb0:	78fa      	ldrb	r2, [r7, #3]
 8006bb2:	6879      	ldr	r1, [r7, #4]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	440b      	add	r3, r1
 8006bbe:	331b      	adds	r3, #27
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	f040 81ce 	bne.w	8006f64 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006bc8:	78fa      	ldrb	r2, [r7, #3]
 8006bca:	6879      	ldr	r1, [r7, #4]
 8006bcc:	4613      	mov	r3, r2
 8006bce:	011b      	lsls	r3, r3, #4
 8006bd0:	1a9b      	subs	r3, r3, r2
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	3326      	adds	r3, #38	@ 0x26
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b03      	cmp	r3, #3
 8006bdc:	d16b      	bne.n	8006cb6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8006bde:	78fa      	ldrb	r2, [r7, #3]
 8006be0:	6879      	ldr	r1, [r7, #4]
 8006be2:	4613      	mov	r3, r2
 8006be4:	011b      	lsls	r3, r3, #4
 8006be6:	1a9b      	subs	r3, r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	440b      	add	r3, r1
 8006bec:	3348      	adds	r3, #72	@ 0x48
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	1c59      	adds	r1, r3, #1
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	011b      	lsls	r3, r3, #4
 8006bf8:	1a9b      	subs	r3, r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	4403      	add	r3, r0
 8006bfe:	3348      	adds	r3, #72	@ 0x48
 8006c00:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006c02:	78fa      	ldrb	r2, [r7, #3]
 8006c04:	6879      	ldr	r1, [r7, #4]
 8006c06:	4613      	mov	r3, r2
 8006c08:	011b      	lsls	r3, r3, #4
 8006c0a:	1a9b      	subs	r3, r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	440b      	add	r3, r1
 8006c10:	3348      	adds	r3, #72	@ 0x48
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d943      	bls.n	8006ca0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006c18:	78fa      	ldrb	r2, [r7, #3]
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	011b      	lsls	r3, r3, #4
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	440b      	add	r3, r1
 8006c26:	3348      	adds	r3, #72	@ 0x48
 8006c28:	2200      	movs	r2, #0
 8006c2a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006c2c:	78fa      	ldrb	r2, [r7, #3]
 8006c2e:	6879      	ldr	r1, [r7, #4]
 8006c30:	4613      	mov	r3, r2
 8006c32:	011b      	lsls	r3, r3, #4
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	440b      	add	r3, r1
 8006c3a:	331b      	adds	r3, #27
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8006c40:	78fa      	ldrb	r2, [r7, #3]
 8006c42:	6879      	ldr	r1, [r7, #4]
 8006c44:	4613      	mov	r3, r2
 8006c46:	011b      	lsls	r3, r3, #4
 8006c48:	1a9b      	subs	r3, r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	440b      	add	r3, r1
 8006c4e:	3344      	adds	r3, #68	@ 0x44
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b02      	cmp	r3, #2
 8006c54:	d809      	bhi.n	8006c6a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8006c56:	78fa      	ldrb	r2, [r7, #3]
 8006c58:	6879      	ldr	r1, [r7, #4]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	011b      	lsls	r3, r3, #4
 8006c5e:	1a9b      	subs	r3, r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	440b      	add	r3, r1
 8006c64:	331c      	adds	r3, #28
 8006c66:	2201      	movs	r2, #1
 8006c68:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006c6a:	78fb      	ldrb	r3, [r7, #3]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	78fa      	ldrb	r2, [r7, #3]
 8006c7a:	0151      	lsls	r1, r2, #5
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	440a      	add	r2, r1
 8006c80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c88:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006c8a:	78fa      	ldrb	r2, [r7, #3]
 8006c8c:	6879      	ldr	r1, [r7, #4]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	1a9b      	subs	r3, r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	440b      	add	r3, r1
 8006c98:	334c      	adds	r3, #76	@ 0x4c
 8006c9a:	2204      	movs	r2, #4
 8006c9c:	701a      	strb	r2, [r3, #0]
 8006c9e:	e014      	b.n	8006cca <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ca0:	78fa      	ldrb	r2, [r7, #3]
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	011b      	lsls	r3, r3, #4
 8006ca8:	1a9b      	subs	r3, r3, r2
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	440b      	add	r3, r1
 8006cae:	334c      	adds	r3, #76	@ 0x4c
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	701a      	strb	r2, [r3, #0]
 8006cb4:	e009      	b.n	8006cca <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006cb6:	78fa      	ldrb	r2, [r7, #3]
 8006cb8:	6879      	ldr	r1, [r7, #4]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	1a9b      	subs	r3, r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	440b      	add	r3, r1
 8006cc4:	334c      	adds	r3, #76	@ 0x4c
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006cca:	78fa      	ldrb	r2, [r7, #3]
 8006ccc:	6879      	ldr	r1, [r7, #4]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	011b      	lsls	r3, r3, #4
 8006cd2:	1a9b      	subs	r3, r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	440b      	add	r3, r1
 8006cd8:	3326      	adds	r3, #38	@ 0x26
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00b      	beq.n	8006cf8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006ce0:	78fa      	ldrb	r2, [r7, #3]
 8006ce2:	6879      	ldr	r1, [r7, #4]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	011b      	lsls	r3, r3, #4
 8006ce8:	1a9b      	subs	r3, r3, r2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	440b      	add	r3, r1
 8006cee:	3326      	adds	r3, #38	@ 0x26
 8006cf0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	f040 8136 	bne.w	8006f64 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d0e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d16:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006d18:	78fb      	ldrb	r3, [r7, #3]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d24:	461a      	mov	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	e11b      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006d2c:	78fa      	ldrb	r2, [r7, #3]
 8006d2e:	6879      	ldr	r1, [r7, #4]
 8006d30:	4613      	mov	r3, r2
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	1a9b      	subs	r3, r3, r2
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	440b      	add	r3, r1
 8006d3a:	334d      	adds	r3, #77	@ 0x4d
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b03      	cmp	r3, #3
 8006d40:	f040 8081 	bne.w	8006e46 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d44:	78fa      	ldrb	r2, [r7, #3]
 8006d46:	6879      	ldr	r1, [r7, #4]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	011b      	lsls	r3, r3, #4
 8006d4c:	1a9b      	subs	r3, r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	440b      	add	r3, r1
 8006d52:	334d      	adds	r3, #77	@ 0x4d
 8006d54:	2202      	movs	r2, #2
 8006d56:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006d58:	78fa      	ldrb	r2, [r7, #3]
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	011b      	lsls	r3, r3, #4
 8006d60:	1a9b      	subs	r3, r3, r2
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	440b      	add	r3, r1
 8006d66:	331b      	adds	r3, #27
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	f040 80fa 	bne.w	8006f64 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d70:	78fa      	ldrb	r2, [r7, #3]
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4613      	mov	r3, r2
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	1a9b      	subs	r3, r3, r2
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	440b      	add	r3, r1
 8006d7e:	334c      	adds	r3, #76	@ 0x4c
 8006d80:	2202      	movs	r2, #2
 8006d82:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006d84:	78fb      	ldrb	r3, [r7, #3]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	78fa      	ldrb	r2, [r7, #3]
 8006d94:	0151      	lsls	r1, r2, #5
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	440a      	add	r2, r1
 8006d9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006da2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006da4:	78fb      	ldrb	r3, [r7, #3]
 8006da6:	015a      	lsls	r2, r3, #5
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	4413      	add	r3, r2
 8006dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	78fa      	ldrb	r2, [r7, #3]
 8006db4:	0151      	lsls	r1, r2, #5
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	440a      	add	r2, r1
 8006dba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dc2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006dc4:	78fb      	ldrb	r3, [r7, #3]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	78fa      	ldrb	r2, [r7, #3]
 8006dd4:	0151      	lsls	r1, r2, #5
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	440a      	add	r2, r1
 8006dda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dde:	f023 0320 	bic.w	r3, r3, #32
 8006de2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006de4:	78fa      	ldrb	r2, [r7, #3]
 8006de6:	6879      	ldr	r1, [r7, #4]
 8006de8:	4613      	mov	r3, r2
 8006dea:	011b      	lsls	r3, r3, #4
 8006dec:	1a9b      	subs	r3, r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	440b      	add	r3, r1
 8006df2:	3326      	adds	r3, #38	@ 0x26
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00b      	beq.n	8006e12 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006dfa:	78fa      	ldrb	r2, [r7, #3]
 8006dfc:	6879      	ldr	r1, [r7, #4]
 8006dfe:	4613      	mov	r3, r2
 8006e00:	011b      	lsls	r3, r3, #4
 8006e02:	1a9b      	subs	r3, r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	440b      	add	r3, r1
 8006e08:	3326      	adds	r3, #38	@ 0x26
 8006e0a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	f040 80a9 	bne.w	8006f64 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006e12:	78fb      	ldrb	r3, [r7, #3]
 8006e14:	015a      	lsls	r2, r3, #5
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	4413      	add	r3, r2
 8006e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e28:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e30:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006e32:	78fb      	ldrb	r3, [r7, #3]
 8006e34:	015a      	lsls	r2, r3, #5
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	4413      	add	r3, r2
 8006e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e3e:	461a      	mov	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6013      	str	r3, [r2, #0]
 8006e44:	e08e      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006e46:	78fa      	ldrb	r2, [r7, #3]
 8006e48:	6879      	ldr	r1, [r7, #4]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	011b      	lsls	r3, r3, #4
 8006e4e:	1a9b      	subs	r3, r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	440b      	add	r3, r1
 8006e54:	334d      	adds	r3, #77	@ 0x4d
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	2b04      	cmp	r3, #4
 8006e5a:	d143      	bne.n	8006ee4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e5c:	78fa      	ldrb	r2, [r7, #3]
 8006e5e:	6879      	ldr	r1, [r7, #4]
 8006e60:	4613      	mov	r3, r2
 8006e62:	011b      	lsls	r3, r3, #4
 8006e64:	1a9b      	subs	r3, r3, r2
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	440b      	add	r3, r1
 8006e6a:	334d      	adds	r3, #77	@ 0x4d
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e70:	78fa      	ldrb	r2, [r7, #3]
 8006e72:	6879      	ldr	r1, [r7, #4]
 8006e74:	4613      	mov	r3, r2
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	1a9b      	subs	r3, r3, r2
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	440b      	add	r3, r1
 8006e7e:	334c      	adds	r3, #76	@ 0x4c
 8006e80:	2202      	movs	r2, #2
 8006e82:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e84:	78fa      	ldrb	r2, [r7, #3]
 8006e86:	6879      	ldr	r1, [r7, #4]
 8006e88:	4613      	mov	r3, r2
 8006e8a:	011b      	lsls	r3, r3, #4
 8006e8c:	1a9b      	subs	r3, r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	440b      	add	r3, r1
 8006e92:	3326      	adds	r3, #38	@ 0x26
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006e9a:	78fa      	ldrb	r2, [r7, #3]
 8006e9c:	6879      	ldr	r1, [r7, #4]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	011b      	lsls	r3, r3, #4
 8006ea2:	1a9b      	subs	r3, r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	440b      	add	r3, r1
 8006ea8:	3326      	adds	r3, #38	@ 0x26
 8006eaa:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d159      	bne.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006eb0:	78fb      	ldrb	r3, [r7, #3]
 8006eb2:	015a      	lsls	r2, r3, #5
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ec6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ece:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ed0:	78fb      	ldrb	r3, [r7, #3]
 8006ed2:	015a      	lsls	r2, r3, #5
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006edc:	461a      	mov	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6013      	str	r3, [r2, #0]
 8006ee2:	e03f      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006ee4:	78fa      	ldrb	r2, [r7, #3]
 8006ee6:	6879      	ldr	r1, [r7, #4]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	011b      	lsls	r3, r3, #4
 8006eec:	1a9b      	subs	r3, r3, r2
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	440b      	add	r3, r1
 8006ef2:	334d      	adds	r3, #77	@ 0x4d
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b08      	cmp	r3, #8
 8006ef8:	d126      	bne.n	8006f48 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006efa:	78fa      	ldrb	r2, [r7, #3]
 8006efc:	6879      	ldr	r1, [r7, #4]
 8006efe:	4613      	mov	r3, r2
 8006f00:	011b      	lsls	r3, r3, #4
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	440b      	add	r3, r1
 8006f08:	334d      	adds	r3, #77	@ 0x4d
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006f0e:	78fa      	ldrb	r2, [r7, #3]
 8006f10:	6879      	ldr	r1, [r7, #4]
 8006f12:	4613      	mov	r3, r2
 8006f14:	011b      	lsls	r3, r3, #4
 8006f16:	1a9b      	subs	r3, r3, r2
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	440b      	add	r3, r1
 8006f1c:	3344      	adds	r3, #68	@ 0x44
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	1c59      	adds	r1, r3, #1
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	4613      	mov	r3, r2
 8006f26:	011b      	lsls	r3, r3, #4
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4403      	add	r3, r0
 8006f2e:	3344      	adds	r3, #68	@ 0x44
 8006f30:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8006f32:	78fa      	ldrb	r2, [r7, #3]
 8006f34:	6879      	ldr	r1, [r7, #4]
 8006f36:	4613      	mov	r3, r2
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	1a9b      	subs	r3, r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	440b      	add	r3, r1
 8006f40:	334c      	adds	r3, #76	@ 0x4c
 8006f42:	2204      	movs	r2, #4
 8006f44:	701a      	strb	r2, [r3, #0]
 8006f46:	e00d      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8006f48:	78fa      	ldrb	r2, [r7, #3]
 8006f4a:	6879      	ldr	r1, [r7, #4]
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	011b      	lsls	r3, r3, #4
 8006f50:	1a9b      	subs	r3, r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	440b      	add	r3, r1
 8006f56:	334d      	adds	r3, #77	@ 0x4d
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	f000 8100 	beq.w	8007160 <HCD_HC_IN_IRQHandler+0xcca>
 8006f60:	e000      	b.n	8006f64 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006f62:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006f64:	78fa      	ldrb	r2, [r7, #3]
 8006f66:	6879      	ldr	r1, [r7, #4]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	440b      	add	r3, r1
 8006f72:	334c      	adds	r3, #76	@ 0x4c
 8006f74:	781a      	ldrb	r2, [r3, #0]
 8006f76:	78fb      	ldrb	r3, [r7, #3]
 8006f78:	4619      	mov	r1, r3
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f7ff fa7d 	bl	800647a <HAL_HCD_HC_NotifyURBChange_Callback>
 8006f80:	e0ef      	b.n	8007162 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	78fa      	ldrb	r2, [r7, #3]
 8006f88:	4611      	mov	r1, r2
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f00b ff5a 	bl	8012e44 <USB_ReadChInterrupts>
 8006f90:	4603      	mov	r3, r0
 8006f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f96:	2b40      	cmp	r3, #64	@ 0x40
 8006f98:	d12f      	bne.n	8006ffa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006f9a:	78fb      	ldrb	r3, [r7, #3]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	2340      	movs	r3, #64	@ 0x40
 8006faa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8006fac:	78fa      	ldrb	r2, [r7, #3]
 8006fae:	6879      	ldr	r1, [r7, #4]
 8006fb0:	4613      	mov	r3, r2
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	1a9b      	subs	r3, r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	440b      	add	r3, r1
 8006fba:	334d      	adds	r3, #77	@ 0x4d
 8006fbc:	2205      	movs	r2, #5
 8006fbe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006fc0:	78fa      	ldrb	r2, [r7, #3]
 8006fc2:	6879      	ldr	r1, [r7, #4]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	011b      	lsls	r3, r3, #4
 8006fc8:	1a9b      	subs	r3, r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	440b      	add	r3, r1
 8006fce:	331a      	adds	r3, #26
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d109      	bne.n	8006fea <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006fd6:	78fa      	ldrb	r2, [r7, #3]
 8006fd8:	6879      	ldr	r1, [r7, #4]
 8006fda:	4613      	mov	r3, r2
 8006fdc:	011b      	lsls	r3, r3, #4
 8006fde:	1a9b      	subs	r3, r3, r2
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	440b      	add	r3, r1
 8006fe4:	3344      	adds	r3, #68	@ 0x44
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	78fa      	ldrb	r2, [r7, #3]
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f00c f982 	bl	80132fc <USB_HC_Halt>
 8006ff8:	e0b3      	b.n	8007162 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	78fa      	ldrb	r2, [r7, #3]
 8007000:	4611      	mov	r1, r2
 8007002:	4618      	mov	r0, r3
 8007004:	f00b ff1e 	bl	8012e44 <USB_ReadChInterrupts>
 8007008:	4603      	mov	r3, r0
 800700a:	f003 0310 	and.w	r3, r3, #16
 800700e:	2b10      	cmp	r3, #16
 8007010:	f040 80a7 	bne.w	8007162 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8007014:	78fa      	ldrb	r2, [r7, #3]
 8007016:	6879      	ldr	r1, [r7, #4]
 8007018:	4613      	mov	r3, r2
 800701a:	011b      	lsls	r3, r3, #4
 800701c:	1a9b      	subs	r3, r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	440b      	add	r3, r1
 8007022:	3326      	adds	r3, #38	@ 0x26
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	2b03      	cmp	r3, #3
 8007028:	d11b      	bne.n	8007062 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800702a:	78fa      	ldrb	r2, [r7, #3]
 800702c:	6879      	ldr	r1, [r7, #4]
 800702e:	4613      	mov	r3, r2
 8007030:	011b      	lsls	r3, r3, #4
 8007032:	1a9b      	subs	r3, r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	440b      	add	r3, r1
 8007038:	3344      	adds	r3, #68	@ 0x44
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800703e:	78fa      	ldrb	r2, [r7, #3]
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	4613      	mov	r3, r2
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	1a9b      	subs	r3, r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	440b      	add	r3, r1
 800704c:	334d      	adds	r3, #77	@ 0x4d
 800704e:	2204      	movs	r2, #4
 8007050:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	78fa      	ldrb	r2, [r7, #3]
 8007058:	4611      	mov	r1, r2
 800705a:	4618      	mov	r0, r3
 800705c:	f00c f94e 	bl	80132fc <USB_HC_Halt>
 8007060:	e03f      	b.n	80070e2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8007062:	78fa      	ldrb	r2, [r7, #3]
 8007064:	6879      	ldr	r1, [r7, #4]
 8007066:	4613      	mov	r3, r2
 8007068:	011b      	lsls	r3, r3, #4
 800706a:	1a9b      	subs	r3, r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	440b      	add	r3, r1
 8007070:	3326      	adds	r3, #38	@ 0x26
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00a      	beq.n	800708e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8007078:	78fa      	ldrb	r2, [r7, #3]
 800707a:	6879      	ldr	r1, [r7, #4]
 800707c:	4613      	mov	r3, r2
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	1a9b      	subs	r3, r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	440b      	add	r3, r1
 8007086:	3326      	adds	r3, #38	@ 0x26
 8007088:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800708a:	2b02      	cmp	r3, #2
 800708c:	d129      	bne.n	80070e2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800708e:	78fa      	ldrb	r2, [r7, #3]
 8007090:	6879      	ldr	r1, [r7, #4]
 8007092:	4613      	mov	r3, r2
 8007094:	011b      	lsls	r3, r3, #4
 8007096:	1a9b      	subs	r3, r3, r2
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	440b      	add	r3, r1
 800709c:	3344      	adds	r3, #68	@ 0x44
 800709e:	2200      	movs	r2, #0
 80070a0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	799b      	ldrb	r3, [r3, #6]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00a      	beq.n	80070c0 <HCD_HC_IN_IRQHandler+0xc2a>
 80070aa:	78fa      	ldrb	r2, [r7, #3]
 80070ac:	6879      	ldr	r1, [r7, #4]
 80070ae:	4613      	mov	r3, r2
 80070b0:	011b      	lsls	r3, r3, #4
 80070b2:	1a9b      	subs	r3, r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	440b      	add	r3, r1
 80070b8:	331b      	adds	r3, #27
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d110      	bne.n	80070e2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80070c0:	78fa      	ldrb	r2, [r7, #3]
 80070c2:	6879      	ldr	r1, [r7, #4]
 80070c4:	4613      	mov	r3, r2
 80070c6:	011b      	lsls	r3, r3, #4
 80070c8:	1a9b      	subs	r3, r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	440b      	add	r3, r1
 80070ce:	334d      	adds	r3, #77	@ 0x4d
 80070d0:	2204      	movs	r2, #4
 80070d2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	78fa      	ldrb	r2, [r7, #3]
 80070da:	4611      	mov	r1, r2
 80070dc:	4618      	mov	r0, r3
 80070de:	f00c f90d 	bl	80132fc <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80070e2:	78fa      	ldrb	r2, [r7, #3]
 80070e4:	6879      	ldr	r1, [r7, #4]
 80070e6:	4613      	mov	r3, r2
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	1a9b      	subs	r3, r3, r2
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	440b      	add	r3, r1
 80070f0:	331b      	adds	r3, #27
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d129      	bne.n	800714c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80070f8:	78fa      	ldrb	r2, [r7, #3]
 80070fa:	6879      	ldr	r1, [r7, #4]
 80070fc:	4613      	mov	r3, r2
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	1a9b      	subs	r3, r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	440b      	add	r3, r1
 8007106:	331b      	adds	r3, #27
 8007108:	2200      	movs	r2, #0
 800710a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800710c:	78fb      	ldrb	r3, [r7, #3]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	4413      	add	r3, r2
 8007114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	78fa      	ldrb	r2, [r7, #3]
 800711c:	0151      	lsls	r1, r2, #5
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	440a      	add	r2, r1
 8007122:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800712a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800712c:	78fb      	ldrb	r3, [r7, #3]
 800712e:	015a      	lsls	r2, r3, #5
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	4413      	add	r3, r2
 8007134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	78fa      	ldrb	r2, [r7, #3]
 800713c:	0151      	lsls	r1, r2, #5
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	440a      	add	r2, r1
 8007142:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007146:	f043 0320 	orr.w	r3, r3, #32
 800714a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800714c:	78fb      	ldrb	r3, [r7, #3]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	4413      	add	r3, r2
 8007154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007158:	461a      	mov	r2, r3
 800715a:	2310      	movs	r3, #16
 800715c:	6093      	str	r3, [r2, #8]
 800715e:	e000      	b.n	8007162 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8007160:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8007162:	3718      	adds	r7, #24
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b086      	sub	sp, #24
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	78fa      	ldrb	r2, [r7, #3]
 8007184:	4611      	mov	r1, r2
 8007186:	4618      	mov	r0, r3
 8007188:	f00b fe5c 	bl	8012e44 <USB_ReadChInterrupts>
 800718c:	4603      	mov	r3, r0
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b04      	cmp	r3, #4
 8007194:	d11b      	bne.n	80071ce <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8007196:	78fb      	ldrb	r3, [r7, #3]
 8007198:	015a      	lsls	r2, r3, #5
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	4413      	add	r3, r2
 800719e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071a2:	461a      	mov	r2, r3
 80071a4:	2304      	movs	r3, #4
 80071a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80071a8:	78fa      	ldrb	r2, [r7, #3]
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	4613      	mov	r3, r2
 80071ae:	011b      	lsls	r3, r3, #4
 80071b0:	1a9b      	subs	r3, r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	440b      	add	r3, r1
 80071b6:	334d      	adds	r3, #77	@ 0x4d
 80071b8:	2207      	movs	r2, #7
 80071ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	78fa      	ldrb	r2, [r7, #3]
 80071c2:	4611      	mov	r1, r2
 80071c4:	4618      	mov	r0, r3
 80071c6:	f00c f899 	bl	80132fc <USB_HC_Halt>
 80071ca:	f000 bc89 	b.w	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	78fa      	ldrb	r2, [r7, #3]
 80071d4:	4611      	mov	r1, r2
 80071d6:	4618      	mov	r0, r3
 80071d8:	f00b fe34 	bl	8012e44 <USB_ReadChInterrupts>
 80071dc:	4603      	mov	r3, r0
 80071de:	f003 0320 	and.w	r3, r3, #32
 80071e2:	2b20      	cmp	r3, #32
 80071e4:	f040 8082 	bne.w	80072ec <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	015a      	lsls	r2, r3, #5
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f4:	461a      	mov	r2, r3
 80071f6:	2320      	movs	r3, #32
 80071f8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80071fa:	78fa      	ldrb	r2, [r7, #3]
 80071fc:	6879      	ldr	r1, [r7, #4]
 80071fe:	4613      	mov	r3, r2
 8007200:	011b      	lsls	r3, r3, #4
 8007202:	1a9b      	subs	r3, r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	440b      	add	r3, r1
 8007208:	3319      	adds	r3, #25
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d124      	bne.n	800725a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8007210:	78fa      	ldrb	r2, [r7, #3]
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	4613      	mov	r3, r2
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	1a9b      	subs	r3, r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	440b      	add	r3, r1
 800721e:	3319      	adds	r3, #25
 8007220:	2200      	movs	r2, #0
 8007222:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007224:	78fa      	ldrb	r2, [r7, #3]
 8007226:	6879      	ldr	r1, [r7, #4]
 8007228:	4613      	mov	r3, r2
 800722a:	011b      	lsls	r3, r3, #4
 800722c:	1a9b      	subs	r3, r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	440b      	add	r3, r1
 8007232:	334c      	adds	r3, #76	@ 0x4c
 8007234:	2202      	movs	r2, #2
 8007236:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8007238:	78fa      	ldrb	r2, [r7, #3]
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4613      	mov	r3, r2
 800723e:	011b      	lsls	r3, r3, #4
 8007240:	1a9b      	subs	r3, r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	334d      	adds	r3, #77	@ 0x4d
 8007248:	2203      	movs	r2, #3
 800724a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	78fa      	ldrb	r2, [r7, #3]
 8007252:	4611      	mov	r1, r2
 8007254:	4618      	mov	r0, r3
 8007256:	f00c f851 	bl	80132fc <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800725a:	78fa      	ldrb	r2, [r7, #3]
 800725c:	6879      	ldr	r1, [r7, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	011b      	lsls	r3, r3, #4
 8007262:	1a9b      	subs	r3, r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	440b      	add	r3, r1
 8007268:	331a      	adds	r3, #26
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	2b01      	cmp	r3, #1
 800726e:	f040 8437 	bne.w	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
 8007272:	78fa      	ldrb	r2, [r7, #3]
 8007274:	6879      	ldr	r1, [r7, #4]
 8007276:	4613      	mov	r3, r2
 8007278:	011b      	lsls	r3, r3, #4
 800727a:	1a9b      	subs	r3, r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	440b      	add	r3, r1
 8007280:	331b      	adds	r3, #27
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	f040 842b 	bne.w	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800728a:	78fa      	ldrb	r2, [r7, #3]
 800728c:	6879      	ldr	r1, [r7, #4]
 800728e:	4613      	mov	r3, r2
 8007290:	011b      	lsls	r3, r3, #4
 8007292:	1a9b      	subs	r3, r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	440b      	add	r3, r1
 8007298:	3326      	adds	r3, #38	@ 0x26
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d009      	beq.n	80072b4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80072a0:	78fa      	ldrb	r2, [r7, #3]
 80072a2:	6879      	ldr	r1, [r7, #4]
 80072a4:	4613      	mov	r3, r2
 80072a6:	011b      	lsls	r3, r3, #4
 80072a8:	1a9b      	subs	r3, r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	440b      	add	r3, r1
 80072ae:	331b      	adds	r3, #27
 80072b0:	2201      	movs	r2, #1
 80072b2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80072b4:	78fa      	ldrb	r2, [r7, #3]
 80072b6:	6879      	ldr	r1, [r7, #4]
 80072b8:	4613      	mov	r3, r2
 80072ba:	011b      	lsls	r3, r3, #4
 80072bc:	1a9b      	subs	r3, r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	440b      	add	r3, r1
 80072c2:	334d      	adds	r3, #77	@ 0x4d
 80072c4:	2203      	movs	r2, #3
 80072c6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	78fa      	ldrb	r2, [r7, #3]
 80072ce:	4611      	mov	r1, r2
 80072d0:	4618      	mov	r0, r3
 80072d2:	f00c f813 	bl	80132fc <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80072d6:	78fa      	ldrb	r2, [r7, #3]
 80072d8:	6879      	ldr	r1, [r7, #4]
 80072da:	4613      	mov	r3, r2
 80072dc:	011b      	lsls	r3, r3, #4
 80072de:	1a9b      	subs	r3, r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	440b      	add	r3, r1
 80072e4:	3344      	adds	r3, #68	@ 0x44
 80072e6:	2200      	movs	r2, #0
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	e3f9      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	78fa      	ldrb	r2, [r7, #3]
 80072f2:	4611      	mov	r1, r2
 80072f4:	4618      	mov	r0, r3
 80072f6:	f00b fda5 	bl	8012e44 <USB_ReadChInterrupts>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007304:	d111      	bne.n	800732a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8007306:	78fb      	ldrb	r3, [r7, #3]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	4413      	add	r3, r2
 800730e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007312:	461a      	mov	r2, r3
 8007314:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007318:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	78fa      	ldrb	r2, [r7, #3]
 8007320:	4611      	mov	r1, r2
 8007322:	4618      	mov	r0, r3
 8007324:	f00b ffea 	bl	80132fc <USB_HC_Halt>
 8007328:	e3da      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	78fa      	ldrb	r2, [r7, #3]
 8007330:	4611      	mov	r1, r2
 8007332:	4618      	mov	r0, r3
 8007334:	f00b fd86 	bl	8012e44 <USB_ReadChInterrupts>
 8007338:	4603      	mov	r3, r0
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d168      	bne.n	8007414 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8007342:	78fa      	ldrb	r2, [r7, #3]
 8007344:	6879      	ldr	r1, [r7, #4]
 8007346:	4613      	mov	r3, r2
 8007348:	011b      	lsls	r3, r3, #4
 800734a:	1a9b      	subs	r3, r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	440b      	add	r3, r1
 8007350:	3344      	adds	r3, #68	@ 0x44
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	78fa      	ldrb	r2, [r7, #3]
 800735c:	4611      	mov	r1, r2
 800735e:	4618      	mov	r0, r3
 8007360:	f00b fd70 	bl	8012e44 <USB_ReadChInterrupts>
 8007364:	4603      	mov	r3, r0
 8007366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800736a:	2b40      	cmp	r3, #64	@ 0x40
 800736c:	d112      	bne.n	8007394 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800736e:	78fa      	ldrb	r2, [r7, #3]
 8007370:	6879      	ldr	r1, [r7, #4]
 8007372:	4613      	mov	r3, r2
 8007374:	011b      	lsls	r3, r3, #4
 8007376:	1a9b      	subs	r3, r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	3319      	adds	r3, #25
 800737e:	2201      	movs	r2, #1
 8007380:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8007382:	78fb      	ldrb	r3, [r7, #3]
 8007384:	015a      	lsls	r2, r3, #5
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	4413      	add	r3, r2
 800738a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800738e:	461a      	mov	r2, r3
 8007390:	2340      	movs	r3, #64	@ 0x40
 8007392:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8007394:	78fa      	ldrb	r2, [r7, #3]
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	4613      	mov	r3, r2
 800739a:	011b      	lsls	r3, r3, #4
 800739c:	1a9b      	subs	r3, r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	440b      	add	r3, r1
 80073a2:	331b      	adds	r3, #27
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d019      	beq.n	80073de <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80073aa:	78fa      	ldrb	r2, [r7, #3]
 80073ac:	6879      	ldr	r1, [r7, #4]
 80073ae:	4613      	mov	r3, r2
 80073b0:	011b      	lsls	r3, r3, #4
 80073b2:	1a9b      	subs	r3, r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	440b      	add	r3, r1
 80073b8:	331b      	adds	r3, #27
 80073ba:	2200      	movs	r2, #0
 80073bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	78fa      	ldrb	r2, [r7, #3]
 80073ce:	0151      	lsls	r1, r2, #5
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	440a      	add	r2, r1
 80073d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073dc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	015a      	lsls	r2, r3, #5
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ea:	461a      	mov	r2, r3
 80073ec:	2301      	movs	r3, #1
 80073ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80073f0:	78fa      	ldrb	r2, [r7, #3]
 80073f2:	6879      	ldr	r1, [r7, #4]
 80073f4:	4613      	mov	r3, r2
 80073f6:	011b      	lsls	r3, r3, #4
 80073f8:	1a9b      	subs	r3, r3, r2
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	440b      	add	r3, r1
 80073fe:	334d      	adds	r3, #77	@ 0x4d
 8007400:	2201      	movs	r2, #1
 8007402:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	78fa      	ldrb	r2, [r7, #3]
 800740a:	4611      	mov	r1, r2
 800740c:	4618      	mov	r0, r3
 800740e:	f00b ff75 	bl	80132fc <USB_HC_Halt>
 8007412:	e365      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	78fa      	ldrb	r2, [r7, #3]
 800741a:	4611      	mov	r1, r2
 800741c:	4618      	mov	r0, r3
 800741e:	f00b fd11 	bl	8012e44 <USB_ReadChInterrupts>
 8007422:	4603      	mov	r3, r0
 8007424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007428:	2b40      	cmp	r3, #64	@ 0x40
 800742a:	d139      	bne.n	80074a0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800742c:	78fa      	ldrb	r2, [r7, #3]
 800742e:	6879      	ldr	r1, [r7, #4]
 8007430:	4613      	mov	r3, r2
 8007432:	011b      	lsls	r3, r3, #4
 8007434:	1a9b      	subs	r3, r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	334d      	adds	r3, #77	@ 0x4d
 800743c:	2205      	movs	r2, #5
 800743e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007440:	78fa      	ldrb	r2, [r7, #3]
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	4613      	mov	r3, r2
 8007446:	011b      	lsls	r3, r3, #4
 8007448:	1a9b      	subs	r3, r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	440b      	add	r3, r1
 800744e:	331a      	adds	r3, #26
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d109      	bne.n	800746a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8007456:	78fa      	ldrb	r2, [r7, #3]
 8007458:	6879      	ldr	r1, [r7, #4]
 800745a:	4613      	mov	r3, r2
 800745c:	011b      	lsls	r3, r3, #4
 800745e:	1a9b      	subs	r3, r3, r2
 8007460:	009b      	lsls	r3, r3, #2
 8007462:	440b      	add	r3, r1
 8007464:	3319      	adds	r3, #25
 8007466:	2201      	movs	r2, #1
 8007468:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800746a:	78fa      	ldrb	r2, [r7, #3]
 800746c:	6879      	ldr	r1, [r7, #4]
 800746e:	4613      	mov	r3, r2
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	1a9b      	subs	r3, r3, r2
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	440b      	add	r3, r1
 8007478:	3344      	adds	r3, #68	@ 0x44
 800747a:	2200      	movs	r2, #0
 800747c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	78fa      	ldrb	r2, [r7, #3]
 8007484:	4611      	mov	r1, r2
 8007486:	4618      	mov	r0, r3
 8007488:	f00b ff38 	bl	80132fc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800748c:	78fb      	ldrb	r3, [r7, #3]
 800748e:	015a      	lsls	r2, r3, #5
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	4413      	add	r3, r2
 8007494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007498:	461a      	mov	r2, r3
 800749a:	2340      	movs	r3, #64	@ 0x40
 800749c:	6093      	str	r3, [r2, #8]
 800749e:	e31f      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	78fa      	ldrb	r2, [r7, #3]
 80074a6:	4611      	mov	r1, r2
 80074a8:	4618      	mov	r0, r3
 80074aa:	f00b fccb 	bl	8012e44 <USB_ReadChInterrupts>
 80074ae:	4603      	mov	r3, r0
 80074b0:	f003 0308 	and.w	r3, r3, #8
 80074b4:	2b08      	cmp	r3, #8
 80074b6:	d11a      	bne.n	80074ee <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80074b8:	78fb      	ldrb	r3, [r7, #3]
 80074ba:	015a      	lsls	r2, r3, #5
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	4413      	add	r3, r2
 80074c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074c4:	461a      	mov	r2, r3
 80074c6:	2308      	movs	r3, #8
 80074c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80074ca:	78fa      	ldrb	r2, [r7, #3]
 80074cc:	6879      	ldr	r1, [r7, #4]
 80074ce:	4613      	mov	r3, r2
 80074d0:	011b      	lsls	r3, r3, #4
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	440b      	add	r3, r1
 80074d8:	334d      	adds	r3, #77	@ 0x4d
 80074da:	2206      	movs	r2, #6
 80074dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	78fa      	ldrb	r2, [r7, #3]
 80074e4:	4611      	mov	r1, r2
 80074e6:	4618      	mov	r0, r3
 80074e8:	f00b ff08 	bl	80132fc <USB_HC_Halt>
 80074ec:	e2f8      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	78fa      	ldrb	r2, [r7, #3]
 80074f4:	4611      	mov	r1, r2
 80074f6:	4618      	mov	r0, r3
 80074f8:	f00b fca4 	bl	8012e44 <USB_ReadChInterrupts>
 80074fc:	4603      	mov	r3, r0
 80074fe:	f003 0310 	and.w	r3, r3, #16
 8007502:	2b10      	cmp	r3, #16
 8007504:	d144      	bne.n	8007590 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8007506:	78fa      	ldrb	r2, [r7, #3]
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	011b      	lsls	r3, r3, #4
 800750e:	1a9b      	subs	r3, r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	440b      	add	r3, r1
 8007514:	3344      	adds	r3, #68	@ 0x44
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800751a:	78fa      	ldrb	r2, [r7, #3]
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	4613      	mov	r3, r2
 8007520:	011b      	lsls	r3, r3, #4
 8007522:	1a9b      	subs	r3, r3, r2
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	440b      	add	r3, r1
 8007528:	334d      	adds	r3, #77	@ 0x4d
 800752a:	2204      	movs	r2, #4
 800752c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800752e:	78fa      	ldrb	r2, [r7, #3]
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	4613      	mov	r3, r2
 8007534:	011b      	lsls	r3, r3, #4
 8007536:	1a9b      	subs	r3, r3, r2
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	440b      	add	r3, r1
 800753c:	3319      	adds	r3, #25
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d114      	bne.n	800756e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8007544:	78fa      	ldrb	r2, [r7, #3]
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	4613      	mov	r3, r2
 800754a:	011b      	lsls	r3, r3, #4
 800754c:	1a9b      	subs	r3, r3, r2
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	440b      	add	r3, r1
 8007552:	3318      	adds	r3, #24
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d109      	bne.n	800756e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800755a:	78fa      	ldrb	r2, [r7, #3]
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	4613      	mov	r3, r2
 8007560:	011b      	lsls	r3, r3, #4
 8007562:	1a9b      	subs	r3, r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	440b      	add	r3, r1
 8007568:	3319      	adds	r3, #25
 800756a:	2201      	movs	r2, #1
 800756c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	78fa      	ldrb	r2, [r7, #3]
 8007574:	4611      	mov	r1, r2
 8007576:	4618      	mov	r0, r3
 8007578:	f00b fec0 	bl	80132fc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800757c:	78fb      	ldrb	r3, [r7, #3]
 800757e:	015a      	lsls	r2, r3, #5
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	4413      	add	r3, r2
 8007584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007588:	461a      	mov	r2, r3
 800758a:	2310      	movs	r3, #16
 800758c:	6093      	str	r3, [r2, #8]
 800758e:	e2a7      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	78fa      	ldrb	r2, [r7, #3]
 8007596:	4611      	mov	r1, r2
 8007598:	4618      	mov	r0, r3
 800759a:	f00b fc53 	bl	8012e44 <USB_ReadChInterrupts>
 800759e:	4603      	mov	r3, r0
 80075a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075a4:	2b80      	cmp	r3, #128	@ 0x80
 80075a6:	f040 8083 	bne.w	80076b0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	799b      	ldrb	r3, [r3, #6]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d111      	bne.n	80075d6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80075b2:	78fa      	ldrb	r2, [r7, #3]
 80075b4:	6879      	ldr	r1, [r7, #4]
 80075b6:	4613      	mov	r3, r2
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	1a9b      	subs	r3, r3, r2
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	440b      	add	r3, r1
 80075c0:	334d      	adds	r3, #77	@ 0x4d
 80075c2:	2207      	movs	r2, #7
 80075c4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	78fa      	ldrb	r2, [r7, #3]
 80075cc:	4611      	mov	r1, r2
 80075ce:	4618      	mov	r0, r3
 80075d0:	f00b fe94 	bl	80132fc <USB_HC_Halt>
 80075d4:	e062      	b.n	800769c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80075d6:	78fa      	ldrb	r2, [r7, #3]
 80075d8:	6879      	ldr	r1, [r7, #4]
 80075da:	4613      	mov	r3, r2
 80075dc:	011b      	lsls	r3, r3, #4
 80075de:	1a9b      	subs	r3, r3, r2
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	440b      	add	r3, r1
 80075e4:	3344      	adds	r3, #68	@ 0x44
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	1c59      	adds	r1, r3, #1
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	4613      	mov	r3, r2
 80075ee:	011b      	lsls	r3, r3, #4
 80075f0:	1a9b      	subs	r3, r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	4403      	add	r3, r0
 80075f6:	3344      	adds	r3, #68	@ 0x44
 80075f8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80075fa:	78fa      	ldrb	r2, [r7, #3]
 80075fc:	6879      	ldr	r1, [r7, #4]
 80075fe:	4613      	mov	r3, r2
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	1a9b      	subs	r3, r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	440b      	add	r3, r1
 8007608:	3344      	adds	r3, #68	@ 0x44
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b02      	cmp	r3, #2
 800760e:	d922      	bls.n	8007656 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007610:	78fa      	ldrb	r2, [r7, #3]
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	4613      	mov	r3, r2
 8007616:	011b      	lsls	r3, r3, #4
 8007618:	1a9b      	subs	r3, r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	440b      	add	r3, r1
 800761e:	3344      	adds	r3, #68	@ 0x44
 8007620:	2200      	movs	r2, #0
 8007622:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007624:	78fa      	ldrb	r2, [r7, #3]
 8007626:	6879      	ldr	r1, [r7, #4]
 8007628:	4613      	mov	r3, r2
 800762a:	011b      	lsls	r3, r3, #4
 800762c:	1a9b      	subs	r3, r3, r2
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	440b      	add	r3, r1
 8007632:	334c      	adds	r3, #76	@ 0x4c
 8007634:	2204      	movs	r2, #4
 8007636:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007638:	78fa      	ldrb	r2, [r7, #3]
 800763a:	6879      	ldr	r1, [r7, #4]
 800763c:	4613      	mov	r3, r2
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	1a9b      	subs	r3, r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	440b      	add	r3, r1
 8007646:	334c      	adds	r3, #76	@ 0x4c
 8007648:	781a      	ldrb	r2, [r3, #0]
 800764a:	78fb      	ldrb	r3, [r7, #3]
 800764c:	4619      	mov	r1, r3
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f7fe ff13 	bl	800647a <HAL_HCD_HC_NotifyURBChange_Callback>
 8007654:	e022      	b.n	800769c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007656:	78fa      	ldrb	r2, [r7, #3]
 8007658:	6879      	ldr	r1, [r7, #4]
 800765a:	4613      	mov	r3, r2
 800765c:	011b      	lsls	r3, r3, #4
 800765e:	1a9b      	subs	r3, r3, r2
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	440b      	add	r3, r1
 8007664:	334c      	adds	r3, #76	@ 0x4c
 8007666:	2202      	movs	r2, #2
 8007668:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800766a:	78fb      	ldrb	r3, [r7, #3]
 800766c:	015a      	lsls	r2, r3, #5
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	4413      	add	r3, r2
 8007672:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007680:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007688:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800768a:	78fb      	ldrb	r3, [r7, #3]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	4413      	add	r3, r2
 8007692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800769c:	78fb      	ldrb	r3, [r7, #3]
 800769e:	015a      	lsls	r2, r3, #5
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	4413      	add	r3, r2
 80076a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076a8:	461a      	mov	r2, r3
 80076aa:	2380      	movs	r3, #128	@ 0x80
 80076ac:	6093      	str	r3, [r2, #8]
 80076ae:	e217      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	4611      	mov	r1, r2
 80076b8:	4618      	mov	r0, r3
 80076ba:	f00b fbc3 	bl	8012e44 <USB_ReadChInterrupts>
 80076be:	4603      	mov	r3, r0
 80076c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c8:	d11b      	bne.n	8007702 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80076ca:	78fa      	ldrb	r2, [r7, #3]
 80076cc:	6879      	ldr	r1, [r7, #4]
 80076ce:	4613      	mov	r3, r2
 80076d0:	011b      	lsls	r3, r3, #4
 80076d2:	1a9b      	subs	r3, r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	440b      	add	r3, r1
 80076d8:	334d      	adds	r3, #77	@ 0x4d
 80076da:	2209      	movs	r2, #9
 80076dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	78fa      	ldrb	r2, [r7, #3]
 80076e4:	4611      	mov	r1, r2
 80076e6:	4618      	mov	r0, r3
 80076e8:	f00b fe08 	bl	80132fc <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80076ec:	78fb      	ldrb	r3, [r7, #3]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076f8:	461a      	mov	r2, r3
 80076fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076fe:	6093      	str	r3, [r2, #8]
 8007700:	e1ee      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	78fa      	ldrb	r2, [r7, #3]
 8007708:	4611      	mov	r1, r2
 800770a:	4618      	mov	r0, r3
 800770c:	f00b fb9a 	bl	8012e44 <USB_ReadChInterrupts>
 8007710:	4603      	mov	r3, r0
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b02      	cmp	r3, #2
 8007718:	f040 81df 	bne.w	8007ada <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800771c:	78fb      	ldrb	r3, [r7, #3]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	4413      	add	r3, r2
 8007724:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007728:	461a      	mov	r2, r3
 800772a:	2302      	movs	r3, #2
 800772c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800772e:	78fa      	ldrb	r2, [r7, #3]
 8007730:	6879      	ldr	r1, [r7, #4]
 8007732:	4613      	mov	r3, r2
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	1a9b      	subs	r3, r3, r2
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	440b      	add	r3, r1
 800773c:	334d      	adds	r3, #77	@ 0x4d
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	2b01      	cmp	r3, #1
 8007742:	f040 8093 	bne.w	800786c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007746:	78fa      	ldrb	r2, [r7, #3]
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	4613      	mov	r3, r2
 800774c:	011b      	lsls	r3, r3, #4
 800774e:	1a9b      	subs	r3, r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	334d      	adds	r3, #77	@ 0x4d
 8007756:	2202      	movs	r2, #2
 8007758:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800775a:	78fa      	ldrb	r2, [r7, #3]
 800775c:	6879      	ldr	r1, [r7, #4]
 800775e:	4613      	mov	r3, r2
 8007760:	011b      	lsls	r3, r3, #4
 8007762:	1a9b      	subs	r3, r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	440b      	add	r3, r1
 8007768:	334c      	adds	r3, #76	@ 0x4c
 800776a:	2201      	movs	r2, #1
 800776c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800776e:	78fa      	ldrb	r2, [r7, #3]
 8007770:	6879      	ldr	r1, [r7, #4]
 8007772:	4613      	mov	r3, r2
 8007774:	011b      	lsls	r3, r3, #4
 8007776:	1a9b      	subs	r3, r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	440b      	add	r3, r1
 800777c:	3326      	adds	r3, #38	@ 0x26
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	2b02      	cmp	r3, #2
 8007782:	d00b      	beq.n	800779c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8007784:	78fa      	ldrb	r2, [r7, #3]
 8007786:	6879      	ldr	r1, [r7, #4]
 8007788:	4613      	mov	r3, r2
 800778a:	011b      	lsls	r3, r3, #4
 800778c:	1a9b      	subs	r3, r3, r2
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	440b      	add	r3, r1
 8007792:	3326      	adds	r3, #38	@ 0x26
 8007794:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8007796:	2b03      	cmp	r3, #3
 8007798:	f040 8190 	bne.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	799b      	ldrb	r3, [r3, #6]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d115      	bne.n	80077d0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80077a4:	78fa      	ldrb	r2, [r7, #3]
 80077a6:	6879      	ldr	r1, [r7, #4]
 80077a8:	4613      	mov	r3, r2
 80077aa:	011b      	lsls	r3, r3, #4
 80077ac:	1a9b      	subs	r3, r3, r2
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	440b      	add	r3, r1
 80077b2:	333d      	adds	r3, #61	@ 0x3d
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	78fa      	ldrb	r2, [r7, #3]
 80077b8:	f083 0301 	eor.w	r3, r3, #1
 80077bc:	b2d8      	uxtb	r0, r3
 80077be:	6879      	ldr	r1, [r7, #4]
 80077c0:	4613      	mov	r3, r2
 80077c2:	011b      	lsls	r3, r3, #4
 80077c4:	1a9b      	subs	r3, r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	440b      	add	r3, r1
 80077ca:	333d      	adds	r3, #61	@ 0x3d
 80077cc:	4602      	mov	r2, r0
 80077ce:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	799b      	ldrb	r3, [r3, #6]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	f040 8171 	bne.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
 80077da:	78fa      	ldrb	r2, [r7, #3]
 80077dc:	6879      	ldr	r1, [r7, #4]
 80077de:	4613      	mov	r3, r2
 80077e0:	011b      	lsls	r3, r3, #4
 80077e2:	1a9b      	subs	r3, r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	440b      	add	r3, r1
 80077e8:	3334      	adds	r3, #52	@ 0x34
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f000 8165 	beq.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80077f2:	78fa      	ldrb	r2, [r7, #3]
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	4613      	mov	r3, r2
 80077f8:	011b      	lsls	r3, r3, #4
 80077fa:	1a9b      	subs	r3, r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	440b      	add	r3, r1
 8007800:	3334      	adds	r3, #52	@ 0x34
 8007802:	6819      	ldr	r1, [r3, #0]
 8007804:	78fa      	ldrb	r2, [r7, #3]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	4613      	mov	r3, r2
 800780a:	011b      	lsls	r3, r3, #4
 800780c:	1a9b      	subs	r3, r3, r2
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4403      	add	r3, r0
 8007812:	3328      	adds	r3, #40	@ 0x28
 8007814:	881b      	ldrh	r3, [r3, #0]
 8007816:	440b      	add	r3, r1
 8007818:	1e59      	subs	r1, r3, #1
 800781a:	78fa      	ldrb	r2, [r7, #3]
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	4613      	mov	r3, r2
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	1a9b      	subs	r3, r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4403      	add	r3, r0
 8007828:	3328      	adds	r3, #40	@ 0x28
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007830:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 813f 	beq.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800783e:	78fa      	ldrb	r2, [r7, #3]
 8007840:	6879      	ldr	r1, [r7, #4]
 8007842:	4613      	mov	r3, r2
 8007844:	011b      	lsls	r3, r3, #4
 8007846:	1a9b      	subs	r3, r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	440b      	add	r3, r1
 800784c:	333d      	adds	r3, #61	@ 0x3d
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	78fa      	ldrb	r2, [r7, #3]
 8007852:	f083 0301 	eor.w	r3, r3, #1
 8007856:	b2d8      	uxtb	r0, r3
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	011b      	lsls	r3, r3, #4
 800785e:	1a9b      	subs	r3, r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	333d      	adds	r3, #61	@ 0x3d
 8007866:	4602      	mov	r2, r0
 8007868:	701a      	strb	r2, [r3, #0]
 800786a:	e127      	b.n	8007abc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800786c:	78fa      	ldrb	r2, [r7, #3]
 800786e:	6879      	ldr	r1, [r7, #4]
 8007870:	4613      	mov	r3, r2
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	1a9b      	subs	r3, r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	440b      	add	r3, r1
 800787a:	334d      	adds	r3, #77	@ 0x4d
 800787c:	781b      	ldrb	r3, [r3, #0]
 800787e:	2b03      	cmp	r3, #3
 8007880:	d120      	bne.n	80078c4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007882:	78fa      	ldrb	r2, [r7, #3]
 8007884:	6879      	ldr	r1, [r7, #4]
 8007886:	4613      	mov	r3, r2
 8007888:	011b      	lsls	r3, r3, #4
 800788a:	1a9b      	subs	r3, r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	440b      	add	r3, r1
 8007890:	334d      	adds	r3, #77	@ 0x4d
 8007892:	2202      	movs	r2, #2
 8007894:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007896:	78fa      	ldrb	r2, [r7, #3]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	4613      	mov	r3, r2
 800789c:	011b      	lsls	r3, r3, #4
 800789e:	1a9b      	subs	r3, r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	440b      	add	r3, r1
 80078a4:	331b      	adds	r3, #27
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	f040 8107 	bne.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80078ae:	78fa      	ldrb	r2, [r7, #3]
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	4613      	mov	r3, r2
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	1a9b      	subs	r3, r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	334c      	adds	r3, #76	@ 0x4c
 80078be:	2202      	movs	r2, #2
 80078c0:	701a      	strb	r2, [r3, #0]
 80078c2:	e0fb      	b.n	8007abc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80078c4:	78fa      	ldrb	r2, [r7, #3]
 80078c6:	6879      	ldr	r1, [r7, #4]
 80078c8:	4613      	mov	r3, r2
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	440b      	add	r3, r1
 80078d2:	334d      	adds	r3, #77	@ 0x4d
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	2b04      	cmp	r3, #4
 80078d8:	d13a      	bne.n	8007950 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80078da:	78fa      	ldrb	r2, [r7, #3]
 80078dc:	6879      	ldr	r1, [r7, #4]
 80078de:	4613      	mov	r3, r2
 80078e0:	011b      	lsls	r3, r3, #4
 80078e2:	1a9b      	subs	r3, r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	440b      	add	r3, r1
 80078e8:	334d      	adds	r3, #77	@ 0x4d
 80078ea:	2202      	movs	r2, #2
 80078ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80078ee:	78fa      	ldrb	r2, [r7, #3]
 80078f0:	6879      	ldr	r1, [r7, #4]
 80078f2:	4613      	mov	r3, r2
 80078f4:	011b      	lsls	r3, r3, #4
 80078f6:	1a9b      	subs	r3, r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	440b      	add	r3, r1
 80078fc:	334c      	adds	r3, #76	@ 0x4c
 80078fe:	2202      	movs	r2, #2
 8007900:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007902:	78fa      	ldrb	r2, [r7, #3]
 8007904:	6879      	ldr	r1, [r7, #4]
 8007906:	4613      	mov	r3, r2
 8007908:	011b      	lsls	r3, r3, #4
 800790a:	1a9b      	subs	r3, r3, r2
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	440b      	add	r3, r1
 8007910:	331b      	adds	r3, #27
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	2b01      	cmp	r3, #1
 8007916:	f040 80d1 	bne.w	8007abc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800791a:	78fa      	ldrb	r2, [r7, #3]
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	1a9b      	subs	r3, r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	331b      	adds	r3, #27
 800792a:	2200      	movs	r2, #0
 800792c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800792e:	78fb      	ldrb	r3, [r7, #3]
 8007930:	015a      	lsls	r2, r3, #5
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	4413      	add	r3, r2
 8007936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	78fa      	ldrb	r2, [r7, #3]
 800793e:	0151      	lsls	r1, r2, #5
 8007940:	693a      	ldr	r2, [r7, #16]
 8007942:	440a      	add	r2, r1
 8007944:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800794c:	6053      	str	r3, [r2, #4]
 800794e:	e0b5      	b.n	8007abc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8007950:	78fa      	ldrb	r2, [r7, #3]
 8007952:	6879      	ldr	r1, [r7, #4]
 8007954:	4613      	mov	r3, r2
 8007956:	011b      	lsls	r3, r3, #4
 8007958:	1a9b      	subs	r3, r3, r2
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	440b      	add	r3, r1
 800795e:	334d      	adds	r3, #77	@ 0x4d
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2b05      	cmp	r3, #5
 8007964:	d114      	bne.n	8007990 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007966:	78fa      	ldrb	r2, [r7, #3]
 8007968:	6879      	ldr	r1, [r7, #4]
 800796a:	4613      	mov	r3, r2
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	1a9b      	subs	r3, r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	440b      	add	r3, r1
 8007974:	334d      	adds	r3, #77	@ 0x4d
 8007976:	2202      	movs	r2, #2
 8007978:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800797a:	78fa      	ldrb	r2, [r7, #3]
 800797c:	6879      	ldr	r1, [r7, #4]
 800797e:	4613      	mov	r3, r2
 8007980:	011b      	lsls	r3, r3, #4
 8007982:	1a9b      	subs	r3, r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	440b      	add	r3, r1
 8007988:	334c      	adds	r3, #76	@ 0x4c
 800798a:	2202      	movs	r2, #2
 800798c:	701a      	strb	r2, [r3, #0]
 800798e:	e095      	b.n	8007abc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8007990:	78fa      	ldrb	r2, [r7, #3]
 8007992:	6879      	ldr	r1, [r7, #4]
 8007994:	4613      	mov	r3, r2
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	1a9b      	subs	r3, r3, r2
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	440b      	add	r3, r1
 800799e:	334d      	adds	r3, #77	@ 0x4d
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	2b06      	cmp	r3, #6
 80079a4:	d114      	bne.n	80079d0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80079a6:	78fa      	ldrb	r2, [r7, #3]
 80079a8:	6879      	ldr	r1, [r7, #4]
 80079aa:	4613      	mov	r3, r2
 80079ac:	011b      	lsls	r3, r3, #4
 80079ae:	1a9b      	subs	r3, r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	440b      	add	r3, r1
 80079b4:	334d      	adds	r3, #77	@ 0x4d
 80079b6:	2202      	movs	r2, #2
 80079b8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80079ba:	78fa      	ldrb	r2, [r7, #3]
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	011b      	lsls	r3, r3, #4
 80079c2:	1a9b      	subs	r3, r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	440b      	add	r3, r1
 80079c8:	334c      	adds	r3, #76	@ 0x4c
 80079ca:	2205      	movs	r2, #5
 80079cc:	701a      	strb	r2, [r3, #0]
 80079ce:	e075      	b.n	8007abc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80079d0:	78fa      	ldrb	r2, [r7, #3]
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	4613      	mov	r3, r2
 80079d6:	011b      	lsls	r3, r3, #4
 80079d8:	1a9b      	subs	r3, r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	440b      	add	r3, r1
 80079de:	334d      	adds	r3, #77	@ 0x4d
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	2b07      	cmp	r3, #7
 80079e4:	d00a      	beq.n	80079fc <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80079e6:	78fa      	ldrb	r2, [r7, #3]
 80079e8:	6879      	ldr	r1, [r7, #4]
 80079ea:	4613      	mov	r3, r2
 80079ec:	011b      	lsls	r3, r3, #4
 80079ee:	1a9b      	subs	r3, r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	440b      	add	r3, r1
 80079f4:	334d      	adds	r3, #77	@ 0x4d
 80079f6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80079f8:	2b09      	cmp	r3, #9
 80079fa:	d170      	bne.n	8007ade <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	6879      	ldr	r1, [r7, #4]
 8007a00:	4613      	mov	r3, r2
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	334d      	adds	r3, #77	@ 0x4d
 8007a0c:	2202      	movs	r2, #2
 8007a0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007a10:	78fa      	ldrb	r2, [r7, #3]
 8007a12:	6879      	ldr	r1, [r7, #4]
 8007a14:	4613      	mov	r3, r2
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	1a9b      	subs	r3, r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	440b      	add	r3, r1
 8007a1e:	3344      	adds	r3, #68	@ 0x44
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	1c59      	adds	r1, r3, #1
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	4613      	mov	r3, r2
 8007a28:	011b      	lsls	r3, r3, #4
 8007a2a:	1a9b      	subs	r3, r3, r2
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4403      	add	r3, r0
 8007a30:	3344      	adds	r3, #68	@ 0x44
 8007a32:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007a34:	78fa      	ldrb	r2, [r7, #3]
 8007a36:	6879      	ldr	r1, [r7, #4]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	1a9b      	subs	r3, r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	440b      	add	r3, r1
 8007a42:	3344      	adds	r3, #68	@ 0x44
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d914      	bls.n	8007a74 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007a4a:	78fa      	ldrb	r2, [r7, #3]
 8007a4c:	6879      	ldr	r1, [r7, #4]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	011b      	lsls	r3, r3, #4
 8007a52:	1a9b      	subs	r3, r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	440b      	add	r3, r1
 8007a58:	3344      	adds	r3, #68	@ 0x44
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007a5e:	78fa      	ldrb	r2, [r7, #3]
 8007a60:	6879      	ldr	r1, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	011b      	lsls	r3, r3, #4
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	440b      	add	r3, r1
 8007a6c:	334c      	adds	r3, #76	@ 0x4c
 8007a6e:	2204      	movs	r2, #4
 8007a70:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007a72:	e022      	b.n	8007aba <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007a74:	78fa      	ldrb	r2, [r7, #3]
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	011b      	lsls	r3, r3, #4
 8007a7c:	1a9b      	subs	r3, r3, r2
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	440b      	add	r3, r1
 8007a82:	334c      	adds	r3, #76	@ 0x4c
 8007a84:	2202      	movs	r2, #2
 8007a86:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007a88:	78fb      	ldrb	r3, [r7, #3]
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007a9e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007aa6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007aa8:	78fb      	ldrb	r3, [r7, #3]
 8007aaa:	015a      	lsls	r2, r3, #5
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4413      	add	r3, r2
 8007ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007aba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007abc:	78fa      	ldrb	r2, [r7, #3]
 8007abe:	6879      	ldr	r1, [r7, #4]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	1a9b      	subs	r3, r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	440b      	add	r3, r1
 8007aca:	334c      	adds	r3, #76	@ 0x4c
 8007acc:	781a      	ldrb	r2, [r3, #0]
 8007ace:	78fb      	ldrb	r3, [r7, #3]
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f7fe fcd1 	bl	800647a <HAL_HCD_HC_NotifyURBChange_Callback>
 8007ad8:	e002      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8007ada:	bf00      	nop
 8007adc:	e000      	b.n	8007ae0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8007ade:	bf00      	nop
  }
}
 8007ae0:	3718      	adds	r7, #24
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b08a      	sub	sp, #40	@ 0x28
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	f003 030f 	and.w	r3, r3, #15
 8007b06:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	0c5b      	lsrs	r3, r3, #17
 8007b0c:	f003 030f 	and.w	r3, r3, #15
 8007b10:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	091b      	lsrs	r3, r3, #4
 8007b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b1a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d004      	beq.n	8007b2c <HCD_RXQLVL_IRQHandler+0x46>
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2b05      	cmp	r3, #5
 8007b26:	f000 80b6 	beq.w	8007c96 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007b2a:	e0b7      	b.n	8007c9c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 80b3 	beq.w	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007b34:	6879      	ldr	r1, [r7, #4]
 8007b36:	69ba      	ldr	r2, [r7, #24]
 8007b38:	4613      	mov	r3, r2
 8007b3a:	011b      	lsls	r3, r3, #4
 8007b3c:	1a9b      	subs	r3, r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	440b      	add	r3, r1
 8007b42:	332c      	adds	r3, #44	@ 0x2c
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f000 80a7 	beq.w	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007b4c:	6879      	ldr	r1, [r7, #4]
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	4613      	mov	r3, r2
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	1a9b      	subs	r3, r3, r2
 8007b56:	009b      	lsls	r3, r3, #2
 8007b58:	440b      	add	r3, r1
 8007b5a:	3338      	adds	r3, #56	@ 0x38
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	18d1      	adds	r1, r2, r3
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	69ba      	ldr	r2, [r7, #24]
 8007b66:	4613      	mov	r3, r2
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	4403      	add	r3, r0
 8007b70:	3334      	adds	r3, #52	@ 0x34
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4299      	cmp	r1, r3
 8007b76:	f200 8083 	bhi.w	8007c80 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6818      	ldr	r0, [r3, #0]
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	69ba      	ldr	r2, [r7, #24]
 8007b82:	4613      	mov	r3, r2
 8007b84:	011b      	lsls	r3, r3, #4
 8007b86:	1a9b      	subs	r3, r3, r2
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	440b      	add	r3, r1
 8007b8c:	332c      	adds	r3, #44	@ 0x2c
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	693a      	ldr	r2, [r7, #16]
 8007b92:	b292      	uxth	r2, r2
 8007b94:	4619      	mov	r1, r3
 8007b96:	f00b f8c9 	bl	8012d2c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007b9a:	6879      	ldr	r1, [r7, #4]
 8007b9c:	69ba      	ldr	r2, [r7, #24]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	011b      	lsls	r3, r3, #4
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	440b      	add	r3, r1
 8007ba8:	332c      	adds	r3, #44	@ 0x2c
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	18d1      	adds	r1, r2, r3
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	69ba      	ldr	r2, [r7, #24]
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	011b      	lsls	r3, r3, #4
 8007bb8:	1a9b      	subs	r3, r3, r2
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4403      	add	r3, r0
 8007bbe:	332c      	adds	r3, #44	@ 0x2c
 8007bc0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	69ba      	ldr	r2, [r7, #24]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	011b      	lsls	r3, r3, #4
 8007bca:	1a9b      	subs	r3, r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	440b      	add	r3, r1
 8007bd0:	3338      	adds	r3, #56	@ 0x38
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	18d1      	adds	r1, r2, r3
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	69ba      	ldr	r2, [r7, #24]
 8007bdc:	4613      	mov	r3, r2
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	1a9b      	subs	r3, r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4403      	add	r3, r0
 8007be6:	3338      	adds	r3, #56	@ 0x38
 8007be8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	015a      	lsls	r2, r3, #5
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	4413      	add	r3, r2
 8007bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	0cdb      	lsrs	r3, r3, #19
 8007bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007bfe:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007c00:	6879      	ldr	r1, [r7, #4]
 8007c02:	69ba      	ldr	r2, [r7, #24]
 8007c04:	4613      	mov	r3, r2
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	1a9b      	subs	r3, r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	440b      	add	r3, r1
 8007c0e:	3328      	adds	r3, #40	@ 0x28
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	461a      	mov	r2, r3
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d13f      	bne.n	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d03c      	beq.n	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	015a      	lsls	r2, r3, #5
 8007c24:	6a3b      	ldr	r3, [r7, #32]
 8007c26:	4413      	add	r3, r2
 8007c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c36:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c3e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	6a3b      	ldr	r3, [r7, #32]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8007c52:	6879      	ldr	r1, [r7, #4]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	4613      	mov	r3, r2
 8007c58:	011b      	lsls	r3, r3, #4
 8007c5a:	1a9b      	subs	r3, r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	440b      	add	r3, r1
 8007c60:	333c      	adds	r3, #60	@ 0x3c
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	f083 0301 	eor.w	r3, r3, #1
 8007c68:	b2d8      	uxtb	r0, r3
 8007c6a:	6879      	ldr	r1, [r7, #4]
 8007c6c:	69ba      	ldr	r2, [r7, #24]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	011b      	lsls	r3, r3, #4
 8007c72:	1a9b      	subs	r3, r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	440b      	add	r3, r1
 8007c78:	333c      	adds	r3, #60	@ 0x3c
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	701a      	strb	r2, [r3, #0]
      break;
 8007c7e:	e00c      	b.n	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8007c80:	6879      	ldr	r1, [r7, #4]
 8007c82:	69ba      	ldr	r2, [r7, #24]
 8007c84:	4613      	mov	r3, r2
 8007c86:	011b      	lsls	r3, r3, #4
 8007c88:	1a9b      	subs	r3, r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	440b      	add	r3, r1
 8007c8e:	334c      	adds	r3, #76	@ 0x4c
 8007c90:	2204      	movs	r2, #4
 8007c92:	701a      	strb	r2, [r3, #0]
      break;
 8007c94:	e001      	b.n	8007c9a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007c96:	bf00      	nop
 8007c98:	e000      	b.n	8007c9c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007c9a:	bf00      	nop
  }
}
 8007c9c:	bf00      	nop
 8007c9e:	3728      	adds	r7, #40	@ 0x28
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007cd0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d10b      	bne.n	8007cf4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f003 0301 	and.w	r3, r3, #1
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d102      	bne.n	8007cec <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7fe fb9f 	bl	800642a <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f043 0302 	orr.w	r3, r3, #2
 8007cf2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f003 0308 	and.w	r3, r3, #8
 8007cfa:	2b08      	cmp	r3, #8
 8007cfc:	d132      	bne.n	8007d64 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	f043 0308 	orr.w	r3, r3, #8
 8007d04:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f003 0304 	and.w	r3, r3, #4
 8007d0c:	2b04      	cmp	r3, #4
 8007d0e:	d126      	bne.n	8007d5e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	7a5b      	ldrb	r3, [r3, #9]
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	d113      	bne.n	8007d40 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007d1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d22:	d106      	bne.n	8007d32 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2102      	movs	r1, #2
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f00b fa98 	bl	8013260 <USB_InitFSLSPClkSel>
 8007d30:	e011      	b.n	8007d56 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	2101      	movs	r1, #1
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f00b fa91 	bl	8013260 <USB_InitFSLSPClkSel>
 8007d3e:	e00a      	b.n	8007d56 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	79db      	ldrb	r3, [r3, #7]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d106      	bne.n	8007d56 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d4e:	461a      	mov	r2, r3
 8007d50:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007d54:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7fe fb7b 	bl	8006452 <HAL_HCD_PortEnabled_Callback>
 8007d5c:	e002      	b.n	8007d64 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f7fe fb81 	bl	8006466 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f003 0320 	and.w	r3, r3, #32
 8007d6a:	2b20      	cmp	r3, #32
 8007d6c:	d103      	bne.n	8007d76 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f043 0320 	orr.w	r3, r3, #32
 8007d74:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	6013      	str	r3, [r2, #0]
}
 8007d82:	bf00      	nop
 8007d84:	3718      	adds	r7, #24
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b086      	sub	sp, #24
 8007d8e:	af02      	add	r7, sp, #8
 8007d90:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e0fe      	b.n	8007f9a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d106      	bne.n	8007db6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7fa f939 	bl	8002028 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2203      	movs	r2, #3
 8007dba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f00a fc70 	bl	80126a8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	7c1a      	ldrb	r2, [r3, #16]
 8007dd0:	f88d 2000 	strb.w	r2, [sp]
 8007dd4:	3304      	adds	r3, #4
 8007dd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dd8:	f00a fb52 	bl	8012480 <USB_CoreInit>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d005      	beq.n	8007dee <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2202      	movs	r2, #2
 8007de6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e0d5      	b.n	8007f9a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2100      	movs	r1, #0
 8007df4:	4618      	mov	r0, r3
 8007df6:	f00a fc68 	bl	80126ca <USB_SetCurrentMode>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d005      	beq.n	8007e0c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e0c6      	b.n	8007f9a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	73fb      	strb	r3, [r7, #15]
 8007e10:	e04a      	b.n	8007ea8 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e12:	7bfa      	ldrb	r2, [r7, #15]
 8007e14:	6879      	ldr	r1, [r7, #4]
 8007e16:	4613      	mov	r3, r2
 8007e18:	00db      	lsls	r3, r3, #3
 8007e1a:	4413      	add	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	440b      	add	r3, r1
 8007e20:	3315      	adds	r3, #21
 8007e22:	2201      	movs	r2, #1
 8007e24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e26:	7bfa      	ldrb	r2, [r7, #15]
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	00db      	lsls	r3, r3, #3
 8007e2e:	4413      	add	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	440b      	add	r3, r1
 8007e34:	3314      	adds	r3, #20
 8007e36:	7bfa      	ldrb	r2, [r7, #15]
 8007e38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007e3a:	7bfa      	ldrb	r2, [r7, #15]
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	b298      	uxth	r0, r3
 8007e40:	6879      	ldr	r1, [r7, #4]
 8007e42:	4613      	mov	r3, r2
 8007e44:	00db      	lsls	r3, r3, #3
 8007e46:	4413      	add	r3, r2
 8007e48:	009b      	lsls	r3, r3, #2
 8007e4a:	440b      	add	r3, r1
 8007e4c:	332e      	adds	r3, #46	@ 0x2e
 8007e4e:	4602      	mov	r2, r0
 8007e50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007e52:	7bfa      	ldrb	r2, [r7, #15]
 8007e54:	6879      	ldr	r1, [r7, #4]
 8007e56:	4613      	mov	r3, r2
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	4413      	add	r3, r2
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	440b      	add	r3, r1
 8007e60:	3318      	adds	r3, #24
 8007e62:	2200      	movs	r2, #0
 8007e64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e66:	7bfa      	ldrb	r2, [r7, #15]
 8007e68:	6879      	ldr	r1, [r7, #4]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	00db      	lsls	r3, r3, #3
 8007e6e:	4413      	add	r3, r2
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	440b      	add	r3, r1
 8007e74:	331c      	adds	r3, #28
 8007e76:	2200      	movs	r2, #0
 8007e78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007e7a:	7bfa      	ldrb	r2, [r7, #15]
 8007e7c:	6879      	ldr	r1, [r7, #4]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	00db      	lsls	r3, r3, #3
 8007e82:	4413      	add	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	440b      	add	r3, r1
 8007e88:	3320      	adds	r3, #32
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007e8e:	7bfa      	ldrb	r2, [r7, #15]
 8007e90:	6879      	ldr	r1, [r7, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	00db      	lsls	r3, r3, #3
 8007e96:	4413      	add	r3, r2
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	440b      	add	r3, r1
 8007e9c:	3324      	adds	r3, #36	@ 0x24
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ea2:	7bfb      	ldrb	r3, [r7, #15]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	73fb      	strb	r3, [r7, #15]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	791b      	ldrb	r3, [r3, #4]
 8007eac:	7bfa      	ldrb	r2, [r7, #15]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d3af      	bcc.n	8007e12 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	73fb      	strb	r3, [r7, #15]
 8007eb6:	e044      	b.n	8007f42 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007eb8:	7bfa      	ldrb	r2, [r7, #15]
 8007eba:	6879      	ldr	r1, [r7, #4]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	00db      	lsls	r3, r3, #3
 8007ec0:	4413      	add	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	440b      	add	r3, r1
 8007ec6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007eca:	2200      	movs	r2, #0
 8007ecc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007ece:	7bfa      	ldrb	r2, [r7, #15]
 8007ed0:	6879      	ldr	r1, [r7, #4]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	00db      	lsls	r3, r3, #3
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	440b      	add	r3, r1
 8007edc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007ee0:	7bfa      	ldrb	r2, [r7, #15]
 8007ee2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007ee4:	7bfa      	ldrb	r2, [r7, #15]
 8007ee6:	6879      	ldr	r1, [r7, #4]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	00db      	lsls	r3, r3, #3
 8007eec:	4413      	add	r3, r2
 8007eee:	009b      	lsls	r3, r3, #2
 8007ef0:	440b      	add	r3, r1
 8007ef2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007efa:	7bfa      	ldrb	r2, [r7, #15]
 8007efc:	6879      	ldr	r1, [r7, #4]
 8007efe:	4613      	mov	r3, r2
 8007f00:	00db      	lsls	r3, r3, #3
 8007f02:	4413      	add	r3, r2
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	440b      	add	r3, r1
 8007f08:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f10:	7bfa      	ldrb	r2, [r7, #15]
 8007f12:	6879      	ldr	r1, [r7, #4]
 8007f14:	4613      	mov	r3, r2
 8007f16:	00db      	lsls	r3, r3, #3
 8007f18:	4413      	add	r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	440b      	add	r3, r1
 8007f1e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007f22:	2200      	movs	r2, #0
 8007f24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f26:	7bfa      	ldrb	r2, [r7, #15]
 8007f28:	6879      	ldr	r1, [r7, #4]
 8007f2a:	4613      	mov	r3, r2
 8007f2c:	00db      	lsls	r3, r3, #3
 8007f2e:	4413      	add	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	440b      	add	r3, r1
 8007f34:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007f38:	2200      	movs	r2, #0
 8007f3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	73fb      	strb	r3, [r7, #15]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	791b      	ldrb	r3, [r3, #4]
 8007f46:	7bfa      	ldrb	r2, [r7, #15]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d3b5      	bcc.n	8007eb8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6818      	ldr	r0, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	7c1a      	ldrb	r2, [r3, #16]
 8007f54:	f88d 2000 	strb.w	r2, [sp]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f5c:	f00a fc02 	bl	8012764 <USB_DevInit>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d005      	beq.n	8007f72 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2202      	movs	r2, #2
 8007f6a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e013      	b.n	8007f9a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	7b1b      	ldrb	r3, [r3, #12]
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d102      	bne.n	8007f8e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 ff39 	bl	8008e00 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f00a ff22 	bl	8012ddc <USB_DevDisconnect>

  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007fa2:	b590      	push	{r4, r7, lr}
 8007fa4:	b08d      	sub	sp, #52	@ 0x34
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb0:	6a3b      	ldr	r3, [r7, #32]
 8007fb2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f00a ffe4 	bl	8012f86 <USB_GetMode>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f040 84b9 	bne.w	8008938 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f00a ff27 	bl	8012e1e <USB_ReadInterrupts>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 84af 	beq.w	8008936 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	0a1b      	lsrs	r3, r3, #8
 8007fe2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f00a ff14 	bl	8012e1e <USB_ReadInterrupts>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	f003 0302 	and.w	r3, r3, #2
 8007ffc:	2b02      	cmp	r3, #2
 8007ffe:	d107      	bne.n	8008010 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	695a      	ldr	r2, [r3, #20]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f002 0202 	and.w	r2, r2, #2
 800800e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f00a ff02 	bl	8012e1e <USB_ReadInterrupts>
 800801a:	4603      	mov	r3, r0
 800801c:	f003 0310 	and.w	r3, r3, #16
 8008020:	2b10      	cmp	r3, #16
 8008022:	d161      	bne.n	80080e8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	699a      	ldr	r2, [r3, #24]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 0210 	bic.w	r2, r2, #16
 8008032:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	6a1b      	ldr	r3, [r3, #32]
 8008038:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	f003 020f 	and.w	r2, r3, #15
 8008040:	4613      	mov	r3, r2
 8008042:	00db      	lsls	r3, r3, #3
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	4413      	add	r3, r2
 8008050:	3304      	adds	r3, #4
 8008052:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800805a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800805e:	d124      	bne.n	80080aa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008060:	69ba      	ldr	r2, [r7, #24]
 8008062:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8008066:	4013      	ands	r3, r2
 8008068:	2b00      	cmp	r3, #0
 800806a:	d035      	beq.n	80080d8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	091b      	lsrs	r3, r3, #4
 8008074:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008076:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800807a:	b29b      	uxth	r3, r3
 800807c:	461a      	mov	r2, r3
 800807e:	6a38      	ldr	r0, [r7, #32]
 8008080:	f00a fe54 	bl	8012d2c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	68da      	ldr	r2, [r3, #12]
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	091b      	lsrs	r3, r3, #4
 800808c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008090:	441a      	add	r2, r3
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	695a      	ldr	r2, [r3, #20]
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	091b      	lsrs	r3, r3, #4
 800809e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080a2:	441a      	add	r2, r3
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	615a      	str	r2, [r3, #20]
 80080a8:	e016      	b.n	80080d8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80080b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80080b4:	d110      	bne.n	80080d8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80080bc:	2208      	movs	r2, #8
 80080be:	4619      	mov	r1, r3
 80080c0:	6a38      	ldr	r0, [r7, #32]
 80080c2:	f00a fe33 	bl	8012d2c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	695a      	ldr	r2, [r3, #20]
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	091b      	lsrs	r3, r3, #4
 80080ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080d2:	441a      	add	r2, r3
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	699a      	ldr	r2, [r3, #24]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f042 0210 	orr.w	r2, r2, #16
 80080e6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4618      	mov	r0, r3
 80080ee:	f00a fe96 	bl	8012e1e <USB_ReadInterrupts>
 80080f2:	4603      	mov	r3, r0
 80080f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80080fc:	f040 80a7 	bne.w	800824e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008100:	2300      	movs	r3, #0
 8008102:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4618      	mov	r0, r3
 800810a:	f00a febc 	bl	8012e86 <USB_ReadDevAllOutEpInterrupt>
 800810e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8008110:	e099      	b.n	8008246 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008114:	f003 0301 	and.w	r3, r3, #1
 8008118:	2b00      	cmp	r3, #0
 800811a:	f000 808e 	beq.w	800823a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008124:	b2d2      	uxtb	r2, r2
 8008126:	4611      	mov	r1, r2
 8008128:	4618      	mov	r0, r3
 800812a:	f00a fee0 	bl	8012eee <USB_ReadDevOutEPInterrupt>
 800812e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00c      	beq.n	8008154 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800813a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	4413      	add	r3, r2
 8008142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008146:	461a      	mov	r2, r3
 8008148:	2301      	movs	r3, #1
 800814a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800814c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fd28 	bl	8008ba4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00c      	beq.n	8008178 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800815e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816a:	461a      	mov	r2, r3
 800816c:	2308      	movs	r3, #8
 800816e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008170:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 fdfe 	bl	8008d74 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	f003 0310 	and.w	r3, r3, #16
 800817e:	2b00      	cmp	r3, #0
 8008180:	d008      	beq.n	8008194 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008184:	015a      	lsls	r2, r3, #5
 8008186:	69fb      	ldr	r3, [r7, #28]
 8008188:	4413      	add	r3, r2
 800818a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800818e:	461a      	mov	r2, r3
 8008190:	2310      	movs	r3, #16
 8008192:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	f003 0302 	and.w	r3, r3, #2
 800819a:	2b00      	cmp	r3, #0
 800819c:	d030      	beq.n	8008200 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800819e:	6a3b      	ldr	r3, [r7, #32]
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a6:	2b80      	cmp	r3, #128	@ 0x80
 80081a8:	d109      	bne.n	80081be <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	69fa      	ldr	r2, [r7, #28]
 80081b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80081bc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80081be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c0:	4613      	mov	r3, r2
 80081c2:	00db      	lsls	r3, r3, #3
 80081c4:	4413      	add	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	4413      	add	r3, r2
 80081d0:	3304      	adds	r3, #4
 80081d2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	78db      	ldrb	r3, [r3, #3]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d108      	bne.n	80081ee <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2200      	movs	r2, #0
 80081e0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80081e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	4619      	mov	r1, r3
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fbf2 	bl	80089d2 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081fa:	461a      	mov	r2, r3
 80081fc:	2302      	movs	r3, #2
 80081fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f003 0320 	and.w	r3, r3, #32
 8008206:	2b00      	cmp	r3, #0
 8008208:	d008      	beq.n	800821c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800820a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820c:	015a      	lsls	r2, r3, #5
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	4413      	add	r3, r2
 8008212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008216:	461a      	mov	r2, r3
 8008218:	2320      	movs	r3, #32
 800821a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d009      	beq.n	800823a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	015a      	lsls	r2, r3, #5
 800822a:	69fb      	ldr	r3, [r7, #28]
 800822c:	4413      	add	r3, r2
 800822e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008232:	461a      	mov	r2, r3
 8008234:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008238:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	3301      	adds	r3, #1
 800823e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008242:	085b      	lsrs	r3, r3, #1
 8008244:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	2b00      	cmp	r3, #0
 800824a:	f47f af62 	bne.w	8008112 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4618      	mov	r0, r3
 8008254:	f00a fde3 	bl	8012e1e <USB_ReadInterrupts>
 8008258:	4603      	mov	r3, r0
 800825a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800825e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008262:	f040 80db 	bne.w	800841c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4618      	mov	r0, r3
 800826c:	f00a fe25 	bl	8012eba <USB_ReadDevAllInEpInterrupt>
 8008270:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8008272:	2300      	movs	r3, #0
 8008274:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8008276:	e0cd      	b.n	8008414 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800827a:	f003 0301 	and.w	r3, r3, #1
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 80c2 	beq.w	8008408 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800828a:	b2d2      	uxtb	r2, r2
 800828c:	4611      	mov	r1, r2
 800828e:	4618      	mov	r0, r3
 8008290:	f00a fe4b 	bl	8012f2a <USB_ReadDevInEPInterrupt>
 8008294:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	f003 0301 	and.w	r3, r3, #1
 800829c:	2b00      	cmp	r3, #0
 800829e:	d057      	beq.n	8008350 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80082a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	2201      	movs	r2, #1
 80082a8:	fa02 f303 	lsl.w	r3, r2, r3
 80082ac:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80082ae:	69fb      	ldr	r3, [r7, #28]
 80082b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	43db      	mvns	r3, r3
 80082ba:	69f9      	ldr	r1, [r7, #28]
 80082bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082c0:	4013      	ands	r3, r2
 80082c2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80082c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d0:	461a      	mov	r2, r3
 80082d2:	2301      	movs	r3, #1
 80082d4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	799b      	ldrb	r3, [r3, #6]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d132      	bne.n	8008344 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e2:	4613      	mov	r3, r2
 80082e4:	00db      	lsls	r3, r3, #3
 80082e6:	4413      	add	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	440b      	add	r3, r1
 80082ec:	3320      	adds	r3, #32
 80082ee:	6819      	ldr	r1, [r3, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082f4:	4613      	mov	r3, r2
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	4413      	add	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	4403      	add	r3, r0
 80082fe:	331c      	adds	r3, #28
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4419      	add	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008308:	4613      	mov	r3, r2
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	4413      	add	r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4403      	add	r3, r0
 8008312:	3320      	adds	r3, #32
 8008314:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	2b00      	cmp	r3, #0
 800831a:	d113      	bne.n	8008344 <HAL_PCD_IRQHandler+0x3a2>
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008320:	4613      	mov	r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	4413      	add	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	440b      	add	r3, r1
 800832a:	3324      	adds	r3, #36	@ 0x24
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d108      	bne.n	8008344 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800833c:	461a      	mov	r2, r3
 800833e:	2101      	movs	r1, #1
 8008340:	f00a fe54 	bl	8012fec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	b2db      	uxtb	r3, r3
 8008348:	4619      	mov	r1, r3
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fb03 	bl	8008956 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	f003 0308 	and.w	r3, r3, #8
 8008356:	2b00      	cmp	r3, #0
 8008358:	d008      	beq.n	800836c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	015a      	lsls	r2, r3, #5
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	4413      	add	r3, r2
 8008362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008366:	461a      	mov	r2, r3
 8008368:	2308      	movs	r3, #8
 800836a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	f003 0310 	and.w	r3, r3, #16
 8008372:	2b00      	cmp	r3, #0
 8008374:	d008      	beq.n	8008388 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	015a      	lsls	r2, r3, #5
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	4413      	add	r3, r2
 800837e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008382:	461a      	mov	r2, r3
 8008384:	2310      	movs	r3, #16
 8008386:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800838e:	2b00      	cmp	r3, #0
 8008390:	d008      	beq.n	80083a4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008394:	015a      	lsls	r2, r3, #5
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	4413      	add	r3, r2
 800839a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839e:	461a      	mov	r2, r3
 80083a0:	2340      	movs	r3, #64	@ 0x40
 80083a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d023      	beq.n	80083f6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80083ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80083b0:	6a38      	ldr	r0, [r7, #32]
 80083b2:	f00a fb35 	bl	8012a20 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80083b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083b8:	4613      	mov	r3, r2
 80083ba:	00db      	lsls	r3, r3, #3
 80083bc:	4413      	add	r3, r2
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	3310      	adds	r3, #16
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	4413      	add	r3, r2
 80083c6:	3304      	adds	r3, #4
 80083c8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	78db      	ldrb	r3, [r3, #3]
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d108      	bne.n	80083e4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	2200      	movs	r2, #0
 80083d6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	4619      	mov	r1, r3
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fb03 	bl	80089ea <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80083e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e6:	015a      	lsls	r2, r3, #5
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	4413      	add	r3, r2
 80083ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083f0:	461a      	mov	r2, r3
 80083f2:	2302      	movs	r3, #2
 80083f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d003      	beq.n	8008408 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008400:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fb42 	bl	8008a8c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	3301      	adds	r3, #1
 800840c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800840e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008410:	085b      	lsrs	r3, r3, #1
 8008412:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008416:	2b00      	cmp	r3, #0
 8008418:	f47f af2e 	bne.w	8008278 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4618      	mov	r0, r3
 8008422:	f00a fcfc 	bl	8012e1e <USB_ReadInterrupts>
 8008426:	4603      	mov	r3, r0
 8008428:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800842c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008430:	d122      	bne.n	8008478 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	69fa      	ldr	r2, [r7, #28]
 800843c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008440:	f023 0301 	bic.w	r3, r3, #1
 8008444:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800844c:	2b01      	cmp	r3, #1
 800844e:	d108      	bne.n	8008462 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008458:	2100      	movs	r1, #0
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fcf4 	bl	8008e48 <HAL_PCDEx_LPM_Callback>
 8008460:	e002      	b.n	8008468 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 faab 	bl	80089be <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	695a      	ldr	r2, [r3, #20]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8008476:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4618      	mov	r0, r3
 800847e:	f00a fcce 	bl	8012e1e <USB_ReadInterrupts>
 8008482:	4603      	mov	r3, r0
 8008484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008488:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800848c:	d112      	bne.n	80084b4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800848e:	69fb      	ldr	r3, [r7, #28]
 8008490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f003 0301 	and.w	r3, r3, #1
 800849a:	2b01      	cmp	r3, #1
 800849c:	d102      	bne.n	80084a4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 fa83 	bl	80089aa <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	695a      	ldr	r2, [r3, #20]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80084b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f00a fcb0 	bl	8012e1e <USB_ReadInterrupts>
 80084be:	4603      	mov	r3, r0
 80084c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084c8:	d121      	bne.n	800850e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	695a      	ldr	r2, [r3, #20]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80084d8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d111      	bne.n	8008508 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f2:	089b      	lsrs	r3, r3, #2
 80084f4:	f003 020f 	and.w	r2, r3, #15
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80084fe:	2101      	movs	r1, #1
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 fca1 	bl	8008e48 <HAL_PCDEx_LPM_Callback>
 8008506:	e002      	b.n	800850e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fa4e 	bl	80089aa <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4618      	mov	r0, r3
 8008514:	f00a fc83 	bl	8012e1e <USB_ReadInterrupts>
 8008518:	4603      	mov	r3, r0
 800851a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800851e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008522:	f040 80b7 	bne.w	8008694 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008534:	f023 0301 	bic.w	r3, r3, #1
 8008538:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2110      	movs	r1, #16
 8008540:	4618      	mov	r0, r3
 8008542:	f00a fa6d 	bl	8012a20 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008546:	2300      	movs	r3, #0
 8008548:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800854a:	e046      	b.n	80085da <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800854c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854e:	015a      	lsls	r2, r3, #5
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	4413      	add	r3, r2
 8008554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008558:	461a      	mov	r2, r3
 800855a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800855e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008570:	0151      	lsls	r1, r2, #5
 8008572:	69fa      	ldr	r2, [r7, #28]
 8008574:	440a      	add	r2, r1
 8008576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800857e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008582:	015a      	lsls	r2, r3, #5
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	4413      	add	r3, r2
 8008588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858c:	461a      	mov	r2, r3
 800858e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008592:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008596:	015a      	lsls	r2, r3, #5
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	4413      	add	r3, r2
 800859c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085a4:	0151      	lsls	r1, r2, #5
 80085a6:	69fa      	ldr	r2, [r7, #28]
 80085a8:	440a      	add	r2, r1
 80085aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80085b2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b6:	015a      	lsls	r2, r3, #5
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	4413      	add	r3, r2
 80085bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085c4:	0151      	lsls	r1, r2, #5
 80085c6:	69fa      	ldr	r2, [r7, #28]
 80085c8:	440a      	add	r2, r1
 80085ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80085d2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d6:	3301      	adds	r3, #1
 80085d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	791b      	ldrb	r3, [r3, #4]
 80085de:	461a      	mov	r2, r3
 80085e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d3b2      	bcc.n	800854c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	69fa      	ldr	r2, [r7, #28]
 80085f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085f4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80085f8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	7bdb      	ldrb	r3, [r3, #15]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d016      	beq.n	8008630 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008602:	69fb      	ldr	r3, [r7, #28]
 8008604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008608:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800860c:	69fa      	ldr	r2, [r7, #28]
 800860e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008612:	f043 030b 	orr.w	r3, r3, #11
 8008616:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008622:	69fa      	ldr	r2, [r7, #28]
 8008624:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008628:	f043 030b 	orr.w	r3, r3, #11
 800862c:	6453      	str	r3, [r2, #68]	@ 0x44
 800862e:	e015      	b.n	800865c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008636:	695a      	ldr	r2, [r3, #20]
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863e:	4619      	mov	r1, r3
 8008640:	f242 032b 	movw	r3, #8235	@ 0x202b
 8008644:	4313      	orrs	r3, r2
 8008646:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800864e:	691b      	ldr	r3, [r3, #16]
 8008650:	69fa      	ldr	r2, [r7, #28]
 8008652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008656:	f043 030b 	orr.w	r3, r3, #11
 800865a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	69fa      	ldr	r2, [r7, #28]
 8008666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800866a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800866e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6818      	ldr	r0, [r3, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800867e:	461a      	mov	r2, r3
 8008680:	f00a fcb4 	bl	8012fec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	695a      	ldr	r2, [r3, #20]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8008692:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4618      	mov	r0, r3
 800869a:	f00a fbc0 	bl	8012e1e <USB_ReadInterrupts>
 800869e:	4603      	mov	r3, r0
 80086a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086a8:	d123      	bne.n	80086f2 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4618      	mov	r0, r3
 80086b0:	f00a fc78 	bl	8012fa4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f00a fa2a 	bl	8012b12 <USB_GetDevSpeed>
 80086be:	4603      	mov	r3, r0
 80086c0:	461a      	mov	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681c      	ldr	r4, [r3, #0]
 80086ca:	f001 fb9d 	bl	8009e08 <HAL_RCC_GetHCLKFreq>
 80086ce:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80086d4:	461a      	mov	r2, r3
 80086d6:	4620      	mov	r0, r4
 80086d8:	f009 ff44 	bl	8012564 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 f95a 	bl	8008996 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	695a      	ldr	r2, [r3, #20]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80086f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f00a fb91 	bl	8012e1e <USB_ReadInterrupts>
 80086fc:	4603      	mov	r3, r0
 80086fe:	f003 0308 	and.w	r3, r3, #8
 8008702:	2b08      	cmp	r3, #8
 8008704:	d10a      	bne.n	800871c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f93b 	bl	8008982 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	695a      	ldr	r2, [r3, #20]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f002 0208 	and.w	r2, r2, #8
 800871a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4618      	mov	r0, r3
 8008722:	f00a fb7c 	bl	8012e1e <USB_ReadInterrupts>
 8008726:	4603      	mov	r3, r0
 8008728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800872c:	2b80      	cmp	r3, #128	@ 0x80
 800872e:	d123      	bne.n	8008778 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008730:	6a3b      	ldr	r3, [r7, #32]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008738:	6a3b      	ldr	r3, [r7, #32]
 800873a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800873c:	2301      	movs	r3, #1
 800873e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008740:	e014      	b.n	800876c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008742:	6879      	ldr	r1, [r7, #4]
 8008744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008746:	4613      	mov	r3, r2
 8008748:	00db      	lsls	r3, r3, #3
 800874a:	4413      	add	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	440b      	add	r3, r1
 8008750:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	2b01      	cmp	r3, #1
 8008758:	d105      	bne.n	8008766 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800875a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875c:	b2db      	uxtb	r3, r3
 800875e:	4619      	mov	r1, r3
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 f962 	bl	8008a2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	3301      	adds	r3, #1
 800876a:	627b      	str	r3, [r7, #36]	@ 0x24
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	791b      	ldrb	r3, [r3, #4]
 8008770:	461a      	mov	r2, r3
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008774:	4293      	cmp	r3, r2
 8008776:	d3e4      	bcc.n	8008742 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4618      	mov	r0, r3
 800877e:	f00a fb4e 	bl	8012e1e <USB_ReadInterrupts>
 8008782:	4603      	mov	r3, r0
 8008784:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008788:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800878c:	d13c      	bne.n	8008808 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800878e:	2301      	movs	r3, #1
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
 8008792:	e02b      	b.n	80087ec <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008796:	015a      	lsls	r2, r3, #5
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	4413      	add	r3, r2
 800879c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80087a4:	6879      	ldr	r1, [r7, #4]
 80087a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a8:	4613      	mov	r3, r2
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	4413      	add	r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	440b      	add	r3, r1
 80087b2:	3318      	adds	r3, #24
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d115      	bne.n	80087e6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80087ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80087bc:	2b00      	cmp	r3, #0
 80087be:	da12      	bge.n	80087e6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80087c0:	6879      	ldr	r1, [r7, #4]
 80087c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c4:	4613      	mov	r3, r2
 80087c6:	00db      	lsls	r3, r3, #3
 80087c8:	4413      	add	r3, r2
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	440b      	add	r3, r1
 80087ce:	3317      	adds	r3, #23
 80087d0:	2201      	movs	r2, #1
 80087d2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80087d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f922 	bl	8008a2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e8:	3301      	adds	r3, #1
 80087ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	791b      	ldrb	r3, [r3, #4]
 80087f0:	461a      	mov	r2, r3
 80087f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d3cd      	bcc.n	8008794 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	695a      	ldr	r2, [r3, #20]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8008806:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4618      	mov	r0, r3
 800880e:	f00a fb06 	bl	8012e1e <USB_ReadInterrupts>
 8008812:	4603      	mov	r3, r0
 8008814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008818:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800881c:	d156      	bne.n	80088cc <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800881e:	2301      	movs	r3, #1
 8008820:	627b      	str	r3, [r7, #36]	@ 0x24
 8008822:	e045      	b.n	80088b0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008826:	015a      	lsls	r2, r3, #5
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	4413      	add	r3, r2
 800882c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008834:	6879      	ldr	r1, [r7, #4]
 8008836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008838:	4613      	mov	r3, r2
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	4413      	add	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	440b      	add	r3, r1
 8008842:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	2b01      	cmp	r3, #1
 800884a:	d12e      	bne.n	80088aa <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800884c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800884e:	2b00      	cmp	r3, #0
 8008850:	da2b      	bge.n	80088aa <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	0c1a      	lsrs	r2, r3, #16
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800885c:	4053      	eors	r3, r2
 800885e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008862:	2b00      	cmp	r3, #0
 8008864:	d121      	bne.n	80088aa <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800886a:	4613      	mov	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008878:	2201      	movs	r2, #1
 800887a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800887c:	6a3b      	ldr	r3, [r7, #32]
 800887e:	699b      	ldr	r3, [r3, #24]
 8008880:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008884:	6a3b      	ldr	r3, [r7, #32]
 8008886:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008888:	6a3b      	ldr	r3, [r7, #32]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10a      	bne.n	80088aa <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008894:	69fb      	ldr	r3, [r7, #28]
 8008896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	69fa      	ldr	r2, [r7, #28]
 800889e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80088a6:	6053      	str	r3, [r2, #4]
            break;
 80088a8:	e008      	b.n	80088bc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	3301      	adds	r3, #1
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	791b      	ldrb	r3, [r3, #4]
 80088b4:	461a      	mov	r2, r3
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d3b3      	bcc.n	8008824 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	695a      	ldr	r2, [r3, #20]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80088ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4618      	mov	r0, r3
 80088d2:	f00a faa4 	bl	8012e1e <USB_ReadInterrupts>
 80088d6:	4603      	mov	r3, r0
 80088d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80088dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e0:	d10a      	bne.n	80088f8 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f88d 	bl	8008a02 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	695a      	ldr	r2, [r3, #20]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80088f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4618      	mov	r0, r3
 80088fe:	f00a fa8e 	bl	8012e1e <USB_ReadInterrupts>
 8008902:	4603      	mov	r3, r0
 8008904:	f003 0304 	and.w	r3, r3, #4
 8008908:	2b04      	cmp	r3, #4
 800890a:	d115      	bne.n	8008938 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	f003 0304 	and.w	r3, r3, #4
 800891a:	2b00      	cmp	r3, #0
 800891c:	d002      	beq.n	8008924 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f879 	bl	8008a16 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6859      	ldr	r1, [r3, #4]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	69ba      	ldr	r2, [r7, #24]
 8008930:	430a      	orrs	r2, r1
 8008932:	605a      	str	r2, [r3, #4]
 8008934:	e000      	b.n	8008938 <HAL_PCD_IRQHandler+0x996>
      return;
 8008936:	bf00      	nop
    }
  }
}
 8008938:	3734      	adds	r7, #52	@ 0x34
 800893a:	46bd      	mov	sp, r7
 800893c:	bd90      	pop	{r4, r7, pc}

0800893e <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800893e:	b480      	push	{r7}
 8008940:	b083      	sub	sp, #12
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	460b      	mov	r3, r1
 8008948:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	460b      	mov	r3, r1
 8008960:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8008962:	bf00      	nop
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8008976:	bf00      	nop
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8008982:	b480      	push	{r7}
 8008984:	b083      	sub	sp, #12
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800898a:	bf00      	nop
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8008996:	b480      	push	{r7}
 8008998:	b083      	sub	sp, #12
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80089aa:	b480      	push	{r7}
 80089ac:	b083      	sub	sp, #12
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 80089b2:	bf00      	nop
 80089b4:	370c      	adds	r7, #12
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80089be:	b480      	push	{r7}
 80089c0:	b083      	sub	sp, #12
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 80089c6:	bf00      	nop
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	460b      	mov	r3, r1
 80089dc:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 80089de:	bf00      	nop
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b083      	sub	sp, #12
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
 80089f2:	460b      	mov	r3, r1
 80089f4:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 80089f6:	bf00      	nop
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8008a02:	b480      	push	{r7}
 8008a04:	b083      	sub	sp, #12
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8008a0a:	bf00      	nop
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr

08008a16 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8008a16:	b480      	push	{r7}
 8008a18:	b083      	sub	sp, #12
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8008a1e:	bf00      	nop
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b084      	sub	sp, #16
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	da0c      	bge.n	8008a58 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a3e:	78fb      	ldrb	r3, [r7, #3]
 8008a40:	f003 020f 	and.w	r2, r3, #15
 8008a44:	4613      	mov	r3, r2
 8008a46:	00db      	lsls	r3, r3, #3
 8008a48:	4413      	add	r3, r2
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	3310      	adds	r3, #16
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	4413      	add	r3, r2
 8008a52:	3304      	adds	r3, #4
 8008a54:	60fb      	str	r3, [r7, #12]
 8008a56:	e00c      	b.n	8008a72 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a58:	78fb      	ldrb	r3, [r7, #3]
 8008a5a:	f003 020f 	and.w	r2, r3, #15
 8008a5e:	4613      	mov	r3, r2
 8008a60:	00db      	lsls	r3, r3, #3
 8008a62:	4413      	add	r3, r2
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	3304      	adds	r3, #4
 8008a70:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	68f9      	ldr	r1, [r7, #12]
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f00a f86f 	bl	8012b5c <USB_EPStopXfer>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008a82:	7afb      	ldrb	r3, [r7, #11]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08a      	sub	sp, #40	@ 0x28
 8008a90:	af02      	add	r7, sp, #8
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008aa0:	683a      	ldr	r2, [r7, #0]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	00db      	lsls	r3, r3, #3
 8008aa6:	4413      	add	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	3310      	adds	r3, #16
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	4413      	add	r3, r2
 8008ab0:	3304      	adds	r3, #4
 8008ab2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	695a      	ldr	r2, [r3, #20]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d901      	bls.n	8008ac4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e06b      	b.n	8008b9c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	691a      	ldr	r2, [r3, #16]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	695b      	ldr	r3, [r3, #20]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d902      	bls.n	8008ae0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008ae0:	69fb      	ldr	r3, [r7, #28]
 8008ae2:	3303      	adds	r3, #3
 8008ae4:	089b      	lsrs	r3, r3, #2
 8008ae6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008ae8:	e02a      	b.n	8008b40 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	691a      	ldr	r2, [r3, #16]
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	689b      	ldr	r3, [r3, #8]
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d902      	bls.n	8008b06 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	3303      	adds	r3, #3
 8008b0a:	089b      	lsrs	r3, r3, #2
 8008b0c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	68d9      	ldr	r1, [r3, #12]
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	4603      	mov	r3, r0
 8008b22:	6978      	ldr	r0, [r7, #20]
 8008b24:	f00a f8c4 	bl	8012cb0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	68da      	ldr	r2, [r3, #12]
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	441a      	add	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	695a      	ldr	r2, [r3, #20]
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	441a      	add	r2, r3
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	015a      	lsls	r2, r3, #5
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	4413      	add	r3, r2
 8008b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b4c:	699b      	ldr	r3, [r3, #24]
 8008b4e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008b50:	69ba      	ldr	r2, [r7, #24]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d809      	bhi.n	8008b6a <PCD_WriteEmptyTxFifo+0xde>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	695a      	ldr	r2, [r3, #20]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d203      	bcs.n	8008b6a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	691b      	ldr	r3, [r3, #16]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1bf      	bne.n	8008aea <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	691a      	ldr	r2, [r3, #16]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	695b      	ldr	r3, [r3, #20]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d811      	bhi.n	8008b9a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	f003 030f 	and.w	r3, r3, #15
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b82:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	43db      	mvns	r3, r3
 8008b90:	6939      	ldr	r1, [r7, #16]
 8008b92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b96:	4013      	ands	r3, r2
 8008b98:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3720      	adds	r7, #32
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b088      	sub	sp, #32
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	333c      	adds	r3, #60	@ 0x3c
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	015a      	lsls	r2, r3, #5
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	4413      	add	r3, r2
 8008bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	799b      	ldrb	r3, [r3, #6]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d17b      	bne.n	8008cd2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	f003 0308 	and.w	r3, r3, #8
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d015      	beq.n	8008c10 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	4a61      	ldr	r2, [pc, #388]	@ (8008d6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	f240 80b9 	bls.w	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 80b3 	beq.w	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	015a      	lsls	r2, r3, #5
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	4413      	add	r3, r2
 8008c02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c06:	461a      	mov	r2, r3
 8008c08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c0c:	6093      	str	r3, [r2, #8]
 8008c0e:	e0a7      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	f003 0320 	and.w	r3, r3, #32
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d009      	beq.n	8008c2e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	015a      	lsls	r2, r3, #5
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	4413      	add	r3, r2
 8008c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c26:	461a      	mov	r2, r3
 8008c28:	2320      	movs	r3, #32
 8008c2a:	6093      	str	r3, [r2, #8]
 8008c2c:	e098      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f040 8093 	bne.w	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8008d6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d90f      	bls.n	8008c62 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00a      	beq.n	8008c62 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	015a      	lsls	r2, r3, #5
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	4413      	add	r3, r2
 8008c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c58:	461a      	mov	r2, r3
 8008c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c5e:	6093      	str	r3, [r2, #8]
 8008c60:	e07e      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008c62:	683a      	ldr	r2, [r7, #0]
 8008c64:	4613      	mov	r3, r2
 8008c66:	00db      	lsls	r3, r3, #3
 8008c68:	4413      	add	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	4413      	add	r3, r2
 8008c74:	3304      	adds	r3, #4
 8008c76:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6a1a      	ldr	r2, [r3, #32]
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	0159      	lsls	r1, r3, #5
 8008c80:	69bb      	ldr	r3, [r7, #24]
 8008c82:	440b      	add	r3, r1
 8008c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c8e:	1ad2      	subs	r2, r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d114      	bne.n	8008cc4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d109      	bne.n	8008cb6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6818      	ldr	r0, [r3, #0]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008cac:	461a      	mov	r2, r3
 8008cae:	2101      	movs	r1, #1
 8008cb0:	f00a f99c 	bl	8012fec <USB_EP0_OutStart>
 8008cb4:	e006      	b.n	8008cc4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	68da      	ldr	r2, [r3, #12]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	441a      	add	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7ff fe37 	bl	800893e <HAL_PCD_DataOutStageCallback>
 8008cd0:	e046      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	4a26      	ldr	r2, [pc, #152]	@ (8008d70 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d124      	bne.n	8008d24 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00a      	beq.n	8008cfa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cf6:	6093      	str	r3, [r2, #8]
 8008cf8:	e032      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	f003 0320 	and.w	r3, r3, #32
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d008      	beq.n	8008d16 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	015a      	lsls	r2, r3, #5
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d10:	461a      	mov	r2, r3
 8008d12:	2320      	movs	r3, #32
 8008d14:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff fe0e 	bl	800893e <HAL_PCD_DataOutStageCallback>
 8008d22:	e01d      	b.n	8008d60 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d114      	bne.n	8008d54 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008d2a:	6879      	ldr	r1, [r7, #4]
 8008d2c:	683a      	ldr	r2, [r7, #0]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	00db      	lsls	r3, r3, #3
 8008d32:	4413      	add	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	440b      	add	r3, r1
 8008d38:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d108      	bne.n	8008d54 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6818      	ldr	r0, [r3, #0]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	2100      	movs	r1, #0
 8008d50:	f00a f94c 	bl	8012fec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7ff fdef 	bl	800893e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3720      	adds	r7, #32
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	4f54300a 	.word	0x4f54300a
 8008d70:	4f54310a 	.word	0x4f54310a

08008d74 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b086      	sub	sp, #24
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	333c      	adds	r3, #60	@ 0x3c
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	4a15      	ldr	r2, [pc, #84]	@ (8008dfc <PCD_EP_OutSetupPacket_int+0x88>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d90e      	bls.n	8008dc8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d009      	beq.n	8008dc8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dc6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7ff fdd0 	bl	800896e <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8008dfc <PCD_EP_OutSetupPacket_int+0x88>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d90c      	bls.n	8008df0 <PCD_EP_OutSetupPacket_int+0x7c>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	799b      	ldrb	r3, [r3, #6]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d108      	bne.n	8008df0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6818      	ldr	r0, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008de8:	461a      	mov	r2, r3
 8008dea:	2101      	movs	r1, #1
 8008dec:	f00a f8fe 	bl	8012fec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3718      	adds	r7, #24
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	4f54300a 	.word	0x4f54300a

08008e00 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2201      	movs	r2, #1
 8008e12:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e2e:	4b05      	ldr	r3, [pc, #20]	@ (8008e44 <HAL_PCDEx_ActivateLPM+0x44>)
 8008e30:	4313      	orrs	r3, r2
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3714      	adds	r7, #20
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr
 8008e44:	10000003 	.word	0x10000003

08008e48 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	460b      	mov	r3, r1
 8008e52:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008e68:	4b19      	ldr	r3, [pc, #100]	@ (8008ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8008e6a:	68db      	ldr	r3, [r3, #12]
 8008e6c:	f003 0304 	and.w	r3, r3, #4
 8008e70:	2b04      	cmp	r3, #4
 8008e72:	d00a      	beq.n	8008e8a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008e74:	4b16      	ldr	r3, [pc, #88]	@ (8008ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	f003 0307 	and.w	r3, r3, #7
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d001      	beq.n	8008e86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e01f      	b.n	8008ec6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008e86:	2300      	movs	r3, #0
 8008e88:	e01d      	b.n	8008ec6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008e8a:	4b11      	ldr	r3, [pc, #68]	@ (8008ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	f023 0207 	bic.w	r2, r3, #7
 8008e92:	490f      	ldr	r1, [pc, #60]	@ (8008ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008e9a:	f7f9 fb17 	bl	80024cc <HAL_GetTick>
 8008e9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008ea0:	e009      	b.n	8008eb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008ea2:	f7f9 fb13 	bl	80024cc <HAL_GetTick>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	1ad3      	subs	r3, r2, r3
 8008eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008eb0:	d901      	bls.n	8008eb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e007      	b.n	8008ec6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008eb6:	4b06      	ldr	r3, [pc, #24]	@ (8008ed0 <HAL_PWREx_ConfigSupply+0x70>)
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ebe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ec2:	d1ee      	bne.n	8008ea2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3710      	adds	r7, #16
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	58024800 	.word	0x58024800

08008ed4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8008ed8:	4b05      	ldr	r3, [pc, #20]	@ (8008ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	4a04      	ldr	r2, [pc, #16]	@ (8008ef0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8008ede:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008ee2:	60d3      	str	r3, [r2, #12]
}
 8008ee4:	bf00      	nop
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	58024800 	.word	0x58024800

08008ef4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b08c      	sub	sp, #48	@ 0x30
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d102      	bne.n	8008f08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	f000 bc48 	b.w	8009798 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f000 8088 	beq.w	8009026 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f16:	4b99      	ldr	r3, [pc, #612]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008f20:	4b96      	ldr	r3, [pc, #600]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f24:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f28:	2b10      	cmp	r3, #16
 8008f2a:	d007      	beq.n	8008f3c <HAL_RCC_OscConfig+0x48>
 8008f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f2e:	2b18      	cmp	r3, #24
 8008f30:	d111      	bne.n	8008f56 <HAL_RCC_OscConfig+0x62>
 8008f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f34:	f003 0303 	and.w	r3, r3, #3
 8008f38:	2b02      	cmp	r3, #2
 8008f3a:	d10c      	bne.n	8008f56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f3c:	4b8f      	ldr	r3, [pc, #572]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d06d      	beq.n	8009024 <HAL_RCC_OscConfig+0x130>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d169      	bne.n	8009024 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008f50:	2301      	movs	r3, #1
 8008f52:	f000 bc21 	b.w	8009798 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f5e:	d106      	bne.n	8008f6e <HAL_RCC_OscConfig+0x7a>
 8008f60:	4b86      	ldr	r3, [pc, #536]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a85      	ldr	r2, [pc, #532]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f6a:	6013      	str	r3, [r2, #0]
 8008f6c:	e02e      	b.n	8008fcc <HAL_RCC_OscConfig+0xd8>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10c      	bne.n	8008f90 <HAL_RCC_OscConfig+0x9c>
 8008f76:	4b81      	ldr	r3, [pc, #516]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a80      	ldr	r2, [pc, #512]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f80:	6013      	str	r3, [r2, #0]
 8008f82:	4b7e      	ldr	r3, [pc, #504]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a7d      	ldr	r2, [pc, #500]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f8c:	6013      	str	r3, [r2, #0]
 8008f8e:	e01d      	b.n	8008fcc <HAL_RCC_OscConfig+0xd8>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f98:	d10c      	bne.n	8008fb4 <HAL_RCC_OscConfig+0xc0>
 8008f9a:	4b78      	ldr	r3, [pc, #480]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a77      	ldr	r2, [pc, #476]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fa4:	6013      	str	r3, [r2, #0]
 8008fa6:	4b75      	ldr	r3, [pc, #468]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a74      	ldr	r2, [pc, #464]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fb0:	6013      	str	r3, [r2, #0]
 8008fb2:	e00b      	b.n	8008fcc <HAL_RCC_OscConfig+0xd8>
 8008fb4:	4b71      	ldr	r3, [pc, #452]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a70      	ldr	r2, [pc, #448]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fbe:	6013      	str	r3, [r2, #0]
 8008fc0:	4b6e      	ldr	r3, [pc, #440]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a6d      	ldr	r2, [pc, #436]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008fc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008fca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d013      	beq.n	8008ffc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fd4:	f7f9 fa7a 	bl	80024cc <HAL_GetTick>
 8008fd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008fda:	e008      	b.n	8008fee <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fdc:	f7f9 fa76 	bl	80024cc <HAL_GetTick>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	2b64      	cmp	r3, #100	@ 0x64
 8008fe8:	d901      	bls.n	8008fee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fea:	2303      	movs	r3, #3
 8008fec:	e3d4      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008fee:	4b63      	ldr	r3, [pc, #396]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d0f0      	beq.n	8008fdc <HAL_RCC_OscConfig+0xe8>
 8008ffa:	e014      	b.n	8009026 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ffc:	f7f9 fa66 	bl	80024cc <HAL_GetTick>
 8009000:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009002:	e008      	b.n	8009016 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009004:	f7f9 fa62 	bl	80024cc <HAL_GetTick>
 8009008:	4602      	mov	r2, r0
 800900a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900c:	1ad3      	subs	r3, r2, r3
 800900e:	2b64      	cmp	r3, #100	@ 0x64
 8009010:	d901      	bls.n	8009016 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009012:	2303      	movs	r3, #3
 8009014:	e3c0      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009016:	4b59      	ldr	r3, [pc, #356]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d1f0      	bne.n	8009004 <HAL_RCC_OscConfig+0x110>
 8009022:	e000      	b.n	8009026 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 0302 	and.w	r3, r3, #2
 800902e:	2b00      	cmp	r3, #0
 8009030:	f000 80ca 	beq.w	80091c8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009034:	4b51      	ldr	r3, [pc, #324]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800903c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800903e:	4b4f      	ldr	r3, [pc, #316]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009042:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009044:	6a3b      	ldr	r3, [r7, #32]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d007      	beq.n	800905a <HAL_RCC_OscConfig+0x166>
 800904a:	6a3b      	ldr	r3, [r7, #32]
 800904c:	2b18      	cmp	r3, #24
 800904e:	d156      	bne.n	80090fe <HAL_RCC_OscConfig+0x20a>
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	2b00      	cmp	r3, #0
 8009058:	d151      	bne.n	80090fe <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800905a:	4b48      	ldr	r3, [pc, #288]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 0304 	and.w	r3, r3, #4
 8009062:	2b00      	cmp	r3, #0
 8009064:	d005      	beq.n	8009072 <HAL_RCC_OscConfig+0x17e>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d101      	bne.n	8009072 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e392      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009072:	4b42      	ldr	r3, [pc, #264]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f023 0219 	bic.w	r2, r3, #25
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	493f      	ldr	r1, [pc, #252]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009080:	4313      	orrs	r3, r2
 8009082:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009084:	f7f9 fa22 	bl	80024cc <HAL_GetTick>
 8009088:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800908a:	e008      	b.n	800909e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800908c:	f7f9 fa1e 	bl	80024cc <HAL_GetTick>
 8009090:	4602      	mov	r2, r0
 8009092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009094:	1ad3      	subs	r3, r2, r3
 8009096:	2b02      	cmp	r3, #2
 8009098:	d901      	bls.n	800909e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800909a:	2303      	movs	r3, #3
 800909c:	e37c      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800909e:	4b37      	ldr	r3, [pc, #220]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f003 0304 	and.w	r3, r3, #4
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d0f0      	beq.n	800908c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090aa:	f7f9 fa3f 	bl	800252c <HAL_GetREVID>
 80090ae:	4603      	mov	r3, r0
 80090b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d817      	bhi.n	80090e8 <HAL_RCC_OscConfig+0x1f4>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	2b40      	cmp	r3, #64	@ 0x40
 80090be:	d108      	bne.n	80090d2 <HAL_RCC_OscConfig+0x1de>
 80090c0:	4b2e      	ldr	r3, [pc, #184]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80090c8:	4a2c      	ldr	r2, [pc, #176]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090ce:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090d0:	e07a      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d2:	4b2a      	ldr	r3, [pc, #168]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	031b      	lsls	r3, r3, #12
 80090e0:	4926      	ldr	r1, [pc, #152]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090e2:	4313      	orrs	r3, r2
 80090e4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090e6:	e06f      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090e8:	4b24      	ldr	r3, [pc, #144]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	061b      	lsls	r3, r3, #24
 80090f6:	4921      	ldr	r1, [pc, #132]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 80090f8:	4313      	orrs	r3, r2
 80090fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090fc:	e064      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d047      	beq.n	8009196 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009106:	4b1d      	ldr	r3, [pc, #116]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f023 0219 	bic.w	r2, r3, #25
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	491a      	ldr	r1, [pc, #104]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009114:	4313      	orrs	r3, r2
 8009116:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009118:	f7f9 f9d8 	bl	80024cc <HAL_GetTick>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800911e:	e008      	b.n	8009132 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009120:	f7f9 f9d4 	bl	80024cc <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	2b02      	cmp	r3, #2
 800912c:	d901      	bls.n	8009132 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e332      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009132:	4b12      	ldr	r3, [pc, #72]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 0304 	and.w	r3, r3, #4
 800913a:	2b00      	cmp	r3, #0
 800913c:	d0f0      	beq.n	8009120 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800913e:	f7f9 f9f5 	bl	800252c <HAL_GetREVID>
 8009142:	4603      	mov	r3, r0
 8009144:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009148:	4293      	cmp	r3, r2
 800914a:	d819      	bhi.n	8009180 <HAL_RCC_OscConfig+0x28c>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	691b      	ldr	r3, [r3, #16]
 8009150:	2b40      	cmp	r3, #64	@ 0x40
 8009152:	d108      	bne.n	8009166 <HAL_RCC_OscConfig+0x272>
 8009154:	4b09      	ldr	r3, [pc, #36]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800915c:	4a07      	ldr	r2, [pc, #28]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 800915e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009162:	6053      	str	r3, [r2, #4]
 8009164:	e030      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
 8009166:	4b05      	ldr	r3, [pc, #20]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	031b      	lsls	r3, r3, #12
 8009174:	4901      	ldr	r1, [pc, #4]	@ (800917c <HAL_RCC_OscConfig+0x288>)
 8009176:	4313      	orrs	r3, r2
 8009178:	604b      	str	r3, [r1, #4]
 800917a:	e025      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
 800917c:	58024400 	.word	0x58024400
 8009180:	4b9a      	ldr	r3, [pc, #616]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	061b      	lsls	r3, r3, #24
 800918e:	4997      	ldr	r1, [pc, #604]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009190:	4313      	orrs	r3, r2
 8009192:	604b      	str	r3, [r1, #4]
 8009194:	e018      	b.n	80091c8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009196:	4b95      	ldr	r3, [pc, #596]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a94      	ldr	r2, [pc, #592]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800919c:	f023 0301 	bic.w	r3, r3, #1
 80091a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091a2:	f7f9 f993 	bl	80024cc <HAL_GetTick>
 80091a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80091a8:	e008      	b.n	80091bc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091aa:	f7f9 f98f 	bl	80024cc <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d901      	bls.n	80091bc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e2ed      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80091bc:	4b8b      	ldr	r3, [pc, #556]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 0304 	and.w	r3, r3, #4
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1f0      	bne.n	80091aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f003 0310 	and.w	r3, r3, #16
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f000 80a9 	beq.w	8009328 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80091d6:	4b85      	ldr	r3, [pc, #532]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091de:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80091e0:	4b82      	ldr	r3, [pc, #520]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80091e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	2b08      	cmp	r3, #8
 80091ea:	d007      	beq.n	80091fc <HAL_RCC_OscConfig+0x308>
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	2b18      	cmp	r3, #24
 80091f0:	d13a      	bne.n	8009268 <HAL_RCC_OscConfig+0x374>
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f003 0303 	and.w	r3, r3, #3
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d135      	bne.n	8009268 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80091fc:	4b7b      	ldr	r3, [pc, #492]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009204:	2b00      	cmp	r3, #0
 8009206:	d005      	beq.n	8009214 <HAL_RCC_OscConfig+0x320>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	69db      	ldr	r3, [r3, #28]
 800920c:	2b80      	cmp	r3, #128	@ 0x80
 800920e:	d001      	beq.n	8009214 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	e2c1      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009214:	f7f9 f98a 	bl	800252c <HAL_GetREVID>
 8009218:	4603      	mov	r3, r0
 800921a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800921e:	4293      	cmp	r3, r2
 8009220:	d817      	bhi.n	8009252 <HAL_RCC_OscConfig+0x35e>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a1b      	ldr	r3, [r3, #32]
 8009226:	2b20      	cmp	r3, #32
 8009228:	d108      	bne.n	800923c <HAL_RCC_OscConfig+0x348>
 800922a:	4b70      	ldr	r3, [pc, #448]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8009232:	4a6e      	ldr	r2, [pc, #440]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009234:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009238:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800923a:	e075      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800923c:	4b6b      	ldr	r3, [pc, #428]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a1b      	ldr	r3, [r3, #32]
 8009248:	069b      	lsls	r3, r3, #26
 800924a:	4968      	ldr	r1, [pc, #416]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800924c:	4313      	orrs	r3, r2
 800924e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009250:	e06a      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009252:	4b66      	ldr	r3, [pc, #408]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	061b      	lsls	r3, r3, #24
 8009260:	4962      	ldr	r1, [pc, #392]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009262:	4313      	orrs	r3, r2
 8009264:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009266:	e05f      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	69db      	ldr	r3, [r3, #28]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d042      	beq.n	80092f6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009270:	4b5e      	ldr	r3, [pc, #376]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a5d      	ldr	r2, [pc, #372]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800927a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800927c:	f7f9 f926 	bl	80024cc <HAL_GetTick>
 8009280:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009282:	e008      	b.n	8009296 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009284:	f7f9 f922 	bl	80024cc <HAL_GetTick>
 8009288:	4602      	mov	r2, r0
 800928a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928c:	1ad3      	subs	r3, r2, r3
 800928e:	2b02      	cmp	r3, #2
 8009290:	d901      	bls.n	8009296 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e280      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009296:	4b55      	ldr	r3, [pc, #340]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d0f0      	beq.n	8009284 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80092a2:	f7f9 f943 	bl	800252c <HAL_GetREVID>
 80092a6:	4603      	mov	r3, r0
 80092a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d817      	bhi.n	80092e0 <HAL_RCC_OscConfig+0x3ec>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a1b      	ldr	r3, [r3, #32]
 80092b4:	2b20      	cmp	r3, #32
 80092b6:	d108      	bne.n	80092ca <HAL_RCC_OscConfig+0x3d6>
 80092b8:	4b4c      	ldr	r3, [pc, #304]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80092c0:	4a4a      	ldr	r2, [pc, #296]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092c6:	6053      	str	r3, [r2, #4]
 80092c8:	e02e      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
 80092ca:	4b48      	ldr	r3, [pc, #288]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a1b      	ldr	r3, [r3, #32]
 80092d6:	069b      	lsls	r3, r3, #26
 80092d8:	4944      	ldr	r1, [pc, #272]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092da:	4313      	orrs	r3, r2
 80092dc:	604b      	str	r3, [r1, #4]
 80092de:	e023      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
 80092e0:	4b42      	ldr	r3, [pc, #264]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092e2:	68db      	ldr	r3, [r3, #12]
 80092e4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6a1b      	ldr	r3, [r3, #32]
 80092ec:	061b      	lsls	r3, r3, #24
 80092ee:	493f      	ldr	r1, [pc, #252]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092f0:	4313      	orrs	r3, r2
 80092f2:	60cb      	str	r3, [r1, #12]
 80092f4:	e018      	b.n	8009328 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80092f6:	4b3d      	ldr	r3, [pc, #244]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a3c      	ldr	r2, [pc, #240]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80092fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009300:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009302:	f7f9 f8e3 	bl	80024cc <HAL_GetTick>
 8009306:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009308:	e008      	b.n	800931c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800930a:	f7f9 f8df 	bl	80024cc <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	2b02      	cmp	r3, #2
 8009316:	d901      	bls.n	800931c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e23d      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800931c:	4b33      	ldr	r3, [pc, #204]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009324:	2b00      	cmp	r3, #0
 8009326:	d1f0      	bne.n	800930a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f003 0308 	and.w	r3, r3, #8
 8009330:	2b00      	cmp	r3, #0
 8009332:	d036      	beq.n	80093a2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	695b      	ldr	r3, [r3, #20]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d019      	beq.n	8009370 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800933c:	4b2b      	ldr	r3, [pc, #172]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 800933e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009340:	4a2a      	ldr	r2, [pc, #168]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009342:	f043 0301 	orr.w	r3, r3, #1
 8009346:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009348:	f7f9 f8c0 	bl	80024cc <HAL_GetTick>
 800934c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800934e:	e008      	b.n	8009362 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009350:	f7f9 f8bc 	bl	80024cc <HAL_GetTick>
 8009354:	4602      	mov	r2, r0
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	2b02      	cmp	r3, #2
 800935c:	d901      	bls.n	8009362 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800935e:	2303      	movs	r3, #3
 8009360:	e21a      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009362:	4b22      	ldr	r3, [pc, #136]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009366:	f003 0302 	and.w	r3, r3, #2
 800936a:	2b00      	cmp	r3, #0
 800936c:	d0f0      	beq.n	8009350 <HAL_RCC_OscConfig+0x45c>
 800936e:	e018      	b.n	80093a2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009370:	4b1e      	ldr	r3, [pc, #120]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009374:	4a1d      	ldr	r2, [pc, #116]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009376:	f023 0301 	bic.w	r3, r3, #1
 800937a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800937c:	f7f9 f8a6 	bl	80024cc <HAL_GetTick>
 8009380:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009382:	e008      	b.n	8009396 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009384:	f7f9 f8a2 	bl	80024cc <HAL_GetTick>
 8009388:	4602      	mov	r2, r0
 800938a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	2b02      	cmp	r3, #2
 8009390:	d901      	bls.n	8009396 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009392:	2303      	movs	r3, #3
 8009394:	e200      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009396:	4b15      	ldr	r3, [pc, #84]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 8009398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800939a:	f003 0302 	and.w	r3, r3, #2
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d1f0      	bne.n	8009384 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 0320 	and.w	r3, r3, #32
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d039      	beq.n	8009422 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	699b      	ldr	r3, [r3, #24]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d01c      	beq.n	80093f0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80093b6:	4b0d      	ldr	r3, [pc, #52]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a0c      	ldr	r2, [pc, #48]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80093bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80093c0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80093c2:	f7f9 f883 	bl	80024cc <HAL_GetTick>
 80093c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80093c8:	e008      	b.n	80093dc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80093ca:	f7f9 f87f 	bl	80024cc <HAL_GetTick>
 80093ce:	4602      	mov	r2, r0
 80093d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d2:	1ad3      	subs	r3, r2, r3
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d901      	bls.n	80093dc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80093d8:	2303      	movs	r3, #3
 80093da:	e1dd      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80093dc:	4b03      	ldr	r3, [pc, #12]	@ (80093ec <HAL_RCC_OscConfig+0x4f8>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d0f0      	beq.n	80093ca <HAL_RCC_OscConfig+0x4d6>
 80093e8:	e01b      	b.n	8009422 <HAL_RCC_OscConfig+0x52e>
 80093ea:	bf00      	nop
 80093ec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80093f0:	4b9b      	ldr	r3, [pc, #620]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a9a      	ldr	r2, [pc, #616]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80093f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80093fc:	f7f9 f866 	bl	80024cc <HAL_GetTick>
 8009400:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009402:	e008      	b.n	8009416 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009404:	f7f9 f862 	bl	80024cc <HAL_GetTick>
 8009408:	4602      	mov	r2, r0
 800940a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940c:	1ad3      	subs	r3, r2, r3
 800940e:	2b02      	cmp	r3, #2
 8009410:	d901      	bls.n	8009416 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8009412:	2303      	movs	r3, #3
 8009414:	e1c0      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009416:	4b92      	ldr	r3, [pc, #584]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1f0      	bne.n	8009404 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 0304 	and.w	r3, r3, #4
 800942a:	2b00      	cmp	r3, #0
 800942c:	f000 8081 	beq.w	8009532 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009430:	4b8c      	ldr	r3, [pc, #560]	@ (8009664 <HAL_RCC_OscConfig+0x770>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a8b      	ldr	r2, [pc, #556]	@ (8009664 <HAL_RCC_OscConfig+0x770>)
 8009436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800943a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800943c:	f7f9 f846 	bl	80024cc <HAL_GetTick>
 8009440:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009442:	e008      	b.n	8009456 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009444:	f7f9 f842 	bl	80024cc <HAL_GetTick>
 8009448:	4602      	mov	r2, r0
 800944a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944c:	1ad3      	subs	r3, r2, r3
 800944e:	2b64      	cmp	r3, #100	@ 0x64
 8009450:	d901      	bls.n	8009456 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009452:	2303      	movs	r3, #3
 8009454:	e1a0      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009456:	4b83      	ldr	r3, [pc, #524]	@ (8009664 <HAL_RCC_OscConfig+0x770>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800945e:	2b00      	cmp	r3, #0
 8009460:	d0f0      	beq.n	8009444 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d106      	bne.n	8009478 <HAL_RCC_OscConfig+0x584>
 800946a:	4b7d      	ldr	r3, [pc, #500]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800946c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946e:	4a7c      	ldr	r2, [pc, #496]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009470:	f043 0301 	orr.w	r3, r3, #1
 8009474:	6713      	str	r3, [r2, #112]	@ 0x70
 8009476:	e02d      	b.n	80094d4 <HAL_RCC_OscConfig+0x5e0>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d10c      	bne.n	800949a <HAL_RCC_OscConfig+0x5a6>
 8009480:	4b77      	ldr	r3, [pc, #476]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009484:	4a76      	ldr	r2, [pc, #472]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009486:	f023 0301 	bic.w	r3, r3, #1
 800948a:	6713      	str	r3, [r2, #112]	@ 0x70
 800948c:	4b74      	ldr	r3, [pc, #464]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800948e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009490:	4a73      	ldr	r2, [pc, #460]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009492:	f023 0304 	bic.w	r3, r3, #4
 8009496:	6713      	str	r3, [r2, #112]	@ 0x70
 8009498:	e01c      	b.n	80094d4 <HAL_RCC_OscConfig+0x5e0>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	2b05      	cmp	r3, #5
 80094a0:	d10c      	bne.n	80094bc <HAL_RCC_OscConfig+0x5c8>
 80094a2:	4b6f      	ldr	r3, [pc, #444]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094a6:	4a6e      	ldr	r2, [pc, #440]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094a8:	f043 0304 	orr.w	r3, r3, #4
 80094ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80094ae:	4b6c      	ldr	r3, [pc, #432]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094b2:	4a6b      	ldr	r2, [pc, #428]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094b4:	f043 0301 	orr.w	r3, r3, #1
 80094b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80094ba:	e00b      	b.n	80094d4 <HAL_RCC_OscConfig+0x5e0>
 80094bc:	4b68      	ldr	r3, [pc, #416]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094c0:	4a67      	ldr	r2, [pc, #412]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094c2:	f023 0301 	bic.w	r3, r3, #1
 80094c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80094c8:	4b65      	ldr	r3, [pc, #404]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094cc:	4a64      	ldr	r2, [pc, #400]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094ce:	f023 0304 	bic.w	r3, r3, #4
 80094d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d015      	beq.n	8009508 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094dc:	f7f8 fff6 	bl	80024cc <HAL_GetTick>
 80094e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094e2:	e00a      	b.n	80094fa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094e4:	f7f8 fff2 	bl	80024cc <HAL_GetTick>
 80094e8:	4602      	mov	r2, r0
 80094ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ec:	1ad3      	subs	r3, r2, r3
 80094ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d901      	bls.n	80094fa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e14e      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094fa:	4b59      	ldr	r3, [pc, #356]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80094fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094fe:	f003 0302 	and.w	r3, r3, #2
 8009502:	2b00      	cmp	r3, #0
 8009504:	d0ee      	beq.n	80094e4 <HAL_RCC_OscConfig+0x5f0>
 8009506:	e014      	b.n	8009532 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009508:	f7f8 ffe0 	bl	80024cc <HAL_GetTick>
 800950c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800950e:	e00a      	b.n	8009526 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009510:	f7f8 ffdc 	bl	80024cc <HAL_GetTick>
 8009514:	4602      	mov	r2, r0
 8009516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800951e:	4293      	cmp	r3, r2
 8009520:	d901      	bls.n	8009526 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e138      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009526:	4b4e      	ldr	r3, [pc, #312]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800952a:	f003 0302 	and.w	r3, r3, #2
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1ee      	bne.n	8009510 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009536:	2b00      	cmp	r3, #0
 8009538:	f000 812d 	beq.w	8009796 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800953c:	4b48      	ldr	r3, [pc, #288]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009544:	2b18      	cmp	r3, #24
 8009546:	f000 80bd 	beq.w	80096c4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800954e:	2b02      	cmp	r3, #2
 8009550:	f040 809e 	bne.w	8009690 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009554:	4b42      	ldr	r3, [pc, #264]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a41      	ldr	r2, [pc, #260]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800955a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800955e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009560:	f7f8 ffb4 	bl	80024cc <HAL_GetTick>
 8009564:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009566:	e008      	b.n	800957a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009568:	f7f8 ffb0 	bl	80024cc <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	2b02      	cmp	r3, #2
 8009574:	d901      	bls.n	800957a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009576:	2303      	movs	r3, #3
 8009578:	e10e      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800957a:	4b39      	ldr	r3, [pc, #228]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009582:	2b00      	cmp	r3, #0
 8009584:	d1f0      	bne.n	8009568 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009586:	4b36      	ldr	r3, [pc, #216]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009588:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800958a:	4b37      	ldr	r3, [pc, #220]	@ (8009668 <HAL_RCC_OscConfig+0x774>)
 800958c:	4013      	ands	r3, r2
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009592:	687a      	ldr	r2, [r7, #4]
 8009594:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009596:	0112      	lsls	r2, r2, #4
 8009598:	430a      	orrs	r2, r1
 800959a:	4931      	ldr	r1, [pc, #196]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800959c:	4313      	orrs	r3, r2
 800959e:	628b      	str	r3, [r1, #40]	@ 0x28
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a4:	3b01      	subs	r3, #1
 80095a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ae:	3b01      	subs	r3, #1
 80095b0:	025b      	lsls	r3, r3, #9
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	431a      	orrs	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ba:	3b01      	subs	r3, #1
 80095bc:	041b      	lsls	r3, r3, #16
 80095be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80095c2:	431a      	orrs	r2, r3
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095c8:	3b01      	subs	r3, #1
 80095ca:	061b      	lsls	r3, r3, #24
 80095cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80095d0:	4923      	ldr	r1, [pc, #140]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095d2:	4313      	orrs	r3, r2
 80095d4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80095d6:	4b22      	ldr	r3, [pc, #136]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095da:	4a21      	ldr	r2, [pc, #132]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095dc:	f023 0301 	bic.w	r3, r3, #1
 80095e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80095e2:	4b1f      	ldr	r3, [pc, #124]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095e6:	4b21      	ldr	r3, [pc, #132]	@ (800966c <HAL_RCC_OscConfig+0x778>)
 80095e8:	4013      	ands	r3, r2
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80095ee:	00d2      	lsls	r2, r2, #3
 80095f0:	491b      	ldr	r1, [pc, #108]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095f2:	4313      	orrs	r3, r2
 80095f4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80095f6:	4b1a      	ldr	r3, [pc, #104]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 80095f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fa:	f023 020c 	bic.w	r2, r3, #12
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009602:	4917      	ldr	r1, [pc, #92]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009604:	4313      	orrs	r3, r2
 8009606:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009608:	4b15      	ldr	r3, [pc, #84]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800960a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800960c:	f023 0202 	bic.w	r2, r3, #2
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009614:	4912      	ldr	r1, [pc, #72]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009616:	4313      	orrs	r3, r2
 8009618:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800961a:	4b11      	ldr	r3, [pc, #68]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800961c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800961e:	4a10      	ldr	r2, [pc, #64]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009624:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009626:	4b0e      	ldr	r3, [pc, #56]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800962a:	4a0d      	ldr	r2, [pc, #52]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800962c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009630:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009632:	4b0b      	ldr	r3, [pc, #44]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009636:	4a0a      	ldr	r2, [pc, #40]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800963c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800963e:	4b08      	ldr	r3, [pc, #32]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009642:	4a07      	ldr	r2, [pc, #28]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009644:	f043 0301 	orr.w	r3, r3, #1
 8009648:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800964a:	4b05      	ldr	r3, [pc, #20]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a04      	ldr	r2, [pc, #16]	@ (8009660 <HAL_RCC_OscConfig+0x76c>)
 8009650:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009656:	f7f8 ff39 	bl	80024cc <HAL_GetTick>
 800965a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800965c:	e011      	b.n	8009682 <HAL_RCC_OscConfig+0x78e>
 800965e:	bf00      	nop
 8009660:	58024400 	.word	0x58024400
 8009664:	58024800 	.word	0x58024800
 8009668:	fffffc0c 	.word	0xfffffc0c
 800966c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009670:	f7f8 ff2c 	bl	80024cc <HAL_GetTick>
 8009674:	4602      	mov	r2, r0
 8009676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	2b02      	cmp	r3, #2
 800967c:	d901      	bls.n	8009682 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e08a      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009682:	4b47      	ldr	r3, [pc, #284]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800968a:	2b00      	cmp	r3, #0
 800968c:	d0f0      	beq.n	8009670 <HAL_RCC_OscConfig+0x77c>
 800968e:	e082      	b.n	8009796 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009690:	4b43      	ldr	r3, [pc, #268]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a42      	ldr	r2, [pc, #264]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009696:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800969a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800969c:	f7f8 ff16 	bl	80024cc <HAL_GetTick>
 80096a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80096a2:	e008      	b.n	80096b6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096a4:	f7f8 ff12 	bl	80024cc <HAL_GetTick>
 80096a8:	4602      	mov	r2, r0
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	1ad3      	subs	r3, r2, r3
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	d901      	bls.n	80096b6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80096b2:	2303      	movs	r3, #3
 80096b4:	e070      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80096b6:	4b3a      	ldr	r3, [pc, #232]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1f0      	bne.n	80096a4 <HAL_RCC_OscConfig+0x7b0>
 80096c2:	e068      	b.n	8009796 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80096c4:	4b36      	ldr	r3, [pc, #216]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 80096c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096c8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80096ca:	4b35      	ldr	r3, [pc, #212]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 80096cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d031      	beq.n	800973c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	f003 0203 	and.w	r2, r3, #3
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d12a      	bne.n	800973c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	091b      	lsrs	r3, r3, #4
 80096ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d122      	bne.n	800973c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009700:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009702:	429a      	cmp	r2, r3
 8009704:	d11a      	bne.n	800973c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	0a5b      	lsrs	r3, r3, #9
 800970a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009712:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009714:	429a      	cmp	r2, r3
 8009716:	d111      	bne.n	800973c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	0c1b      	lsrs	r3, r3, #16
 800971c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009724:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009726:	429a      	cmp	r2, r3
 8009728:	d108      	bne.n	800973c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	0e1b      	lsrs	r3, r3, #24
 800972e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009736:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009738:	429a      	cmp	r2, r3
 800973a:	d001      	beq.n	8009740 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e02b      	b.n	8009798 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009740:	4b17      	ldr	r3, [pc, #92]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009744:	08db      	lsrs	r3, r3, #3
 8009746:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800974a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009750:	693a      	ldr	r2, [r7, #16]
 8009752:	429a      	cmp	r2, r3
 8009754:	d01f      	beq.n	8009796 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009756:	4b12      	ldr	r3, [pc, #72]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975a:	4a11      	ldr	r2, [pc, #68]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 800975c:	f023 0301 	bic.w	r3, r3, #1
 8009760:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009762:	f7f8 feb3 	bl	80024cc <HAL_GetTick>
 8009766:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009768:	bf00      	nop
 800976a:	f7f8 feaf 	bl	80024cc <HAL_GetTick>
 800976e:	4602      	mov	r2, r0
 8009770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009772:	4293      	cmp	r3, r2
 8009774:	d0f9      	beq.n	800976a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009776:	4b0a      	ldr	r3, [pc, #40]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800977a:	4b0a      	ldr	r3, [pc, #40]	@ (80097a4 <HAL_RCC_OscConfig+0x8b0>)
 800977c:	4013      	ands	r3, r2
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009782:	00d2      	lsls	r2, r2, #3
 8009784:	4906      	ldr	r1, [pc, #24]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009786:	4313      	orrs	r3, r2
 8009788:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800978a:	4b05      	ldr	r3, [pc, #20]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 800978c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978e:	4a04      	ldr	r2, [pc, #16]	@ (80097a0 <HAL_RCC_OscConfig+0x8ac>)
 8009790:	f043 0301 	orr.w	r3, r3, #1
 8009794:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009796:	2300      	movs	r3, #0
}
 8009798:	4618      	mov	r0, r3
 800979a:	3730      	adds	r7, #48	@ 0x30
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	58024400 	.word	0x58024400
 80097a4:	ffff0007 	.word	0xffff0007

080097a8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d101      	bne.n	80097bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80097b8:	2301      	movs	r3, #1
 80097ba:	e19c      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80097bc:	4b8a      	ldr	r3, [pc, #552]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 030f 	and.w	r3, r3, #15
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d910      	bls.n	80097ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80097ca:	4b87      	ldr	r3, [pc, #540]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f023 020f 	bic.w	r2, r3, #15
 80097d2:	4985      	ldr	r1, [pc, #532]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097da:	4b83      	ldr	r3, [pc, #524]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 030f 	and.w	r3, r3, #15
 80097e2:	683a      	ldr	r2, [r7, #0]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d001      	beq.n	80097ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e184      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f003 0304 	and.w	r3, r3, #4
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d010      	beq.n	800981a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	691a      	ldr	r2, [r3, #16]
 80097fc:	4b7b      	ldr	r3, [pc, #492]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009804:	429a      	cmp	r2, r3
 8009806:	d908      	bls.n	800981a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009808:	4b78      	ldr	r3, [pc, #480]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	4975      	ldr	r1, [pc, #468]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009816:	4313      	orrs	r3, r2
 8009818:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f003 0308 	and.w	r3, r3, #8
 8009822:	2b00      	cmp	r3, #0
 8009824:	d010      	beq.n	8009848 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	695a      	ldr	r2, [r3, #20]
 800982a:	4b70      	ldr	r3, [pc, #448]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009832:	429a      	cmp	r2, r3
 8009834:	d908      	bls.n	8009848 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009836:	4b6d      	ldr	r3, [pc, #436]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009838:	69db      	ldr	r3, [r3, #28]
 800983a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	695b      	ldr	r3, [r3, #20]
 8009842:	496a      	ldr	r1, [pc, #424]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009844:	4313      	orrs	r3, r2
 8009846:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0310 	and.w	r3, r3, #16
 8009850:	2b00      	cmp	r3, #0
 8009852:	d010      	beq.n	8009876 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	699a      	ldr	r2, [r3, #24]
 8009858:	4b64      	ldr	r3, [pc, #400]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800985a:	69db      	ldr	r3, [r3, #28]
 800985c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009860:	429a      	cmp	r2, r3
 8009862:	d908      	bls.n	8009876 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009864:	4b61      	ldr	r3, [pc, #388]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	495e      	ldr	r1, [pc, #376]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009872:	4313      	orrs	r3, r2
 8009874:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 0320 	and.w	r3, r3, #32
 800987e:	2b00      	cmp	r3, #0
 8009880:	d010      	beq.n	80098a4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	69da      	ldr	r2, [r3, #28]
 8009886:	4b59      	ldr	r3, [pc, #356]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009888:	6a1b      	ldr	r3, [r3, #32]
 800988a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800988e:	429a      	cmp	r2, r3
 8009890:	d908      	bls.n	80098a4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009892:	4b56      	ldr	r3, [pc, #344]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009894:	6a1b      	ldr	r3, [r3, #32]
 8009896:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	4953      	ldr	r1, [pc, #332]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098a0:	4313      	orrs	r3, r2
 80098a2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 0302 	and.w	r3, r3, #2
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d010      	beq.n	80098d2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	68da      	ldr	r2, [r3, #12]
 80098b4:	4b4d      	ldr	r3, [pc, #308]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098b6:	699b      	ldr	r3, [r3, #24]
 80098b8:	f003 030f 	and.w	r3, r3, #15
 80098bc:	429a      	cmp	r2, r3
 80098be:	d908      	bls.n	80098d2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80098c0:	4b4a      	ldr	r3, [pc, #296]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098c2:	699b      	ldr	r3, [r3, #24]
 80098c4:	f023 020f 	bic.w	r2, r3, #15
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	4947      	ldr	r1, [pc, #284]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098ce:	4313      	orrs	r3, r2
 80098d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0301 	and.w	r3, r3, #1
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d055      	beq.n	800998a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80098de:	4b43      	ldr	r3, [pc, #268]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	4940      	ldr	r1, [pc, #256]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098ec:	4313      	orrs	r3, r2
 80098ee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	2b02      	cmp	r3, #2
 80098f6:	d107      	bne.n	8009908 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80098f8:	4b3c      	ldr	r3, [pc, #240]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d121      	bne.n	8009948 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e0f6      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	2b03      	cmp	r3, #3
 800990e:	d107      	bne.n	8009920 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009910:	4b36      	ldr	r3, [pc, #216]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009918:	2b00      	cmp	r3, #0
 800991a:	d115      	bne.n	8009948 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e0ea      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d107      	bne.n	8009938 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009928:	4b30      	ldr	r3, [pc, #192]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009930:	2b00      	cmp	r3, #0
 8009932:	d109      	bne.n	8009948 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e0de      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009938:	4b2c      	ldr	r3, [pc, #176]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0304 	and.w	r3, r3, #4
 8009940:	2b00      	cmp	r3, #0
 8009942:	d101      	bne.n	8009948 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e0d6      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009948:	4b28      	ldr	r3, [pc, #160]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	f023 0207 	bic.w	r2, r3, #7
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	4925      	ldr	r1, [pc, #148]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 8009956:	4313      	orrs	r3, r2
 8009958:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800995a:	f7f8 fdb7 	bl	80024cc <HAL_GetTick>
 800995e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009960:	e00a      	b.n	8009978 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009962:	f7f8 fdb3 	bl	80024cc <HAL_GetTick>
 8009966:	4602      	mov	r2, r0
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	1ad3      	subs	r3, r2, r3
 800996c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009970:	4293      	cmp	r3, r2
 8009972:	d901      	bls.n	8009978 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e0be      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009978:	4b1c      	ldr	r3, [pc, #112]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800997a:	691b      	ldr	r3, [r3, #16]
 800997c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	00db      	lsls	r3, r3, #3
 8009986:	429a      	cmp	r2, r3
 8009988:	d1eb      	bne.n	8009962 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f003 0302 	and.w	r3, r3, #2
 8009992:	2b00      	cmp	r3, #0
 8009994:	d010      	beq.n	80099b8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	4b14      	ldr	r3, [pc, #80]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	f003 030f 	and.w	r3, r3, #15
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d208      	bcs.n	80099b8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80099a6:	4b11      	ldr	r3, [pc, #68]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	f023 020f 	bic.w	r2, r3, #15
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	490e      	ldr	r1, [pc, #56]	@ (80099ec <HAL_RCC_ClockConfig+0x244>)
 80099b4:	4313      	orrs	r3, r2
 80099b6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80099b8:	4b0b      	ldr	r3, [pc, #44]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f003 030f 	and.w	r3, r3, #15
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d214      	bcs.n	80099f0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099c6:	4b08      	ldr	r3, [pc, #32]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f023 020f 	bic.w	r2, r3, #15
 80099ce:	4906      	ldr	r1, [pc, #24]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	4313      	orrs	r3, r2
 80099d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099d6:	4b04      	ldr	r3, [pc, #16]	@ (80099e8 <HAL_RCC_ClockConfig+0x240>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 030f 	and.w	r3, r3, #15
 80099de:	683a      	ldr	r2, [r7, #0]
 80099e0:	429a      	cmp	r2, r3
 80099e2:	d005      	beq.n	80099f0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80099e4:	2301      	movs	r3, #1
 80099e6:	e086      	b.n	8009af6 <HAL_RCC_ClockConfig+0x34e>
 80099e8:	52002000 	.word	0x52002000
 80099ec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f003 0304 	and.w	r3, r3, #4
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d010      	beq.n	8009a1e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	691a      	ldr	r2, [r3, #16]
 8009a00:	4b3f      	ldr	r3, [pc, #252]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d208      	bcs.n	8009a1e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009a0c:	4b3c      	ldr	r3, [pc, #240]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a0e:	699b      	ldr	r3, [r3, #24]
 8009a10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	691b      	ldr	r3, [r3, #16]
 8009a18:	4939      	ldr	r1, [pc, #228]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 0308 	and.w	r3, r3, #8
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d010      	beq.n	8009a4c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	695a      	ldr	r2, [r3, #20]
 8009a2e:	4b34      	ldr	r3, [pc, #208]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a30:	69db      	ldr	r3, [r3, #28]
 8009a32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d208      	bcs.n	8009a4c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009a3a:	4b31      	ldr	r3, [pc, #196]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a3c:	69db      	ldr	r3, [r3, #28]
 8009a3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	492e      	ldr	r1, [pc, #184]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 0310 	and.w	r3, r3, #16
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d010      	beq.n	8009a7a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	699a      	ldr	r2, [r3, #24]
 8009a5c:	4b28      	ldr	r3, [pc, #160]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a5e:	69db      	ldr	r3, [r3, #28]
 8009a60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d208      	bcs.n	8009a7a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009a68:	4b25      	ldr	r3, [pc, #148]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a6a:	69db      	ldr	r3, [r3, #28]
 8009a6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	699b      	ldr	r3, [r3, #24]
 8009a74:	4922      	ldr	r1, [pc, #136]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0320 	and.w	r3, r3, #32
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d010      	beq.n	8009aa8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	69da      	ldr	r2, [r3, #28]
 8009a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a8c:	6a1b      	ldr	r3, [r3, #32]
 8009a8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d208      	bcs.n	8009aa8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009a96:	4b1a      	ldr	r3, [pc, #104]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009a98:	6a1b      	ldr	r3, [r3, #32]
 8009a9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	4917      	ldr	r1, [pc, #92]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009aa8:	f000 f834 	bl	8009b14 <HAL_RCC_GetSysClockFreq>
 8009aac:	4602      	mov	r2, r0
 8009aae:	4b14      	ldr	r3, [pc, #80]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	0a1b      	lsrs	r3, r3, #8
 8009ab4:	f003 030f 	and.w	r3, r3, #15
 8009ab8:	4912      	ldr	r1, [pc, #72]	@ (8009b04 <HAL_RCC_ClockConfig+0x35c>)
 8009aba:	5ccb      	ldrb	r3, [r1, r3]
 8009abc:	f003 031f 	and.w	r3, r3, #31
 8009ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8009b00 <HAL_RCC_ClockConfig+0x358>)
 8009ac8:	699b      	ldr	r3, [r3, #24]
 8009aca:	f003 030f 	and.w	r3, r3, #15
 8009ace:	4a0d      	ldr	r2, [pc, #52]	@ (8009b04 <HAL_RCC_ClockConfig+0x35c>)
 8009ad0:	5cd3      	ldrb	r3, [r2, r3]
 8009ad2:	f003 031f 	and.w	r3, r3, #31
 8009ad6:	693a      	ldr	r2, [r7, #16]
 8009ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8009adc:	4a0a      	ldr	r2, [pc, #40]	@ (8009b08 <HAL_RCC_ClockConfig+0x360>)
 8009ade:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8009b0c <HAL_RCC_ClockConfig+0x364>)
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8009b10 <HAL_RCC_ClockConfig+0x368>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4618      	mov	r0, r3
 8009aec:	f7f8 fca4 	bl	8002438 <HAL_InitTick>
 8009af0:	4603      	mov	r3, r0
 8009af2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3718      	adds	r7, #24
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	58024400 	.word	0x58024400
 8009b04:	080135ac 	.word	0x080135ac
 8009b08:	24000004 	.word	0x24000004
 8009b0c:	24000000 	.word	0x24000000
 8009b10:	24000008 	.word	0x24000008

08009b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b089      	sub	sp, #36	@ 0x24
 8009b18:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009b1a:	4bb3      	ldr	r3, [pc, #716]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009b22:	2b18      	cmp	r3, #24
 8009b24:	f200 8155 	bhi.w	8009dd2 <HAL_RCC_GetSysClockFreq+0x2be>
 8009b28:	a201      	add	r2, pc, #4	@ (adr r2, 8009b30 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2e:	bf00      	nop
 8009b30:	08009b95 	.word	0x08009b95
 8009b34:	08009dd3 	.word	0x08009dd3
 8009b38:	08009dd3 	.word	0x08009dd3
 8009b3c:	08009dd3 	.word	0x08009dd3
 8009b40:	08009dd3 	.word	0x08009dd3
 8009b44:	08009dd3 	.word	0x08009dd3
 8009b48:	08009dd3 	.word	0x08009dd3
 8009b4c:	08009dd3 	.word	0x08009dd3
 8009b50:	08009bbb 	.word	0x08009bbb
 8009b54:	08009dd3 	.word	0x08009dd3
 8009b58:	08009dd3 	.word	0x08009dd3
 8009b5c:	08009dd3 	.word	0x08009dd3
 8009b60:	08009dd3 	.word	0x08009dd3
 8009b64:	08009dd3 	.word	0x08009dd3
 8009b68:	08009dd3 	.word	0x08009dd3
 8009b6c:	08009dd3 	.word	0x08009dd3
 8009b70:	08009bc1 	.word	0x08009bc1
 8009b74:	08009dd3 	.word	0x08009dd3
 8009b78:	08009dd3 	.word	0x08009dd3
 8009b7c:	08009dd3 	.word	0x08009dd3
 8009b80:	08009dd3 	.word	0x08009dd3
 8009b84:	08009dd3 	.word	0x08009dd3
 8009b88:	08009dd3 	.word	0x08009dd3
 8009b8c:	08009dd3 	.word	0x08009dd3
 8009b90:	08009bc7 	.word	0x08009bc7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b94:	4b94      	ldr	r3, [pc, #592]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 0320 	and.w	r3, r3, #32
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d009      	beq.n	8009bb4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ba0:	4b91      	ldr	r3, [pc, #580]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	08db      	lsrs	r3, r3, #3
 8009ba6:	f003 0303 	and.w	r3, r3, #3
 8009baa:	4a90      	ldr	r2, [pc, #576]	@ (8009dec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009bac:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009bb2:	e111      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009bb4:	4b8d      	ldr	r3, [pc, #564]	@ (8009dec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009bb6:	61bb      	str	r3, [r7, #24]
      break;
 8009bb8:	e10e      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009bba:	4b8d      	ldr	r3, [pc, #564]	@ (8009df0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009bbc:	61bb      	str	r3, [r7, #24]
      break;
 8009bbe:	e10b      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009bc0:	4b8c      	ldr	r3, [pc, #560]	@ (8009df4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009bc2:	61bb      	str	r3, [r7, #24]
      break;
 8009bc4:	e108      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009bc6:	4b88      	ldr	r3, [pc, #544]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bca:	f003 0303 	and.w	r3, r3, #3
 8009bce:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009bd0:	4b85      	ldr	r3, [pc, #532]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd4:	091b      	lsrs	r3, r3, #4
 8009bd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009bda:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009bdc:	4b82      	ldr	r3, [pc, #520]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be0:	f003 0301 	and.w	r3, r3, #1
 8009be4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009be6:	4b80      	ldr	r3, [pc, #512]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bea:	08db      	lsrs	r3, r3, #3
 8009bec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009bf0:	68fa      	ldr	r2, [r7, #12]
 8009bf2:	fb02 f303 	mul.w	r3, r2, r3
 8009bf6:	ee07 3a90 	vmov	s15, r3
 8009bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bfe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 80e1 	beq.w	8009dcc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	2b02      	cmp	r3, #2
 8009c0e:	f000 8083 	beq.w	8009d18 <HAL_RCC_GetSysClockFreq+0x204>
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	f200 80a1 	bhi.w	8009d5c <HAL_RCC_GetSysClockFreq+0x248>
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d003      	beq.n	8009c28 <HAL_RCC_GetSysClockFreq+0x114>
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	d056      	beq.n	8009cd4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009c26:	e099      	b.n	8009d5c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c28:	4b6f      	ldr	r3, [pc, #444]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f003 0320 	and.w	r3, r3, #32
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d02d      	beq.n	8009c90 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009c34:	4b6c      	ldr	r3, [pc, #432]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	08db      	lsrs	r3, r3, #3
 8009c3a:	f003 0303 	and.w	r3, r3, #3
 8009c3e:	4a6b      	ldr	r2, [pc, #428]	@ (8009dec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009c40:	fa22 f303 	lsr.w	r3, r2, r3
 8009c44:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	ee07 3a90 	vmov	s15, r3
 8009c4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	ee07 3a90 	vmov	s15, r3
 8009c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c5e:	4b62      	ldr	r3, [pc, #392]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c66:	ee07 3a90 	vmov	s15, r3
 8009c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009c72:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8009df8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c8a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009c8e:	e087      	b.n	8009da0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	ee07 3a90 	vmov	s15, r3
 8009c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c9a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009dfc <HAL_RCC_GetSysClockFreq+0x2e8>
 8009c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ca2:	4b51      	ldr	r3, [pc, #324]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009caa:	ee07 3a90 	vmov	s15, r3
 8009cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8009cb6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8009df8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009cd2:	e065      	b.n	8009da0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	ee07 3a90 	vmov	s15, r3
 8009cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cde:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009e00 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ce6:	4b40      	ldr	r3, [pc, #256]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cee:	ee07 3a90 	vmov	s15, r3
 8009cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cf6:	ed97 6a02 	vldr	s12, [r7, #8]
 8009cfa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009df8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009d16:	e043      	b.n	8009da0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	ee07 3a90 	vmov	s15, r3
 8009d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d22:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009e04 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d32:	ee07 3a90 	vmov	s15, r3
 8009d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8009d3e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8009df8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009d5a:	e021      	b.n	8009da0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	ee07 3a90 	vmov	s15, r3
 8009d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d66:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009e00 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d76:	ee07 3a90 	vmov	s15, r3
 8009d7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009d82:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8009df8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009d86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009d9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009d9e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009da0:	4b11      	ldr	r3, [pc, #68]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009da4:	0a5b      	lsrs	r3, r3, #9
 8009da6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009daa:	3301      	adds	r3, #1
 8009dac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	ee07 3a90 	vmov	s15, r3
 8009db4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009db8:	edd7 6a07 	vldr	s13, [r7, #28]
 8009dbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009dc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009dc4:	ee17 3a90 	vmov	r3, s15
 8009dc8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8009dca:	e005      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	61bb      	str	r3, [r7, #24]
      break;
 8009dd0:	e002      	b.n	8009dd8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009dd2:	4b07      	ldr	r3, [pc, #28]	@ (8009df0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009dd4:	61bb      	str	r3, [r7, #24]
      break;
 8009dd6:	bf00      	nop
  }

  return sysclockfreq;
 8009dd8:	69bb      	ldr	r3, [r7, #24]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3724      	adds	r7, #36	@ 0x24
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	58024400 	.word	0x58024400
 8009dec:	03d09000 	.word	0x03d09000
 8009df0:	003d0900 	.word	0x003d0900
 8009df4:	017d7840 	.word	0x017d7840
 8009df8:	46000000 	.word	0x46000000
 8009dfc:	4c742400 	.word	0x4c742400
 8009e00:	4a742400 	.word	0x4a742400
 8009e04:	4bbebc20 	.word	0x4bbebc20

08009e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009e0e:	f7ff fe81 	bl	8009b14 <HAL_RCC_GetSysClockFreq>
 8009e12:	4602      	mov	r2, r0
 8009e14:	4b10      	ldr	r3, [pc, #64]	@ (8009e58 <HAL_RCC_GetHCLKFreq+0x50>)
 8009e16:	699b      	ldr	r3, [r3, #24]
 8009e18:	0a1b      	lsrs	r3, r3, #8
 8009e1a:	f003 030f 	and.w	r3, r3, #15
 8009e1e:	490f      	ldr	r1, [pc, #60]	@ (8009e5c <HAL_RCC_GetHCLKFreq+0x54>)
 8009e20:	5ccb      	ldrb	r3, [r1, r3]
 8009e22:	f003 031f 	and.w	r3, r3, #31
 8009e26:	fa22 f303 	lsr.w	r3, r2, r3
 8009e2a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009e58 <HAL_RCC_GetHCLKFreq+0x50>)
 8009e2e:	699b      	ldr	r3, [r3, #24]
 8009e30:	f003 030f 	and.w	r3, r3, #15
 8009e34:	4a09      	ldr	r2, [pc, #36]	@ (8009e5c <HAL_RCC_GetHCLKFreq+0x54>)
 8009e36:	5cd3      	ldrb	r3, [r2, r3]
 8009e38:	f003 031f 	and.w	r3, r3, #31
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8009e42:	4a07      	ldr	r2, [pc, #28]	@ (8009e60 <HAL_RCC_GetHCLKFreq+0x58>)
 8009e44:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009e46:	4a07      	ldr	r2, [pc, #28]	@ (8009e64 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009e4c:	4b04      	ldr	r3, [pc, #16]	@ (8009e60 <HAL_RCC_GetHCLKFreq+0x58>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	58024400 	.word	0x58024400
 8009e5c:	080135ac 	.word	0x080135ac
 8009e60:	24000004 	.word	0x24000004
 8009e64:	24000000 	.word	0x24000000

08009e68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009e6c:	f7ff ffcc 	bl	8009e08 <HAL_RCC_GetHCLKFreq>
 8009e70:	4602      	mov	r2, r0
 8009e72:	4b06      	ldr	r3, [pc, #24]	@ (8009e8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e74:	69db      	ldr	r3, [r3, #28]
 8009e76:	091b      	lsrs	r3, r3, #4
 8009e78:	f003 0307 	and.w	r3, r3, #7
 8009e7c:	4904      	ldr	r1, [pc, #16]	@ (8009e90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e7e:	5ccb      	ldrb	r3, [r1, r3]
 8009e80:	f003 031f 	and.w	r3, r3, #31
 8009e84:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	58024400 	.word	0x58024400
 8009e90:	080135ac 	.word	0x080135ac

08009e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009e98:	f7ff ffb6 	bl	8009e08 <HAL_RCC_GetHCLKFreq>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	4b06      	ldr	r3, [pc, #24]	@ (8009eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	0a1b      	lsrs	r3, r3, #8
 8009ea4:	f003 0307 	and.w	r3, r3, #7
 8009ea8:	4904      	ldr	r1, [pc, #16]	@ (8009ebc <HAL_RCC_GetPCLK2Freq+0x28>)
 8009eaa:	5ccb      	ldrb	r3, [r1, r3]
 8009eac:	f003 031f 	and.w	r3, r3, #31
 8009eb0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	58024400 	.word	0x58024400
 8009ebc:	080135ac 	.word	0x080135ac

08009ec0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ec4:	b0ca      	sub	sp, #296	@ 0x128
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009ecc:	2300      	movs	r3, #0
 8009ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009ee4:	2500      	movs	r5, #0
 8009ee6:	ea54 0305 	orrs.w	r3, r4, r5
 8009eea:	d049      	beq.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ef0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ef2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ef6:	d02f      	beq.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009ef8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009efc:	d828      	bhi.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009efe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f02:	d01a      	beq.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009f04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f08:	d822      	bhi.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d003      	beq.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009f0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f12:	d007      	beq.n	8009f24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009f14:	e01c      	b.n	8009f50 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f16:	4bb8      	ldr	r3, [pc, #736]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f1a:	4ab7      	ldr	r2, [pc, #732]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009f22:	e01a      	b.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f28:	3308      	adds	r3, #8
 8009f2a:	2102      	movs	r1, #2
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f002 fb61 	bl	800c5f4 <RCCEx_PLL2_Config>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009f38:	e00f      	b.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3e:	3328      	adds	r3, #40	@ 0x28
 8009f40:	2102      	movs	r1, #2
 8009f42:	4618      	mov	r0, r3
 8009f44:	f002 fc08 	bl	800c758 <RCCEx_PLL3_Config>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009f4e:	e004      	b.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f50:	2301      	movs	r3, #1
 8009f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f56:	e000      	b.n	8009f5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009f58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d10a      	bne.n	8009f78 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009f62:	4ba5      	ldr	r3, [pc, #660]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f66:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009f70:	4aa1      	ldr	r2, [pc, #644]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009f72:	430b      	orrs	r3, r1
 8009f74:	6513      	str	r3, [r2, #80]	@ 0x50
 8009f76:	e003      	b.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f88:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009f8c:	f04f 0900 	mov.w	r9, #0
 8009f90:	ea58 0309 	orrs.w	r3, r8, r9
 8009f94:	d047      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f9c:	2b04      	cmp	r3, #4
 8009f9e:	d82a      	bhi.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8009fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa6:	bf00      	nop
 8009fa8:	08009fbd 	.word	0x08009fbd
 8009fac:	08009fcb 	.word	0x08009fcb
 8009fb0:	08009fe1 	.word	0x08009fe1
 8009fb4:	08009fff 	.word	0x08009fff
 8009fb8:	08009fff 	.word	0x08009fff
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fbc:	4b8e      	ldr	r3, [pc, #568]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc0:	4a8d      	ldr	r2, [pc, #564]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009fc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009fc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009fc8:	e01a      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fce:	3308      	adds	r3, #8
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f002 fb0e 	bl	800c5f4 <RCCEx_PLL2_Config>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009fde:	e00f      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe4:	3328      	adds	r3, #40	@ 0x28
 8009fe6:	2100      	movs	r1, #0
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f002 fbb5 	bl	800c758 <RCCEx_PLL3_Config>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009ff4:	e004      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ffc:	e000      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a004:	2b00      	cmp	r3, #0
 800a006:	d10a      	bne.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a008:	4b7b      	ldr	r3, [pc, #492]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a00a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a00c:	f023 0107 	bic.w	r1, r3, #7
 800a010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a016:	4a78      	ldr	r2, [pc, #480]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a018:	430b      	orrs	r3, r1
 800a01a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a01c:	e003      	b.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a01e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a022:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800a032:	f04f 0b00 	mov.w	fp, #0
 800a036:	ea5a 030b 	orrs.w	r3, sl, fp
 800a03a:	d04c      	beq.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800a03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a046:	d030      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800a048:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a04c:	d829      	bhi.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a04e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a050:	d02d      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a052:	2bc0      	cmp	r3, #192	@ 0xc0
 800a054:	d825      	bhi.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a056:	2b80      	cmp	r3, #128	@ 0x80
 800a058:	d018      	beq.n	800a08c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800a05a:	2b80      	cmp	r3, #128	@ 0x80
 800a05c:	d821      	bhi.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d002      	beq.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800a062:	2b40      	cmp	r3, #64	@ 0x40
 800a064:	d007      	beq.n	800a076 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800a066:	e01c      	b.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a068:	4b63      	ldr	r3, [pc, #396]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a06a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a06c:	4a62      	ldr	r2, [pc, #392]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a06e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a072:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a074:	e01c      	b.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a07a:	3308      	adds	r3, #8
 800a07c:	2100      	movs	r1, #0
 800a07e:	4618      	mov	r0, r3
 800a080:	f002 fab8 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a084:	4603      	mov	r3, r0
 800a086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a08a:	e011      	b.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a090:	3328      	adds	r3, #40	@ 0x28
 800a092:	2100      	movs	r1, #0
 800a094:	4618      	mov	r0, r3
 800a096:	f002 fb5f 	bl	800c758 <RCCEx_PLL3_Config>
 800a09a:	4603      	mov	r3, r0
 800a09c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a0a0:	e006      	b.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0a8:	e002      	b.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a0aa:	bf00      	nop
 800a0ac:	e000      	b.n	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a0ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d10a      	bne.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a0b8:	4b4f      	ldr	r3, [pc, #316]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0bc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a0c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0c6:	4a4c      	ldr	r2, [pc, #304]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a0c8:	430b      	orrs	r3, r1
 800a0ca:	6513      	str	r3, [r2, #80]	@ 0x50
 800a0cc:	e003      	b.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0de:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800a0e2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800a0ec:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	d053      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a0fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a102:	d035      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800a104:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a108:	d82e      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a10a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a10e:	d031      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800a110:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a114:	d828      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a116:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a11a:	d01a      	beq.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a11c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a120:	d822      	bhi.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a122:	2b00      	cmp	r3, #0
 800a124:	d003      	beq.n	800a12e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800a126:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a12a:	d007      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800a12c:	e01c      	b.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a12e:	4b32      	ldr	r3, [pc, #200]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a132:	4a31      	ldr	r2, [pc, #196]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a134:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a138:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a13a:	e01c      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a13c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a140:	3308      	adds	r3, #8
 800a142:	2100      	movs	r1, #0
 800a144:	4618      	mov	r0, r3
 800a146:	f002 fa55 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a14a:	4603      	mov	r3, r0
 800a14c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a150:	e011      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a156:	3328      	adds	r3, #40	@ 0x28
 800a158:	2100      	movs	r1, #0
 800a15a:	4618      	mov	r0, r3
 800a15c:	f002 fafc 	bl	800c758 <RCCEx_PLL3_Config>
 800a160:	4603      	mov	r3, r0
 800a162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a166:	e006      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a16e:	e002      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a170:	bf00      	nop
 800a172:	e000      	b.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a174:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d10b      	bne.n	800a196 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a17e:	4b1e      	ldr	r3, [pc, #120]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a182:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a18a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a18e:	4a1a      	ldr	r2, [pc, #104]	@ (800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a190:	430b      	orrs	r3, r1
 800a192:	6593      	str	r3, [r2, #88]	@ 0x58
 800a194:	e003      	b.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a19a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a1aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a1b4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	d056      	beq.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a1be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a1c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a1ca:	d038      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a1cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a1d0:	d831      	bhi.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a1d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a1d6:	d034      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800a1d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a1dc:	d82b      	bhi.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a1de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1e2:	d01d      	beq.n	800a220 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800a1e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1e8:	d825      	bhi.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d006      	beq.n	800a1fc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800a1ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a1f2:	d00a      	beq.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800a1f4:	e01f      	b.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a1f6:	bf00      	nop
 800a1f8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1fc:	4ba2      	ldr	r3, [pc, #648]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a200:	4aa1      	ldr	r2, [pc, #644]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a208:	e01c      	b.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a20a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a20e:	3308      	adds	r3, #8
 800a210:	2100      	movs	r1, #0
 800a212:	4618      	mov	r0, r3
 800a214:	f002 f9ee 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a218:	4603      	mov	r3, r0
 800a21a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a21e:	e011      	b.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a224:	3328      	adds	r3, #40	@ 0x28
 800a226:	2100      	movs	r1, #0
 800a228:	4618      	mov	r0, r3
 800a22a:	f002 fa95 	bl	800c758 <RCCEx_PLL3_Config>
 800a22e:	4603      	mov	r3, r0
 800a230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a234:	e006      	b.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a23c:	e002      	b.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a23e:	bf00      	nop
 800a240:	e000      	b.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a242:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10b      	bne.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a24c:	4b8e      	ldr	r3, [pc, #568]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a24e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a250:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a258:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a25c:	4a8a      	ldr	r2, [pc, #552]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a25e:	430b      	orrs	r3, r1
 800a260:	6593      	str	r3, [r2, #88]	@ 0x58
 800a262:	e003      	b.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a26c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a274:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a278:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a27c:	2300      	movs	r3, #0
 800a27e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a282:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a286:	460b      	mov	r3, r1
 800a288:	4313      	orrs	r3, r2
 800a28a:	d03a      	beq.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800a28c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a292:	2b30      	cmp	r3, #48	@ 0x30
 800a294:	d01f      	beq.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a296:	2b30      	cmp	r3, #48	@ 0x30
 800a298:	d819      	bhi.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a29a:	2b20      	cmp	r3, #32
 800a29c:	d00c      	beq.n	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800a29e:	2b20      	cmp	r3, #32
 800a2a0:	d815      	bhi.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d019      	beq.n	800a2da <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800a2a6:	2b10      	cmp	r3, #16
 800a2a8:	d111      	bne.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a2aa:	4b77      	ldr	r3, [pc, #476]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ae:	4a76      	ldr	r2, [pc, #472]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a2b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a2b6:	e011      	b.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a2b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2bc:	3308      	adds	r3, #8
 800a2be:	2102      	movs	r1, #2
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f002 f997 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a2cc:	e006      	b.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a2d4:	e002      	b.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a2d6:	bf00      	nop
 800a2d8:	e000      	b.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a2da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d10a      	bne.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a2e4:	4b68      	ldr	r3, [pc, #416]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2e8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a2ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2f2:	4a65      	ldr	r2, [pc, #404]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a2f4:	430b      	orrs	r3, r1
 800a2f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2f8:	e003      	b.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a30e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a312:	2300      	movs	r3, #0
 800a314:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a318:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a31c:	460b      	mov	r3, r1
 800a31e:	4313      	orrs	r3, r2
 800a320:	d051      	beq.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a328:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a32c:	d035      	beq.n	800a39a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800a32e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a332:	d82e      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a334:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a338:	d031      	beq.n	800a39e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800a33a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a33e:	d828      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a344:	d01a      	beq.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800a346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a34a:	d822      	bhi.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d003      	beq.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a354:	d007      	beq.n	800a366 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800a356:	e01c      	b.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a358:	4b4b      	ldr	r3, [pc, #300]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35c:	4a4a      	ldr	r2, [pc, #296]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a35e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a364:	e01c      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a36a:	3308      	adds	r3, #8
 800a36c:	2100      	movs	r1, #0
 800a36e:	4618      	mov	r0, r3
 800a370:	f002 f940 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a374:	4603      	mov	r3, r0
 800a376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a37a:	e011      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a37c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a380:	3328      	adds	r3, #40	@ 0x28
 800a382:	2100      	movs	r1, #0
 800a384:	4618      	mov	r0, r3
 800a386:	f002 f9e7 	bl	800c758 <RCCEx_PLL3_Config>
 800a38a:	4603      	mov	r3, r0
 800a38c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a390:	e006      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a398:	e002      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a39a:	bf00      	nop
 800a39c:	e000      	b.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a39e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10a      	bne.n	800a3be <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a3a8:	4b37      	ldr	r3, [pc, #220]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a3aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3ac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a3b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3b6:	4a34      	ldr	r2, [pc, #208]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a3b8:	430b      	orrs	r3, r1
 800a3ba:	6513      	str	r3, [r2, #80]	@ 0x50
 800a3bc:	e003      	b.n	800a3c6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ce:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a3d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a3dc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	d056      	beq.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a3e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3f0:	d033      	beq.n	800a45a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a3f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3f6:	d82c      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a3f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a3fc:	d02f      	beq.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a3fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a402:	d826      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a404:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a408:	d02b      	beq.n	800a462 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a40a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a40e:	d820      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a410:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a414:	d012      	beq.n	800a43c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a416:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a41a:	d81a      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d022      	beq.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a424:	d115      	bne.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a42a:	3308      	adds	r3, #8
 800a42c:	2101      	movs	r1, #1
 800a42e:	4618      	mov	r0, r3
 800a430:	f002 f8e0 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a434:	4603      	mov	r3, r0
 800a436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a43a:	e015      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a43c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a440:	3328      	adds	r3, #40	@ 0x28
 800a442:	2101      	movs	r1, #1
 800a444:	4618      	mov	r0, r3
 800a446:	f002 f987 	bl	800c758 <RCCEx_PLL3_Config>
 800a44a:	4603      	mov	r3, r0
 800a44c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a450:	e00a      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a458:	e006      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a45a:	bf00      	nop
 800a45c:	e004      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a45e:	bf00      	nop
 800a460:	e002      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a462:	bf00      	nop
 800a464:	e000      	b.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a466:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a468:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10d      	bne.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a470:	4b05      	ldr	r3, [pc, #20]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a474:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a47c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a47e:	4a02      	ldr	r2, [pc, #8]	@ (800a488 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a480:	430b      	orrs	r3, r1
 800a482:	6513      	str	r3, [r2, #80]	@ 0x50
 800a484:	e006      	b.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a486:	bf00      	nop
 800a488:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a48c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a4a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a4aa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	d055      	beq.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a4b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a4bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4c0:	d033      	beq.n	800a52a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a4c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4c6:	d82c      	bhi.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a4c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4cc:	d02f      	beq.n	800a52e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a4ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4d2:	d826      	bhi.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a4d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a4d8:	d02b      	beq.n	800a532 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a4da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a4de:	d820      	bhi.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a4e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4e4:	d012      	beq.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a4e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4ea:	d81a      	bhi.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d022      	beq.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a4f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4f4:	d115      	bne.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4fa:	3308      	adds	r3, #8
 800a4fc:	2101      	movs	r1, #1
 800a4fe:	4618      	mov	r0, r3
 800a500:	f002 f878 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a504:	4603      	mov	r3, r0
 800a506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a50a:	e015      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a510:	3328      	adds	r3, #40	@ 0x28
 800a512:	2101      	movs	r1, #1
 800a514:	4618      	mov	r0, r3
 800a516:	f002 f91f 	bl	800c758 <RCCEx_PLL3_Config>
 800a51a:	4603      	mov	r3, r0
 800a51c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a520:	e00a      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a522:	2301      	movs	r3, #1
 800a524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a528:	e006      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a52a:	bf00      	nop
 800a52c:	e004      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a52e:	bf00      	nop
 800a530:	e002      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a532:	bf00      	nop
 800a534:	e000      	b.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a536:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d10b      	bne.n	800a558 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a540:	4ba3      	ldr	r3, [pc, #652]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a544:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a54c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a550:	4a9f      	ldr	r2, [pc, #636]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a552:	430b      	orrs	r3, r1
 800a554:	6593      	str	r3, [r2, #88]	@ 0x58
 800a556:	e003      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a558:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a55c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a568:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a56c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a570:	2300      	movs	r3, #0
 800a572:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a576:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a57a:	460b      	mov	r3, r1
 800a57c:	4313      	orrs	r3, r2
 800a57e:	d037      	beq.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a586:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a58a:	d00e      	beq.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800a58c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a590:	d816      	bhi.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800a592:	2b00      	cmp	r3, #0
 800a594:	d018      	beq.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a59a:	d111      	bne.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a59c:	4b8c      	ldr	r3, [pc, #560]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a59e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a0:	4a8b      	ldr	r2, [pc, #556]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a5a8:	e00f      	b.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	2101      	movs	r1, #1
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f002 f81e 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a5be:	e004      	b.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a5c6:	e000      	b.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800a5c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10a      	bne.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a5d2:	4b7f      	ldr	r3, [pc, #508]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5d6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5e0:	4a7b      	ldr	r2, [pc, #492]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a5e2:	430b      	orrs	r3, r1
 800a5e4:	6513      	str	r3, [r2, #80]	@ 0x50
 800a5e6:	e003      	b.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a5f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a5fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a600:	2300      	movs	r3, #0
 800a602:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a606:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a60a:	460b      	mov	r3, r1
 800a60c:	4313      	orrs	r3, r2
 800a60e:	d039      	beq.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a616:	2b03      	cmp	r3, #3
 800a618:	d81c      	bhi.n	800a654 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a61a:	a201      	add	r2, pc, #4	@ (adr r2, 800a620 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a620:	0800a65d 	.word	0x0800a65d
 800a624:	0800a631 	.word	0x0800a631
 800a628:	0800a63f 	.word	0x0800a63f
 800a62c:	0800a65d 	.word	0x0800a65d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a630:	4b67      	ldr	r3, [pc, #412]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a634:	4a66      	ldr	r2, [pc, #408]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a63a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a63c:	e00f      	b.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a63e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a642:	3308      	adds	r3, #8
 800a644:	2102      	movs	r1, #2
 800a646:	4618      	mov	r0, r3
 800a648:	f001 ffd4 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a64c:	4603      	mov	r3, r0
 800a64e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a652:	e004      	b.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a654:	2301      	movs	r3, #1
 800a656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a65a:	e000      	b.n	800a65e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a65c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a65e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a662:	2b00      	cmp	r3, #0
 800a664:	d10a      	bne.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a666:	4b5a      	ldr	r3, [pc, #360]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a66a:	f023 0103 	bic.w	r1, r3, #3
 800a66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a674:	4a56      	ldr	r2, [pc, #344]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a676:	430b      	orrs	r3, r1
 800a678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a67a:	e003      	b.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a67c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a680:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a68c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a690:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a694:	2300      	movs	r3, #0
 800a696:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a69a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a69e:	460b      	mov	r3, r1
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	f000 809f 	beq.w	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a6a6:	4b4b      	ldr	r3, [pc, #300]	@ (800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a4a      	ldr	r2, [pc, #296]	@ (800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a6ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a6b2:	f7f7 ff0b 	bl	80024cc <HAL_GetTick>
 800a6b6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a6ba:	e00b      	b.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a6bc:	f7f7 ff06 	bl	80024cc <HAL_GetTick>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	2b64      	cmp	r3, #100	@ 0x64
 800a6ca:	d903      	bls.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a6cc:	2303      	movs	r3, #3
 800a6ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a6d2:	e005      	b.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a6d4:	4b3f      	ldr	r3, [pc, #252]	@ (800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d0ed      	beq.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a6e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d179      	bne.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a6e8:	4b39      	ldr	r3, [pc, #228]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a6ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a6ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a6f4:	4053      	eors	r3, r2
 800a6f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d015      	beq.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a6fe:	4b34      	ldr	r3, [pc, #208]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a702:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a706:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a70a:	4b31      	ldr	r3, [pc, #196]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a70c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a70e:	4a30      	ldr	r2, [pc, #192]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a714:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a716:	4b2e      	ldr	r3, [pc, #184]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a71a:	4a2d      	ldr	r2, [pc, #180]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a71c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a720:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a722:	4a2b      	ldr	r2, [pc, #172]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a724:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a728:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a72e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a736:	d118      	bne.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a738:	f7f7 fec8 	bl	80024cc <HAL_GetTick>
 800a73c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a740:	e00d      	b.n	800a75e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a742:	f7f7 fec3 	bl	80024cc <HAL_GetTick>
 800a746:	4602      	mov	r2, r0
 800a748:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a74c:	1ad2      	subs	r2, r2, r3
 800a74e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a752:	429a      	cmp	r2, r3
 800a754:	d903      	bls.n	800a75e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a75c:	e005      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a75e:	4b1c      	ldr	r3, [pc, #112]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a762:	f003 0302 	and.w	r3, r3, #2
 800a766:	2b00      	cmp	r3, #0
 800a768:	d0eb      	beq.n	800a742 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a76a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d129      	bne.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a776:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a77a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a77e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a782:	d10e      	bne.n	800a7a2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a784:	4b12      	ldr	r3, [pc, #72]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a78c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a790:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a794:	091a      	lsrs	r2, r3, #4
 800a796:	4b10      	ldr	r3, [pc, #64]	@ (800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a798:	4013      	ands	r3, r2
 800a79a:	4a0d      	ldr	r2, [pc, #52]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a79c:	430b      	orrs	r3, r1
 800a79e:	6113      	str	r3, [r2, #16]
 800a7a0:	e005      	b.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a7a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	4a0a      	ldr	r2, [pc, #40]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a7a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a7ac:	6113      	str	r3, [r2, #16]
 800a7ae:	4b08      	ldr	r3, [pc, #32]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a7b0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a7ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a7be:	4a04      	ldr	r2, [pc, #16]	@ (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a7c0:	430b      	orrs	r3, r1
 800a7c2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7c4:	e00e      	b.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a7c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a7ce:	e009      	b.n	800a7e4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a7d0:	58024400 	.word	0x58024400
 800a7d4:	58024800 	.word	0x58024800
 800a7d8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a7e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ec:	f002 0301 	and.w	r3, r2, #1
 800a7f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a7fa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a7fe:	460b      	mov	r3, r1
 800a800:	4313      	orrs	r3, r2
 800a802:	f000 8089 	beq.w	800a918 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a80a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a80c:	2b28      	cmp	r3, #40	@ 0x28
 800a80e:	d86b      	bhi.n	800a8e8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a810:	a201      	add	r2, pc, #4	@ (adr r2, 800a818 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a816:	bf00      	nop
 800a818:	0800a8f1 	.word	0x0800a8f1
 800a81c:	0800a8e9 	.word	0x0800a8e9
 800a820:	0800a8e9 	.word	0x0800a8e9
 800a824:	0800a8e9 	.word	0x0800a8e9
 800a828:	0800a8e9 	.word	0x0800a8e9
 800a82c:	0800a8e9 	.word	0x0800a8e9
 800a830:	0800a8e9 	.word	0x0800a8e9
 800a834:	0800a8e9 	.word	0x0800a8e9
 800a838:	0800a8bd 	.word	0x0800a8bd
 800a83c:	0800a8e9 	.word	0x0800a8e9
 800a840:	0800a8e9 	.word	0x0800a8e9
 800a844:	0800a8e9 	.word	0x0800a8e9
 800a848:	0800a8e9 	.word	0x0800a8e9
 800a84c:	0800a8e9 	.word	0x0800a8e9
 800a850:	0800a8e9 	.word	0x0800a8e9
 800a854:	0800a8e9 	.word	0x0800a8e9
 800a858:	0800a8d3 	.word	0x0800a8d3
 800a85c:	0800a8e9 	.word	0x0800a8e9
 800a860:	0800a8e9 	.word	0x0800a8e9
 800a864:	0800a8e9 	.word	0x0800a8e9
 800a868:	0800a8e9 	.word	0x0800a8e9
 800a86c:	0800a8e9 	.word	0x0800a8e9
 800a870:	0800a8e9 	.word	0x0800a8e9
 800a874:	0800a8e9 	.word	0x0800a8e9
 800a878:	0800a8f1 	.word	0x0800a8f1
 800a87c:	0800a8e9 	.word	0x0800a8e9
 800a880:	0800a8e9 	.word	0x0800a8e9
 800a884:	0800a8e9 	.word	0x0800a8e9
 800a888:	0800a8e9 	.word	0x0800a8e9
 800a88c:	0800a8e9 	.word	0x0800a8e9
 800a890:	0800a8e9 	.word	0x0800a8e9
 800a894:	0800a8e9 	.word	0x0800a8e9
 800a898:	0800a8f1 	.word	0x0800a8f1
 800a89c:	0800a8e9 	.word	0x0800a8e9
 800a8a0:	0800a8e9 	.word	0x0800a8e9
 800a8a4:	0800a8e9 	.word	0x0800a8e9
 800a8a8:	0800a8e9 	.word	0x0800a8e9
 800a8ac:	0800a8e9 	.word	0x0800a8e9
 800a8b0:	0800a8e9 	.word	0x0800a8e9
 800a8b4:	0800a8e9 	.word	0x0800a8e9
 800a8b8:	0800a8f1 	.word	0x0800a8f1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a8bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8c0:	3308      	adds	r3, #8
 800a8c2:	2101      	movs	r1, #1
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f001 fe95 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a8d0:	e00f      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a8d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8d6:	3328      	adds	r3, #40	@ 0x28
 800a8d8:	2101      	movs	r1, #1
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f001 ff3c 	bl	800c758 <RCCEx_PLL3_Config>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a8e6:	e004      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a8ee:	e000      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a8f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10a      	bne.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a8fa:	4bbf      	ldr	r3, [pc, #764]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a8fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8fe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a906:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a908:	4abb      	ldr	r2, [pc, #748]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a90a:	430b      	orrs	r3, r1
 800a90c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a90e:	e003      	b.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a920:	f002 0302 	and.w	r3, r2, #2
 800a924:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a928:	2300      	movs	r3, #0
 800a92a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a92e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a932:	460b      	mov	r3, r1
 800a934:	4313      	orrs	r3, r2
 800a936:	d041      	beq.n	800a9bc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a93c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a93e:	2b05      	cmp	r3, #5
 800a940:	d824      	bhi.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a942:	a201      	add	r2, pc, #4	@ (adr r2, 800a948 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a948:	0800a995 	.word	0x0800a995
 800a94c:	0800a961 	.word	0x0800a961
 800a950:	0800a977 	.word	0x0800a977
 800a954:	0800a995 	.word	0x0800a995
 800a958:	0800a995 	.word	0x0800a995
 800a95c:	0800a995 	.word	0x0800a995
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a964:	3308      	adds	r3, #8
 800a966:	2101      	movs	r1, #1
 800a968:	4618      	mov	r0, r3
 800a96a:	f001 fe43 	bl	800c5f4 <RCCEx_PLL2_Config>
 800a96e:	4603      	mov	r3, r0
 800a970:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a974:	e00f      	b.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a97a:	3328      	adds	r3, #40	@ 0x28
 800a97c:	2101      	movs	r1, #1
 800a97e:	4618      	mov	r0, r3
 800a980:	f001 feea 	bl	800c758 <RCCEx_PLL3_Config>
 800a984:	4603      	mov	r3, r0
 800a986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a98a:	e004      	b.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a992:	e000      	b.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a994:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d10a      	bne.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a99e:	4b96      	ldr	r3, [pc, #600]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a9a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9a2:	f023 0107 	bic.w	r1, r3, #7
 800a9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a9ac:	4a92      	ldr	r2, [pc, #584]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a9ae:	430b      	orrs	r3, r1
 800a9b0:	6553      	str	r3, [r2, #84]	@ 0x54
 800a9b2:	e003      	b.n	800a9bc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c4:	f002 0304 	and.w	r3, r2, #4
 800a9c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9d2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a9d6:	460b      	mov	r3, r1
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	d044      	beq.n	800aa66 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a9dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a9e4:	2b05      	cmp	r3, #5
 800a9e6:	d825      	bhi.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a9e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a9ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ee:	bf00      	nop
 800a9f0:	0800aa3d 	.word	0x0800aa3d
 800a9f4:	0800aa09 	.word	0x0800aa09
 800a9f8:	0800aa1f 	.word	0x0800aa1f
 800a9fc:	0800aa3d 	.word	0x0800aa3d
 800aa00:	0800aa3d 	.word	0x0800aa3d
 800aa04:	0800aa3d 	.word	0x0800aa3d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aa08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa0c:	3308      	adds	r3, #8
 800aa0e:	2101      	movs	r1, #1
 800aa10:	4618      	mov	r0, r3
 800aa12:	f001 fdef 	bl	800c5f4 <RCCEx_PLL2_Config>
 800aa16:	4603      	mov	r3, r0
 800aa18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800aa1c:	e00f      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aa1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa22:	3328      	adds	r3, #40	@ 0x28
 800aa24:	2101      	movs	r1, #1
 800aa26:	4618      	mov	r0, r3
 800aa28:	f001 fe96 	bl	800c758 <RCCEx_PLL3_Config>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800aa32:	e004      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa3a:	e000      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800aa3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10b      	bne.n	800aa5e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa46:	4b6c      	ldr	r3, [pc, #432]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aa48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa4a:	f023 0107 	bic.w	r1, r3, #7
 800aa4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa56:	4a68      	ldr	r2, [pc, #416]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aa58:	430b      	orrs	r3, r1
 800aa5a:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa5c:	e003      	b.n	800aa66 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aa66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6e:	f002 0320 	and.w	r3, r2, #32
 800aa72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aa76:	2300      	movs	r3, #0
 800aa78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800aa80:	460b      	mov	r3, r1
 800aa82:	4313      	orrs	r3, r2
 800aa84:	d055      	beq.n	800ab32 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800aa86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa92:	d033      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800aa94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa98:	d82c      	bhi.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800aa9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa9e:	d02f      	beq.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800aaa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aaa4:	d826      	bhi.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800aaa6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aaaa:	d02b      	beq.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800aaac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aab0:	d820      	bhi.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800aab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aab6:	d012      	beq.n	800aade <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800aab8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aabc:	d81a      	bhi.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d022      	beq.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800aac2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aac6:	d115      	bne.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aacc:	3308      	adds	r3, #8
 800aace:	2100      	movs	r1, #0
 800aad0:	4618      	mov	r0, r3
 800aad2:	f001 fd8f 	bl	800c5f4 <RCCEx_PLL2_Config>
 800aad6:	4603      	mov	r3, r0
 800aad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aadc:	e015      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aae2:	3328      	adds	r3, #40	@ 0x28
 800aae4:	2102      	movs	r1, #2
 800aae6:	4618      	mov	r0, r3
 800aae8:	f001 fe36 	bl	800c758 <RCCEx_PLL3_Config>
 800aaec:	4603      	mov	r3, r0
 800aaee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aaf2:	e00a      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aafa:	e006      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800aafc:	bf00      	nop
 800aafe:	e004      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ab00:	bf00      	nop
 800ab02:	e002      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ab04:	bf00      	nop
 800ab06:	e000      	b.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ab08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10b      	bne.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ab12:	4b39      	ldr	r3, [pc, #228]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ab14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab16:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ab1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab22:	4a35      	ldr	r2, [pc, #212]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ab24:	430b      	orrs	r3, r1
 800ab26:	6553      	str	r3, [r2, #84]	@ 0x54
 800ab28:	e003      	b.n	800ab32 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ab32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ab3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ab42:	2300      	movs	r3, #0
 800ab44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ab48:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	d058      	beq.n	800ac04 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ab52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab5a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ab5e:	d033      	beq.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ab60:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ab64:	d82c      	bhi.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ab66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab6a:	d02f      	beq.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ab6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab70:	d826      	bhi.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ab72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab76:	d02b      	beq.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800ab78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab7c:	d820      	bhi.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ab7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab82:	d012      	beq.n	800abaa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800ab84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab88:	d81a      	bhi.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d022      	beq.n	800abd4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ab8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab92:	d115      	bne.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab98:	3308      	adds	r3, #8
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f001 fd29 	bl	800c5f4 <RCCEx_PLL2_Config>
 800aba2:	4603      	mov	r3, r0
 800aba4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800aba8:	e015      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800abaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abae:	3328      	adds	r3, #40	@ 0x28
 800abb0:	2102      	movs	r1, #2
 800abb2:	4618      	mov	r0, r3
 800abb4:	f001 fdd0 	bl	800c758 <RCCEx_PLL3_Config>
 800abb8:	4603      	mov	r3, r0
 800abba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800abbe:	e00a      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800abc6:	e006      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800abc8:	bf00      	nop
 800abca:	e004      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800abcc:	bf00      	nop
 800abce:	e002      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800abd0:	bf00      	nop
 800abd2:	e000      	b.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800abd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d10e      	bne.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800abde:	4b06      	ldr	r3, [pc, #24]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800abe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800abe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abee:	4a02      	ldr	r2, [pc, #8]	@ (800abf8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800abf0:	430b      	orrs	r3, r1
 800abf2:	6593      	str	r3, [r2, #88]	@ 0x58
 800abf4:	e006      	b.n	800ac04 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800abf6:	bf00      	nop
 800abf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ac04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ac10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac14:	2300      	movs	r3, #0
 800ac16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ac1a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ac1e:	460b      	mov	r3, r1
 800ac20:	4313      	orrs	r3, r2
 800ac22:	d055      	beq.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ac24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ac2c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ac30:	d033      	beq.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800ac32:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ac36:	d82c      	bhi.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ac38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac3c:	d02f      	beq.n	800ac9e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800ac3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac42:	d826      	bhi.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ac44:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ac48:	d02b      	beq.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ac4a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ac4e:	d820      	bhi.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ac50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ac54:	d012      	beq.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ac56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ac5a:	d81a      	bhi.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d022      	beq.n	800aca6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ac60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac64:	d115      	bne.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac6a:	3308      	adds	r3, #8
 800ac6c:	2100      	movs	r1, #0
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f001 fcc0 	bl	800c5f4 <RCCEx_PLL2_Config>
 800ac74:	4603      	mov	r3, r0
 800ac76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ac7a:	e015      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ac7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac80:	3328      	adds	r3, #40	@ 0x28
 800ac82:	2102      	movs	r1, #2
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 fd67 	bl	800c758 <RCCEx_PLL3_Config>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ac90:	e00a      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac98:	e006      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ac9a:	bf00      	nop
 800ac9c:	e004      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ac9e:	bf00      	nop
 800aca0:	e002      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aca2:	bf00      	nop
 800aca4:	e000      	b.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800aca6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acac:	2b00      	cmp	r3, #0
 800acae:	d10b      	bne.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800acb0:	4ba1      	ldr	r3, [pc, #644]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800acb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acb4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800acb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800acc0:	4a9d      	ldr	r2, [pc, #628]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800acc2:	430b      	orrs	r3, r1
 800acc4:	6593      	str	r3, [r2, #88]	@ 0x58
 800acc6:	e003      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800accc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800acd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd8:	f002 0308 	and.w	r3, r2, #8
 800acdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ace0:	2300      	movs	r3, #0
 800ace2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ace6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800acea:	460b      	mov	r3, r1
 800acec:	4313      	orrs	r3, r2
 800acee:	d01e      	beq.n	800ad2e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800acf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acfc:	d10c      	bne.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800acfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad02:	3328      	adds	r3, #40	@ 0x28
 800ad04:	2102      	movs	r1, #2
 800ad06:	4618      	mov	r0, r3
 800ad08:	f001 fd26 	bl	800c758 <RCCEx_PLL3_Config>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d002      	beq.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
 800ad14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ad18:	4b87      	ldr	r3, [pc, #540]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad1c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ad20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad28:	4a83      	ldr	r2, [pc, #524]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad2a:	430b      	orrs	r3, r1
 800ad2c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ad2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad36:	f002 0310 	and.w	r3, r2, #16
 800ad3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad3e:	2300      	movs	r3, #0
 800ad40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad44:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ad48:	460b      	mov	r3, r1
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	d01e      	beq.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ad4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad5a:	d10c      	bne.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ad5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad60:	3328      	adds	r3, #40	@ 0x28
 800ad62:	2102      	movs	r1, #2
 800ad64:	4618      	mov	r0, r3
 800ad66:	f001 fcf7 	bl	800c758 <RCCEx_PLL3_Config>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d002      	beq.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ad76:	4b70      	ldr	r3, [pc, #448]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ad7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad86:	4a6c      	ldr	r2, [pc, #432]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ad88:	430b      	orrs	r3, r1
 800ad8a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ad8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad94:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ad98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ada2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ada6:	460b      	mov	r3, r1
 800ada8:	4313      	orrs	r3, r2
 800adaa:	d03e      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800adac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800adb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adb8:	d022      	beq.n	800ae00 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800adba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adbe:	d81b      	bhi.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d003      	beq.n	800adcc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800adc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adc8:	d00b      	beq.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800adca:	e015      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800add0:	3308      	adds	r3, #8
 800add2:	2100      	movs	r1, #0
 800add4:	4618      	mov	r0, r3
 800add6:	f001 fc0d 	bl	800c5f4 <RCCEx_PLL2_Config>
 800adda:	4603      	mov	r3, r0
 800addc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ade0:	e00f      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ade2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ade6:	3328      	adds	r3, #40	@ 0x28
 800ade8:	2102      	movs	r1, #2
 800adea:	4618      	mov	r0, r3
 800adec:	f001 fcb4 	bl	800c758 <RCCEx_PLL3_Config>
 800adf0:	4603      	mov	r3, r0
 800adf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800adf6:	e004      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800adfe:	e000      	b.n	800ae02 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ae00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d10b      	bne.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ae0a:	4b4b      	ldr	r3, [pc, #300]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ae0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae0e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ae12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ae1a:	4a47      	ldr	r2, [pc, #284]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ae1c:	430b      	orrs	r3, r1
 800ae1e:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae20:	e003      	b.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ae2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae32:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ae36:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ae38:	2300      	movs	r3, #0
 800ae3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ae3c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ae40:	460b      	mov	r3, r1
 800ae42:	4313      	orrs	r3, r2
 800ae44:	d03b      	beq.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ae46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae4e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ae52:	d01f      	beq.n	800ae94 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ae54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ae58:	d818      	bhi.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ae5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae5e:	d003      	beq.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ae60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae64:	d007      	beq.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ae66:	e011      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae68:	4b33      	ldr	r3, [pc, #204]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ae6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6c:	4a32      	ldr	r2, [pc, #200]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ae6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ae74:	e00f      	b.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae7a:	3328      	adds	r3, #40	@ 0x28
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f001 fc6a 	bl	800c758 <RCCEx_PLL3_Config>
 800ae84:	4603      	mov	r3, r0
 800ae86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ae8a:	e004      	b.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ae92:	e000      	b.n	800ae96 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800ae94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d10b      	bne.n	800aeb6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ae9e:	4b26      	ldr	r3, [pc, #152]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aea2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800aea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aeaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeae:	4a22      	ldr	r2, [pc, #136]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aeb0:	430b      	orrs	r3, r1
 800aeb2:	6553      	str	r3, [r2, #84]	@ 0x54
 800aeb4:	e003      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aeba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800aebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800aeca:	673b      	str	r3, [r7, #112]	@ 0x70
 800aecc:	2300      	movs	r3, #0
 800aece:	677b      	str	r3, [r7, #116]	@ 0x74
 800aed0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800aed4:	460b      	mov	r3, r1
 800aed6:	4313      	orrs	r3, r2
 800aed8:	d034      	beq.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800aeda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d003      	beq.n	800aeec <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800aee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aee8:	d007      	beq.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800aeea:	e011      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeec:	4b12      	ldr	r3, [pc, #72]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aeee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef0:	4a11      	ldr	r2, [pc, #68]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aef6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800aef8:	e00e      	b.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aefa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aefe:	3308      	adds	r3, #8
 800af00:	2102      	movs	r1, #2
 800af02:	4618      	mov	r0, r3
 800af04:	f001 fb76 	bl	800c5f4 <RCCEx_PLL2_Config>
 800af08:	4603      	mov	r3, r0
 800af0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800af0e:	e003      	b.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800af16:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10d      	bne.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800af20:	4b05      	ldr	r3, [pc, #20]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800af22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af24:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af2e:	4a02      	ldr	r2, [pc, #8]	@ (800af38 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800af30:	430b      	orrs	r3, r1
 800af32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800af34:	e006      	b.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800af36:	bf00      	nop
 800af38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800af44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800af50:	66bb      	str	r3, [r7, #104]	@ 0x68
 800af52:	2300      	movs	r3, #0
 800af54:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800af56:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800af5a:	460b      	mov	r3, r1
 800af5c:	4313      	orrs	r3, r2
 800af5e:	d00c      	beq.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800af60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af64:	3328      	adds	r3, #40	@ 0x28
 800af66:	2102      	movs	r1, #2
 800af68:	4618      	mov	r0, r3
 800af6a:	f001 fbf5 	bl	800c758 <RCCEx_PLL3_Config>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d002      	beq.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800af74:	2301      	movs	r3, #1
 800af76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800af7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af82:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800af86:	663b      	str	r3, [r7, #96]	@ 0x60
 800af88:	2300      	movs	r3, #0
 800af8a:	667b      	str	r3, [r7, #100]	@ 0x64
 800af8c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800af90:	460b      	mov	r3, r1
 800af92:	4313      	orrs	r3, r2
 800af94:	d038      	beq.n	800b008 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800af96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afa2:	d018      	beq.n	800afd6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800afa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afa8:	d811      	bhi.n	800afce <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800afaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afae:	d014      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800afb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afb4:	d80b      	bhi.n	800afce <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d011      	beq.n	800afde <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800afba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afbe:	d106      	bne.n	800afce <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800afc0:	4bc3      	ldr	r3, [pc, #780]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800afc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afc4:	4ac2      	ldr	r2, [pc, #776]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800afc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800afca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800afcc:	e008      	b.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800afce:	2301      	movs	r3, #1
 800afd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800afd4:	e004      	b.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800afd6:	bf00      	nop
 800afd8:	e002      	b.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800afda:	bf00      	nop
 800afdc:	e000      	b.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800afde:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d10b      	bne.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800afe8:	4bb9      	ldr	r3, [pc, #740]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800afea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800aff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aff4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aff8:	4ab5      	ldr	r2, [pc, #724]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800affa:	430b      	orrs	r3, r1
 800affc:	6553      	str	r3, [r2, #84]	@ 0x54
 800affe:	e003      	b.n	800b008 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b004:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b010:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b014:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b016:	2300      	movs	r3, #0
 800b018:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b01a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b01e:	460b      	mov	r3, r1
 800b020:	4313      	orrs	r3, r2
 800b022:	d009      	beq.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b024:	4baa      	ldr	r3, [pc, #680]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b028:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b02c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b032:	4aa7      	ldr	r2, [pc, #668]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b034:	430b      	orrs	r3, r1
 800b036:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b040:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800b044:	653b      	str	r3, [r7, #80]	@ 0x50
 800b046:	2300      	movs	r3, #0
 800b048:	657b      	str	r3, [r7, #84]	@ 0x54
 800b04a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b04e:	460b      	mov	r3, r1
 800b050:	4313      	orrs	r3, r2
 800b052:	d00a      	beq.n	800b06a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b054:	4b9e      	ldr	r3, [pc, #632]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800b05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b060:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b064:	4a9a      	ldr	r2, [pc, #616]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b066:	430b      	orrs	r3, r1
 800b068:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b072:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b076:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b078:	2300      	movs	r3, #0
 800b07a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b07c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b080:	460b      	mov	r3, r1
 800b082:	4313      	orrs	r3, r2
 800b084:	d009      	beq.n	800b09a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b086:	4b92      	ldr	r3, [pc, #584]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b08a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b08e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b094:	4a8e      	ldr	r2, [pc, #568]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b096:	430b      	orrs	r3, r1
 800b098:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b0a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0ac:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	d00e      	beq.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b0b6:	4b86      	ldr	r3, [pc, #536]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b0b8:	691b      	ldr	r3, [r3, #16]
 800b0ba:	4a85      	ldr	r2, [pc, #532]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b0bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0c0:	6113      	str	r3, [r2, #16]
 800b0c2:	4b83      	ldr	r3, [pc, #524]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b0c4:	6919      	ldr	r1, [r3, #16]
 800b0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b0ce:	4a80      	ldr	r2, [pc, #512]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b0d0:	430b      	orrs	r3, r1
 800b0d2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0dc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b0e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0e6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	d009      	beq.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b0f0:	4b77      	ldr	r3, [pc, #476]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b0f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0f4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0fe:	4a74      	ldr	r2, [pc, #464]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b100:	430b      	orrs	r3, r1
 800b102:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b110:	633b      	str	r3, [r7, #48]	@ 0x30
 800b112:	2300      	movs	r3, #0
 800b114:	637b      	str	r3, [r7, #52]	@ 0x34
 800b116:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b11a:	460b      	mov	r3, r1
 800b11c:	4313      	orrs	r3, r2
 800b11e:	d00a      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b120:	4b6b      	ldr	r3, [pc, #428]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b124:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b12c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b130:	4a67      	ldr	r2, [pc, #412]	@ (800b2d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b132:	430b      	orrs	r3, r1
 800b134:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13e:	2100      	movs	r1, #0
 800b140:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b142:	f003 0301 	and.w	r3, r3, #1
 800b146:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b148:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b14c:	460b      	mov	r3, r1
 800b14e:	4313      	orrs	r3, r2
 800b150:	d011      	beq.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b156:	3308      	adds	r3, #8
 800b158:	2100      	movs	r1, #0
 800b15a:	4618      	mov	r0, r3
 800b15c:	f001 fa4a 	bl	800c5f4 <RCCEx_PLL2_Config>
 800b160:	4603      	mov	r3, r0
 800b162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d003      	beq.n	800b176 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b16e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b172:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	2100      	movs	r1, #0
 800b180:	6239      	str	r1, [r7, #32]
 800b182:	f003 0302 	and.w	r3, r3, #2
 800b186:	627b      	str	r3, [r7, #36]	@ 0x24
 800b188:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b18c:	460b      	mov	r3, r1
 800b18e:	4313      	orrs	r3, r2
 800b190:	d011      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b196:	3308      	adds	r3, #8
 800b198:	2101      	movs	r1, #1
 800b19a:	4618      	mov	r0, r3
 800b19c:	f001 fa2a 	bl	800c5f4 <RCCEx_PLL2_Config>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b1a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d003      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1be:	2100      	movs	r1, #0
 800b1c0:	61b9      	str	r1, [r7, #24]
 800b1c2:	f003 0304 	and.w	r3, r3, #4
 800b1c6:	61fb      	str	r3, [r7, #28]
 800b1c8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	d011      	beq.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b1d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1d6:	3308      	adds	r3, #8
 800b1d8:	2102      	movs	r1, #2
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f001 fa0a 	bl	800c5f4 <RCCEx_PLL2_Config>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b1e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d003      	beq.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b1f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fe:	2100      	movs	r1, #0
 800b200:	6139      	str	r1, [r7, #16]
 800b202:	f003 0308 	and.w	r3, r3, #8
 800b206:	617b      	str	r3, [r7, #20]
 800b208:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b20c:	460b      	mov	r3, r1
 800b20e:	4313      	orrs	r3, r2
 800b210:	d011      	beq.n	800b236 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b216:	3328      	adds	r3, #40	@ 0x28
 800b218:	2100      	movs	r1, #0
 800b21a:	4618      	mov	r0, r3
 800b21c:	f001 fa9c 	bl	800c758 <RCCEx_PLL3_Config>
 800b220:	4603      	mov	r3, r0
 800b222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800b226:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d003      	beq.n	800b236 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b22e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b232:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23e:	2100      	movs	r1, #0
 800b240:	60b9      	str	r1, [r7, #8]
 800b242:	f003 0310 	and.w	r3, r3, #16
 800b246:	60fb      	str	r3, [r7, #12]
 800b248:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b24c:	460b      	mov	r3, r1
 800b24e:	4313      	orrs	r3, r2
 800b250:	d011      	beq.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b256:	3328      	adds	r3, #40	@ 0x28
 800b258:	2101      	movs	r1, #1
 800b25a:	4618      	mov	r0, r3
 800b25c:	f001 fa7c 	bl	800c758 <RCCEx_PLL3_Config>
 800b260:	4603      	mov	r3, r0
 800b262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d003      	beq.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b26e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b272:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27e:	2100      	movs	r1, #0
 800b280:	6039      	str	r1, [r7, #0]
 800b282:	f003 0320 	and.w	r3, r3, #32
 800b286:	607b      	str	r3, [r7, #4]
 800b288:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b28c:	460b      	mov	r3, r1
 800b28e:	4313      	orrs	r3, r2
 800b290:	d011      	beq.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b296:	3328      	adds	r3, #40	@ 0x28
 800b298:	2102      	movs	r1, #2
 800b29a:	4618      	mov	r0, r3
 800b29c:	f001 fa5c 	bl	800c758 <RCCEx_PLL3_Config>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b2a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d003      	beq.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800b2b6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d101      	bne.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800b2be:	2300      	movs	r3, #0
 800b2c0:	e000      	b.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800b2c2:	2301      	movs	r3, #1
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b2d0:	58024400 	.word	0x58024400

0800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b090      	sub	sp, #64	@ 0x40
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b2de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2e2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b2e6:	430b      	orrs	r3, r1
 800b2e8:	f040 8094 	bne.w	800b414 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b2ec:	4b9e      	ldr	r3, [pc, #632]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b2ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2f0:	f003 0307 	and.w	r3, r3, #7
 800b2f4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f8:	2b04      	cmp	r3, #4
 800b2fa:	f200 8087 	bhi.w	800b40c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b2fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b304 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b304:	0800b319 	.word	0x0800b319
 800b308:	0800b341 	.word	0x0800b341
 800b30c:	0800b369 	.word	0x0800b369
 800b310:	0800b405 	.word	0x0800b405
 800b314:	0800b391 	.word	0x0800b391
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b318:	4b93      	ldr	r3, [pc, #588]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b320:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b324:	d108      	bne.n	800b338 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b32a:	4618      	mov	r0, r3
 800b32c:	f001 f810 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b334:	f000 bd45 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b338:	2300      	movs	r3, #0
 800b33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b33c:	f000 bd41 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b340:	4b89      	ldr	r3, [pc, #548]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b348:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b34c:	d108      	bne.n	800b360 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b34e:	f107 0318 	add.w	r3, r7, #24
 800b352:	4618      	mov	r0, r3
 800b354:	f000 fd54 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b358:	69bb      	ldr	r3, [r7, #24]
 800b35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b35c:	f000 bd31 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b360:	2300      	movs	r3, #0
 800b362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b364:	f000 bd2d 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b368:	4b7f      	ldr	r3, [pc, #508]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b370:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b374:	d108      	bne.n	800b388 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b376:	f107 030c 	add.w	r3, r7, #12
 800b37a:	4618      	mov	r0, r3
 800b37c:	f000 fe94 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b384:	f000 bd1d 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b388:	2300      	movs	r3, #0
 800b38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b38c:	f000 bd19 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b390:	4b75      	ldr	r3, [pc, #468]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b394:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b398:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b39a:	4b73      	ldr	r3, [pc, #460]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 0304 	and.w	r3, r3, #4
 800b3a2:	2b04      	cmp	r3, #4
 800b3a4:	d10c      	bne.n	800b3c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b3a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d109      	bne.n	800b3c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3ac:	4b6e      	ldr	r3, [pc, #440]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	08db      	lsrs	r3, r3, #3
 800b3b2:	f003 0303 	and.w	r3, r3, #3
 800b3b6:	4a6d      	ldr	r2, [pc, #436]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b3b8:	fa22 f303 	lsr.w	r3, r2, r3
 800b3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3be:	e01f      	b.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b3c0:	4b69      	ldr	r3, [pc, #420]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b3cc:	d106      	bne.n	800b3dc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b3ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3d4:	d102      	bne.n	800b3dc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b3d6:	4b66      	ldr	r3, [pc, #408]	@ (800b570 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800b3d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3da:	e011      	b.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b3dc:	4b62      	ldr	r3, [pc, #392]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b3e8:	d106      	bne.n	800b3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b3f0:	d102      	bne.n	800b3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b3f2:	4b60      	ldr	r3, [pc, #384]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800b3f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3f6:	e003      	b.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b3fc:	f000 bce1 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b400:	f000 bcdf 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b404:	4b5c      	ldr	r3, [pc, #368]	@ (800b578 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800b406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b408:	f000 bcdb 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b40c:	2300      	movs	r3, #0
 800b40e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b410:	f000 bcd7 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800b414:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b418:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800b41c:	430b      	orrs	r3, r1
 800b41e:	f040 80ad 	bne.w	800b57c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800b422:	4b51      	ldr	r3, [pc, #324]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b426:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800b42a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b42e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b432:	d056      	beq.n	800b4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800b434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b43a:	f200 8090 	bhi.w	800b55e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b440:	2bc0      	cmp	r3, #192	@ 0xc0
 800b442:	f000 8088 	beq.w	800b556 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800b446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b448:	2bc0      	cmp	r3, #192	@ 0xc0
 800b44a:	f200 8088 	bhi.w	800b55e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b450:	2b80      	cmp	r3, #128	@ 0x80
 800b452:	d032      	beq.n	800b4ba <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b456:	2b80      	cmp	r3, #128	@ 0x80
 800b458:	f200 8081 	bhi.w	800b55e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d003      	beq.n	800b46a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800b462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b464:	2b40      	cmp	r3, #64	@ 0x40
 800b466:	d014      	beq.n	800b492 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800b468:	e079      	b.n	800b55e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b46a:	4b3f      	ldr	r3, [pc, #252]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b476:	d108      	bne.n	800b48a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b478:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b47c:	4618      	mov	r0, r3
 800b47e:	f000 ff67 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b486:	f000 bc9c 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b48a:	2300      	movs	r3, #0
 800b48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b48e:	f000 bc98 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b492:	4b35      	ldr	r3, [pc, #212]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b49a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b49e:	d108      	bne.n	800b4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4a0:	f107 0318 	add.w	r3, r7, #24
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f000 fcab 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4ae:	f000 bc88 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4b6:	f000 bc84 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b4ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b4c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4c6:	d108      	bne.n	800b4da <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b4c8:	f107 030c 	add.w	r3, r7, #12
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f000 fdeb 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4d6:	f000 bc74 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4de:	f000 bc70 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b4e2:	4b21      	ldr	r3, [pc, #132]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b4e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b4ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b4ec:	4b1e      	ldr	r3, [pc, #120]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f003 0304 	and.w	r3, r3, #4
 800b4f4:	2b04      	cmp	r3, #4
 800b4f6:	d10c      	bne.n	800b512 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800b4f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d109      	bne.n	800b512 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b4fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	08db      	lsrs	r3, r3, #3
 800b504:	f003 0303 	and.w	r3, r3, #3
 800b508:	4a18      	ldr	r2, [pc, #96]	@ (800b56c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b50a:	fa22 f303 	lsr.w	r3, r2, r3
 800b50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b510:	e01f      	b.n	800b552 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b512:	4b15      	ldr	r3, [pc, #84]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b51a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b51e:	d106      	bne.n	800b52e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800b520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b522:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b526:	d102      	bne.n	800b52e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b528:	4b11      	ldr	r3, [pc, #68]	@ (800b570 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800b52a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b52c:	e011      	b.n	800b552 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b52e:	4b0e      	ldr	r3, [pc, #56]	@ (800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b536:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b53a:	d106      	bne.n	800b54a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800b53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b53e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b542:	d102      	bne.n	800b54a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b544:	4b0b      	ldr	r3, [pc, #44]	@ (800b574 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800b546:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b548:	e003      	b.n	800b552 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b54a:	2300      	movs	r3, #0
 800b54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b54e:	f000 bc38 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b552:	f000 bc36 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b556:	4b08      	ldr	r3, [pc, #32]	@ (800b578 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800b558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b55a:	f000 bc32 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b55e:	2300      	movs	r3, #0
 800b560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b562:	f000 bc2e 	b.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b566:	bf00      	nop
 800b568:	58024400 	.word	0x58024400
 800b56c:	03d09000 	.word	0x03d09000
 800b570:	003d0900 	.word	0x003d0900
 800b574:	017d7840 	.word	0x017d7840
 800b578:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b57c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b580:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800b584:	430b      	orrs	r3, r1
 800b586:	f040 809c 	bne.w	800b6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800b58a:	4b9e      	ldr	r3, [pc, #632]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b58c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b58e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800b592:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b596:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b59a:	d054      	beq.n	800b646 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800b59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b59e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b5a2:	f200 808b 	bhi.w	800b6bc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b5ac:	f000 8083 	beq.w	800b6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800b5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b5b6:	f200 8081 	bhi.w	800b6bc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800b5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5c0:	d02f      	beq.n	800b622 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800b5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5c8:	d878      	bhi.n	800b6bc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d004      	beq.n	800b5da <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5d6:	d012      	beq.n	800b5fe <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800b5d8:	e070      	b.n	800b6bc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b5da:	4b8a      	ldr	r3, [pc, #552]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5e6:	d107      	bne.n	800b5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b5e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f000 feaf 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5f6:	e3e4      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5fc:	e3e1      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b5fe:	4b81      	ldr	r3, [pc, #516]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b606:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b60a:	d107      	bne.n	800b61c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b60c:	f107 0318 	add.w	r3, r7, #24
 800b610:	4618      	mov	r0, r3
 800b612:	f000 fbf5 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b616:	69bb      	ldr	r3, [r7, #24]
 800b618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b61a:	e3d2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b61c:	2300      	movs	r3, #0
 800b61e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b620:	e3cf      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b622:	4b78      	ldr	r3, [pc, #480]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b62a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b62e:	d107      	bne.n	800b640 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b630:	f107 030c 	add.w	r3, r7, #12
 800b634:	4618      	mov	r0, r3
 800b636:	f000 fd37 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b63e:	e3c0      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b640:	2300      	movs	r3, #0
 800b642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b644:	e3bd      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b646:	4b6f      	ldr	r3, [pc, #444]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b64a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b64e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b650:	4b6c      	ldr	r3, [pc, #432]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f003 0304 	and.w	r3, r3, #4
 800b658:	2b04      	cmp	r3, #4
 800b65a:	d10c      	bne.n	800b676 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800b65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d109      	bne.n	800b676 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b662:	4b68      	ldr	r3, [pc, #416]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	08db      	lsrs	r3, r3, #3
 800b668:	f003 0303 	and.w	r3, r3, #3
 800b66c:	4a66      	ldr	r2, [pc, #408]	@ (800b808 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b66e:	fa22 f303 	lsr.w	r3, r2, r3
 800b672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b674:	e01e      	b.n	800b6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b676:	4b63      	ldr	r3, [pc, #396]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b67e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b682:	d106      	bne.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800b684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b68a:	d102      	bne.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b68c:	4b5f      	ldr	r3, [pc, #380]	@ (800b80c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b690:	e010      	b.n	800b6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b692:	4b5c      	ldr	r3, [pc, #368]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b69a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b69e:	d106      	bne.n	800b6ae <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800b6a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6a6:	d102      	bne.n	800b6ae <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b6a8:	4b59      	ldr	r3, [pc, #356]	@ (800b810 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b6ac:	e002      	b.n	800b6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b6b2:	e386      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b6b4:	e385      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b6b6:	4b57      	ldr	r3, [pc, #348]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b6b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6ba:	e382      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6c0:	e37f      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b6c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6c6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b6ca:	430b      	orrs	r3, r1
 800b6cc:	f040 80a7 	bne.w	800b81e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b6d0:	4b4c      	ldr	r3, [pc, #304]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b6d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6d4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b6d8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b6e0:	d055      	beq.n	800b78e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b6e8:	f200 8096 	bhi.w	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b6f2:	f000 8084 	beq.w	800b7fe <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800b6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b6fc:	f200 808c 	bhi.w	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b702:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b706:	d030      	beq.n	800b76a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800b708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b70a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b70e:	f200 8083 	bhi.w	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800b712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b714:	2b00      	cmp	r3, #0
 800b716:	d004      	beq.n	800b722 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800b718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b71a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b71e:	d012      	beq.n	800b746 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800b720:	e07a      	b.n	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b722:	4b38      	ldr	r3, [pc, #224]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b72a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b72e:	d107      	bne.n	800b740 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b734:	4618      	mov	r0, r3
 800b736:	f000 fe0b 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b73e:	e340      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b740:	2300      	movs	r3, #0
 800b742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b744:	e33d      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b746:	4b2f      	ldr	r3, [pc, #188]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b74e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b752:	d107      	bne.n	800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b754:	f107 0318 	add.w	r3, r7, #24
 800b758:	4618      	mov	r0, r3
 800b75a:	f000 fb51 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b75e:	69bb      	ldr	r3, [r7, #24]
 800b760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b762:	e32e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b764:	2300      	movs	r3, #0
 800b766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b768:	e32b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b76a:	4b26      	ldr	r3, [pc, #152]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b776:	d107      	bne.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b778:	f107 030c 	add.w	r3, r7, #12
 800b77c:	4618      	mov	r0, r3
 800b77e:	f000 fc93 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b786:	e31c      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b788:	2300      	movs	r3, #0
 800b78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b78c:	e319      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b78e:	4b1d      	ldr	r3, [pc, #116]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b792:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b796:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b798:	4b1a      	ldr	r3, [pc, #104]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f003 0304 	and.w	r3, r3, #4
 800b7a0:	2b04      	cmp	r3, #4
 800b7a2:	d10c      	bne.n	800b7be <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800b7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d109      	bne.n	800b7be <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b7aa:	4b16      	ldr	r3, [pc, #88]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	08db      	lsrs	r3, r3, #3
 800b7b0:	f003 0303 	and.w	r3, r3, #3
 800b7b4:	4a14      	ldr	r2, [pc, #80]	@ (800b808 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b7b6:	fa22 f303 	lsr.w	r3, r2, r3
 800b7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7bc:	e01e      	b.n	800b7fc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b7be:	4b11      	ldr	r3, [pc, #68]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b7ca:	d106      	bne.n	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800b7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7d2:	d102      	bne.n	800b7da <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b7d4:	4b0d      	ldr	r3, [pc, #52]	@ (800b80c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7d8:	e010      	b.n	800b7fc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b7da:	4b0a      	ldr	r3, [pc, #40]	@ (800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b7e6:	d106      	bne.n	800b7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800b7e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b7ee:	d102      	bne.n	800b7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b7f0:	4b07      	ldr	r3, [pc, #28]	@ (800b810 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b7f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7f4:	e002      	b.n	800b7fc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b7fa:	e2e2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b7fc:	e2e1      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b7fe:	4b05      	ldr	r3, [pc, #20]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b802:	e2de      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b804:	58024400 	.word	0x58024400
 800b808:	03d09000 	.word	0x03d09000
 800b80c:	003d0900 	.word	0x003d0900
 800b810:	017d7840 	.word	0x017d7840
 800b814:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800b818:	2300      	movs	r3, #0
 800b81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b81c:	e2d1      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b81e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b822:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800b826:	430b      	orrs	r3, r1
 800b828:	f040 809c 	bne.w	800b964 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b82c:	4b93      	ldr	r3, [pc, #588]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b82e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b830:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b834:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b838:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b83c:	d054      	beq.n	800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b840:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b844:	f200 808b 	bhi.w	800b95e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b84a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b84e:	f000 8083 	beq.w	800b958 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b854:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b858:	f200 8081 	bhi.w	800b95e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b862:	d02f      	beq.n	800b8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800b864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b86a:	d878      	bhi.n	800b95e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d004      	beq.n	800b87c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800b872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b878:	d012      	beq.n	800b8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800b87a:	e070      	b.n	800b95e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b87c:	4b7f      	ldr	r3, [pc, #508]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b884:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b888:	d107      	bne.n	800b89a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b88a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b88e:	4618      	mov	r0, r3
 800b890:	f000 fd5e 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b898:	e293      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b89a:	2300      	movs	r3, #0
 800b89c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b89e:	e290      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b8a0:	4b76      	ldr	r3, [pc, #472]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b8a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b8ac:	d107      	bne.n	800b8be <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8ae:	f107 0318 	add.w	r3, r7, #24
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f000 faa4 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b8b8:	69bb      	ldr	r3, [r7, #24]
 800b8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b8bc:	e281      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8c2:	e27e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b8c4:	4b6d      	ldr	r3, [pc, #436]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8d0:	d107      	bne.n	800b8e2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8d2:	f107 030c 	add.w	r3, r7, #12
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f000 fbe6 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b8e0:	e26f      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8e6:	e26c      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b8e8:	4b64      	ldr	r3, [pc, #400]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b8ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b8f0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b8f2:	4b62      	ldr	r3, [pc, #392]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f003 0304 	and.w	r3, r3, #4
 800b8fa:	2b04      	cmp	r3, #4
 800b8fc:	d10c      	bne.n	800b918 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800b8fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b900:	2b00      	cmp	r3, #0
 800b902:	d109      	bne.n	800b918 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b904:	4b5d      	ldr	r3, [pc, #372]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	08db      	lsrs	r3, r3, #3
 800b90a:	f003 0303 	and.w	r3, r3, #3
 800b90e:	4a5c      	ldr	r2, [pc, #368]	@ (800ba80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b910:	fa22 f303 	lsr.w	r3, r2, r3
 800b914:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b916:	e01e      	b.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b918:	4b58      	ldr	r3, [pc, #352]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b920:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b924:	d106      	bne.n	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800b926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b928:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b92c:	d102      	bne.n	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b92e:	4b55      	ldr	r3, [pc, #340]	@ (800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b930:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b932:	e010      	b.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b934:	4b51      	ldr	r3, [pc, #324]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b93c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b940:	d106      	bne.n	800b950 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800b942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b948:	d102      	bne.n	800b950 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b94a:	4b4f      	ldr	r3, [pc, #316]	@ (800ba88 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b94e:	e002      	b.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b950:	2300      	movs	r3, #0
 800b952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b954:	e235      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b956:	e234      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b958:	4b4c      	ldr	r3, [pc, #304]	@ (800ba8c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800b95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b95c:	e231      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b95e:	2300      	movs	r3, #0
 800b960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b962:	e22e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b964:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b968:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800b96c:	430b      	orrs	r3, r1
 800b96e:	f040 808f 	bne.w	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b972:	4b42      	ldr	r3, [pc, #264]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b976:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b97a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800b97c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b97e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b982:	d06b      	beq.n	800ba5c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800b984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b986:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b98a:	d874      	bhi.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b98e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b992:	d056      	beq.n	800ba42 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800b994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b996:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b99a:	d86c      	bhi.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b99e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b9a2:	d03b      	beq.n	800ba1c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800b9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b9aa:	d864      	bhi.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b9b2:	d021      	beq.n	800b9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800b9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b9ba:	d85c      	bhi.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d004      	beq.n	800b9cc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800b9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b9c8:	d004      	beq.n	800b9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800b9ca:	e054      	b.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b9cc:	f7fe fa4c 	bl	8009e68 <HAL_RCC_GetPCLK1Freq>
 800b9d0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b9d2:	e1f6      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b9d4:	4b29      	ldr	r3, [pc, #164]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9e0:	d107      	bne.n	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9e2:	f107 0318 	add.w	r3, r7, #24
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 fa0a 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b9ec:	69fb      	ldr	r3, [r7, #28]
 800b9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9f0:	e1e7      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9f6:	e1e4      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b9f8:	4b20      	ldr	r3, [pc, #128]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ba00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba04:	d107      	bne.n	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba06:	f107 030c 	add.w	r3, r7, #12
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f000 fb4c 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba14:	e1d5      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ba16:	2300      	movs	r3, #0
 800ba18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba1a:	e1d2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ba1c:	4b17      	ldr	r3, [pc, #92]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f003 0304 	and.w	r3, r3, #4
 800ba24:	2b04      	cmp	r3, #4
 800ba26:	d109      	bne.n	800ba3c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba28:	4b14      	ldr	r3, [pc, #80]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	08db      	lsrs	r3, r3, #3
 800ba2e:	f003 0303 	and.w	r3, r3, #3
 800ba32:	4a13      	ldr	r2, [pc, #76]	@ (800ba80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ba34:	fa22 f303 	lsr.w	r3, r2, r3
 800ba38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba3a:	e1c2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba40:	e1bf      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ba42:	4b0e      	ldr	r3, [pc, #56]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba4e:	d102      	bne.n	800ba56 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800ba50:	4b0c      	ldr	r3, [pc, #48]	@ (800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ba52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba54:	e1b5      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ba56:	2300      	movs	r3, #0
 800ba58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba5a:	e1b2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ba5c:	4b07      	ldr	r3, [pc, #28]	@ (800ba7c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba68:	d102      	bne.n	800ba70 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ba6a:	4b07      	ldr	r3, [pc, #28]	@ (800ba88 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ba6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba6e:	e1a8      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ba70:	2300      	movs	r3, #0
 800ba72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba74:	e1a5      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ba76:	2300      	movs	r3, #0
 800ba78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba7a:	e1a2      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ba7c:	58024400 	.word	0x58024400
 800ba80:	03d09000 	.word	0x03d09000
 800ba84:	003d0900 	.word	0x003d0900
 800ba88:	017d7840 	.word	0x017d7840
 800ba8c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ba90:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba94:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ba98:	430b      	orrs	r3, r1
 800ba9a:	d173      	bne.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ba9c:	4b9c      	ldr	r3, [pc, #624]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ba9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800baa4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800baa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800baac:	d02f      	beq.n	800bb0e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800baae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bab4:	d863      	bhi.n	800bb7e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800bab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d004      	beq.n	800bac6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800babc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800babe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bac2:	d012      	beq.n	800baea <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800bac4:	e05b      	b.n	800bb7e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bac6:	4b92      	ldr	r3, [pc, #584]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bad2:	d107      	bne.n	800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bad4:	f107 0318 	add.w	r3, r7, #24
 800bad8:	4618      	mov	r0, r3
 800bada:	f000 f991 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bade:	69bb      	ldr	r3, [r7, #24]
 800bae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bae2:	e16e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bae4:	2300      	movs	r3, #0
 800bae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae8:	e16b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800baea:	4b89      	ldr	r3, [pc, #548]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800baf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800baf6:	d107      	bne.n	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baf8:	f107 030c 	add.w	r3, r7, #12
 800bafc:	4618      	mov	r0, r3
 800bafe:	f000 fad3 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb06:	e15c      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb0c:	e159      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb0e:	4b80      	ldr	r3, [pc, #512]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bb16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb18:	4b7d      	ldr	r3, [pc, #500]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f003 0304 	and.w	r3, r3, #4
 800bb20:	2b04      	cmp	r3, #4
 800bb22:	d10c      	bne.n	800bb3e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800bb24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d109      	bne.n	800bb3e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb2a:	4b79      	ldr	r3, [pc, #484]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	08db      	lsrs	r3, r3, #3
 800bb30:	f003 0303 	and.w	r3, r3, #3
 800bb34:	4a77      	ldr	r2, [pc, #476]	@ (800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800bb36:	fa22 f303 	lsr.w	r3, r2, r3
 800bb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb3c:	e01e      	b.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb3e:	4b74      	ldr	r3, [pc, #464]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb4a:	d106      	bne.n	800bb5a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800bb4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb52:	d102      	bne.n	800bb5a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb54:	4b70      	ldr	r3, [pc, #448]	@ (800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800bb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb58:	e010      	b.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb5a:	4b6d      	ldr	r3, [pc, #436]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb66:	d106      	bne.n	800bb76 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800bb68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb6e:	d102      	bne.n	800bb76 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb70:	4b6a      	ldr	r3, [pc, #424]	@ (800bd1c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800bb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb74:	e002      	b.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bb7a:	e122      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bb7c:	e121      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb82:	e11e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bb84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb88:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800bb8c:	430b      	orrs	r3, r1
 800bb8e:	d133      	bne.n	800bbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800bb90:	4b5f      	ldr	r3, [pc, #380]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bb92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bb9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d004      	beq.n	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800bba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bba6:	d012      	beq.n	800bbce <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800bba8:	e023      	b.n	800bbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bbaa:	4b59      	ldr	r3, [pc, #356]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bbb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bbb6:	d107      	bne.n	800bbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bbb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f000 fbc7 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bbc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbc6:	e0fc      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbcc:	e0f9      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bbce:	4b50      	ldr	r3, [pc, #320]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bbd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bbda:	d107      	bne.n	800bbec <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbdc:	f107 0318 	add.w	r3, r7, #24
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f000 f90d 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800bbe6:	6a3b      	ldr	r3, [r7, #32]
 800bbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbea:	e0ea      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bbec:	2300      	movs	r3, #0
 800bbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbf0:	e0e7      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbf6:	e0e4      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800bbf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbfc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800bc00:	430b      	orrs	r3, r1
 800bc02:	f040 808d 	bne.w	800bd20 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800bc06:	4b42      	ldr	r3, [pc, #264]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bc08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc0a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800bc0e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bc10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc16:	d06b      	beq.n	800bcf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800bc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc1e:	d874      	bhi.n	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800bc20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc26:	d056      	beq.n	800bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800bc28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc2e:	d86c      	bhi.n	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800bc30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc36:	d03b      	beq.n	800bcb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800bc38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc3e:	d864      	bhi.n	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800bc40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc46:	d021      	beq.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800bc48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc4e:	d85c      	bhi.n	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800bc50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d004      	beq.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800bc56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc5c:	d004      	beq.n	800bc68 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800bc5e:	e054      	b.n	800bd0a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800bc60:	f000 f8b8 	bl	800bdd4 <HAL_RCCEx_GetD3PCLK1Freq>
 800bc64:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc66:	e0ac      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc68:	4b29      	ldr	r3, [pc, #164]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc74:	d107      	bne.n	800bc86 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc76:	f107 0318 	add.w	r3, r7, #24
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f000 f8c0 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc80:	69fb      	ldr	r3, [r7, #28]
 800bc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc84:	e09d      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc86:	2300      	movs	r3, #0
 800bc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc8a:	e09a      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc8c:	4b20      	ldr	r3, [pc, #128]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc98:	d107      	bne.n	800bcaa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc9a:	f107 030c 	add.w	r3, r7, #12
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f000 fa02 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bca8:	e08b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcae:	e088      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bcb0:	4b17      	ldr	r3, [pc, #92]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f003 0304 	and.w	r3, r3, #4
 800bcb8:	2b04      	cmp	r3, #4
 800bcba:	d109      	bne.n	800bcd0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bcbc:	4b14      	ldr	r3, [pc, #80]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	08db      	lsrs	r3, r3, #3
 800bcc2:	f003 0303 	and.w	r3, r3, #3
 800bcc6:	4a13      	ldr	r2, [pc, #76]	@ (800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800bcc8:	fa22 f303 	lsr.w	r3, r2, r3
 800bccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcce:	e078      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd4:	e075      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bcd6:	4b0e      	ldr	r3, [pc, #56]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bce2:	d102      	bne.n	800bcea <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800bce4:	4b0c      	ldr	r3, [pc, #48]	@ (800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800bce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bce8:	e06b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcea:	2300      	movs	r3, #0
 800bcec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcee:	e068      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bcf0:	4b07      	ldr	r3, [pc, #28]	@ (800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcfc:	d102      	bne.n	800bd04 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800bcfe:	4b07      	ldr	r3, [pc, #28]	@ (800bd1c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800bd00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd02:	e05e      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bd04:	2300      	movs	r3, #0
 800bd06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd08:	e05b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd0e:	e058      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd10:	58024400 	.word	0x58024400
 800bd14:	03d09000 	.word	0x03d09000
 800bd18:	003d0900 	.word	0x003d0900
 800bd1c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bd20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd24:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800bd28:	430b      	orrs	r3, r1
 800bd2a:	d148      	bne.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bd2c:	4b27      	ldr	r3, [pc, #156]	@ (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800bd2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bd34:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bd36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd3c:	d02a      	beq.n	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800bd3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd44:	d838      	bhi.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800bd46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d004      	beq.n	800bd56 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800bd4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd52:	d00d      	beq.n	800bd70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800bd54:	e030      	b.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bd56:	4b1d      	ldr	r3, [pc, #116]	@ (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd62:	d102      	bne.n	800bd6a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800bd64:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800bd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd68:	e02b      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd6e:	e028      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bd70:	4b16      	ldr	r3, [pc, #88]	@ (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd7c:	d107      	bne.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd82:	4618      	mov	r0, r3
 800bd84:	f000 fae4 	bl	800c350 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd8c:	e019      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd92:	e016      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bd94:	4b0d      	ldr	r3, [pc, #52]	@ (800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bda0:	d107      	bne.n	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bda2:	f107 0318 	add.w	r3, r7, #24
 800bda6:	4618      	mov	r0, r3
 800bda8:	f000 f82a 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bdac:	69fb      	ldr	r3, [r7, #28]
 800bdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdb0:	e007      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdb6:	e004      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdbc:	e001      	b.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800bdc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3740      	adds	r7, #64	@ 0x40
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}
 800bdcc:	58024400 	.word	0x58024400
 800bdd0:	017d7840 	.word	0x017d7840

0800bdd4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bdd8:	f7fe f816 	bl	8009e08 <HAL_RCC_GetHCLKFreq>
 800bddc:	4602      	mov	r2, r0
 800bdde:	4b06      	ldr	r3, [pc, #24]	@ (800bdf8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800bde0:	6a1b      	ldr	r3, [r3, #32]
 800bde2:	091b      	lsrs	r3, r3, #4
 800bde4:	f003 0307 	and.w	r3, r3, #7
 800bde8:	4904      	ldr	r1, [pc, #16]	@ (800bdfc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800bdea:	5ccb      	ldrb	r3, [r1, r3]
 800bdec:	f003 031f 	and.w	r3, r3, #31
 800bdf0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	bd80      	pop	{r7, pc}
 800bdf8:	58024400 	.word	0x58024400
 800bdfc:	080135ac 	.word	0x080135ac

0800be00 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800be00:	b480      	push	{r7}
 800be02:	b089      	sub	sp, #36	@ 0x24
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be08:	4ba1      	ldr	r3, [pc, #644]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be0c:	f003 0303 	and.w	r3, r3, #3
 800be10:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800be12:	4b9f      	ldr	r3, [pc, #636]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be16:	0b1b      	lsrs	r3, r3, #12
 800be18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800be1c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800be1e:	4b9c      	ldr	r3, [pc, #624]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be22:	091b      	lsrs	r3, r3, #4
 800be24:	f003 0301 	and.w	r3, r3, #1
 800be28:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800be2a:	4b99      	ldr	r3, [pc, #612]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be2e:	08db      	lsrs	r3, r3, #3
 800be30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800be34:	693a      	ldr	r2, [r7, #16]
 800be36:	fb02 f303 	mul.w	r3, r2, r3
 800be3a:	ee07 3a90 	vmov	s15, r3
 800be3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be42:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	f000 8111 	beq.w	800c070 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800be4e:	69bb      	ldr	r3, [r7, #24]
 800be50:	2b02      	cmp	r3, #2
 800be52:	f000 8083 	beq.w	800bf5c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	2b02      	cmp	r3, #2
 800be5a:	f200 80a1 	bhi.w	800bfa0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800be5e:	69bb      	ldr	r3, [r7, #24]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d003      	beq.n	800be6c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800be64:	69bb      	ldr	r3, [r7, #24]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d056      	beq.n	800bf18 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800be6a:	e099      	b.n	800bfa0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be6c:	4b88      	ldr	r3, [pc, #544]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f003 0320 	and.w	r3, r3, #32
 800be74:	2b00      	cmp	r3, #0
 800be76:	d02d      	beq.n	800bed4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be78:	4b85      	ldr	r3, [pc, #532]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	08db      	lsrs	r3, r3, #3
 800be7e:	f003 0303 	and.w	r3, r3, #3
 800be82:	4a84      	ldr	r2, [pc, #528]	@ (800c094 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800be84:	fa22 f303 	lsr.w	r3, r2, r3
 800be88:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	ee07 3a90 	vmov	s15, r3
 800be90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800be94:	697b      	ldr	r3, [r7, #20]
 800be96:	ee07 3a90 	vmov	s15, r3
 800be9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bea2:	4b7b      	ldr	r3, [pc, #492]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800beaa:	ee07 3a90 	vmov	s15, r3
 800beae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800beb2:	ed97 6a03 	vldr	s12, [r7, #12]
 800beb6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800beba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800beca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bece:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bed2:	e087      	b.n	800bfe4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	ee07 3a90 	vmov	s15, r3
 800beda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bede:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c09c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800bee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bee6:	4b6a      	ldr	r3, [pc, #424]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800beee:	ee07 3a90 	vmov	s15, r3
 800bef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bef6:	ed97 6a03 	vldr	s12, [r7, #12]
 800befa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800befe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bf02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bf06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bf0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bf16:	e065      	b.n	800bfe4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf18:	697b      	ldr	r3, [r7, #20]
 800bf1a:	ee07 3a90 	vmov	s15, r3
 800bf1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf22:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c0a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bf26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf2a:	4b59      	ldr	r3, [pc, #356]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bf2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf32:	ee07 3a90 	vmov	s15, r3
 800bf36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf3a:	ed97 6a03 	vldr	s12, [r7, #12]
 800bf3e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bf42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bf46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bf4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bf4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bf5a:	e043      	b.n	800bfe4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	ee07 3a90 	vmov	s15, r3
 800bf62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf66:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c0a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800bf6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bf6e:	4b48      	ldr	r3, [pc, #288]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bf70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf76:	ee07 3a90 	vmov	s15, r3
 800bf7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf7e:	ed97 6a03 	vldr	s12, [r7, #12]
 800bf82:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bf86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bf8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bf8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bf92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf96:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bf9e:	e021      	b.n	800bfe4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	ee07 3a90 	vmov	s15, r3
 800bfa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfaa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c0a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800bfae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfb2:	4b37      	ldr	r3, [pc, #220]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bfb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfba:	ee07 3a90 	vmov	s15, r3
 800bfbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfc2:	ed97 6a03 	vldr	s12, [r7, #12]
 800bfc6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800bfca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bfd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfda:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bfe2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bfe4:	4b2a      	ldr	r3, [pc, #168]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bfe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfe8:	0a5b      	lsrs	r3, r3, #9
 800bfea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfee:	ee07 3a90 	vmov	s15, r3
 800bff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bff6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bffa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bffe:	edd7 6a07 	vldr	s13, [r7, #28]
 800c002:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c006:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c00a:	ee17 2a90 	vmov	r2, s15
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c012:	4b1f      	ldr	r3, [pc, #124]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c016:	0c1b      	lsrs	r3, r3, #16
 800c018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c01c:	ee07 3a90 	vmov	s15, r3
 800c020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c024:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c028:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c02c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c034:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c038:	ee17 2a90 	vmov	r2, s15
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c040:	4b13      	ldr	r3, [pc, #76]	@ (800c090 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c044:	0e1b      	lsrs	r3, r3, #24
 800c046:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c04a:	ee07 3a90 	vmov	s15, r3
 800c04e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c052:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c056:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c05a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c05e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c062:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c066:	ee17 2a90 	vmov	r2, s15
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c06e:	e008      	b.n	800c082 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2200      	movs	r2, #0
 800c074:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2200      	movs	r2, #0
 800c080:	609a      	str	r2, [r3, #8]
}
 800c082:	bf00      	nop
 800c084:	3724      	adds	r7, #36	@ 0x24
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
 800c08e:	bf00      	nop
 800c090:	58024400 	.word	0x58024400
 800c094:	03d09000 	.word	0x03d09000
 800c098:	46000000 	.word	0x46000000
 800c09c:	4c742400 	.word	0x4c742400
 800c0a0:	4a742400 	.word	0x4a742400
 800c0a4:	4bbebc20 	.word	0x4bbebc20

0800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b089      	sub	sp, #36	@ 0x24
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c0b0:	4ba1      	ldr	r3, [pc, #644]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0b4:	f003 0303 	and.w	r3, r3, #3
 800c0b8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c0ba:	4b9f      	ldr	r3, [pc, #636]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0be:	0d1b      	lsrs	r3, r3, #20
 800c0c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0c4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c0c6:	4b9c      	ldr	r3, [pc, #624]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ca:	0a1b      	lsrs	r3, r3, #8
 800c0cc:	f003 0301 	and.w	r3, r3, #1
 800c0d0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c0d2:	4b99      	ldr	r3, [pc, #612]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c0d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0d6:	08db      	lsrs	r3, r3, #3
 800c0d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c0dc:	693a      	ldr	r2, [r7, #16]
 800c0de:	fb02 f303 	mul.w	r3, r2, r3
 800c0e2:	ee07 3a90 	vmov	s15, r3
 800c0e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f000 8111 	beq.w	800c318 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c0f6:	69bb      	ldr	r3, [r7, #24]
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	f000 8083 	beq.w	800c204 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c0fe:	69bb      	ldr	r3, [r7, #24]
 800c100:	2b02      	cmp	r3, #2
 800c102:	f200 80a1 	bhi.w	800c248 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c106:	69bb      	ldr	r3, [r7, #24]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d003      	beq.n	800c114 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d056      	beq.n	800c1c0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c112:	e099      	b.n	800c248 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c114:	4b88      	ldr	r3, [pc, #544]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f003 0320 	and.w	r3, r3, #32
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d02d      	beq.n	800c17c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c120:	4b85      	ldr	r3, [pc, #532]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	08db      	lsrs	r3, r3, #3
 800c126:	f003 0303 	and.w	r3, r3, #3
 800c12a:	4a84      	ldr	r2, [pc, #528]	@ (800c33c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c12c:	fa22 f303 	lsr.w	r3, r2, r3
 800c130:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	ee07 3a90 	vmov	s15, r3
 800c138:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	ee07 3a90 	vmov	s15, r3
 800c142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c14a:	4b7b      	ldr	r3, [pc, #492]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c14c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c14e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c152:	ee07 3a90 	vmov	s15, r3
 800c156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c15a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c15e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c16a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c16e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c172:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c176:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c17a:	e087      	b.n	800c28c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c17c:	697b      	ldr	r3, [r7, #20]
 800c17e:	ee07 3a90 	vmov	s15, r3
 800c182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c186:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c344 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c18a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c18e:	4b6a      	ldr	r3, [pc, #424]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c196:	ee07 3a90 	vmov	s15, r3
 800c19a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c19e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c1a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1be:	e065      	b.n	800c28c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	ee07 3a90 	vmov	s15, r3
 800c1c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c348 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c1ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1d2:	4b59      	ldr	r3, [pc, #356]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c1d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1da:	ee07 3a90 	vmov	s15, r3
 800c1de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c1ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c202:	e043      	b.n	800c28c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	ee07 3a90 	vmov	s15, r3
 800c20a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c20e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c34c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c216:	4b48      	ldr	r3, [pc, #288]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c21a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c21e:	ee07 3a90 	vmov	s15, r3
 800c222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c226:	ed97 6a03 	vldr	s12, [r7, #12]
 800c22a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c22e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c236:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c23a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c23e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c242:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c246:	e021      	b.n	800c28c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	ee07 3a90 	vmov	s15, r3
 800c24e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c252:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c348 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c25a:	4b37      	ldr	r3, [pc, #220]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c25c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c25e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c262:	ee07 3a90 	vmov	s15, r3
 800c266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c26a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c26e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c27a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c27e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c282:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c286:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c28a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c28c:	4b2a      	ldr	r3, [pc, #168]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c28e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c290:	0a5b      	lsrs	r3, r3, #9
 800c292:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c296:	ee07 3a90 	vmov	s15, r3
 800c29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c29e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c2a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c2aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2b2:	ee17 2a90 	vmov	r2, s15
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c2ba:	4b1f      	ldr	r3, [pc, #124]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2be:	0c1b      	lsrs	r3, r3, #16
 800c2c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2c4:	ee07 3a90 	vmov	s15, r3
 800c2c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c2d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c2d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2e0:	ee17 2a90 	vmov	r2, s15
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c2e8:	4b13      	ldr	r3, [pc, #76]	@ (800c338 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c2ec:	0e1b      	lsrs	r3, r3, #24
 800c2ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2f2:	ee07 3a90 	vmov	s15, r3
 800c2f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c302:	edd7 6a07 	vldr	s13, [r7, #28]
 800c306:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c30a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c30e:	ee17 2a90 	vmov	r2, s15
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c316:	e008      	b.n	800c32a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2200      	movs	r2, #0
 800c31c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2200      	movs	r2, #0
 800c328:	609a      	str	r2, [r3, #8]
}
 800c32a:	bf00      	nop
 800c32c:	3724      	adds	r7, #36	@ 0x24
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr
 800c336:	bf00      	nop
 800c338:	58024400 	.word	0x58024400
 800c33c:	03d09000 	.word	0x03d09000
 800c340:	46000000 	.word	0x46000000
 800c344:	4c742400 	.word	0x4c742400
 800c348:	4a742400 	.word	0x4a742400
 800c34c:	4bbebc20 	.word	0x4bbebc20

0800c350 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c350:	b480      	push	{r7}
 800c352:	b089      	sub	sp, #36	@ 0x24
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c358:	4ba0      	ldr	r3, [pc, #640]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c35a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c35c:	f003 0303 	and.w	r3, r3, #3
 800c360:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c362:	4b9e      	ldr	r3, [pc, #632]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c366:	091b      	lsrs	r3, r3, #4
 800c368:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c36c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c36e:	4b9b      	ldr	r3, [pc, #620]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c372:	f003 0301 	and.w	r3, r3, #1
 800c376:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c378:	4b98      	ldr	r3, [pc, #608]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c37a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c37c:	08db      	lsrs	r3, r3, #3
 800c37e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c382:	693a      	ldr	r2, [r7, #16]
 800c384:	fb02 f303 	mul.w	r3, r2, r3
 800c388:	ee07 3a90 	vmov	s15, r3
 800c38c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c390:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	2b00      	cmp	r3, #0
 800c398:	f000 8111 	beq.w	800c5be <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c39c:	69bb      	ldr	r3, [r7, #24]
 800c39e:	2b02      	cmp	r3, #2
 800c3a0:	f000 8083 	beq.w	800c4aa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c3a4:	69bb      	ldr	r3, [r7, #24]
 800c3a6:	2b02      	cmp	r3, #2
 800c3a8:	f200 80a1 	bhi.w	800c4ee <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d003      	beq.n	800c3ba <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	2b01      	cmp	r3, #1
 800c3b6:	d056      	beq.n	800c466 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c3b8:	e099      	b.n	800c4ee <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3ba:	4b88      	ldr	r3, [pc, #544]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f003 0320 	and.w	r3, r3, #32
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d02d      	beq.n	800c422 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3c6:	4b85      	ldr	r3, [pc, #532]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	08db      	lsrs	r3, r3, #3
 800c3cc:	f003 0303 	and.w	r3, r3, #3
 800c3d0:	4a83      	ldr	r2, [pc, #524]	@ (800c5e0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c3d2:	fa22 f303 	lsr.w	r3, r2, r3
 800c3d6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	ee07 3a90 	vmov	s15, r3
 800c3de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	ee07 3a90 	vmov	s15, r3
 800c3e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3f0:	4b7a      	ldr	r3, [pc, #488]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c3f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3f8:	ee07 3a90 	vmov	s15, r3
 800c3fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c400:	ed97 6a03 	vldr	s12, [r7, #12]
 800c404:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800c5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c408:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c40c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c410:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c414:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c41c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c420:	e087      	b.n	800c532 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	ee07 3a90 	vmov	s15, r3
 800c428:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c42c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800c5e8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c430:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c434:	4b69      	ldr	r3, [pc, #420]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c43c:	ee07 3a90 	vmov	s15, r3
 800c440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c444:	ed97 6a03 	vldr	s12, [r7, #12]
 800c448:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800c5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c44c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c450:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c454:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c458:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c45c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c460:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c464:	e065      	b.n	800c532 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	ee07 3a90 	vmov	s15, r3
 800c46c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c470:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800c5ec <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c474:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c478:	4b58      	ldr	r3, [pc, #352]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c47a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c47c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c480:	ee07 3a90 	vmov	s15, r3
 800c484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c488:	ed97 6a03 	vldr	s12, [r7, #12]
 800c48c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800c5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c490:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c494:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c498:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c49c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4a8:	e043      	b.n	800c532 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	ee07 3a90 	vmov	s15, r3
 800c4b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4b4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c5f0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c4b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4bc:	4b47      	ldr	r3, [pc, #284]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c4be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4c4:	ee07 3a90 	vmov	s15, r3
 800c4c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4cc:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4d0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800c5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c4d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4ec:	e021      	b.n	800c532 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	ee07 3a90 	vmov	s15, r3
 800c4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4f8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800c5e8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c4fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c500:	4b36      	ldr	r3, [pc, #216]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c508:	ee07 3a90 	vmov	s15, r3
 800c50c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c510:	ed97 6a03 	vldr	s12, [r7, #12]
 800c514:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c5e4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c518:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c51c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c520:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c524:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c52c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c530:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c532:	4b2a      	ldr	r3, [pc, #168]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c536:	0a5b      	lsrs	r3, r3, #9
 800c538:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c53c:	ee07 3a90 	vmov	s15, r3
 800c540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c544:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c548:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c54c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c550:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c554:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c558:	ee17 2a90 	vmov	r2, s15
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c560:	4b1e      	ldr	r3, [pc, #120]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c564:	0c1b      	lsrs	r3, r3, #16
 800c566:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c56a:	ee07 3a90 	vmov	s15, r3
 800c56e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c572:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c576:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c57a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c57e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c582:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c586:	ee17 2a90 	vmov	r2, s15
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c58e:	4b13      	ldr	r3, [pc, #76]	@ (800c5dc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c592:	0e1b      	lsrs	r3, r3, #24
 800c594:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c598:	ee07 3a90 	vmov	s15, r3
 800c59c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c5a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c5a8:	edd7 6a07 	vldr	s13, [r7, #28]
 800c5ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5b4:	ee17 2a90 	vmov	r2, s15
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c5bc:	e008      	b.n	800c5d0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	609a      	str	r2, [r3, #8]
}
 800c5d0:	bf00      	nop
 800c5d2:	3724      	adds	r7, #36	@ 0x24
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	58024400 	.word	0x58024400
 800c5e0:	03d09000 	.word	0x03d09000
 800c5e4:	46000000 	.word	0x46000000
 800c5e8:	4c742400 	.word	0x4c742400
 800c5ec:	4a742400 	.word	0x4a742400
 800c5f0:	4bbebc20 	.word	0x4bbebc20

0800c5f4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c5fe:	2300      	movs	r3, #0
 800c600:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c602:	4b53      	ldr	r3, [pc, #332]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c606:	f003 0303 	and.w	r3, r3, #3
 800c60a:	2b03      	cmp	r3, #3
 800c60c:	d101      	bne.n	800c612 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c60e:	2301      	movs	r3, #1
 800c610:	e099      	b.n	800c746 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c612:	4b4f      	ldr	r3, [pc, #316]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	4a4e      	ldr	r2, [pc, #312]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c618:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c61c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c61e:	f7f5 ff55 	bl	80024cc <HAL_GetTick>
 800c622:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c624:	e008      	b.n	800c638 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c626:	f7f5 ff51 	bl	80024cc <HAL_GetTick>
 800c62a:	4602      	mov	r2, r0
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	1ad3      	subs	r3, r2, r3
 800c630:	2b02      	cmp	r3, #2
 800c632:	d901      	bls.n	800c638 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c634:	2303      	movs	r3, #3
 800c636:	e086      	b.n	800c746 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c638:	4b45      	ldr	r3, [pc, #276]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c640:	2b00      	cmp	r3, #0
 800c642:	d1f0      	bne.n	800c626 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c644:	4b42      	ldr	r3, [pc, #264]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c648:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	031b      	lsls	r3, r3, #12
 800c652:	493f      	ldr	r1, [pc, #252]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c654:	4313      	orrs	r3, r2
 800c656:	628b      	str	r3, [r1, #40]	@ 0x28
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	3b01      	subs	r3, #1
 800c65e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	689b      	ldr	r3, [r3, #8]
 800c666:	3b01      	subs	r3, #1
 800c668:	025b      	lsls	r3, r3, #9
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	431a      	orrs	r2, r3
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	3b01      	subs	r3, #1
 800c674:	041b      	lsls	r3, r3, #16
 800c676:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c67a:	431a      	orrs	r2, r3
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	3b01      	subs	r3, #1
 800c682:	061b      	lsls	r3, r3, #24
 800c684:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c688:	4931      	ldr	r1, [pc, #196]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c68a:	4313      	orrs	r3, r2
 800c68c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c68e:	4b30      	ldr	r3, [pc, #192]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c692:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	695b      	ldr	r3, [r3, #20]
 800c69a:	492d      	ldr	r1, [pc, #180]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c69c:	4313      	orrs	r3, r2
 800c69e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c6a0:	4b2b      	ldr	r3, [pc, #172]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a4:	f023 0220 	bic.w	r2, r3, #32
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	699b      	ldr	r3, [r3, #24]
 800c6ac:	4928      	ldr	r1, [pc, #160]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6ae:	4313      	orrs	r3, r2
 800c6b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c6b2:	4b27      	ldr	r3, [pc, #156]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6b6:	4a26      	ldr	r2, [pc, #152]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6b8:	f023 0310 	bic.w	r3, r3, #16
 800c6bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c6be:	4b24      	ldr	r3, [pc, #144]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c6c2:	4b24      	ldr	r3, [pc, #144]	@ (800c754 <RCCEx_PLL2_Config+0x160>)
 800c6c4:	4013      	ands	r3, r2
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	69d2      	ldr	r2, [r2, #28]
 800c6ca:	00d2      	lsls	r2, r2, #3
 800c6cc:	4920      	ldr	r1, [pc, #128]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c6d2:	4b1f      	ldr	r3, [pc, #124]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6d6:	4a1e      	ldr	r2, [pc, #120]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6d8:	f043 0310 	orr.w	r3, r3, #16
 800c6dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d106      	bne.n	800c6f2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c6e4:	4b1a      	ldr	r3, [pc, #104]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6e8:	4a19      	ldr	r2, [pc, #100]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c6ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c6f0:	e00f      	b.n	800c712 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	2b01      	cmp	r3, #1
 800c6f6:	d106      	bne.n	800c706 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c6f8:	4b15      	ldr	r3, [pc, #84]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6fc:	4a14      	ldr	r2, [pc, #80]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c6fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c702:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c704:	e005      	b.n	800c712 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c706:	4b12      	ldr	r3, [pc, #72]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70a:	4a11      	ldr	r2, [pc, #68]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c70c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c710:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c712:	4b0f      	ldr	r3, [pc, #60]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	4a0e      	ldr	r2, [pc, #56]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c718:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c71c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c71e:	f7f5 fed5 	bl	80024cc <HAL_GetTick>
 800c722:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c724:	e008      	b.n	800c738 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c726:	f7f5 fed1 	bl	80024cc <HAL_GetTick>
 800c72a:	4602      	mov	r2, r0
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	1ad3      	subs	r3, r2, r3
 800c730:	2b02      	cmp	r3, #2
 800c732:	d901      	bls.n	800c738 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c734:	2303      	movs	r3, #3
 800c736:	e006      	b.n	800c746 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c738:	4b05      	ldr	r3, [pc, #20]	@ (800c750 <RCCEx_PLL2_Config+0x15c>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c740:	2b00      	cmp	r3, #0
 800c742:	d0f0      	beq.n	800c726 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c744:	7bfb      	ldrb	r3, [r7, #15]
}
 800c746:	4618      	mov	r0, r3
 800c748:	3710      	adds	r7, #16
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop
 800c750:	58024400 	.word	0x58024400
 800c754:	ffff0007 	.word	0xffff0007

0800c758 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c766:	4b53      	ldr	r3, [pc, #332]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c76a:	f003 0303 	and.w	r3, r3, #3
 800c76e:	2b03      	cmp	r3, #3
 800c770:	d101      	bne.n	800c776 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c772:	2301      	movs	r3, #1
 800c774:	e099      	b.n	800c8aa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c776:	4b4f      	ldr	r3, [pc, #316]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	4a4e      	ldr	r2, [pc, #312]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c77c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c780:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c782:	f7f5 fea3 	bl	80024cc <HAL_GetTick>
 800c786:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c788:	e008      	b.n	800c79c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c78a:	f7f5 fe9f 	bl	80024cc <HAL_GetTick>
 800c78e:	4602      	mov	r2, r0
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	1ad3      	subs	r3, r2, r3
 800c794:	2b02      	cmp	r3, #2
 800c796:	d901      	bls.n	800c79c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c798:	2303      	movs	r3, #3
 800c79a:	e086      	b.n	800c8aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c79c:	4b45      	ldr	r3, [pc, #276]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1f0      	bne.n	800c78a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c7a8:	4b42      	ldr	r3, [pc, #264]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c7aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7ac:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	051b      	lsls	r3, r3, #20
 800c7b6:	493f      	ldr	r1, [pc, #252]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	628b      	str	r3, [r1, #40]	@ 0x28
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	685b      	ldr	r3, [r3, #4]
 800c7c0:	3b01      	subs	r3, #1
 800c7c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	689b      	ldr	r3, [r3, #8]
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	025b      	lsls	r3, r3, #9
 800c7ce:	b29b      	uxth	r3, r3
 800c7d0:	431a      	orrs	r2, r3
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	68db      	ldr	r3, [r3, #12]
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	041b      	lsls	r3, r3, #16
 800c7da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c7de:	431a      	orrs	r2, r3
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	691b      	ldr	r3, [r3, #16]
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	061b      	lsls	r3, r3, #24
 800c7e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c7ec:	4931      	ldr	r1, [pc, #196]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c7ee:	4313      	orrs	r3, r2
 800c7f0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c7f2:	4b30      	ldr	r3, [pc, #192]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c7f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	695b      	ldr	r3, [r3, #20]
 800c7fe:	492d      	ldr	r1, [pc, #180]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c800:	4313      	orrs	r3, r2
 800c802:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c804:	4b2b      	ldr	r3, [pc, #172]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c808:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	699b      	ldr	r3, [r3, #24]
 800c810:	4928      	ldr	r1, [pc, #160]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c812:	4313      	orrs	r3, r2
 800c814:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c816:	4b27      	ldr	r3, [pc, #156]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c81a:	4a26      	ldr	r2, [pc, #152]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c81c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c820:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c822:	4b24      	ldr	r3, [pc, #144]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c826:	4b24      	ldr	r3, [pc, #144]	@ (800c8b8 <RCCEx_PLL3_Config+0x160>)
 800c828:	4013      	ands	r3, r2
 800c82a:	687a      	ldr	r2, [r7, #4]
 800c82c:	69d2      	ldr	r2, [r2, #28]
 800c82e:	00d2      	lsls	r2, r2, #3
 800c830:	4920      	ldr	r1, [pc, #128]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c832:	4313      	orrs	r3, r2
 800c834:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c836:	4b1f      	ldr	r3, [pc, #124]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c83a:	4a1e      	ldr	r2, [pc, #120]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c83c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c840:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d106      	bne.n	800c856 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c848:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c84a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c84c:	4a19      	ldr	r2, [pc, #100]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c84e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c852:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c854:	e00f      	b.n	800c876 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	2b01      	cmp	r3, #1
 800c85a:	d106      	bne.n	800c86a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c85c:	4b15      	ldr	r3, [pc, #84]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c860:	4a14      	ldr	r2, [pc, #80]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c862:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c866:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c868:	e005      	b.n	800c876 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c86a:	4b12      	ldr	r3, [pc, #72]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c86c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c86e:	4a11      	ldr	r2, [pc, #68]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c870:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c874:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c876:	4b0f      	ldr	r3, [pc, #60]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a0e      	ldr	r2, [pc, #56]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c87c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c880:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c882:	f7f5 fe23 	bl	80024cc <HAL_GetTick>
 800c886:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c888:	e008      	b.n	800c89c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c88a:	f7f5 fe1f 	bl	80024cc <HAL_GetTick>
 800c88e:	4602      	mov	r2, r0
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	1ad3      	subs	r3, r2, r3
 800c894:	2b02      	cmp	r3, #2
 800c896:	d901      	bls.n	800c89c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c898:	2303      	movs	r3, #3
 800c89a:	e006      	b.n	800c8aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c89c:	4b05      	ldr	r3, [pc, #20]	@ (800c8b4 <RCCEx_PLL3_Config+0x15c>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d0f0      	beq.n	800c88a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	3710      	adds	r7, #16
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd80      	pop	{r7, pc}
 800c8b2:	bf00      	nop
 800c8b4:	58024400 	.word	0x58024400
 800c8b8:	ffff0007 	.word	0xffff0007

0800c8bc <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b086      	sub	sp, #24
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]
 800c8c8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	2b02      	cmp	r3, #2
 800c8ce:	d904      	bls.n	800c8da <HAL_SAI_InitProtocol+0x1e>
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	3b03      	subs	r3, #3
 800c8d4:	2b01      	cmp	r3, #1
 800c8d6:	d812      	bhi.n	800c8fe <HAL_SAI_InitProtocol+0x42>
 800c8d8:	e008      	b.n	800c8ec <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	687a      	ldr	r2, [r7, #4]
 800c8de:	68b9      	ldr	r1, [r7, #8]
 800c8e0:	68f8      	ldr	r0, [r7, #12]
 800c8e2:	f000 fd19 	bl	800d318 <SAI_InitI2S>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	75fb      	strb	r3, [r7, #23]
      break;
 800c8ea:	e00b      	b.n	800c904 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	687a      	ldr	r2, [r7, #4]
 800c8f0:	68b9      	ldr	r1, [r7, #8]
 800c8f2:	68f8      	ldr	r0, [r7, #12]
 800c8f4:	f000 fdc2 	bl	800d47c <SAI_InitPCM>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	75fb      	strb	r3, [r7, #23]
      break;
 800c8fc:	e002      	b.n	800c904 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800c8fe:	2301      	movs	r3, #1
 800c900:	75fb      	strb	r3, [r7, #23]
      break;
 800c902:	bf00      	nop
  }

  if (status == HAL_OK)
 800c904:	7dfb      	ldrb	r3, [r7, #23]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d104      	bne.n	800c914 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 f808 	bl	800c920 <HAL_SAI_Init>
 800c910:	4603      	mov	r3, r0
 800c912:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c914:	7dfb      	ldrb	r3, [r7, #23]
}
 800c916:	4618      	mov	r0, r3
 800c918:	3718      	adds	r7, #24
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
	...

0800c920 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b08a      	sub	sp, #40	@ 0x28
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d101      	bne.n	800c932 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800c92e:	2301      	movs	r3, #1
 800c930:	e28e      	b.n	800ce50 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800c932:	f7f5 fdfb 	bl	800252c <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c93c:	2b01      	cmp	r3, #1
 800c93e:	d113      	bne.n	800c968 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a96      	ldr	r2, [pc, #600]	@ (800cba0 <HAL_SAI_Init+0x280>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d004      	beq.n	800c954 <HAL_SAI_Init+0x34>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a95      	ldr	r2, [pc, #596]	@ (800cba4 <HAL_SAI_Init+0x284>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d107      	bne.n	800c964 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800c958:	2b01      	cmp	r3, #1
 800c95a:	d103      	bne.n	800c964 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800c960:	2b00      	cmp	r3, #0
 800c962:	d001      	beq.n	800c968 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800c964:	2301      	movs	r3, #1
 800c966:	e273      	b.n	800ce50 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a8c      	ldr	r2, [pc, #560]	@ (800cba0 <HAL_SAI_Init+0x280>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d004      	beq.n	800c97c <HAL_SAI_Init+0x5c>
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	4a8c      	ldr	r2, [pc, #560]	@ (800cba8 <HAL_SAI_Init+0x288>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d102      	bne.n	800c982 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800c97c:	4b8b      	ldr	r3, [pc, #556]	@ (800cbac <HAL_SAI_Init+0x28c>)
 800c97e:	61bb      	str	r3, [r7, #24]
 800c980:	e028      	b.n	800c9d4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	4a8a      	ldr	r2, [pc, #552]	@ (800cbb0 <HAL_SAI_Init+0x290>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d004      	beq.n	800c996 <HAL_SAI_Init+0x76>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4a88      	ldr	r2, [pc, #544]	@ (800cbb4 <HAL_SAI_Init+0x294>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d102      	bne.n	800c99c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800c996:	4b88      	ldr	r3, [pc, #544]	@ (800cbb8 <HAL_SAI_Init+0x298>)
 800c998:	61bb      	str	r3, [r7, #24]
 800c99a:	e01b      	b.n	800c9d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a86      	ldr	r2, [pc, #536]	@ (800cbbc <HAL_SAI_Init+0x29c>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d004      	beq.n	800c9b0 <HAL_SAI_Init+0x90>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	4a85      	ldr	r2, [pc, #532]	@ (800cbc0 <HAL_SAI_Init+0x2a0>)
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	d102      	bne.n	800c9b6 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800c9b0:	4b84      	ldr	r3, [pc, #528]	@ (800cbc4 <HAL_SAI_Init+0x2a4>)
 800c9b2:	61bb      	str	r3, [r7, #24]
 800c9b4:	e00e      	b.n	800c9d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a7a      	ldr	r2, [pc, #488]	@ (800cba4 <HAL_SAI_Init+0x284>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d004      	beq.n	800c9ca <HAL_SAI_Init+0xaa>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	4a80      	ldr	r2, [pc, #512]	@ (800cbc8 <HAL_SAI_Init+0x2a8>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d102      	bne.n	800c9d0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800c9ca:	4b80      	ldr	r3, [pc, #512]	@ (800cbcc <HAL_SAI_Init+0x2ac>)
 800c9cc:	61bb      	str	r3, [r7, #24]
 800c9ce:	e001      	b.n	800c9d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	e23d      	b.n	800ce50 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d106      	bne.n	800c9ee <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f7f4 fdbd 	bl	8001568 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f000 fdc6 	bl	800d580 <SAI_Disable>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d001      	beq.n	800c9fe <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e228      	b.n	800ce50 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2202      	movs	r2, #2
 800ca02:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	68db      	ldr	r3, [r3, #12]
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d00c      	beq.n	800ca28 <HAL_SAI_Init+0x108>
 800ca0e:	2b02      	cmp	r3, #2
 800ca10:	d80d      	bhi.n	800ca2e <HAL_SAI_Init+0x10e>
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d002      	beq.n	800ca1c <HAL_SAI_Init+0xfc>
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d003      	beq.n	800ca22 <HAL_SAI_Init+0x102>
 800ca1a:	e008      	b.n	800ca2e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca20:	e008      	b.n	800ca34 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ca22:	2310      	movs	r3, #16
 800ca24:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca26:	e005      	b.n	800ca34 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ca28:	2320      	movs	r3, #32
 800ca2a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca2c:	e002      	b.n	800ca34 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca32:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	689b      	ldr	r3, [r3, #8]
 800ca38:	2b05      	cmp	r3, #5
 800ca3a:	d832      	bhi.n	800caa2 <HAL_SAI_Init+0x182>
 800ca3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ca44 <HAL_SAI_Init+0x124>)
 800ca3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca42:	bf00      	nop
 800ca44:	0800ca5d 	.word	0x0800ca5d
 800ca48:	0800ca63 	.word	0x0800ca63
 800ca4c:	0800ca6b 	.word	0x0800ca6b
 800ca50:	0800ca73 	.word	0x0800ca73
 800ca54:	0800ca83 	.word	0x0800ca83
 800ca58:	0800ca93 	.word	0x0800ca93
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	61fb      	str	r3, [r7, #28]
      break;
 800ca60:	e022      	b.n	800caa8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ca62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca66:	61fb      	str	r3, [r7, #28]
      break;
 800ca68:	e01e      	b.n	800caa8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ca6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ca6e:	61fb      	str	r3, [r7, #28]
      break;
 800ca70:	e01a      	b.n	800caa8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ca72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ca76:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ca78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca7a:	f043 0301 	orr.w	r3, r3, #1
 800ca7e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca80:	e012      	b.n	800caa8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ca82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ca86:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800ca88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca8a:	f043 0302 	orr.w	r3, r3, #2
 800ca8e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ca90:	e00a      	b.n	800caa8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ca92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ca96:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800ca98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca9a:	f043 0303 	orr.w	r3, r3, #3
 800ca9e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800caa0:	e002      	b.n	800caa8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800caa2:	2300      	movs	r3, #0
 800caa4:	61fb      	str	r3, [r7, #28]
      break;
 800caa6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800caa8:	69bb      	ldr	r3, [r7, #24]
 800caaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800caac:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6a1b      	ldr	r3, [r3, #32]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	f000 80c5 	beq.w	800cc42 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800cab8:	2300      	movs	r3, #0
 800caba:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	4a37      	ldr	r2, [pc, #220]	@ (800cba0 <HAL_SAI_Init+0x280>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d004      	beq.n	800cad0 <HAL_SAI_Init+0x1b0>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	4a37      	ldr	r2, [pc, #220]	@ (800cba8 <HAL_SAI_Init+0x288>)
 800cacc:	4293      	cmp	r3, r2
 800cace:	d106      	bne.n	800cade <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cad0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800cad4:	f04f 0100 	mov.w	r1, #0
 800cad8:	f7fe fbfc 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800cadc:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	4a33      	ldr	r2, [pc, #204]	@ (800cbb0 <HAL_SAI_Init+0x290>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d004      	beq.n	800caf2 <HAL_SAI_Init+0x1d2>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a31      	ldr	r2, [pc, #196]	@ (800cbb4 <HAL_SAI_Init+0x294>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d106      	bne.n	800cb00 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800caf2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800caf6:	f04f 0100 	mov.w	r1, #0
 800cafa:	f7fe fbeb 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800cafe:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a2d      	ldr	r2, [pc, #180]	@ (800cbbc <HAL_SAI_Init+0x29c>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d004      	beq.n	800cb14 <HAL_SAI_Init+0x1f4>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a2c      	ldr	r2, [pc, #176]	@ (800cbc0 <HAL_SAI_Init+0x2a0>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d106      	bne.n	800cb22 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800cb14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cb18:	f04f 0100 	mov.w	r1, #0
 800cb1c:	f7fe fbda 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb20:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a1f      	ldr	r2, [pc, #124]	@ (800cba4 <HAL_SAI_Init+0x284>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d106      	bne.n	800cb3a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800cb2c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800cb30:	f04f 0100 	mov.w	r1, #0
 800cb34:	f7fe fbce 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb38:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	4a22      	ldr	r2, [pc, #136]	@ (800cbc8 <HAL_SAI_Init+0x2a8>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d106      	bne.n	800cb52 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800cb44:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cb48:	f04f 0100 	mov.w	r1, #0
 800cb4c:	f7fe fbc2 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb50:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	699b      	ldr	r3, [r3, #24]
 800cb56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800cb5a:	d139      	bne.n	800cbd0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb60:	2b04      	cmp	r3, #4
 800cb62:	d102      	bne.n	800cb6a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800cb64:	2340      	movs	r3, #64	@ 0x40
 800cb66:	60fb      	str	r3, [r7, #12]
 800cb68:	e00a      	b.n	800cb80 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb6e:	2b08      	cmp	r3, #8
 800cb70:	d103      	bne.n	800cb7a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800cb72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cb76:	60fb      	str	r3, [r7, #12]
 800cb78:	e002      	b.n	800cb80 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb7e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800cb80:	697a      	ldr	r2, [r7, #20]
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	005b      	lsls	r3, r3, #1
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	6a1b      	ldr	r3, [r3, #32]
 800cb90:	68fa      	ldr	r2, [r7, #12]
 800cb92:	fb02 f303 	mul.w	r3, r2, r3
 800cb96:	fbb1 f3f3 	udiv	r3, r1, r3
 800cb9a:	613b      	str	r3, [r7, #16]
 800cb9c:	e030      	b.n	800cc00 <HAL_SAI_Init+0x2e0>
 800cb9e:	bf00      	nop
 800cba0:	40015804 	.word	0x40015804
 800cba4:	58005404 	.word	0x58005404
 800cba8:	40015824 	.word	0x40015824
 800cbac:	40015800 	.word	0x40015800
 800cbb0:	40015c04 	.word	0x40015c04
 800cbb4:	40015c24 	.word	0x40015c24
 800cbb8:	40015c00 	.word	0x40015c00
 800cbbc:	40016004 	.word	0x40016004
 800cbc0:	40016024 	.word	0x40016024
 800cbc4:	40016000 	.word	0x40016000
 800cbc8:	58005424 	.word	0x58005424
 800cbcc:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbd8:	d101      	bne.n	800cbde <HAL_SAI_Init+0x2be>
 800cbda:	2302      	movs	r3, #2
 800cbdc:	e000      	b.n	800cbe0 <HAL_SAI_Init+0x2c0>
 800cbde:	2301      	movs	r3, #1
 800cbe0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800cbe2:	697a      	ldr	r2, [r7, #20]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	4413      	add	r3, r2
 800cbea:	005b      	lsls	r3, r3, #1
 800cbec:	4619      	mov	r1, r3
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
 800cbf2:	68ba      	ldr	r2, [r7, #8]
 800cbf4:	fb02 f303 	mul.w	r3, r2, r3
 800cbf8:	021b      	lsls	r3, r3, #8
 800cbfa:	fbb1 f3f3 	udiv	r3, r1, r3
 800cbfe:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	4a95      	ldr	r2, [pc, #596]	@ (800ce58 <HAL_SAI_Init+0x538>)
 800cc04:	fba2 2303 	umull	r2, r3, r2, r3
 800cc08:	08da      	lsrs	r2, r3, #3
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800cc0e:	6939      	ldr	r1, [r7, #16]
 800cc10:	4b91      	ldr	r3, [pc, #580]	@ (800ce58 <HAL_SAI_Init+0x538>)
 800cc12:	fba3 2301 	umull	r2, r3, r3, r1
 800cc16:	08da      	lsrs	r2, r3, #3
 800cc18:	4613      	mov	r3, r2
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	4413      	add	r3, r2
 800cc1e:	005b      	lsls	r3, r3, #1
 800cc20:	1aca      	subs	r2, r1, r3
 800cc22:	2a08      	cmp	r2, #8
 800cc24:	d904      	bls.n	800cc30 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc2a:	1c5a      	adds	r2, r3, #1
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc34:	2b04      	cmp	r3, #4
 800cc36:	d104      	bne.n	800cc42 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc3c:	085a      	lsrs	r2, r3, #1
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	685b      	ldr	r3, [r3, #4]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d003      	beq.n	800cc52 <HAL_SAI_Init+0x332>
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	2b02      	cmp	r3, #2
 800cc50:	d109      	bne.n	800cc66 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc56:	2b01      	cmp	r3, #1
 800cc58:	d101      	bne.n	800cc5e <HAL_SAI_Init+0x33e>
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	e001      	b.n	800cc62 <HAL_SAI_Init+0x342>
 800cc5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cc62:	623b      	str	r3, [r7, #32]
 800cc64:	e008      	b.n	800cc78 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d102      	bne.n	800cc74 <HAL_SAI_Init+0x354>
 800cc6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cc72:	e000      	b.n	800cc76 <HAL_SAI_Init+0x356>
 800cc74:	2300      	movs	r3, #0
 800cc76:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800cc78:	f7f5 fc58 	bl	800252c <HAL_GetREVID>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cc82:	d331      	bcc.n	800cce8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6819      	ldr	r1, [r3, #0]
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681a      	ldr	r2, [r3, #0]
 800cc8e:	4b73      	ldr	r3, [pc, #460]	@ (800ce5c <HAL_SAI_Init+0x53c>)
 800cc90:	400b      	ands	r3, r1
 800cc92:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6819      	ldr	r1, [r3, #0]
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	685a      	ldr	r2, [r3, #4]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cca2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cca8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccae:	431a      	orrs	r2, r3
 800ccb0:	6a3b      	ldr	r3, [r7, #32]
 800ccb2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800ccb4:	69fb      	ldr	r3, [r7, #28]
 800ccb6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800ccbc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	695b      	ldr	r3, [r3, #20]
 800ccc2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800ccc8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccce:	051b      	lsls	r3, r3, #20
 800ccd0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800ccd6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	691b      	ldr	r3, [r3, #16]
 800ccdc:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	430a      	orrs	r2, r1
 800cce4:	601a      	str	r2, [r3, #0]
 800cce6:	e02d      	b.n	800cd44 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	6819      	ldr	r1, [r3, #0]
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	4b5b      	ldr	r3, [pc, #364]	@ (800ce60 <HAL_SAI_Init+0x540>)
 800ccf4:	400b      	ands	r3, r1
 800ccf6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6819      	ldr	r1, [r3, #0]
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	685a      	ldr	r2, [r3, #4]
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd06:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cd0c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd12:	431a      	orrs	r2, r3
 800cd14:	6a3b      	ldr	r3, [r7, #32]
 800cd16:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800cd20:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	695b      	ldr	r3, [r3, #20]
 800cd26:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cd2c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd32:	051b      	lsls	r3, r3, #20
 800cd34:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800cd3a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	430a      	orrs	r2, r1
 800cd42:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6859      	ldr	r1, [r3, #4]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681a      	ldr	r2, [r3, #0]
 800cd4e:	4b45      	ldr	r3, [pc, #276]	@ (800ce64 <HAL_SAI_Init+0x544>)
 800cd50:	400b      	ands	r3, r1
 800cd52:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	6859      	ldr	r1, [r3, #4]
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	69da      	ldr	r2, [r3, #28]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd62:	431a      	orrs	r2, r3
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd68:	431a      	orrs	r2, r3
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	430a      	orrs	r2, r1
 800cd70:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	6899      	ldr	r1, [r3, #8]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	4b3a      	ldr	r3, [pc, #232]	@ (800ce68 <HAL_SAI_Init+0x548>)
 800cd7e:	400b      	ands	r3, r1
 800cd80:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	6899      	ldr	r1, [r3, #8]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd8c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800cd92:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800cd98:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800cd9e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cda4:	3b01      	subs	r3, #1
 800cda6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800cda8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	430a      	orrs	r2, r1
 800cdb0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	68d9      	ldr	r1, [r3, #12]
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681a      	ldr	r2, [r3, #0]
 800cdbc:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800cdc0:	400b      	ands	r3, r1
 800cdc2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	68d9      	ldr	r1, [r3, #12]
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cdd2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cdd8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800cdda:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cde0:	3b01      	subs	r3, #1
 800cde2:	021b      	lsls	r3, r3, #8
 800cde4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	430a      	orrs	r2, r1
 800cdec:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	4a1e      	ldr	r2, [pc, #120]	@ (800ce6c <HAL_SAI_Init+0x54c>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d004      	beq.n	800ce02 <HAL_SAI_Init+0x4e2>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	4a1c      	ldr	r2, [pc, #112]	@ (800ce70 <HAL_SAI_Init+0x550>)
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	d119      	bne.n	800ce36 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800ce02:	69bb      	ldr	r3, [r7, #24]
 800ce04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce06:	f023 0201 	bic.w	r2, r3, #1
 800ce0a:	69bb      	ldr	r3, [r7, #24]
 800ce0c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d10e      	bne.n	800ce36 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce20:	3b01      	subs	r3, #1
 800ce22:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800ce24:	431a      	orrs	r2, r3
 800ce26:	69bb      	ldr	r3, [r7, #24]
 800ce28:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce2e:	f043 0201 	orr.w	r2, r3, #1
 800ce32:	69bb      	ldr	r3, [r7, #24]
 800ce34:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2201      	movs	r2, #1
 800ce42:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800ce4e:	2300      	movs	r3, #0
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3728      	adds	r7, #40	@ 0x28
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}
 800ce58:	cccccccd 	.word	0xcccccccd
 800ce5c:	f005c010 	.word	0xf005c010
 800ce60:	f805c010 	.word	0xf805c010
 800ce64:	ffff1ff0 	.word	0xffff1ff0
 800ce68:	fff88000 	.word	0xfff88000
 800ce6c:	40015804 	.word	0x40015804
 800ce70:	58005404 	.word	0x58005404

0800ce74 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b084      	sub	sp, #16
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d101      	bne.n	800ce8e <HAL_SAI_Abort+0x1a>
 800ce8a:	2302      	movs	r3, #2
 800ce8c:	e07d      	b.n	800cf8a <HAL_SAI_Abort+0x116>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2201      	movs	r2, #1
 800ce92:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	f000 fb72 	bl	800d580 <SAI_Disable>
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d001      	beq.n	800cea6 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800cea2:	2301      	movs	r3, #1
 800cea4:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ceb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceb4:	d14f      	bne.n	800cf56 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800cec4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800cecc:	b2db      	uxtb	r3, r3
 800cece:	2b12      	cmp	r3, #18
 800ced0:	d11d      	bne.n	800cf0e <HAL_SAI_Abort+0x9a>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d018      	beq.n	800cf0e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cee2:	4618      	mov	r0, r3
 800cee4:	f7f7 f872 	bl	8003fcc <HAL_DMA_Abort>
 800cee8:	4603      	mov	r3, r0
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d00f      	beq.n	800cf0e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cef6:	2b80      	cmp	r3, #128	@ 0x80
 800cef8:	d009      	beq.n	800cf0e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cf04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	2b22      	cmp	r3, #34	@ 0x22
 800cf18:	d11d      	bne.n	800cf56 <HAL_SAI_Abort+0xe2>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d018      	beq.n	800cf56 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7f7 f84e 	bl	8003fcc <HAL_DMA_Abort>
 800cf30:	4603      	mov	r3, r0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d00f      	beq.n	800cf56 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf3e:	2b80      	cmp	r3, #128	@ 0x80
 800cf40:	d009      	beq.n	800cf56 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800cf42:	2301      	movs	r3, #1
 800cf44:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cf4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f04f 32ff 	mov.w	r2, #4294967295
 800cf66:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	685a      	ldr	r2, [r3, #4]
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f042 0208 	orr.w	r2, r2, #8
 800cf76:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2201      	movs	r2, #1
 800cf7c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800cf88:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
	...

0800cf94 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b086      	sub	sp, #24
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	f000 81a7 	beq.w	800d2f8 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	695b      	ldr	r3, [r3, #20]
 800cfb0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	691b      	ldr	r3, [r3, #16]
 800cfb8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800cfc2:	697b      	ldr	r3, [r7, #20]
 800cfc4:	f003 0308 	and.w	r3, r3, #8
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d00a      	beq.n	800cfe2 <HAL_SAI_IRQHandler+0x4e>
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	f003 0308 	and.w	r3, r3, #8
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d005      	beq.n	800cfe2 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	4798      	blx	r3
 800cfe0:	e18a      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	f003 0301 	and.w	r3, r3, #1
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d01e      	beq.n	800d02a <HAL_SAI_IRQHandler+0x96>
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	f003 0301 	and.w	r3, r3, #1
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d019      	beq.n	800d02a <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2201      	movs	r2, #1
 800cffc:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800d004:	b2db      	uxtb	r3, r3
 800d006:	2b22      	cmp	r3, #34	@ 0x22
 800d008:	d101      	bne.n	800d00e <HAL_SAI_IRQHandler+0x7a>
 800d00a:	2301      	movs	r3, #1
 800d00c:	e000      	b.n	800d010 <HAL_SAI_IRQHandler+0x7c>
 800d00e:	2302      	movs	r3, #2
 800d010:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800d018:	68bb      	ldr	r3, [r7, #8]
 800d01a:	431a      	orrs	r2, r3
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f000 f96e 	bl	800d304 <HAL_SAI_ErrorCallback>
 800d028:	e166      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	f003 0302 	and.w	r3, r3, #2
 800d030:	2b00      	cmp	r3, #0
 800d032:	d013      	beq.n	800d05c <HAL_SAI_IRQHandler+0xc8>
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	f003 0302 	and.w	r3, r3, #2
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d00e      	beq.n	800d05c <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	2202      	movs	r2, #2
 800d044:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	f000 8153 	beq.w	800d2f8 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d058:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800d05a:	e14d      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800d05c:	697b      	ldr	r3, [r7, #20]
 800d05e:	f003 0320 	and.w	r3, r3, #32
 800d062:	2b00      	cmp	r3, #0
 800d064:	d05b      	beq.n	800d11e <HAL_SAI_IRQHandler+0x18a>
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	f003 0320 	and.w	r3, r3, #32
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d056      	beq.n	800d11e <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	2220      	movs	r2, #32
 800d076:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d07e:	f043 0204 	orr.w	r2, r3, #4
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d03e      	beq.n	800d110 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d018      	beq.n	800d0ce <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0a2:	4a97      	ldr	r2, [pc, #604]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d0a4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	f7f7 faab 	bl	8004608 <HAL_DMA_Abort_IT>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d00a      	beq.n	800d0ce <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d0be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f000 f91b 	bl	800d304 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	f000 810a 	beq.w	800d2ee <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d0e0:	4a87      	ldr	r2, [pc, #540]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d0e2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	f7f7 fa8c 	bl	8004608 <HAL_DMA_Abort_IT>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 80fb 	beq.w	800d2ee <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d0fe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 f8fb 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d10e:	e0ee      	b.n	800d2ee <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f7ff feaf 	bl	800ce74 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f000 f8f4 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d11c:	e0e7      	b.n	800d2ee <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d124:	2b00      	cmp	r3, #0
 800d126:	d05b      	beq.n	800d1e0 <HAL_SAI_IRQHandler+0x24c>
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d056      	beq.n	800d1e0 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	2240      	movs	r2, #64	@ 0x40
 800d138:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d140:	f043 0208 	orr.w	r2, r3, #8
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d150:	2b00      	cmp	r3, #0
 800d152:	d03e      	beq.n	800d1d2 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d018      	beq.n	800d190 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d164:	4a66      	ldr	r2, [pc, #408]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d166:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d16e:	4618      	mov	r0, r3
 800d170:	f7f7 fa4a 	bl	8004608 <HAL_DMA_Abort_IT>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d00a      	beq.n	800d190 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d180:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f000 f8ba 	bl	800d304 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d196:	2b00      	cmp	r3, #0
 800d198:	f000 80ab 	beq.w	800d2f2 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1a2:	4a57      	ldr	r2, [pc, #348]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d1a4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f7f7 fa2b 	bl	8004608 <HAL_DMA_Abort_IT>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	f000 809c 	beq.w	800d2f2 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	f000 f89a 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d1d0:	e08f      	b.n	800d2f2 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800d1d2:	6878      	ldr	r0, [r7, #4]
 800d1d4:	f7ff fe4e 	bl	800ce74 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800d1d8:	6878      	ldr	r0, [r7, #4]
 800d1da:	f000 f893 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d1de:	e088      	b.n	800d2f2 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	f003 0304 	and.w	r3, r3, #4
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d067      	beq.n	800d2ba <HAL_SAI_IRQHandler+0x326>
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	f003 0304 	and.w	r3, r3, #4
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d062      	beq.n	800d2ba <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	2204      	movs	r2, #4
 800d1fa:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d202:	f043 0220 	orr.w	r2, r3, #32
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d212:	2b00      	cmp	r3, #0
 800d214:	d03c      	beq.n	800d290 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d018      	beq.n	800d252 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d226:	4a36      	ldr	r2, [pc, #216]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d228:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d230:	4618      	mov	r0, r3
 800d232:	f7f7 f9e9 	bl	8004608 <HAL_DMA_Abort_IT>
 800d236:	4603      	mov	r3, r0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00a      	beq.n	800d252 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d242:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 f859 	bl	800d304 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d04c      	beq.n	800d2f6 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d262:	4a27      	ldr	r2, [pc, #156]	@ (800d300 <HAL_SAI_IRQHandler+0x36c>)
 800d264:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d26c:	4618      	mov	r0, r3
 800d26e:	f7f7 f9cb 	bl	8004608 <HAL_DMA_Abort_IT>
 800d272:	4603      	mov	r3, r0
 800d274:	2b00      	cmp	r3, #0
 800d276:	d03e      	beq.n	800d2f6 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d27e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f000 f83b 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d28e:	e032      	b.n	800d2f6 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	2200      	movs	r2, #0
 800d296:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f04f 32ff 	mov.w	r2, #4294967295
 800d2a0:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f000 f826 	bl	800d304 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d2b8:	e01d      	b.n	800d2f6 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800d2ba:	697b      	ldr	r3, [r7, #20]
 800d2bc:	f003 0310 	and.w	r3, r3, #16
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d019      	beq.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
 800d2c4:	693b      	ldr	r3, [r7, #16]
 800d2c6:	f003 0310 	and.w	r3, r3, #16
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d014      	beq.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2210      	movs	r2, #16
 800d2d4:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2dc:	f043 0210 	orr.w	r2, r3, #16
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f000 f80c 	bl	800d304 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800d2ec:	e004      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d2ee:	bf00      	nop
 800d2f0:	e002      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d2f2:	bf00      	nop
 800d2f4:	e000      	b.n	800d2f8 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800d2f6:	bf00      	nop
}
 800d2f8:	bf00      	nop
 800d2fa:	3718      	adds	r7, #24
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	0800d5f5 	.word	0x0800d5f5

0800d304 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800d30c:	bf00      	nop
 800d30e:	370c      	adds	r7, #12
 800d310:	46bd      	mov	sp, r7
 800d312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d316:	4770      	bx	lr

0800d318 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d318:	b480      	push	{r7}
 800d31a:	b087      	sub	sp, #28
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	60f8      	str	r0, [r7, #12]
 800d320:	60b9      	str	r1, [r7, #8]
 800d322:	607a      	str	r2, [r7, #4]
 800d324:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d326:	2300      	movs	r3, #0
 800d328:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2200      	movs	r2, #0
 800d32e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	2200      	movs	r2, #0
 800d334:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	685b      	ldr	r3, [r3, #4]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d003      	beq.n	800d346 <SAI_InitI2S+0x2e>
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	2b02      	cmp	r3, #2
 800d344:	d103      	bne.n	800d34e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	2200      	movs	r2, #0
 800d34a:	651a      	str	r2, [r3, #80]	@ 0x50
 800d34c:	e002      	b.n	800d354 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2201      	movs	r2, #1
 800d352:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d35a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d362:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2200      	movs	r2, #0
 800d368:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	683a      	ldr	r2, [r7, #0]
 800d36e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	f003 0301 	and.w	r3, r3, #1
 800d376:	2b00      	cmp	r3, #0
 800d378:	d001      	beq.n	800d37e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800d37a:	2301      	movs	r3, #1
 800d37c:	e077      	b.n	800d46e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d107      	bne.n	800d394 <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	2200      	movs	r2, #0
 800d388:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d390:	665a      	str	r2, [r3, #100]	@ 0x64
 800d392:	e006      	b.n	800d3a2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d39a:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2b03      	cmp	r3, #3
 800d3a6:	d84f      	bhi.n	800d448 <SAI_InitI2S+0x130>
 800d3a8:	a201      	add	r2, pc, #4	@ (adr r2, 800d3b0 <SAI_InitI2S+0x98>)
 800d3aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ae:	bf00      	nop
 800d3b0:	0800d3c1 	.word	0x0800d3c1
 800d3b4:	0800d3e3 	.word	0x0800d3e3
 800d3b8:	0800d405 	.word	0x0800d405
 800d3bc:	0800d427 	.word	0x0800d427
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	2280      	movs	r2, #128	@ 0x80
 800d3c4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	085b      	lsrs	r3, r3, #1
 800d3ca:	015a      	lsls	r2, r3, #5
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	085b      	lsrs	r3, r3, #1
 800d3d4:	011a      	lsls	r2, r3, #4
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2240      	movs	r2, #64	@ 0x40
 800d3de:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d3e0:	e035      	b.n	800d44e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	2280      	movs	r2, #128	@ 0x80
 800d3e6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800d3e8:	683b      	ldr	r3, [r7, #0]
 800d3ea:	085b      	lsrs	r3, r3, #1
 800d3ec:	019a      	lsls	r2, r3, #6
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	085b      	lsrs	r3, r3, #1
 800d3f6:	015a      	lsls	r2, r3, #5
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	2280      	movs	r2, #128	@ 0x80
 800d400:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d402:	e024      	b.n	800d44e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	22c0      	movs	r2, #192	@ 0xc0
 800d408:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	085b      	lsrs	r3, r3, #1
 800d40e:	019a      	lsls	r2, r3, #6
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	085b      	lsrs	r3, r3, #1
 800d418:	015a      	lsls	r2, r3, #5
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2280      	movs	r2, #128	@ 0x80
 800d422:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d424:	e013      	b.n	800d44e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	22e0      	movs	r2, #224	@ 0xe0
 800d42a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	085b      	lsrs	r3, r3, #1
 800d430:	019a      	lsls	r2, r3, #6
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	085b      	lsrs	r3, r3, #1
 800d43a:	015a      	lsls	r2, r3, #5
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2280      	movs	r2, #128	@ 0x80
 800d444:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d446:	e002      	b.n	800d44e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	75fb      	strb	r3, [r7, #23]
      break;
 800d44c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	2b02      	cmp	r3, #2
 800d452:	d10b      	bne.n	800d46c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2b01      	cmp	r3, #1
 800d458:	d102      	bne.n	800d460 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	2210      	movs	r2, #16
 800d45e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2b02      	cmp	r3, #2
 800d464:	d102      	bne.n	800d46c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2208      	movs	r2, #8
 800d46a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 800d46c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d46e:	4618      	mov	r0, r3
 800d470:	371c      	adds	r7, #28
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr
 800d47a:	bf00      	nop

0800d47c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b087      	sub	sp, #28
 800d480:	af00      	add	r7, sp, #0
 800d482:	60f8      	str	r0, [r7, #12]
 800d484:	60b9      	str	r1, [r7, #8]
 800d486:	607a      	str	r2, [r7, #4]
 800d488:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d48a:	2300      	movs	r3, #0
 800d48c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	2200      	movs	r2, #0
 800d492:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	2200      	movs	r2, #0
 800d498:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	685b      	ldr	r3, [r3, #4]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d003      	beq.n	800d4aa <SAI_InitPCM+0x2e>
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	685b      	ldr	r3, [r3, #4]
 800d4a6:	2b02      	cmp	r3, #2
 800d4a8:	d103      	bne.n	800d4b2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	2201      	movs	r2, #1
 800d4ae:	651a      	str	r2, [r3, #80]	@ 0x50
 800d4b0:	e002      	b.n	800d4b8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d4c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d4cc:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	2200      	movs	r2, #0
 800d4d2:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	683a      	ldr	r2, [r7, #0]
 800d4d8:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d4e0:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	2b04      	cmp	r3, #4
 800d4e6:	d103      	bne.n	800d4f0 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2201      	movs	r2, #1
 800d4ec:	659a      	str	r2, [r3, #88]	@ 0x58
 800d4ee:	e002      	b.n	800d4f6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	220d      	movs	r2, #13
 800d4f4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2b03      	cmp	r3, #3
 800d4fa:	d837      	bhi.n	800d56c <SAI_InitPCM+0xf0>
 800d4fc:	a201      	add	r2, pc, #4	@ (adr r2, 800d504 <SAI_InitPCM+0x88>)
 800d4fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d502:	bf00      	nop
 800d504:	0800d515 	.word	0x0800d515
 800d508:	0800d52b 	.word	0x0800d52b
 800d50c:	0800d541 	.word	0x0800d541
 800d510:	0800d557 	.word	0x0800d557
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	2280      	movs	r2, #128	@ 0x80
 800d518:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	011a      	lsls	r2, r3, #4
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2240      	movs	r2, #64	@ 0x40
 800d526:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d528:	e023      	b.n	800d572 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2280      	movs	r2, #128	@ 0x80
 800d52e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	015a      	lsls	r2, r3, #5
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2280      	movs	r2, #128	@ 0x80
 800d53c:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d53e:	e018      	b.n	800d572 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	22c0      	movs	r2, #192	@ 0xc0
 800d544:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	015a      	lsls	r2, r3, #5
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2280      	movs	r2, #128	@ 0x80
 800d552:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d554:	e00d      	b.n	800d572 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	22e0      	movs	r2, #224	@ 0xe0
 800d55a:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	015a      	lsls	r2, r3, #5
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2280      	movs	r2, #128	@ 0x80
 800d568:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800d56a:	e002      	b.n	800d572 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800d56c:	2301      	movs	r3, #1
 800d56e:	75fb      	strb	r3, [r7, #23]
      break;
 800d570:	bf00      	nop
  }

  return status;
 800d572:	7dfb      	ldrb	r3, [r7, #23]
}
 800d574:	4618      	mov	r0, r3
 800d576:	371c      	adds	r7, #28
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr

0800d580 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d580:	b480      	push	{r7}
 800d582:	b085      	sub	sp, #20
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800d588:	4b18      	ldr	r3, [pc, #96]	@ (800d5ec <SAI_Disable+0x6c>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	4a18      	ldr	r2, [pc, #96]	@ (800d5f0 <SAI_Disable+0x70>)
 800d58e:	fba2 2303 	umull	r2, r3, r2, r3
 800d592:	0b1b      	lsrs	r3, r3, #12
 800d594:	009b      	lsls	r3, r3, #2
 800d596:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d598:	2300      	movs	r3, #0
 800d59a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	681a      	ldr	r2, [r3, #0]
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d5aa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d10a      	bne.n	800d5c8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d5b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800d5c2:	2303      	movs	r3, #3
 800d5c4:	72fb      	strb	r3, [r7, #11]
      break;
 800d5c6:	e009      	b.n	800d5dc <SAI_Disable+0x5c>
    }
    count--;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	3b01      	subs	r3, #1
 800d5cc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d1e7      	bne.n	800d5ac <SAI_Disable+0x2c>

  return status;
 800d5dc:	7afb      	ldrb	r3, [r7, #11]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3714      	adds	r7, #20
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop
 800d5ec:	24000000 	.word	0x24000000
 800d5f0:	95cbec1b 	.word	0x95cbec1b

0800d5f4 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b084      	sub	sp, #16
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d600:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	681a      	ldr	r2, [r3, #0]
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d610:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	2200      	movs	r2, #0
 800d618:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f04f 32ff 	mov.w	r2, #4294967295
 800d622:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d62a:	2b20      	cmp	r3, #32
 800d62c:	d00a      	beq.n	800d644 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800d62e:	68f8      	ldr	r0, [r7, #12]
 800d630:	f7ff ffa6 	bl	800d580 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	685a      	ldr	r2, [r3, #4]
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f042 0208 	orr.w	r2, r2, #8
 800d642:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	2201      	movs	r2, #1
 800d648:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2200      	movs	r2, #0
 800d650:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f7ff fe55 	bl	800d304 <HAL_SAI_ErrorCallback>
#endif
}
 800d65a:	bf00      	nop
 800d65c:	3710      	adds	r7, #16
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}

0800d662 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d662:	b580      	push	{r7, lr}
 800d664:	b08a      	sub	sp, #40	@ 0x28
 800d666:	af00      	add	r7, sp, #0
 800d668:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d101      	bne.n	800d674 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	e075      	b.n	800d760 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d105      	bne.n	800d68c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2200      	movs	r2, #0
 800d684:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7f4 f814 	bl	80016b4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2204      	movs	r2, #4
 800d690:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f000 f867 	bl	800d768 <HAL_SD_InitCard>
 800d69a:	4603      	mov	r3, r0
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d001      	beq.n	800d6a4 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e05d      	b.n	800d760 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800d6a4:	f107 0308 	add.w	r3, r7, #8
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 fa9c 	bl	800dbe8 <HAL_SD_GetCardStatus>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d001      	beq.n	800d6ba <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	e052      	b.n	800d760 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800d6ba:	7e3b      	ldrb	r3, [r7, #24]
 800d6bc:	b2db      	uxtb	r3, r3
 800d6be:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800d6c0:	7e7b      	ldrb	r3, [r7, #25]
 800d6c2:	b2db      	uxtb	r3, r3
 800d6c4:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	d10a      	bne.n	800d6e4 <HAL_SD_Init+0x82>
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d102      	bne.n	800d6da <HAL_SD_Init+0x78>
 800d6d4:	6a3b      	ldr	r3, [r7, #32]
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d004      	beq.n	800d6e4 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d6e0:	659a      	str	r2, [r3, #88]	@ 0x58
 800d6e2:	e00b      	b.n	800d6fc <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d104      	bne.n	800d6f6 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d6f2:	659a      	str	r2, [r3, #88]	@ 0x58
 800d6f4:	e002      	b.n	800d6fc <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	68db      	ldr	r3, [r3, #12]
 800d700:	4619      	mov	r1, r3
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	f000 fb2e 	bl	800dd64 <HAL_SD_ConfigWideBusOperation>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d001      	beq.n	800d712 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800d70e:	2301      	movs	r3, #1
 800d710:	e026      	b.n	800d760 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800d712:	f7f4 fedb 	bl	80024cc <HAL_GetTick>
 800d716:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d718:	e011      	b.n	800d73e <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800d71a:	f7f4 fed7 	bl	80024cc <HAL_GetTick>
 800d71e:	4602      	mov	r2, r0
 800d720:	69fb      	ldr	r3, [r7, #28]
 800d722:	1ad3      	subs	r3, r2, r3
 800d724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d728:	d109      	bne.n	800d73e <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d730:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2201      	movs	r2, #1
 800d736:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800d73a:	2303      	movs	r3, #3
 800d73c:	e010      	b.n	800d760 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f000 fc22 	bl	800df88 <HAL_SD_GetCardState>
 800d744:	4603      	mov	r3, r0
 800d746:	2b04      	cmp	r3, #4
 800d748:	d1e7      	bne.n	800d71a <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2200      	movs	r2, #0
 800d74e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2201      	movs	r2, #1
 800d75a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800d75e:	2300      	movs	r3, #0
}
 800d760:	4618      	mov	r0, r3
 800d762:	3728      	adds	r7, #40	@ 0x28
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}

0800d768 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d768:	b590      	push	{r4, r7, lr}
 800d76a:	b08d      	sub	sp, #52	@ 0x34
 800d76c:	af02      	add	r7, sp, #8
 800d76e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d770:	2300      	movs	r3, #0
 800d772:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d774:	2300      	movs	r3, #0
 800d776:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d778:	2300      	movs	r3, #0
 800d77a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d77c:	2300      	movs	r3, #0
 800d77e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d780:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800d784:	f04f 0100 	mov.w	r1, #0
 800d788:	f7fd fda4 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800d78c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800d78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d790:	2b00      	cmp	r3, #0
 800d792:	d109      	bne.n	800d7a8 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800d7a2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	e070      	b.n	800d88a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7aa:	0a1b      	lsrs	r3, r3, #8
 800d7ac:	4a39      	ldr	r2, [pc, #228]	@ (800d894 <HAL_SD_InitCard+0x12c>)
 800d7ae:	fba2 2303 	umull	r2, r3, r2, r3
 800d7b2:	091b      	lsrs	r3, r3, #4
 800d7b4:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681c      	ldr	r4, [r3, #0]
 800d7ba:	466a      	mov	r2, sp
 800d7bc:	f107 0318 	add.w	r3, r7, #24
 800d7c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7c4:	e882 0003 	stmia.w	r2, {r0, r1}
 800d7c8:	f107 030c 	add.w	r3, r7, #12
 800d7cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d7ce:	4620      	mov	r0, r4
 800d7d0:	f004 f968 	bl	8011aa4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f004 f99a 	bl	8011b12 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800d7de:	69fb      	ldr	r3, [r7, #28]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d005      	beq.n	800d7f0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800d7e4:	69fb      	ldr	r3, [r7, #28]
 800d7e6:	005b      	lsls	r3, r3, #1
 800d7e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7ee:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800d7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d007      	beq.n	800d806 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800d7f6:	4a28      	ldr	r2, [pc, #160]	@ (800d898 <HAL_SD_InitCard+0x130>)
 800d7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7fe:	3301      	adds	r3, #1
 800d800:	4618      	mov	r0, r3
 800d802:	f7f4 fe6f 	bl	80024e4 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f000 fcac 	bl	800e164 <SD_PowerON>
 800d80c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d80e:	6a3b      	ldr	r3, [r7, #32]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00b      	beq.n	800d82c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	2201      	movs	r2, #1
 800d818:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d820:	6a3b      	ldr	r3, [r7, #32]
 800d822:	431a      	orrs	r2, r3
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d828:	2301      	movs	r3, #1
 800d82a:	e02e      	b.n	800d88a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f000 fbcb 	bl	800dfc8 <SD_InitCard>
 800d832:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d834:	6a3b      	ldr	r3, [r7, #32]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d00b      	beq.n	800d852 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2201      	movs	r2, #1
 800d83e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d846:	6a3b      	ldr	r3, [r7, #32]
 800d848:	431a      	orrs	r2, r3
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d84e:	2301      	movs	r3, #1
 800d850:	e01b      	b.n	800d88a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d85a:	4618      	mov	r0, r3
 800d85c:	f004 f9ee 	bl	8011c3c <SDMMC_CmdBlockLength>
 800d860:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d862:	6a3b      	ldr	r3, [r7, #32]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d00f      	beq.n	800d888 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4a0b      	ldr	r2, [pc, #44]	@ (800d89c <HAL_SD_InitCard+0x134>)
 800d86e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d874:	6a3b      	ldr	r3, [r7, #32]
 800d876:	431a      	orrs	r2, r3
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	2201      	movs	r2, #1
 800d880:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800d884:	2301      	movs	r3, #1
 800d886:	e000      	b.n	800d88a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800d888:	2300      	movs	r3, #0
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	372c      	adds	r7, #44	@ 0x2c
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd90      	pop	{r4, r7, pc}
 800d892:	bf00      	nop
 800d894:	014f8b59 	.word	0x014f8b59
 800d898:	00012110 	.word	0x00012110
 800d89c:	1fe00fff 	.word	0x1fe00fff

0800d8a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d8a0:	b480      	push	{r7}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
 800d8a8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8ae:	0f9b      	lsrs	r3, r3, #30
 800d8b0:	b2da      	uxtb	r2, r3
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8ba:	0e9b      	lsrs	r3, r3, #26
 800d8bc:	b2db      	uxtb	r3, r3
 800d8be:	f003 030f 	and.w	r3, r3, #15
 800d8c2:	b2da      	uxtb	r2, r3
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8cc:	0e1b      	lsrs	r3, r3, #24
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	f003 0303 	and.w	r3, r3, #3
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8de:	0c1b      	lsrs	r3, r3, #16
 800d8e0:	b2da      	uxtb	r2, r3
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8ea:	0a1b      	lsrs	r3, r3, #8
 800d8ec:	b2da      	uxtb	r2, r3
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d8f6:	b2da      	uxtb	r2, r3
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d900:	0d1b      	lsrs	r3, r3, #20
 800d902:	b29a      	uxth	r2, r3
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d90c:	0c1b      	lsrs	r3, r3, #16
 800d90e:	b2db      	uxtb	r3, r3
 800d910:	f003 030f 	and.w	r3, r3, #15
 800d914:	b2da      	uxtb	r2, r3
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d91e:	0bdb      	lsrs	r3, r3, #15
 800d920:	b2db      	uxtb	r3, r3
 800d922:	f003 0301 	and.w	r3, r3, #1
 800d926:	b2da      	uxtb	r2, r3
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d930:	0b9b      	lsrs	r3, r3, #14
 800d932:	b2db      	uxtb	r3, r3
 800d934:	f003 0301 	and.w	r3, r3, #1
 800d938:	b2da      	uxtb	r2, r3
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d942:	0b5b      	lsrs	r3, r3, #13
 800d944:	b2db      	uxtb	r3, r3
 800d946:	f003 0301 	and.w	r3, r3, #1
 800d94a:	b2da      	uxtb	r2, r3
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d954:	0b1b      	lsrs	r3, r3, #12
 800d956:	b2db      	uxtb	r3, r3
 800d958:	f003 0301 	and.w	r3, r3, #1
 800d95c:	b2da      	uxtb	r2, r3
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	2200      	movs	r2, #0
 800d966:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d163      	bne.n	800da38 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d974:	009a      	lsls	r2, r3, #2
 800d976:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d97a:	4013      	ands	r3, r2
 800d97c:	687a      	ldr	r2, [r7, #4]
 800d97e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800d980:	0f92      	lsrs	r2, r2, #30
 800d982:	431a      	orrs	r2, r3
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d98c:	0edb      	lsrs	r3, r3, #27
 800d98e:	b2db      	uxtb	r3, r3
 800d990:	f003 0307 	and.w	r3, r3, #7
 800d994:	b2da      	uxtb	r2, r3
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d99e:	0e1b      	lsrs	r3, r3, #24
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	f003 0307 	and.w	r3, r3, #7
 800d9a6:	b2da      	uxtb	r2, r3
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9b0:	0d5b      	lsrs	r3, r3, #21
 800d9b2:	b2db      	uxtb	r3, r3
 800d9b4:	f003 0307 	and.w	r3, r3, #7
 800d9b8:	b2da      	uxtb	r2, r3
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9c2:	0c9b      	lsrs	r3, r3, #18
 800d9c4:	b2db      	uxtb	r3, r3
 800d9c6:	f003 0307 	and.w	r3, r3, #7
 800d9ca:	b2da      	uxtb	r2, r3
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9d4:	0bdb      	lsrs	r3, r3, #15
 800d9d6:	b2db      	uxtb	r3, r3
 800d9d8:	f003 0307 	and.w	r3, r3, #7
 800d9dc:	b2da      	uxtb	r2, r3
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	691b      	ldr	r3, [r3, #16]
 800d9e6:	1c5a      	adds	r2, r3, #1
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	7e1b      	ldrb	r3, [r3, #24]
 800d9f0:	b2db      	uxtb	r3, r3
 800d9f2:	f003 0307 	and.w	r3, r3, #7
 800d9f6:	3302      	adds	r3, #2
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	fa02 f303 	lsl.w	r3, r2, r3
 800d9fe:	687a      	ldr	r2, [r7, #4]
 800da00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800da02:	fb03 f202 	mul.w	r2, r3, r2
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	7a1b      	ldrb	r3, [r3, #8]
 800da0e:	b2db      	uxtb	r3, r3
 800da10:	f003 030f 	and.w	r3, r3, #15
 800da14:	2201      	movs	r2, #1
 800da16:	409a      	lsls	r2, r3
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800da20:	687a      	ldr	r2, [r7, #4]
 800da22:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800da24:	0a52      	lsrs	r2, r2, #9
 800da26:	fb03 f202 	mul.w	r2, r3, r2
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da34:	655a      	str	r2, [r3, #84]	@ 0x54
 800da36:	e031      	b.n	800da9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d11d      	bne.n	800da7c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800da44:	041b      	lsls	r3, r3, #16
 800da46:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da4e:	0c1b      	lsrs	r3, r3, #16
 800da50:	431a      	orrs	r2, r3
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	691b      	ldr	r3, [r3, #16]
 800da5a:	3301      	adds	r3, #1
 800da5c:	029a      	lsls	r2, r3, #10
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da70:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	655a      	str	r2, [r3, #84]	@ 0x54
 800da7a:	e00f      	b.n	800da9c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a58      	ldr	r2, [pc, #352]	@ (800dbe4 <HAL_SD_GetCardCSD+0x344>)
 800da82:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da88:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2201      	movs	r2, #1
 800da94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800da98:	2301      	movs	r3, #1
 800da9a:	e09d      	b.n	800dbd8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800daa0:	0b9b      	lsrs	r3, r3, #14
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	f003 0301 	and.w	r3, r3, #1
 800daa8:	b2da      	uxtb	r2, r3
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dab2:	09db      	lsrs	r3, r3, #7
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800daba:	b2da      	uxtb	r2, r3
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800daca:	b2da      	uxtb	r2, r3
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dad4:	0fdb      	lsrs	r3, r3, #31
 800dad6:	b2da      	uxtb	r2, r3
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dae0:	0f5b      	lsrs	r3, r3, #29
 800dae2:	b2db      	uxtb	r3, r3
 800dae4:	f003 0303 	and.w	r3, r3, #3
 800dae8:	b2da      	uxtb	r2, r3
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800daf2:	0e9b      	lsrs	r3, r3, #26
 800daf4:	b2db      	uxtb	r3, r3
 800daf6:	f003 0307 	and.w	r3, r3, #7
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db04:	0d9b      	lsrs	r3, r3, #22
 800db06:	b2db      	uxtb	r3, r3
 800db08:	f003 030f 	and.w	r3, r3, #15
 800db0c:	b2da      	uxtb	r2, r3
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db16:	0d5b      	lsrs	r3, r3, #21
 800db18:	b2db      	uxtb	r3, r3
 800db1a:	f003 0301 	and.w	r3, r3, #1
 800db1e:	b2da      	uxtb	r2, r3
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	2200      	movs	r2, #0
 800db2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db32:	0c1b      	lsrs	r3, r3, #16
 800db34:	b2db      	uxtb	r3, r3
 800db36:	f003 0301 	and.w	r3, r3, #1
 800db3a:	b2da      	uxtb	r2, r3
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db46:	0bdb      	lsrs	r3, r3, #15
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	f003 0301 	and.w	r3, r3, #1
 800db4e:	b2da      	uxtb	r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db5a:	0b9b      	lsrs	r3, r3, #14
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	f003 0301 	and.w	r3, r3, #1
 800db62:	b2da      	uxtb	r2, r3
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db6e:	0b5b      	lsrs	r3, r3, #13
 800db70:	b2db      	uxtb	r3, r3
 800db72:	f003 0301 	and.w	r3, r3, #1
 800db76:	b2da      	uxtb	r2, r3
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db82:	0b1b      	lsrs	r3, r3, #12
 800db84:	b2db      	uxtb	r3, r3
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	b2da      	uxtb	r2, r3
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800db96:	0a9b      	lsrs	r3, r3, #10
 800db98:	b2db      	uxtb	r3, r3
 800db9a:	f003 0303 	and.w	r3, r3, #3
 800db9e:	b2da      	uxtb	r2, r3
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dbaa:	0a1b      	lsrs	r3, r3, #8
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	f003 0303 	and.w	r3, r3, #3
 800dbb2:	b2da      	uxtb	r2, r3
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800dbbe:	085b      	lsrs	r3, r3, #1
 800dbc0:	b2db      	uxtb	r3, r3
 800dbc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbc6:	b2da      	uxtb	r2, r3
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	2201      	movs	r2, #1
 800dbd2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800dbd6:	2300      	movs	r3, #0
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	370c      	adds	r7, #12
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr
 800dbe4:	1fe00fff 	.word	0x1fe00fff

0800dbe8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b094      	sub	sp, #80	@ 0x50
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbfe:	b2db      	uxtb	r3, r3
 800dc00:	2b03      	cmp	r3, #3
 800dc02:	d101      	bne.n	800dc08 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800dc04:	2301      	movs	r3, #1
 800dc06:	e0a7      	b.n	800dd58 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800dc08:	f107 0308 	add.w	r3, r7, #8
 800dc0c:	4619      	mov	r1, r3
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 fb36 	bl	800e280 <SD_SendSDStatus>
 800dc14:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dc16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d011      	beq.n	800dc40 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	4a4f      	ldr	r2, [pc, #316]	@ (800dd60 <HAL_SD_GetCardStatus+0x178>)
 800dc22:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dc28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc2a:	431a      	orrs	r2, r3
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2201      	movs	r2, #1
 800dc34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800dc38:	2301      	movs	r3, #1
 800dc3a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800dc3e:	e070      	b.n	800dd22 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800dc40:	68bb      	ldr	r3, [r7, #8]
 800dc42:	099b      	lsrs	r3, r3, #6
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	f003 0303 	and.w	r3, r3, #3
 800dc4a:	b2da      	uxtb	r2, r3
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	095b      	lsrs	r3, r3, #5
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	f003 0301 	and.w	r3, r3, #1
 800dc5a:	b2da      	uxtb	r2, r3
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	0a1b      	lsrs	r3, r3, #8
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dc6a:	b29a      	uxth	r2, r3
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	0e1b      	lsrs	r3, r3, #24
 800dc70:	b29b      	uxth	r3, r3
 800dc72:	4313      	orrs	r3, r2
 800dc74:	b29a      	uxth	r2, r3
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	061a      	lsls	r2, r3, #24
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	021b      	lsls	r3, r3, #8
 800dc82:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dc86:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	0a1b      	lsrs	r3, r3, #8
 800dc8c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc90:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	0e1b      	lsrs	r3, r3, #24
 800dc96:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800dc9c:	693b      	ldr	r3, [r7, #16]
 800dc9e:	b2da      	uxtb	r2, r3
 800dca0:	683b      	ldr	r3, [r7, #0]
 800dca2:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	0a1b      	lsrs	r3, r3, #8
 800dca8:	b2da      	uxtb	r2, r3
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	0d1b      	lsrs	r3, r3, #20
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	f003 030f 	and.w	r3, r3, #15
 800dcb8:	b2da      	uxtb	r2, r3
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800dcbe:	693b      	ldr	r3, [r7, #16]
 800dcc0:	0c1b      	lsrs	r3, r3, #16
 800dcc2:	b29b      	uxth	r3, r3
 800dcc4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dcc8:	b29a      	uxth	r2, r3
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	4313      	orrs	r3, r2
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	0a9b      	lsrs	r3, r3, #10
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dce4:	b2da      	uxtb	r2, r3
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800dcea:	697b      	ldr	r3, [r7, #20]
 800dcec:	0a1b      	lsrs	r3, r3, #8
 800dcee:	b2db      	uxtb	r3, r3
 800dcf0:	f003 0303 	and.w	r3, r3, #3
 800dcf4:	b2da      	uxtb	r2, r3
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	091b      	lsrs	r3, r3, #4
 800dcfe:	b2db      	uxtb	r3, r3
 800dd00:	f003 030f 	and.w	r3, r3, #15
 800dd04:	b2da      	uxtb	r2, r3
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	f003 030f 	and.w	r3, r3, #15
 800dd12:	b2da      	uxtb	r2, r3
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800dd18:	69bb      	ldr	r3, [r7, #24]
 800dd1a:	0e1b      	lsrs	r3, r3, #24
 800dd1c:	b2da      	uxtb	r2, r3
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	f003 ff86 	bl	8011c3c <SDMMC_CmdBlockLength>
 800dd30:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dd32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00d      	beq.n	800dd54 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	4a08      	ldr	r2, [pc, #32]	@ (800dd60 <HAL_SD_GetCardStatus+0x178>)
 800dd3e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd44:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800dd54:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800dd58:	4618      	mov	r0, r3
 800dd5a:	3750      	adds	r7, #80	@ 0x50
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}
 800dd60:	1fe00fff 	.word	0x1fe00fff

0800dd64 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dd64:	b590      	push	{r4, r7, lr}
 800dd66:	b08d      	sub	sp, #52	@ 0x34
 800dd68:	af02      	add	r7, sp, #8
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800dd6e:	2300      	movs	r3, #0
 800dd70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2203      	movs	r2, #3
 800dd78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd80:	2b03      	cmp	r3, #3
 800dd82:	d02e      	beq.n	800dde2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dd8a:	d106      	bne.n	800dd9a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	635a      	str	r2, [r3, #52]	@ 0x34
 800dd98:	e029      	b.n	800ddee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dda0:	d10a      	bne.n	800ddb8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	f000 fb64 	bl	800e470 <SD_WideBus_Enable>
 800dda8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ddae:	6a3b      	ldr	r3, [r7, #32]
 800ddb0:	431a      	orrs	r2, r3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	635a      	str	r2, [r3, #52]	@ 0x34
 800ddb6:	e01a      	b.n	800ddee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d10a      	bne.n	800ddd4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f000 fba1 	bl	800e506 <SD_WideBus_Disable>
 800ddc4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ddca:	6a3b      	ldr	r3, [r7, #32]
 800ddcc:	431a      	orrs	r2, r3
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	635a      	str	r2, [r3, #52]	@ 0x34
 800ddd2:	e00c      	b.n	800ddee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddd8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	635a      	str	r2, [r3, #52]	@ 0x34
 800dde0:	e005      	b.n	800ddee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dde6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d007      	beq.n	800de06 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	4a5f      	ldr	r2, [pc, #380]	@ (800df78 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ddfc:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800ddfe:	2301      	movs	r3, #1
 800de00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de04:	e096      	b.n	800df34 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800de06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800de0a:	f04f 0100 	mov.w	r1, #0
 800de0e:	f7fd fa61 	bl	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800de12:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800de14:	69fb      	ldr	r3, [r7, #28]
 800de16:	2b00      	cmp	r3, #0
 800de18:	f000 8083 	beq.w	800df22 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	685b      	ldr	r3, [r3, #4]
 800de20:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	689b      	ldr	r3, [r3, #8]
 800de26:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	691b      	ldr	r3, [r3, #16]
 800de30:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	695a      	ldr	r2, [r3, #20]
 800de36:	69fb      	ldr	r3, [r7, #28]
 800de38:	4950      	ldr	r1, [pc, #320]	@ (800df7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800de3a:	fba1 1303 	umull	r1, r3, r1, r3
 800de3e:	0e1b      	lsrs	r3, r3, #24
 800de40:	429a      	cmp	r2, r3
 800de42:	d303      	bcc.n	800de4c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	695b      	ldr	r3, [r3, #20]
 800de48:	61bb      	str	r3, [r7, #24]
 800de4a:	e05a      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de54:	d103      	bne.n	800de5e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	695b      	ldr	r3, [r3, #20]
 800de5a:	61bb      	str	r3, [r7, #24]
 800de5c:	e051      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de66:	d126      	bne.n	800deb6 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	695b      	ldr	r3, [r3, #20]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d10e      	bne.n	800de8e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	4a43      	ldr	r2, [pc, #268]	@ (800df80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d906      	bls.n	800de86 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800de78:	69fb      	ldr	r3, [r7, #28]
 800de7a:	4a40      	ldr	r2, [pc, #256]	@ (800df7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800de7c:	fba2 2303 	umull	r2, r3, r2, r3
 800de80:	0e5b      	lsrs	r3, r3, #25
 800de82:	61bb      	str	r3, [r7, #24]
 800de84:	e03d      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	695b      	ldr	r3, [r3, #20]
 800de8a:	61bb      	str	r3, [r7, #24]
 800de8c:	e039      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	695b      	ldr	r3, [r3, #20]
 800de92:	005b      	lsls	r3, r3, #1
 800de94:	69fa      	ldr	r2, [r7, #28]
 800de96:	fbb2 f3f3 	udiv	r3, r2, r3
 800de9a:	4a39      	ldr	r2, [pc, #228]	@ (800df80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800de9c:	4293      	cmp	r3, r2
 800de9e:	d906      	bls.n	800deae <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800dea0:	69fb      	ldr	r3, [r7, #28]
 800dea2:	4a36      	ldr	r2, [pc, #216]	@ (800df7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800dea4:	fba2 2303 	umull	r2, r3, r2, r3
 800dea8:	0e5b      	lsrs	r3, r3, #25
 800deaa:	61bb      	str	r3, [r7, #24]
 800deac:	e029      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	695b      	ldr	r3, [r3, #20]
 800deb2:	61bb      	str	r3, [r7, #24]
 800deb4:	e025      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	695b      	ldr	r3, [r3, #20]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d10e      	bne.n	800dedc <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800debe:	69fb      	ldr	r3, [r7, #28]
 800dec0:	4a30      	ldr	r2, [pc, #192]	@ (800df84 <HAL_SD_ConfigWideBusOperation+0x220>)
 800dec2:	4293      	cmp	r3, r2
 800dec4:	d906      	bls.n	800ded4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800dec6:	69fb      	ldr	r3, [r7, #28]
 800dec8:	4a2c      	ldr	r2, [pc, #176]	@ (800df7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800deca:	fba2 2303 	umull	r2, r3, r2, r3
 800dece:	0e1b      	lsrs	r3, r3, #24
 800ded0:	61bb      	str	r3, [r7, #24]
 800ded2:	e016      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	695b      	ldr	r3, [r3, #20]
 800ded8:	61bb      	str	r3, [r7, #24]
 800deda:	e012      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	695b      	ldr	r3, [r3, #20]
 800dee0:	005b      	lsls	r3, r3, #1
 800dee2:	69fa      	ldr	r2, [r7, #28]
 800dee4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dee8:	4a26      	ldr	r2, [pc, #152]	@ (800df84 <HAL_SD_ConfigWideBusOperation+0x220>)
 800deea:	4293      	cmp	r3, r2
 800deec:	d906      	bls.n	800defc <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800deee:	69fb      	ldr	r3, [r7, #28]
 800def0:	4a22      	ldr	r2, [pc, #136]	@ (800df7c <HAL_SD_ConfigWideBusOperation+0x218>)
 800def2:	fba2 2303 	umull	r2, r3, r2, r3
 800def6:	0e1b      	lsrs	r3, r3, #24
 800def8:	61bb      	str	r3, [r7, #24]
 800defa:	e002      	b.n	800df02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	695b      	ldr	r3, [r3, #20]
 800df00:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681c      	ldr	r4, [r3, #0]
 800df06:	466a      	mov	r2, sp
 800df08:	f107 0314 	add.w	r3, r7, #20
 800df0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800df10:	e882 0003 	stmia.w	r2, {r0, r1}
 800df14:	f107 0308 	add.w	r3, r7, #8
 800df18:	cb0e      	ldmia	r3, {r1, r2, r3}
 800df1a:	4620      	mov	r0, r4
 800df1c:	f003 fdc2 	bl	8011aa4 <SDMMC_Init>
 800df20:	e008      	b.n	800df34 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df26:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800df2e:	2301      	movs	r3, #1
 800df30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800df3c:	4618      	mov	r0, r3
 800df3e:	f003 fe7d 	bl	8011c3c <SDMMC_CmdBlockLength>
 800df42:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df44:	6a3b      	ldr	r3, [r7, #32]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d00c      	beq.n	800df64 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4a0a      	ldr	r2, [pc, #40]	@ (800df78 <HAL_SD_ConfigWideBusOperation+0x214>)
 800df50:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df56:	6a3b      	ldr	r3, [r7, #32]
 800df58:	431a      	orrs	r2, r3
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800df5e:	2301      	movs	r3, #1
 800df60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2201      	movs	r2, #1
 800df68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800df6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800df70:	4618      	mov	r0, r3
 800df72:	372c      	adds	r7, #44	@ 0x2c
 800df74:	46bd      	mov	sp, r7
 800df76:	bd90      	pop	{r4, r7, pc}
 800df78:	1fe00fff 	.word	0x1fe00fff
 800df7c:	55e63b89 	.word	0x55e63b89
 800df80:	02faf080 	.word	0x02faf080
 800df84:	017d7840 	.word	0x017d7840

0800df88 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b086      	sub	sp, #24
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800df90:	2300      	movs	r3, #0
 800df92:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800df94:	f107 030c 	add.w	r3, r7, #12
 800df98:	4619      	mov	r1, r3
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f000 fa40 	bl	800e420 <SD_SendStatus>
 800dfa0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d005      	beq.n	800dfb4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dfac:	697b      	ldr	r3, [r7, #20]
 800dfae:	431a      	orrs	r2, r3
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	0a5b      	lsrs	r3, r3, #9
 800dfb8:	f003 030f 	and.w	r3, r3, #15
 800dfbc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dfbe:	693b      	ldr	r3, [r7, #16]
}
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	3718      	adds	r7, #24
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	bd80      	pop	{r7, pc}

0800dfc8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b090      	sub	sp, #64	@ 0x40
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800dfd4:	f7f4 fa7a 	bl	80024cc <HAL_GetTick>
 800dfd8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f003 fda8 	bl	8011b34 <SDMMC_GetPowerState>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d102      	bne.n	800dff0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dfea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800dfee:	e0b5      	b.n	800e15c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dff4:	2b03      	cmp	r3, #3
 800dff6:	d02e      	beq.n	800e056 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	4618      	mov	r0, r3
 800dffe:	f003 ff29 	bl	8011e54 <SDMMC_CmdSendCID>
 800e002:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e006:	2b00      	cmp	r3, #0
 800e008:	d001      	beq.n	800e00e <SD_InitCard+0x46>
    {
      return errorstate;
 800e00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e00c:	e0a6      	b.n	800e15c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	2100      	movs	r1, #0
 800e014:	4618      	mov	r0, r3
 800e016:	f003 fdd2 	bl	8011bbe <SDMMC_GetResponse>
 800e01a:	4602      	mov	r2, r0
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2104      	movs	r1, #4
 800e026:	4618      	mov	r0, r3
 800e028:	f003 fdc9 	bl	8011bbe <SDMMC_GetResponse>
 800e02c:	4602      	mov	r2, r0
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2108      	movs	r1, #8
 800e038:	4618      	mov	r0, r3
 800e03a:	f003 fdc0 	bl	8011bbe <SDMMC_GetResponse>
 800e03e:	4602      	mov	r2, r0
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	210c      	movs	r1, #12
 800e04a:	4618      	mov	r0, r3
 800e04c:	f003 fdb7 	bl	8011bbe <SDMMC_GetResponse>
 800e050:	4602      	mov	r2, r0
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e05a:	2b03      	cmp	r3, #3
 800e05c:	d01d      	beq.n	800e09a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800e05e:	e019      	b.n	800e094 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	f107 020a 	add.w	r2, r7, #10
 800e068:	4611      	mov	r1, r2
 800e06a:	4618      	mov	r0, r3
 800e06c:	f003 ff31 	bl	8011ed2 <SDMMC_CmdSetRelAdd>
 800e070:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800e072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e074:	2b00      	cmp	r3, #0
 800e076:	d001      	beq.n	800e07c <SD_InitCard+0xb4>
      {
        return errorstate;
 800e078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e07a:	e06f      	b.n	800e15c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800e07c:	f7f4 fa26 	bl	80024cc <HAL_GetTick>
 800e080:	4602      	mov	r2, r0
 800e082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e084:	1ad3      	subs	r3, r2, r3
 800e086:	f241 3287 	movw	r2, #4999	@ 0x1387
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d902      	bls.n	800e094 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800e08e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e092:	e063      	b.n	800e15c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800e094:	897b      	ldrh	r3, [r7, #10]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d0e2      	beq.n	800e060 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e09e:	2b03      	cmp	r3, #3
 800e0a0:	d036      	beq.n	800e110 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e0a2:	897b      	ldrh	r3, [r7, #10]
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681a      	ldr	r2, [r3, #0]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e0b2:	041b      	lsls	r3, r3, #16
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	4610      	mov	r0, r2
 800e0b8:	f003 feeb 	bl	8011e92 <SDMMC_CmdSendCSD>
 800e0bc:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d001      	beq.n	800e0c8 <SD_InitCard+0x100>
    {
      return errorstate;
 800e0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0c6:	e049      	b.n	800e15c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	2100      	movs	r1, #0
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f003 fd75 	bl	8011bbe <SDMMC_GetResponse>
 800e0d4:	4602      	mov	r2, r0
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	2104      	movs	r1, #4
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	f003 fd6c 	bl	8011bbe <SDMMC_GetResponse>
 800e0e6:	4602      	mov	r2, r0
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	2108      	movs	r1, #8
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f003 fd63 	bl	8011bbe <SDMMC_GetResponse>
 800e0f8:	4602      	mov	r2, r0
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	210c      	movs	r1, #12
 800e104:	4618      	mov	r0, r3
 800e106:	f003 fd5a 	bl	8011bbe <SDMMC_GetResponse>
 800e10a:	4602      	mov	r2, r0
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	2104      	movs	r1, #4
 800e116:	4618      	mov	r0, r3
 800e118:	f003 fd51 	bl	8011bbe <SDMMC_GetResponse>
 800e11c:	4603      	mov	r3, r0
 800e11e:	0d1a      	lsrs	r2, r3, #20
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e124:	f107 030c 	add.w	r3, r7, #12
 800e128:	4619      	mov	r1, r3
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f7ff fbb8 	bl	800d8a0 <HAL_SD_GetCardCSD>
 800e130:	4603      	mov	r3, r0
 800e132:	2b00      	cmp	r3, #0
 800e134:	d002      	beq.n	800e13c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e136:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e13a:	e00f      	b.n	800e15c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e144:	041b      	lsls	r3, r3, #16
 800e146:	4619      	mov	r1, r3
 800e148:	4610      	mov	r0, r2
 800e14a:	f003 fd9a 	bl	8011c82 <SDMMC_CmdSelDesel>
 800e14e:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800e150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e152:	2b00      	cmp	r3, #0
 800e154:	d001      	beq.n	800e15a <SD_InitCard+0x192>
  {
    return errorstate;
 800e156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e158:	e000      	b.n	800e15c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e15a:	2300      	movs	r3, #0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3740      	adds	r7, #64	@ 0x40
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b086      	sub	sp, #24
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e16c:	2300      	movs	r3, #0
 800e16e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800e170:	2300      	movs	r3, #0
 800e172:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800e174:	2300      	movs	r3, #0
 800e176:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	4618      	mov	r0, r3
 800e17e:	f003 fda3 	bl	8011cc8 <SDMMC_CmdGoIdleState>
 800e182:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d001      	beq.n	800e18e <SD_PowerON+0x2a>
  {
    return errorstate;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	e072      	b.n	800e274 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	4618      	mov	r0, r3
 800e194:	f003 fdb6 	bl	8011d04 <SDMMC_CmdOperCond>
 800e198:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e1a0:	d10d      	bne.n	800e1be <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f003 fd8b 	bl	8011cc8 <SDMMC_CmdGoIdleState>
 800e1b2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d004      	beq.n	800e1c4 <SD_PowerON+0x60>
    {
      return errorstate;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	e05a      	b.n	800e274 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1c8:	2b01      	cmp	r3, #1
 800e1ca:	d137      	bne.n	800e23c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	2100      	movs	r1, #0
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	f003 fdb6 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e1d8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d02d      	beq.n	800e23c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1e0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e1e4:	e046      	b.n	800e274 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	2100      	movs	r1, #0
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f003 fda9 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e1f2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d001      	beq.n	800e1fe <SD_PowerON+0x9a>
    {
      return errorstate;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	e03a      	b.n	800e274 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	491e      	ldr	r1, [pc, #120]	@ (800e27c <SD_PowerON+0x118>)
 800e204:	4618      	mov	r0, r3
 800e206:	f003 fdc0 	bl	8011d8a <SDMMC_CmdAppOperCommand>
 800e20a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d002      	beq.n	800e218 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e212:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e216:	e02d      	b.n	800e274 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2100      	movs	r1, #0
 800e21e:	4618      	mov	r0, r3
 800e220:	f003 fccd 	bl	8011bbe <SDMMC_GetResponse>
 800e224:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	0fdb      	lsrs	r3, r3, #31
 800e22a:	2b01      	cmp	r3, #1
 800e22c:	d101      	bne.n	800e232 <SD_PowerON+0xce>
 800e22e:	2301      	movs	r3, #1
 800e230:	e000      	b.n	800e234 <SD_PowerON+0xd0>
 800e232:	2300      	movs	r3, #0
 800e234:	613b      	str	r3, [r7, #16]

    count++;
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	3301      	adds	r3, #1
 800e23a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e242:	4293      	cmp	r3, r2
 800e244:	d802      	bhi.n	800e24c <SD_PowerON+0xe8>
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d0cc      	beq.n	800e1e6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e252:	4293      	cmp	r3, r2
 800e254:	d902      	bls.n	800e25c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e256:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e25a:	e00b      	b.n	800e274 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2200      	movs	r2, #0
 800e260:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d002      	beq.n	800e272 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2201      	movs	r2, #1
 800e270:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800e272:	2300      	movs	r3, #0
}
 800e274:	4618      	mov	r0, r3
 800e276:	3718      	adds	r7, #24
 800e278:	46bd      	mov	sp, r7
 800e27a:	bd80      	pop	{r7, pc}
 800e27c:	c1100000 	.word	0xc1100000

0800e280 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b08c      	sub	sp, #48	@ 0x30
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
 800e288:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e28a:	f7f4 f91f 	bl	80024cc <HAL_GetTick>
 800e28e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	2100      	movs	r1, #0
 800e29a:	4618      	mov	r0, r3
 800e29c:	f003 fc8f 	bl	8011bbe <SDMMC_GetResponse>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e2a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e2aa:	d102      	bne.n	800e2b2 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e2ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e2b0:	e0b0      	b.n	800e414 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	2140      	movs	r1, #64	@ 0x40
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f003 fcbf 	bl	8011c3c <SDMMC_CmdBlockLength>
 800e2be:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2c0:	6a3b      	ldr	r3, [r7, #32]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d005      	beq.n	800e2d2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e2ce:	6a3b      	ldr	r3, [r7, #32]
 800e2d0:	e0a0      	b.n	800e414 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681a      	ldr	r2, [r3, #0]
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2da:	041b      	lsls	r3, r3, #16
 800e2dc:	4619      	mov	r1, r3
 800e2de:	4610      	mov	r0, r2
 800e2e0:	f003 fd30 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e2e4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e2e6:	6a3b      	ldr	r3, [r7, #32]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d005      	beq.n	800e2f8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e2f4:	6a3b      	ldr	r3, [r7, #32]
 800e2f6:	e08d      	b.n	800e414 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e2f8:	f04f 33ff 	mov.w	r3, #4294967295
 800e2fc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e2fe:	2340      	movs	r3, #64	@ 0x40
 800e300:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e302:	2360      	movs	r3, #96	@ 0x60
 800e304:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e306:	2302      	movs	r3, #2
 800e308:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e30a:	2300      	movs	r3, #0
 800e30c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e30e:	2301      	movs	r3, #1
 800e310:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f107 0208 	add.w	r2, r7, #8
 800e31a:	4611      	mov	r1, r2
 800e31c:	4618      	mov	r0, r3
 800e31e:	f003 fc61 	bl	8011be4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	4618      	mov	r0, r3
 800e328:	f003 fe18 	bl	8011f5c <SDMMC_CmdStatusRegister>
 800e32c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e32e:	6a3b      	ldr	r3, [r7, #32]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d02b      	beq.n	800e38c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e33c:	6a3b      	ldr	r3, [r7, #32]
 800e33e:	e069      	b.n	800e414 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d013      	beq.n	800e376 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800e34e:	2300      	movs	r3, #0
 800e350:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e352:	e00d      	b.n	800e370 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	4618      	mov	r0, r3
 800e35a:	f003 fbcd 	bl	8011af8 <SDMMC_ReadFIFO>
 800e35e:	4602      	mov	r2, r0
 800e360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e362:	601a      	str	r2, [r3, #0]
        pData++;
 800e364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e366:	3304      	adds	r3, #4
 800e368:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800e36a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e36c:	3301      	adds	r3, #1
 800e36e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e372:	2b07      	cmp	r3, #7
 800e374:	d9ee      	bls.n	800e354 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e376:	f7f4 f8a9 	bl	80024cc <HAL_GetTick>
 800e37a:	4602      	mov	r2, r0
 800e37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e37e:	1ad3      	subs	r3, r2, r3
 800e380:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e384:	d102      	bne.n	800e38c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e386:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e38a:	e043      	b.n	800e414 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e392:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800e396:	2b00      	cmp	r3, #0
 800e398:	d0d2      	beq.n	800e340 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3a0:	f003 0308 	and.w	r3, r3, #8
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d001      	beq.n	800e3ac <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e3a8:	2308      	movs	r3, #8
 800e3aa:	e033      	b.n	800e414 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3b2:	f003 0302 	and.w	r3, r3, #2
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d001      	beq.n	800e3be <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e3ba:	2302      	movs	r3, #2
 800e3bc:	e02a      	b.n	800e414 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3c4:	f003 0320 	and.w	r3, r3, #32
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d017      	beq.n	800e3fc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800e3cc:	2320      	movs	r3, #32
 800e3ce:	e021      	b.n	800e414 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f003 fb8f 	bl	8011af8 <SDMMC_ReadFIFO>
 800e3da:	4602      	mov	r2, r0
 800e3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3de:	601a      	str	r2, [r3, #0]
    pData++;
 800e3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3e2:	3304      	adds	r3, #4
 800e3e4:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e3e6:	f7f4 f871 	bl	80024cc <HAL_GetTick>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3ee:	1ad3      	subs	r3, r2, r3
 800e3f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3f4:	d102      	bne.n	800e3fc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3f6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e3fa:	e00b      	b.n	800e414 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e402:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e406:	2b00      	cmp	r3, #0
 800e408:	d1e2      	bne.n	800e3d0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4a03      	ldr	r2, [pc, #12]	@ (800e41c <SD_SendSDStatus+0x19c>)
 800e410:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800e412:	2300      	movs	r3, #0
}
 800e414:	4618      	mov	r0, r3
 800e416:	3730      	adds	r7, #48	@ 0x30
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}
 800e41c:	18000f3a 	.word	0x18000f3a

0800e420 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b084      	sub	sp, #16
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
 800e428:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d102      	bne.n	800e436 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e430:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e434:	e018      	b.n	800e468 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681a      	ldr	r2, [r3, #0]
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e43e:	041b      	lsls	r3, r3, #16
 800e440:	4619      	mov	r1, r3
 800e442:	4610      	mov	r0, r2
 800e444:	f003 fd67 	bl	8011f16 <SDMMC_CmdSendStatus>
 800e448:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d001      	beq.n	800e454 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	e009      	b.n	800e468 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	2100      	movs	r1, #0
 800e45a:	4618      	mov	r0, r3
 800e45c:	f003 fbaf 	bl	8011bbe <SDMMC_GetResponse>
 800e460:	4602      	mov	r2, r0
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e466:	2300      	movs	r3, #0
}
 800e468:	4618      	mov	r0, r3
 800e46a:	3710      	adds	r7, #16
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}

0800e470 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b086      	sub	sp, #24
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e478:	2300      	movs	r3, #0
 800e47a:	60fb      	str	r3, [r7, #12]
 800e47c:	2300      	movs	r3, #0
 800e47e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	2100      	movs	r1, #0
 800e486:	4618      	mov	r0, r3
 800e488:	f003 fb99 	bl	8011bbe <SDMMC_GetResponse>
 800e48c:	4603      	mov	r3, r0
 800e48e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e492:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e496:	d102      	bne.n	800e49e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e498:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e49c:	e02f      	b.n	800e4fe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e49e:	f107 030c 	add.w	r3, r7, #12
 800e4a2:	4619      	mov	r1, r3
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f000 f879 	bl	800e59c <SD_FindSCR>
 800e4aa:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d001      	beq.n	800e4b6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e4b2:	697b      	ldr	r3, [r7, #20]
 800e4b4:	e023      	b.n	800e4fe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d01c      	beq.n	800e4fa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681a      	ldr	r2, [r3, #0]
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4c8:	041b      	lsls	r3, r3, #16
 800e4ca:	4619      	mov	r1, r3
 800e4cc:	4610      	mov	r0, r2
 800e4ce:	f003 fc39 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e4d2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4d4:	697b      	ldr	r3, [r7, #20]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d001      	beq.n	800e4de <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e4da:	697b      	ldr	r3, [r7, #20]
 800e4dc:	e00f      	b.n	800e4fe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	2102      	movs	r1, #2
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	f003 fc70 	bl	8011dca <SDMMC_CmdBusWidth>
 800e4ea:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d001      	beq.n	800e4f6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	e003      	b.n	800e4fe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	e001      	b.n	800e4fe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e4fa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3718      	adds	r7, #24
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}

0800e506 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e506:	b580      	push	{r7, lr}
 800e508:	b086      	sub	sp, #24
 800e50a:	af00      	add	r7, sp, #0
 800e50c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e50e:	2300      	movs	r3, #0
 800e510:	60fb      	str	r3, [r7, #12]
 800e512:	2300      	movs	r3, #0
 800e514:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	2100      	movs	r1, #0
 800e51c:	4618      	mov	r0, r3
 800e51e:	f003 fb4e 	bl	8011bbe <SDMMC_GetResponse>
 800e522:	4603      	mov	r3, r0
 800e524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e528:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e52c:	d102      	bne.n	800e534 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e52e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e532:	e02f      	b.n	800e594 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e534:	f107 030c 	add.w	r3, r7, #12
 800e538:	4619      	mov	r1, r3
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f000 f82e 	bl	800e59c <SD_FindSCR>
 800e540:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d001      	beq.n	800e54c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	e023      	b.n	800e594 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e552:	2b00      	cmp	r3, #0
 800e554:	d01c      	beq.n	800e590 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e55e:	041b      	lsls	r3, r3, #16
 800e560:	4619      	mov	r1, r3
 800e562:	4610      	mov	r0, r2
 800e564:	f003 fbee 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e568:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d001      	beq.n	800e574 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	e00f      	b.n	800e594 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	2100      	movs	r1, #0
 800e57a:	4618      	mov	r0, r3
 800e57c:	f003 fc25 	bl	8011dca <SDMMC_CmdBusWidth>
 800e580:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d001      	beq.n	800e58c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	e003      	b.n	800e594 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e58c:	2300      	movs	r3, #0
 800e58e:	e001      	b.n	800e594 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e590:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e594:	4618      	mov	r0, r3
 800e596:	3718      	adds	r7, #24
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}

0800e59c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b08e      	sub	sp, #56	@ 0x38
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
 800e5a4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e5a6:	f7f3 ff91 	bl	80024cc <HAL_GetTick>
 800e5aa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	60bb      	str	r3, [r7, #8]
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	2108      	movs	r1, #8
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	f003 fb3a 	bl	8011c3c <SDMMC_CmdBlockLength>
 800e5c8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d001      	beq.n	800e5d4 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5d2:	e0ad      	b.n	800e730 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681a      	ldr	r2, [r3, #0]
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5dc:	041b      	lsls	r3, r3, #16
 800e5de:	4619      	mov	r1, r3
 800e5e0:	4610      	mov	r0, r2
 800e5e2:	f003 fbaf 	bl	8011d44 <SDMMC_CmdAppCommand>
 800e5e6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d001      	beq.n	800e5f2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5f0:	e09e      	b.n	800e730 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5f6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e5f8:	2308      	movs	r3, #8
 800e5fa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e5fc:	2330      	movs	r3, #48	@ 0x30
 800e5fe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e600:	2302      	movs	r3, #2
 800e602:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e604:	2300      	movs	r3, #0
 800e606:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e608:	2301      	movs	r3, #1
 800e60a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f107 0210 	add.w	r2, r7, #16
 800e614:	4611      	mov	r1, r2
 800e616:	4618      	mov	r0, r3
 800e618:	f003 fae4 	bl	8011be4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4618      	mov	r0, r3
 800e622:	f003 fbf5 	bl	8011e10 <SDMMC_CmdSendSCR>
 800e626:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d027      	beq.n	800e67e <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e630:	e07e      	b.n	800e730 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e638:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d113      	bne.n	800e668 <SD_FindSCR+0xcc>
 800e640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e642:	2b00      	cmp	r3, #0
 800e644:	d110      	bne.n	800e668 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4618      	mov	r0, r3
 800e64c:	f003 fa54 	bl	8011af8 <SDMMC_ReadFIFO>
 800e650:	4603      	mov	r3, r0
 800e652:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	4618      	mov	r0, r3
 800e65a:	f003 fa4d 	bl	8011af8 <SDMMC_ReadFIFO>
 800e65e:	4603      	mov	r3, r0
 800e660:	60fb      	str	r3, [r7, #12]
      index++;
 800e662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e664:	3301      	adds	r3, #1
 800e666:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e668:	f7f3 ff30 	bl	80024cc <HAL_GetTick>
 800e66c:	4602      	mov	r2, r0
 800e66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e670:	1ad3      	subs	r3, r2, r3
 800e672:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e676:	d102      	bne.n	800e67e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e678:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e67c:	e058      	b.n	800e730 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e684:	f240 532a 	movw	r3, #1322	@ 0x52a
 800e688:	4013      	ands	r3, r2
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d0d1      	beq.n	800e632 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e694:	f003 0308 	and.w	r3, r3, #8
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d005      	beq.n	800e6a8 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	2208      	movs	r2, #8
 800e6a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e6a4:	2308      	movs	r3, #8
 800e6a6:	e043      	b.n	800e730 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6ae:	f003 0302 	and.w	r3, r3, #2
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d005      	beq.n	800e6c2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	2202      	movs	r2, #2
 800e6bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e6be:	2302      	movs	r3, #2
 800e6c0:	e036      	b.n	800e730 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6c8:	f003 0320 	and.w	r3, r3, #32
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d005      	beq.n	800e6dc <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	2220      	movs	r2, #32
 800e6d6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e6d8:	2320      	movs	r3, #32
 800e6da:	e029      	b.n	800e730 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a15      	ldr	r2, [pc, #84]	@ (800e738 <SD_FindSCR+0x19c>)
 800e6e2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	061a      	lsls	r2, r3, #24
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	021b      	lsls	r3, r3, #8
 800e6ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e6f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	0a1b      	lsrs	r3, r3, #8
 800e6f6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e6fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	0e1b      	lsrs	r3, r3, #24
 800e700:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e704:	601a      	str	r2, [r3, #0]
    scr++;
 800e706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e708:	3304      	adds	r3, #4
 800e70a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	061a      	lsls	r2, r3, #24
 800e710:	68bb      	ldr	r3, [r7, #8]
 800e712:	021b      	lsls	r3, r3, #8
 800e714:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e718:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800e71a:	68bb      	ldr	r3, [r7, #8]
 800e71c:	0a1b      	lsrs	r3, r3, #8
 800e71e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e722:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	0e1b      	lsrs	r3, r3, #24
 800e728:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e72a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e72c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e72e:	2300      	movs	r3, #0
}
 800e730:	4618      	mov	r0, r3
 800e732:	3738      	adds	r7, #56	@ 0x38
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}
 800e738:	18000f3a 	.word	0x18000f3a

0800e73c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b082      	sub	sp, #8
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
 800e744:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d101      	bne.n	800e750 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e74c:	2301      	movs	r3, #1
 800e74e:	e02b      	b.n	800e7a8 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e756:	b2db      	uxtb	r3, r3
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d106      	bne.n	800e76a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f7f2 fb1d 	bl	8000da4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2202      	movs	r2, #2
 800e76e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681a      	ldr	r2, [r3, #0]
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	3304      	adds	r3, #4
 800e77a:	4619      	mov	r1, r3
 800e77c:	4610      	mov	r0, r2
 800e77e:	f003 f8cb 	bl	8011918 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6818      	ldr	r0, [r3, #0]
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	685b      	ldr	r3, [r3, #4]
 800e78a:	461a      	mov	r2, r3
 800e78c:	6839      	ldr	r1, [r7, #0]
 800e78e:	f003 f91f 	bl	80119d0 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800e792:	4b07      	ldr	r3, [pc, #28]	@ (800e7b0 <HAL_SDRAM_Init+0x74>)
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	4a06      	ldr	r2, [pc, #24]	@ (800e7b0 <HAL_SDRAM_Init+0x74>)
 800e798:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e79c:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2201      	movs	r2, #1
 800e7a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e7a6:	2300      	movs	r3, #0
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3708      	adds	r7, #8
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}
 800e7b0:	52004000 	.word	0x52004000

0800e7b4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b084      	sub	sp, #16
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d101      	bne.n	800e7c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e10f      	b.n	800e9e6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	4a87      	ldr	r2, [pc, #540]	@ (800e9f0 <HAL_SPI_Init+0x23c>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d00f      	beq.n	800e7f6 <HAL_SPI_Init+0x42>
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	4a86      	ldr	r2, [pc, #536]	@ (800e9f4 <HAL_SPI_Init+0x240>)
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	d00a      	beq.n	800e7f6 <HAL_SPI_Init+0x42>
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	4a84      	ldr	r2, [pc, #528]	@ (800e9f8 <HAL_SPI_Init+0x244>)
 800e7e6:	4293      	cmp	r3, r2
 800e7e8:	d005      	beq.n	800e7f6 <HAL_SPI_Init+0x42>
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	68db      	ldr	r3, [r3, #12]
 800e7ee:	2b0f      	cmp	r3, #15
 800e7f0:	d901      	bls.n	800e7f6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	e0f7      	b.n	800e9e6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f900 	bl	800e9fc <SPI_GetPacketSize>
 800e7fc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	4a7b      	ldr	r2, [pc, #492]	@ (800e9f0 <HAL_SPI_Init+0x23c>)
 800e804:	4293      	cmp	r3, r2
 800e806:	d00c      	beq.n	800e822 <HAL_SPI_Init+0x6e>
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	4a79      	ldr	r2, [pc, #484]	@ (800e9f4 <HAL_SPI_Init+0x240>)
 800e80e:	4293      	cmp	r3, r2
 800e810:	d007      	beq.n	800e822 <HAL_SPI_Init+0x6e>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	4a78      	ldr	r2, [pc, #480]	@ (800e9f8 <HAL_SPI_Init+0x244>)
 800e818:	4293      	cmp	r3, r2
 800e81a:	d002      	beq.n	800e822 <HAL_SPI_Init+0x6e>
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	2b08      	cmp	r3, #8
 800e820:	d811      	bhi.n	800e846 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e826:	4a72      	ldr	r2, [pc, #456]	@ (800e9f0 <HAL_SPI_Init+0x23c>)
 800e828:	4293      	cmp	r3, r2
 800e82a:	d009      	beq.n	800e840 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4a70      	ldr	r2, [pc, #448]	@ (800e9f4 <HAL_SPI_Init+0x240>)
 800e832:	4293      	cmp	r3, r2
 800e834:	d004      	beq.n	800e840 <HAL_SPI_Init+0x8c>
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	4a6f      	ldr	r2, [pc, #444]	@ (800e9f8 <HAL_SPI_Init+0x244>)
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d104      	bne.n	800e84a <HAL_SPI_Init+0x96>
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2b10      	cmp	r3, #16
 800e844:	d901      	bls.n	800e84a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e846:	2301      	movs	r3, #1
 800e848:	e0cd      	b.n	800e9e6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e850:	b2db      	uxtb	r3, r3
 800e852:	2b00      	cmp	r3, #0
 800e854:	d106      	bne.n	800e864 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	2200      	movs	r2, #0
 800e85a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e85e:	6878      	ldr	r0, [r7, #4]
 800e860:	f7f2 ffea 	bl	8001838 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2202      	movs	r2, #2
 800e868:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	681a      	ldr	r2, [r3, #0]
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	f022 0201 	bic.w	r2, r2, #1
 800e87a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e886:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	699b      	ldr	r3, [r3, #24]
 800e88c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e890:	d119      	bne.n	800e8c6 <HAL_SPI_Init+0x112>
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	685b      	ldr	r3, [r3, #4]
 800e896:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e89a:	d103      	bne.n	800e8a4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d008      	beq.n	800e8b6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d10c      	bne.n	800e8c6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e8b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e8b4:	d107      	bne.n	800e8c6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	681a      	ldr	r2, [r3, #0]
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e8c4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	685b      	ldr	r3, [r3, #4]
 800e8ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d00f      	beq.n	800e8f2 <HAL_SPI_Init+0x13e>
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	68db      	ldr	r3, [r3, #12]
 800e8d6:	2b06      	cmp	r3, #6
 800e8d8:	d90b      	bls.n	800e8f2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	430a      	orrs	r2, r1
 800e8ee:	601a      	str	r2, [r3, #0]
 800e8f0:	e007      	b.n	800e902 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	681a      	ldr	r2, [r3, #0]
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e900:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	69da      	ldr	r2, [r3, #28]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e90a:	431a      	orrs	r2, r3
 800e90c:	68bb      	ldr	r3, [r7, #8]
 800e90e:	431a      	orrs	r2, r3
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e914:	ea42 0103 	orr.w	r1, r2, r3
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	68da      	ldr	r2, [r3, #12]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	430a      	orrs	r2, r1
 800e922:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e92c:	431a      	orrs	r2, r3
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e932:	431a      	orrs	r2, r3
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	699b      	ldr	r3, [r3, #24]
 800e938:	431a      	orrs	r2, r3
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	691b      	ldr	r3, [r3, #16]
 800e93e:	431a      	orrs	r2, r3
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	695b      	ldr	r3, [r3, #20]
 800e944:	431a      	orrs	r2, r3
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	6a1b      	ldr	r3, [r3, #32]
 800e94a:	431a      	orrs	r2, r3
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	685b      	ldr	r3, [r3, #4]
 800e950:	431a      	orrs	r2, r3
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e956:	431a      	orrs	r2, r3
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	431a      	orrs	r2, r3
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e962:	ea42 0103 	orr.w	r1, r2, r3
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	430a      	orrs	r2, r1
 800e970:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d113      	bne.n	800e9a2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	689b      	ldr	r3, [r3, #8]
 800e980:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e98c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	689b      	ldr	r3, [r3, #8]
 800e994:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e9a0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	f022 0201 	bic.w	r2, r2, #1
 800e9b0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	685b      	ldr	r3, [r3, #4]
 800e9b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d00a      	beq.n	800e9d4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	430a      	orrs	r2, r1
 800e9d2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2201      	movs	r2, #1
 800e9e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e9e4:	2300      	movs	r3, #0
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	3710      	adds	r7, #16
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}
 800e9ee:	bf00      	nop
 800e9f0:	40013000 	.word	0x40013000
 800e9f4:	40003800 	.word	0x40003800
 800e9f8:	40003c00 	.word	0x40003c00

0800e9fc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b085      	sub	sp, #20
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea08:	095b      	lsrs	r3, r3, #5
 800ea0a:	3301      	adds	r3, #1
 800ea0c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	68db      	ldr	r3, [r3, #12]
 800ea12:	3301      	adds	r3, #1
 800ea14:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea16:	68bb      	ldr	r3, [r7, #8]
 800ea18:	3307      	adds	r3, #7
 800ea1a:	08db      	lsrs	r3, r3, #3
 800ea1c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	68fa      	ldr	r2, [r7, #12]
 800ea22:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	3714      	adds	r7, #20
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea30:	4770      	bx	lr

0800ea32 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea32:	b580      	push	{r7, lr}
 800ea34:	b082      	sub	sp, #8
 800ea36:	af00      	add	r7, sp, #0
 800ea38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d101      	bne.n	800ea44 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea40:	2301      	movs	r3, #1
 800ea42:	e049      	b.n	800ead8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea4a:	b2db      	uxtb	r3, r3
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d106      	bne.n	800ea5e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2200      	movs	r2, #0
 800ea54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f7f3 f891 	bl	8001b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2202      	movs	r2, #2
 800ea62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681a      	ldr	r2, [r3, #0]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	3304      	adds	r3, #4
 800ea6e:	4619      	mov	r1, r3
 800ea70:	4610      	mov	r0, r2
 800ea72:	f000 faa3 	bl	800efbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2201      	movs	r2, #1
 800ea7a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	2201      	movs	r2, #1
 800ea82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2201      	movs	r2, #1
 800ea8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2201      	movs	r2, #1
 800ea92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2201      	movs	r2, #1
 800ea9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2201      	movs	r2, #1
 800eaa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ead6:	2300      	movs	r3, #0
}
 800ead8:	4618      	mov	r0, r3
 800eada:	3708      	adds	r7, #8
 800eadc:	46bd      	mov	sp, r7
 800eade:	bd80      	pop	{r7, pc}

0800eae0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b082      	sub	sp, #8
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d101      	bne.n	800eaf2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	e049      	b.n	800eb86 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eaf8:	b2db      	uxtb	r3, r3
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d106      	bne.n	800eb0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2200      	movs	r2, #0
 800eb02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	f000 f841 	bl	800eb8e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	2202      	movs	r2, #2
 800eb10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681a      	ldr	r2, [r3, #0]
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	3304      	adds	r3, #4
 800eb1c:	4619      	mov	r1, r3
 800eb1e:	4610      	mov	r0, r2
 800eb20:	f000 fa4c 	bl	800efbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2201      	movs	r2, #1
 800eb28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2201      	movs	r2, #1
 800eb30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2201      	movs	r2, #1
 800eb38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2201      	movs	r2, #1
 800eb40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2201      	movs	r2, #1
 800eb48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2201      	movs	r2, #1
 800eb50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2201      	movs	r2, #1
 800eb58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	2201      	movs	r2, #1
 800eb60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2201      	movs	r2, #1
 800eb68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2201      	movs	r2, #1
 800eb70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	2201      	movs	r2, #1
 800eb78:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2201      	movs	r2, #1
 800eb80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb84:	2300      	movs	r3, #0
}
 800eb86:	4618      	mov	r0, r3
 800eb88:	3708      	adds	r7, #8
 800eb8a:	46bd      	mov	sp, r7
 800eb8c:	bd80      	pop	{r7, pc}

0800eb8e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800eb8e:	b480      	push	{r7}
 800eb90:	b083      	sub	sp, #12
 800eb92:	af00      	add	r7, sp, #0
 800eb94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800eb96:	bf00      	nop
 800eb98:	370c      	adds	r7, #12
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba0:	4770      	bx	lr
	...

0800eba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b086      	sub	sp, #24
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ebba:	2b01      	cmp	r3, #1
 800ebbc:	d101      	bne.n	800ebc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ebbe:	2302      	movs	r3, #2
 800ebc0:	e0ff      	b.n	800edc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b14      	cmp	r3, #20
 800ebce:	f200 80f0 	bhi.w	800edb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ebd2:	a201      	add	r2, pc, #4	@ (adr r2, 800ebd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ebd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebd8:	0800ec2d 	.word	0x0800ec2d
 800ebdc:	0800edb3 	.word	0x0800edb3
 800ebe0:	0800edb3 	.word	0x0800edb3
 800ebe4:	0800edb3 	.word	0x0800edb3
 800ebe8:	0800ec6d 	.word	0x0800ec6d
 800ebec:	0800edb3 	.word	0x0800edb3
 800ebf0:	0800edb3 	.word	0x0800edb3
 800ebf4:	0800edb3 	.word	0x0800edb3
 800ebf8:	0800ecaf 	.word	0x0800ecaf
 800ebfc:	0800edb3 	.word	0x0800edb3
 800ec00:	0800edb3 	.word	0x0800edb3
 800ec04:	0800edb3 	.word	0x0800edb3
 800ec08:	0800ecef 	.word	0x0800ecef
 800ec0c:	0800edb3 	.word	0x0800edb3
 800ec10:	0800edb3 	.word	0x0800edb3
 800ec14:	0800edb3 	.word	0x0800edb3
 800ec18:	0800ed31 	.word	0x0800ed31
 800ec1c:	0800edb3 	.word	0x0800edb3
 800ec20:	0800edb3 	.word	0x0800edb3
 800ec24:	0800edb3 	.word	0x0800edb3
 800ec28:	0800ed71 	.word	0x0800ed71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	68b9      	ldr	r1, [r7, #8]
 800ec32:	4618      	mov	r0, r3
 800ec34:	f000 fa62 	bl	800f0fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	699a      	ldr	r2, [r3, #24]
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	f042 0208 	orr.w	r2, r2, #8
 800ec46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	699a      	ldr	r2, [r3, #24]
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f022 0204 	bic.w	r2, r2, #4
 800ec56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	6999      	ldr	r1, [r3, #24]
 800ec5e:	68bb      	ldr	r3, [r7, #8]
 800ec60:	691a      	ldr	r2, [r3, #16]
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	430a      	orrs	r2, r1
 800ec68:	619a      	str	r2, [r3, #24]
      break;
 800ec6a:	e0a5      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	68b9      	ldr	r1, [r7, #8]
 800ec72:	4618      	mov	r0, r3
 800ec74:	f000 fad2 	bl	800f21c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	699a      	ldr	r2, [r3, #24]
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ec86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	699a      	ldr	r2, [r3, #24]
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ec96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	6999      	ldr	r1, [r3, #24]
 800ec9e:	68bb      	ldr	r3, [r7, #8]
 800eca0:	691b      	ldr	r3, [r3, #16]
 800eca2:	021a      	lsls	r2, r3, #8
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	430a      	orrs	r2, r1
 800ecaa:	619a      	str	r2, [r3, #24]
      break;
 800ecac:	e084      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	68b9      	ldr	r1, [r7, #8]
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f000 fb3b 	bl	800f330 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	69da      	ldr	r2, [r3, #28]
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	f042 0208 	orr.w	r2, r2, #8
 800ecc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	69da      	ldr	r2, [r3, #28]
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	f022 0204 	bic.w	r2, r2, #4
 800ecd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	69d9      	ldr	r1, [r3, #28]
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	691a      	ldr	r2, [r3, #16]
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	430a      	orrs	r2, r1
 800ecea:	61da      	str	r2, [r3, #28]
      break;
 800ecec:	e064      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	68b9      	ldr	r1, [r7, #8]
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	f000 fba3 	bl	800f440 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	69da      	ldr	r2, [r3, #28]
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ed08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	69da      	ldr	r2, [r3, #28]
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ed18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	69d9      	ldr	r1, [r3, #28]
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	691b      	ldr	r3, [r3, #16]
 800ed24:	021a      	lsls	r2, r3, #8
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	430a      	orrs	r2, r1
 800ed2c:	61da      	str	r2, [r3, #28]
      break;
 800ed2e:	e043      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	68b9      	ldr	r1, [r7, #8]
 800ed36:	4618      	mov	r0, r3
 800ed38:	f000 fbec 	bl	800f514 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f042 0208 	orr.w	r2, r2, #8
 800ed4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	f022 0204 	bic.w	r2, r2, #4
 800ed5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ed62:	68bb      	ldr	r3, [r7, #8]
 800ed64:	691a      	ldr	r2, [r3, #16]
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	430a      	orrs	r2, r1
 800ed6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ed6e:	e023      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	68b9      	ldr	r1, [r7, #8]
 800ed76:	4618      	mov	r0, r3
 800ed78:	f000 fc30 	bl	800f5dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ed8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ed9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	691b      	ldr	r3, [r3, #16]
 800eda6:	021a      	lsls	r2, r3, #8
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	430a      	orrs	r2, r1
 800edae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800edb0:	e002      	b.n	800edb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800edb2:	2301      	movs	r3, #1
 800edb4:	75fb      	strb	r3, [r7, #23]
      break;
 800edb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	2200      	movs	r2, #0
 800edbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800edc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800edc2:	4618      	mov	r0, r3
 800edc4:	3718      	adds	r7, #24
 800edc6:	46bd      	mov	sp, r7
 800edc8:	bd80      	pop	{r7, pc}
 800edca:	bf00      	nop

0800edcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b084      	sub	sp, #16
 800edd0:	af00      	add	r7, sp, #0
 800edd2:	6078      	str	r0, [r7, #4]
 800edd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800edd6:	2300      	movs	r3, #0
 800edd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d101      	bne.n	800ede8 <HAL_TIM_ConfigClockSource+0x1c>
 800ede4:	2302      	movs	r3, #2
 800ede6:	e0dc      	b.n	800efa2 <HAL_TIM_ConfigClockSource+0x1d6>
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2201      	movs	r2, #1
 800edec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2202      	movs	r2, #2
 800edf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	689b      	ldr	r3, [r3, #8]
 800edfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ee00:	68ba      	ldr	r2, [r7, #8]
 800ee02:	4b6a      	ldr	r3, [pc, #424]	@ (800efac <HAL_TIM_ConfigClockSource+0x1e0>)
 800ee04:	4013      	ands	r3, r2
 800ee06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ee0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	4a64      	ldr	r2, [pc, #400]	@ (800efb0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	f000 80a9 	beq.w	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee24:	4a62      	ldr	r2, [pc, #392]	@ (800efb0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ee26:	4293      	cmp	r3, r2
 800ee28:	f200 80ae 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee2c:	4a61      	ldr	r2, [pc, #388]	@ (800efb4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	f000 80a1 	beq.w	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee34:	4a5f      	ldr	r2, [pc, #380]	@ (800efb4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	f200 80a6 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee3c:	4a5e      	ldr	r2, [pc, #376]	@ (800efb8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	f000 8099 	beq.w	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee44:	4a5c      	ldr	r2, [pc, #368]	@ (800efb8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ee46:	4293      	cmp	r3, r2
 800ee48:	f200 809e 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ee50:	f000 8091 	beq.w	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee54:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ee58:	f200 8096 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee60:	f000 8089 	beq.w	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee68:	f200 808e 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ee70:	d03e      	beq.n	800eef0 <HAL_TIM_ConfigClockSource+0x124>
 800ee72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ee76:	f200 8087 	bhi.w	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ee7e:	f000 8086 	beq.w	800ef8e <HAL_TIM_ConfigClockSource+0x1c2>
 800ee82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ee86:	d87f      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee88:	2b70      	cmp	r3, #112	@ 0x70
 800ee8a:	d01a      	beq.n	800eec2 <HAL_TIM_ConfigClockSource+0xf6>
 800ee8c:	2b70      	cmp	r3, #112	@ 0x70
 800ee8e:	d87b      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee90:	2b60      	cmp	r3, #96	@ 0x60
 800ee92:	d050      	beq.n	800ef36 <HAL_TIM_ConfigClockSource+0x16a>
 800ee94:	2b60      	cmp	r3, #96	@ 0x60
 800ee96:	d877      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee98:	2b50      	cmp	r3, #80	@ 0x50
 800ee9a:	d03c      	beq.n	800ef16 <HAL_TIM_ConfigClockSource+0x14a>
 800ee9c:	2b50      	cmp	r3, #80	@ 0x50
 800ee9e:	d873      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800eea0:	2b40      	cmp	r3, #64	@ 0x40
 800eea2:	d058      	beq.n	800ef56 <HAL_TIM_ConfigClockSource+0x18a>
 800eea4:	2b40      	cmp	r3, #64	@ 0x40
 800eea6:	d86f      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800eea8:	2b30      	cmp	r3, #48	@ 0x30
 800eeaa:	d064      	beq.n	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800eeac:	2b30      	cmp	r3, #48	@ 0x30
 800eeae:	d86b      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800eeb0:	2b20      	cmp	r3, #32
 800eeb2:	d060      	beq.n	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800eeb4:	2b20      	cmp	r3, #32
 800eeb6:	d867      	bhi.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d05c      	beq.n	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800eebc:	2b10      	cmp	r3, #16
 800eebe:	d05a      	beq.n	800ef76 <HAL_TIM_ConfigClockSource+0x1aa>
 800eec0:	e062      	b.n	800ef88 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eec6:	683b      	ldr	r3, [r7, #0]
 800eec8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eed2:	f000 fc67 	bl	800f7a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	689b      	ldr	r3, [r3, #8]
 800eedc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800eee4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	68ba      	ldr	r2, [r7, #8]
 800eeec:	609a      	str	r2, [r3, #8]
      break;
 800eeee:	e04f      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ef00:	f000 fc50 	bl	800f7a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	689a      	ldr	r2, [r3, #8]
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ef12:	609a      	str	r2, [r3, #8]
      break;
 800ef14:	e03c      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef22:	461a      	mov	r2, r3
 800ef24:	f000 fbc0 	bl	800f6a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	2150      	movs	r1, #80	@ 0x50
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f000 fc1a 	bl	800f768 <TIM_ITRx_SetConfig>
      break;
 800ef34:	e02c      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ef42:	461a      	mov	r2, r3
 800ef44:	f000 fbdf 	bl	800f706 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	2160      	movs	r1, #96	@ 0x60
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f000 fc0a 	bl	800f768 <TIM_ITRx_SetConfig>
      break;
 800ef54:	e01c      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef5a:	683b      	ldr	r3, [r7, #0]
 800ef5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef62:	461a      	mov	r2, r3
 800ef64:	f000 fba0 	bl	800f6a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	2140      	movs	r1, #64	@ 0x40
 800ef6e:	4618      	mov	r0, r3
 800ef70:	f000 fbfa 	bl	800f768 <TIM_ITRx_SetConfig>
      break;
 800ef74:	e00c      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	4619      	mov	r1, r3
 800ef80:	4610      	mov	r0, r2
 800ef82:	f000 fbf1 	bl	800f768 <TIM_ITRx_SetConfig>
      break;
 800ef86:	e003      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ef88:	2301      	movs	r3, #1
 800ef8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ef8c:	e000      	b.n	800ef90 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ef8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2201      	movs	r2, #1
 800ef94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2200      	movs	r2, #0
 800ef9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800efa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	3710      	adds	r7, #16
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop
 800efac:	ffceff88 	.word	0xffceff88
 800efb0:	00100040 	.word	0x00100040
 800efb4:	00100030 	.word	0x00100030
 800efb8:	00100020 	.word	0x00100020

0800efbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b085      	sub	sp, #20
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	4a43      	ldr	r2, [pc, #268]	@ (800f0dc <TIM_Base_SetConfig+0x120>)
 800efd0:	4293      	cmp	r3, r2
 800efd2:	d013      	beq.n	800effc <TIM_Base_SetConfig+0x40>
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800efda:	d00f      	beq.n	800effc <TIM_Base_SetConfig+0x40>
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	4a40      	ldr	r2, [pc, #256]	@ (800f0e0 <TIM_Base_SetConfig+0x124>)
 800efe0:	4293      	cmp	r3, r2
 800efe2:	d00b      	beq.n	800effc <TIM_Base_SetConfig+0x40>
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	4a3f      	ldr	r2, [pc, #252]	@ (800f0e4 <TIM_Base_SetConfig+0x128>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d007      	beq.n	800effc <TIM_Base_SetConfig+0x40>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	4a3e      	ldr	r2, [pc, #248]	@ (800f0e8 <TIM_Base_SetConfig+0x12c>)
 800eff0:	4293      	cmp	r3, r2
 800eff2:	d003      	beq.n	800effc <TIM_Base_SetConfig+0x40>
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	4a3d      	ldr	r2, [pc, #244]	@ (800f0ec <TIM_Base_SetConfig+0x130>)
 800eff8:	4293      	cmp	r3, r2
 800effa:	d108      	bne.n	800f00e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f004:	683b      	ldr	r3, [r7, #0]
 800f006:	685b      	ldr	r3, [r3, #4]
 800f008:	68fa      	ldr	r2, [r7, #12]
 800f00a:	4313      	orrs	r3, r2
 800f00c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	4a32      	ldr	r2, [pc, #200]	@ (800f0dc <TIM_Base_SetConfig+0x120>)
 800f012:	4293      	cmp	r3, r2
 800f014:	d01f      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f01c:	d01b      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	4a2f      	ldr	r2, [pc, #188]	@ (800f0e0 <TIM_Base_SetConfig+0x124>)
 800f022:	4293      	cmp	r3, r2
 800f024:	d017      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	4a2e      	ldr	r2, [pc, #184]	@ (800f0e4 <TIM_Base_SetConfig+0x128>)
 800f02a:	4293      	cmp	r3, r2
 800f02c:	d013      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	4a2d      	ldr	r2, [pc, #180]	@ (800f0e8 <TIM_Base_SetConfig+0x12c>)
 800f032:	4293      	cmp	r3, r2
 800f034:	d00f      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	4a2c      	ldr	r2, [pc, #176]	@ (800f0ec <TIM_Base_SetConfig+0x130>)
 800f03a:	4293      	cmp	r3, r2
 800f03c:	d00b      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	4a2b      	ldr	r2, [pc, #172]	@ (800f0f0 <TIM_Base_SetConfig+0x134>)
 800f042:	4293      	cmp	r3, r2
 800f044:	d007      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	4a2a      	ldr	r2, [pc, #168]	@ (800f0f4 <TIM_Base_SetConfig+0x138>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d003      	beq.n	800f056 <TIM_Base_SetConfig+0x9a>
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	4a29      	ldr	r2, [pc, #164]	@ (800f0f8 <TIM_Base_SetConfig+0x13c>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d108      	bne.n	800f068 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f05c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	68db      	ldr	r3, [r3, #12]
 800f062:	68fa      	ldr	r2, [r7, #12]
 800f064:	4313      	orrs	r3, r2
 800f066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	695b      	ldr	r3, [r3, #20]
 800f072:	4313      	orrs	r3, r2
 800f074:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f076:	683b      	ldr	r3, [r7, #0]
 800f078:	689a      	ldr	r2, [r3, #8]
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	4a14      	ldr	r2, [pc, #80]	@ (800f0dc <TIM_Base_SetConfig+0x120>)
 800f08a:	4293      	cmp	r3, r2
 800f08c:	d00f      	beq.n	800f0ae <TIM_Base_SetConfig+0xf2>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	4a16      	ldr	r2, [pc, #88]	@ (800f0ec <TIM_Base_SetConfig+0x130>)
 800f092:	4293      	cmp	r3, r2
 800f094:	d00b      	beq.n	800f0ae <TIM_Base_SetConfig+0xf2>
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	4a15      	ldr	r2, [pc, #84]	@ (800f0f0 <TIM_Base_SetConfig+0x134>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d007      	beq.n	800f0ae <TIM_Base_SetConfig+0xf2>
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	4a14      	ldr	r2, [pc, #80]	@ (800f0f4 <TIM_Base_SetConfig+0x138>)
 800f0a2:	4293      	cmp	r3, r2
 800f0a4:	d003      	beq.n	800f0ae <TIM_Base_SetConfig+0xf2>
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	4a13      	ldr	r2, [pc, #76]	@ (800f0f8 <TIM_Base_SetConfig+0x13c>)
 800f0aa:	4293      	cmp	r3, r2
 800f0ac:	d103      	bne.n	800f0b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	691a      	ldr	r2, [r3, #16]
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f043 0204 	orr.w	r2, r3, #4
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	68fa      	ldr	r2, [r7, #12]
 800f0cc:	601a      	str	r2, [r3, #0]
}
 800f0ce:	bf00      	nop
 800f0d0:	3714      	adds	r7, #20
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d8:	4770      	bx	lr
 800f0da:	bf00      	nop
 800f0dc:	40010000 	.word	0x40010000
 800f0e0:	40000400 	.word	0x40000400
 800f0e4:	40000800 	.word	0x40000800
 800f0e8:	40000c00 	.word	0x40000c00
 800f0ec:	40010400 	.word	0x40010400
 800f0f0:	40014000 	.word	0x40014000
 800f0f4:	40014400 	.word	0x40014400
 800f0f8:	40014800 	.word	0x40014800

0800f0fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f0fc:	b480      	push	{r7}
 800f0fe:	b087      	sub	sp, #28
 800f100:	af00      	add	r7, sp, #0
 800f102:	6078      	str	r0, [r7, #4]
 800f104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6a1b      	ldr	r3, [r3, #32]
 800f10a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	6a1b      	ldr	r3, [r3, #32]
 800f110:	f023 0201 	bic.w	r2, r3, #1
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	699b      	ldr	r3, [r3, #24]
 800f122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f124:	68fa      	ldr	r2, [r7, #12]
 800f126:	4b37      	ldr	r3, [pc, #220]	@ (800f204 <TIM_OC1_SetConfig+0x108>)
 800f128:	4013      	ands	r3, r2
 800f12a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f023 0303 	bic.w	r3, r3, #3
 800f132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	68fa      	ldr	r2, [r7, #12]
 800f13a:	4313      	orrs	r3, r2
 800f13c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f13e:	697b      	ldr	r3, [r7, #20]
 800f140:	f023 0302 	bic.w	r3, r3, #2
 800f144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	689b      	ldr	r3, [r3, #8]
 800f14a:	697a      	ldr	r2, [r7, #20]
 800f14c:	4313      	orrs	r3, r2
 800f14e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	4a2d      	ldr	r2, [pc, #180]	@ (800f208 <TIM_OC1_SetConfig+0x10c>)
 800f154:	4293      	cmp	r3, r2
 800f156:	d00f      	beq.n	800f178 <TIM_OC1_SetConfig+0x7c>
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	4a2c      	ldr	r2, [pc, #176]	@ (800f20c <TIM_OC1_SetConfig+0x110>)
 800f15c:	4293      	cmp	r3, r2
 800f15e:	d00b      	beq.n	800f178 <TIM_OC1_SetConfig+0x7c>
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	4a2b      	ldr	r2, [pc, #172]	@ (800f210 <TIM_OC1_SetConfig+0x114>)
 800f164:	4293      	cmp	r3, r2
 800f166:	d007      	beq.n	800f178 <TIM_OC1_SetConfig+0x7c>
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	4a2a      	ldr	r2, [pc, #168]	@ (800f214 <TIM_OC1_SetConfig+0x118>)
 800f16c:	4293      	cmp	r3, r2
 800f16e:	d003      	beq.n	800f178 <TIM_OC1_SetConfig+0x7c>
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	4a29      	ldr	r2, [pc, #164]	@ (800f218 <TIM_OC1_SetConfig+0x11c>)
 800f174:	4293      	cmp	r3, r2
 800f176:	d10c      	bne.n	800f192 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f178:	697b      	ldr	r3, [r7, #20]
 800f17a:	f023 0308 	bic.w	r3, r3, #8
 800f17e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f180:	683b      	ldr	r3, [r7, #0]
 800f182:	68db      	ldr	r3, [r3, #12]
 800f184:	697a      	ldr	r2, [r7, #20]
 800f186:	4313      	orrs	r3, r2
 800f188:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	f023 0304 	bic.w	r3, r3, #4
 800f190:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	4a1c      	ldr	r2, [pc, #112]	@ (800f208 <TIM_OC1_SetConfig+0x10c>)
 800f196:	4293      	cmp	r3, r2
 800f198:	d00f      	beq.n	800f1ba <TIM_OC1_SetConfig+0xbe>
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	4a1b      	ldr	r2, [pc, #108]	@ (800f20c <TIM_OC1_SetConfig+0x110>)
 800f19e:	4293      	cmp	r3, r2
 800f1a0:	d00b      	beq.n	800f1ba <TIM_OC1_SetConfig+0xbe>
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	4a1a      	ldr	r2, [pc, #104]	@ (800f210 <TIM_OC1_SetConfig+0x114>)
 800f1a6:	4293      	cmp	r3, r2
 800f1a8:	d007      	beq.n	800f1ba <TIM_OC1_SetConfig+0xbe>
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	4a19      	ldr	r2, [pc, #100]	@ (800f214 <TIM_OC1_SetConfig+0x118>)
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d003      	beq.n	800f1ba <TIM_OC1_SetConfig+0xbe>
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	4a18      	ldr	r2, [pc, #96]	@ (800f218 <TIM_OC1_SetConfig+0x11c>)
 800f1b6:	4293      	cmp	r3, r2
 800f1b8:	d111      	bne.n	800f1de <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f1ba:	693b      	ldr	r3, [r7, #16]
 800f1bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f1c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f1c2:	693b      	ldr	r3, [r7, #16]
 800f1c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f1c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	695b      	ldr	r3, [r3, #20]
 800f1ce:	693a      	ldr	r2, [r7, #16]
 800f1d0:	4313      	orrs	r3, r2
 800f1d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	699b      	ldr	r3, [r3, #24]
 800f1d8:	693a      	ldr	r2, [r7, #16]
 800f1da:	4313      	orrs	r3, r2
 800f1dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	693a      	ldr	r2, [r7, #16]
 800f1e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	68fa      	ldr	r2, [r7, #12]
 800f1e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	685a      	ldr	r2, [r3, #4]
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	697a      	ldr	r2, [r7, #20]
 800f1f6:	621a      	str	r2, [r3, #32]
}
 800f1f8:	bf00      	nop
 800f1fa:	371c      	adds	r7, #28
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f202:	4770      	bx	lr
 800f204:	fffeff8f 	.word	0xfffeff8f
 800f208:	40010000 	.word	0x40010000
 800f20c:	40010400 	.word	0x40010400
 800f210:	40014000 	.word	0x40014000
 800f214:	40014400 	.word	0x40014400
 800f218:	40014800 	.word	0x40014800

0800f21c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f21c:	b480      	push	{r7}
 800f21e:	b087      	sub	sp, #28
 800f220:	af00      	add	r7, sp, #0
 800f222:	6078      	str	r0, [r7, #4]
 800f224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6a1b      	ldr	r3, [r3, #32]
 800f22a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	6a1b      	ldr	r3, [r3, #32]
 800f230:	f023 0210 	bic.w	r2, r3, #16
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	685b      	ldr	r3, [r3, #4]
 800f23c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	699b      	ldr	r3, [r3, #24]
 800f242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f244:	68fa      	ldr	r2, [r7, #12]
 800f246:	4b34      	ldr	r3, [pc, #208]	@ (800f318 <TIM_OC2_SetConfig+0xfc>)
 800f248:	4013      	ands	r3, r2
 800f24a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	021b      	lsls	r3, r3, #8
 800f25a:	68fa      	ldr	r2, [r7, #12]
 800f25c:	4313      	orrs	r3, r2
 800f25e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	f023 0320 	bic.w	r3, r3, #32
 800f266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	689b      	ldr	r3, [r3, #8]
 800f26c:	011b      	lsls	r3, r3, #4
 800f26e:	697a      	ldr	r2, [r7, #20]
 800f270:	4313      	orrs	r3, r2
 800f272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	4a29      	ldr	r2, [pc, #164]	@ (800f31c <TIM_OC2_SetConfig+0x100>)
 800f278:	4293      	cmp	r3, r2
 800f27a:	d003      	beq.n	800f284 <TIM_OC2_SetConfig+0x68>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	4a28      	ldr	r2, [pc, #160]	@ (800f320 <TIM_OC2_SetConfig+0x104>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d10d      	bne.n	800f2a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f28a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	68db      	ldr	r3, [r3, #12]
 800f290:	011b      	lsls	r3, r3, #4
 800f292:	697a      	ldr	r2, [r7, #20]
 800f294:	4313      	orrs	r3, r2
 800f296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f29e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	4a1e      	ldr	r2, [pc, #120]	@ (800f31c <TIM_OC2_SetConfig+0x100>)
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d00f      	beq.n	800f2c8 <TIM_OC2_SetConfig+0xac>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	4a1d      	ldr	r2, [pc, #116]	@ (800f320 <TIM_OC2_SetConfig+0x104>)
 800f2ac:	4293      	cmp	r3, r2
 800f2ae:	d00b      	beq.n	800f2c8 <TIM_OC2_SetConfig+0xac>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	4a1c      	ldr	r2, [pc, #112]	@ (800f324 <TIM_OC2_SetConfig+0x108>)
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	d007      	beq.n	800f2c8 <TIM_OC2_SetConfig+0xac>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	4a1b      	ldr	r2, [pc, #108]	@ (800f328 <TIM_OC2_SetConfig+0x10c>)
 800f2bc:	4293      	cmp	r3, r2
 800f2be:	d003      	beq.n	800f2c8 <TIM_OC2_SetConfig+0xac>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	4a1a      	ldr	r2, [pc, #104]	@ (800f32c <TIM_OC2_SetConfig+0x110>)
 800f2c4:	4293      	cmp	r3, r2
 800f2c6:	d113      	bne.n	800f2f0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f2ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f2d0:	693b      	ldr	r3, [r7, #16]
 800f2d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f2d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	695b      	ldr	r3, [r3, #20]
 800f2dc:	009b      	lsls	r3, r3, #2
 800f2de:	693a      	ldr	r2, [r7, #16]
 800f2e0:	4313      	orrs	r3, r2
 800f2e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	699b      	ldr	r3, [r3, #24]
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	693a      	ldr	r2, [r7, #16]
 800f2ec:	4313      	orrs	r3, r2
 800f2ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	693a      	ldr	r2, [r7, #16]
 800f2f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	68fa      	ldr	r2, [r7, #12]
 800f2fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	685a      	ldr	r2, [r3, #4]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	697a      	ldr	r2, [r7, #20]
 800f308:	621a      	str	r2, [r3, #32]
}
 800f30a:	bf00      	nop
 800f30c:	371c      	adds	r7, #28
 800f30e:	46bd      	mov	sp, r7
 800f310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f314:	4770      	bx	lr
 800f316:	bf00      	nop
 800f318:	feff8fff 	.word	0xfeff8fff
 800f31c:	40010000 	.word	0x40010000
 800f320:	40010400 	.word	0x40010400
 800f324:	40014000 	.word	0x40014000
 800f328:	40014400 	.word	0x40014400
 800f32c:	40014800 	.word	0x40014800

0800f330 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f330:	b480      	push	{r7}
 800f332:	b087      	sub	sp, #28
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6a1b      	ldr	r3, [r3, #32]
 800f33e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6a1b      	ldr	r3, [r3, #32]
 800f344:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	685b      	ldr	r3, [r3, #4]
 800f350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	69db      	ldr	r3, [r3, #28]
 800f356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f358:	68fa      	ldr	r2, [r7, #12]
 800f35a:	4b33      	ldr	r3, [pc, #204]	@ (800f428 <TIM_OC3_SetConfig+0xf8>)
 800f35c:	4013      	ands	r3, r2
 800f35e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f023 0303 	bic.w	r3, r3, #3
 800f366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	68fa      	ldr	r2, [r7, #12]
 800f36e:	4313      	orrs	r3, r2
 800f370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	689b      	ldr	r3, [r3, #8]
 800f37e:	021b      	lsls	r3, r3, #8
 800f380:	697a      	ldr	r2, [r7, #20]
 800f382:	4313      	orrs	r3, r2
 800f384:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	4a28      	ldr	r2, [pc, #160]	@ (800f42c <TIM_OC3_SetConfig+0xfc>)
 800f38a:	4293      	cmp	r3, r2
 800f38c:	d003      	beq.n	800f396 <TIM_OC3_SetConfig+0x66>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4a27      	ldr	r2, [pc, #156]	@ (800f430 <TIM_OC3_SetConfig+0x100>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d10d      	bne.n	800f3b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f396:	697b      	ldr	r3, [r7, #20]
 800f398:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f39c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	68db      	ldr	r3, [r3, #12]
 800f3a2:	021b      	lsls	r3, r3, #8
 800f3a4:	697a      	ldr	r2, [r7, #20]
 800f3a6:	4313      	orrs	r3, r2
 800f3a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f3b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	4a1d      	ldr	r2, [pc, #116]	@ (800f42c <TIM_OC3_SetConfig+0xfc>)
 800f3b6:	4293      	cmp	r3, r2
 800f3b8:	d00f      	beq.n	800f3da <TIM_OC3_SetConfig+0xaa>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	4a1c      	ldr	r2, [pc, #112]	@ (800f430 <TIM_OC3_SetConfig+0x100>)
 800f3be:	4293      	cmp	r3, r2
 800f3c0:	d00b      	beq.n	800f3da <TIM_OC3_SetConfig+0xaa>
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	4a1b      	ldr	r2, [pc, #108]	@ (800f434 <TIM_OC3_SetConfig+0x104>)
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	d007      	beq.n	800f3da <TIM_OC3_SetConfig+0xaa>
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	4a1a      	ldr	r2, [pc, #104]	@ (800f438 <TIM_OC3_SetConfig+0x108>)
 800f3ce:	4293      	cmp	r3, r2
 800f3d0:	d003      	beq.n	800f3da <TIM_OC3_SetConfig+0xaa>
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	4a19      	ldr	r2, [pc, #100]	@ (800f43c <TIM_OC3_SetConfig+0x10c>)
 800f3d6:	4293      	cmp	r3, r2
 800f3d8:	d113      	bne.n	800f402 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f3da:	693b      	ldr	r3, [r7, #16]
 800f3dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f3e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f3e2:	693b      	ldr	r3, [r7, #16]
 800f3e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f3e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	695b      	ldr	r3, [r3, #20]
 800f3ee:	011b      	lsls	r3, r3, #4
 800f3f0:	693a      	ldr	r2, [r7, #16]
 800f3f2:	4313      	orrs	r3, r2
 800f3f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	699b      	ldr	r3, [r3, #24]
 800f3fa:	011b      	lsls	r3, r3, #4
 800f3fc:	693a      	ldr	r2, [r7, #16]
 800f3fe:	4313      	orrs	r3, r2
 800f400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	693a      	ldr	r2, [r7, #16]
 800f406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	685a      	ldr	r2, [r3, #4]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	697a      	ldr	r2, [r7, #20]
 800f41a:	621a      	str	r2, [r3, #32]
}
 800f41c:	bf00      	nop
 800f41e:	371c      	adds	r7, #28
 800f420:	46bd      	mov	sp, r7
 800f422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f426:	4770      	bx	lr
 800f428:	fffeff8f 	.word	0xfffeff8f
 800f42c:	40010000 	.word	0x40010000
 800f430:	40010400 	.word	0x40010400
 800f434:	40014000 	.word	0x40014000
 800f438:	40014400 	.word	0x40014400
 800f43c:	40014800 	.word	0x40014800

0800f440 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f440:	b480      	push	{r7}
 800f442:	b087      	sub	sp, #28
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
 800f448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	6a1b      	ldr	r3, [r3, #32]
 800f44e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	6a1b      	ldr	r3, [r3, #32]
 800f454:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	69db      	ldr	r3, [r3, #28]
 800f466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f468:	68fa      	ldr	r2, [r7, #12]
 800f46a:	4b24      	ldr	r3, [pc, #144]	@ (800f4fc <TIM_OC4_SetConfig+0xbc>)
 800f46c:	4013      	ands	r3, r2
 800f46e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	021b      	lsls	r3, r3, #8
 800f47e:	68fa      	ldr	r2, [r7, #12]
 800f480:	4313      	orrs	r3, r2
 800f482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f48a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	689b      	ldr	r3, [r3, #8]
 800f490:	031b      	lsls	r3, r3, #12
 800f492:	693a      	ldr	r2, [r7, #16]
 800f494:	4313      	orrs	r3, r2
 800f496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	4a19      	ldr	r2, [pc, #100]	@ (800f500 <TIM_OC4_SetConfig+0xc0>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d00f      	beq.n	800f4c0 <TIM_OC4_SetConfig+0x80>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	4a18      	ldr	r2, [pc, #96]	@ (800f504 <TIM_OC4_SetConfig+0xc4>)
 800f4a4:	4293      	cmp	r3, r2
 800f4a6:	d00b      	beq.n	800f4c0 <TIM_OC4_SetConfig+0x80>
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	4a17      	ldr	r2, [pc, #92]	@ (800f508 <TIM_OC4_SetConfig+0xc8>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d007      	beq.n	800f4c0 <TIM_OC4_SetConfig+0x80>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	4a16      	ldr	r2, [pc, #88]	@ (800f50c <TIM_OC4_SetConfig+0xcc>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d003      	beq.n	800f4c0 <TIM_OC4_SetConfig+0x80>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a15      	ldr	r2, [pc, #84]	@ (800f510 <TIM_OC4_SetConfig+0xd0>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d109      	bne.n	800f4d4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f4c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	695b      	ldr	r3, [r3, #20]
 800f4cc:	019b      	lsls	r3, r3, #6
 800f4ce:	697a      	ldr	r2, [r7, #20]
 800f4d0:	4313      	orrs	r3, r2
 800f4d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	697a      	ldr	r2, [r7, #20]
 800f4d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	68fa      	ldr	r2, [r7, #12]
 800f4de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	685a      	ldr	r2, [r3, #4]
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	693a      	ldr	r2, [r7, #16]
 800f4ec:	621a      	str	r2, [r3, #32]
}
 800f4ee:	bf00      	nop
 800f4f0:	371c      	adds	r7, #28
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f8:	4770      	bx	lr
 800f4fa:	bf00      	nop
 800f4fc:	feff8fff 	.word	0xfeff8fff
 800f500:	40010000 	.word	0x40010000
 800f504:	40010400 	.word	0x40010400
 800f508:	40014000 	.word	0x40014000
 800f50c:	40014400 	.word	0x40014400
 800f510:	40014800 	.word	0x40014800

0800f514 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f514:	b480      	push	{r7}
 800f516:	b087      	sub	sp, #28
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
 800f51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6a1b      	ldr	r3, [r3, #32]
 800f522:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	6a1b      	ldr	r3, [r3, #32]
 800f528:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f53a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f53c:	68fa      	ldr	r2, [r7, #12]
 800f53e:	4b21      	ldr	r3, [pc, #132]	@ (800f5c4 <TIM_OC5_SetConfig+0xb0>)
 800f540:	4013      	ands	r3, r2
 800f542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	68fa      	ldr	r2, [r7, #12]
 800f54a:	4313      	orrs	r3, r2
 800f54c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f54e:	693b      	ldr	r3, [r7, #16]
 800f550:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f554:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f556:	683b      	ldr	r3, [r7, #0]
 800f558:	689b      	ldr	r3, [r3, #8]
 800f55a:	041b      	lsls	r3, r3, #16
 800f55c:	693a      	ldr	r2, [r7, #16]
 800f55e:	4313      	orrs	r3, r2
 800f560:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	4a18      	ldr	r2, [pc, #96]	@ (800f5c8 <TIM_OC5_SetConfig+0xb4>)
 800f566:	4293      	cmp	r3, r2
 800f568:	d00f      	beq.n	800f58a <TIM_OC5_SetConfig+0x76>
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	4a17      	ldr	r2, [pc, #92]	@ (800f5cc <TIM_OC5_SetConfig+0xb8>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	d00b      	beq.n	800f58a <TIM_OC5_SetConfig+0x76>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	4a16      	ldr	r2, [pc, #88]	@ (800f5d0 <TIM_OC5_SetConfig+0xbc>)
 800f576:	4293      	cmp	r3, r2
 800f578:	d007      	beq.n	800f58a <TIM_OC5_SetConfig+0x76>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	4a15      	ldr	r2, [pc, #84]	@ (800f5d4 <TIM_OC5_SetConfig+0xc0>)
 800f57e:	4293      	cmp	r3, r2
 800f580:	d003      	beq.n	800f58a <TIM_OC5_SetConfig+0x76>
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	4a14      	ldr	r2, [pc, #80]	@ (800f5d8 <TIM_OC5_SetConfig+0xc4>)
 800f586:	4293      	cmp	r3, r2
 800f588:	d109      	bne.n	800f59e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f590:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	695b      	ldr	r3, [r3, #20]
 800f596:	021b      	lsls	r3, r3, #8
 800f598:	697a      	ldr	r2, [r7, #20]
 800f59a:	4313      	orrs	r3, r2
 800f59c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	697a      	ldr	r2, [r7, #20]
 800f5a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	68fa      	ldr	r2, [r7, #12]
 800f5a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	685a      	ldr	r2, [r3, #4]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	693a      	ldr	r2, [r7, #16]
 800f5b6:	621a      	str	r2, [r3, #32]
}
 800f5b8:	bf00      	nop
 800f5ba:	371c      	adds	r7, #28
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c2:	4770      	bx	lr
 800f5c4:	fffeff8f 	.word	0xfffeff8f
 800f5c8:	40010000 	.word	0x40010000
 800f5cc:	40010400 	.word	0x40010400
 800f5d0:	40014000 	.word	0x40014000
 800f5d4:	40014400 	.word	0x40014400
 800f5d8:	40014800 	.word	0x40014800

0800f5dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f5dc:	b480      	push	{r7}
 800f5de:	b087      	sub	sp, #28
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
 800f5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6a1b      	ldr	r3, [r3, #32]
 800f5ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6a1b      	ldr	r3, [r3, #32]
 800f5f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f604:	68fa      	ldr	r2, [r7, #12]
 800f606:	4b22      	ldr	r3, [pc, #136]	@ (800f690 <TIM_OC6_SetConfig+0xb4>)
 800f608:	4013      	ands	r3, r2
 800f60a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f60c:	683b      	ldr	r3, [r7, #0]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	021b      	lsls	r3, r3, #8
 800f612:	68fa      	ldr	r2, [r7, #12]
 800f614:	4313      	orrs	r3, r2
 800f616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f618:	693b      	ldr	r3, [r7, #16]
 800f61a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f61e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	689b      	ldr	r3, [r3, #8]
 800f624:	051b      	lsls	r3, r3, #20
 800f626:	693a      	ldr	r2, [r7, #16]
 800f628:	4313      	orrs	r3, r2
 800f62a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a19      	ldr	r2, [pc, #100]	@ (800f694 <TIM_OC6_SetConfig+0xb8>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d00f      	beq.n	800f654 <TIM_OC6_SetConfig+0x78>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a18      	ldr	r2, [pc, #96]	@ (800f698 <TIM_OC6_SetConfig+0xbc>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00b      	beq.n	800f654 <TIM_OC6_SetConfig+0x78>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a17      	ldr	r2, [pc, #92]	@ (800f69c <TIM_OC6_SetConfig+0xc0>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d007      	beq.n	800f654 <TIM_OC6_SetConfig+0x78>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a16      	ldr	r2, [pc, #88]	@ (800f6a0 <TIM_OC6_SetConfig+0xc4>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d003      	beq.n	800f654 <TIM_OC6_SetConfig+0x78>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a15      	ldr	r2, [pc, #84]	@ (800f6a4 <TIM_OC6_SetConfig+0xc8>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d109      	bne.n	800f668 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f65a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	695b      	ldr	r3, [r3, #20]
 800f660:	029b      	lsls	r3, r3, #10
 800f662:	697a      	ldr	r2, [r7, #20]
 800f664:	4313      	orrs	r3, r2
 800f666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	697a      	ldr	r2, [r7, #20]
 800f66c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	685a      	ldr	r2, [r3, #4]
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	693a      	ldr	r2, [r7, #16]
 800f680:	621a      	str	r2, [r3, #32]
}
 800f682:	bf00      	nop
 800f684:	371c      	adds	r7, #28
 800f686:	46bd      	mov	sp, r7
 800f688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68c:	4770      	bx	lr
 800f68e:	bf00      	nop
 800f690:	feff8fff 	.word	0xfeff8fff
 800f694:	40010000 	.word	0x40010000
 800f698:	40010400 	.word	0x40010400
 800f69c:	40014000 	.word	0x40014000
 800f6a0:	40014400 	.word	0x40014400
 800f6a4:	40014800 	.word	0x40014800

0800f6a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b087      	sub	sp, #28
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	60f8      	str	r0, [r7, #12]
 800f6b0:	60b9      	str	r1, [r7, #8]
 800f6b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	6a1b      	ldr	r3, [r3, #32]
 800f6b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	6a1b      	ldr	r3, [r3, #32]
 800f6be:	f023 0201 	bic.w	r2, r3, #1
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	699b      	ldr	r3, [r3, #24]
 800f6ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f6cc:	693b      	ldr	r3, [r7, #16]
 800f6ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f6d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	011b      	lsls	r3, r3, #4
 800f6d8:	693a      	ldr	r2, [r7, #16]
 800f6da:	4313      	orrs	r3, r2
 800f6dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f6de:	697b      	ldr	r3, [r7, #20]
 800f6e0:	f023 030a 	bic.w	r3, r3, #10
 800f6e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f6e6:	697a      	ldr	r2, [r7, #20]
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	4313      	orrs	r3, r2
 800f6ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	693a      	ldr	r2, [r7, #16]
 800f6f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	697a      	ldr	r2, [r7, #20]
 800f6f8:	621a      	str	r2, [r3, #32]
}
 800f6fa:	bf00      	nop
 800f6fc:	371c      	adds	r7, #28
 800f6fe:	46bd      	mov	sp, r7
 800f700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f704:	4770      	bx	lr

0800f706 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f706:	b480      	push	{r7}
 800f708:	b087      	sub	sp, #28
 800f70a:	af00      	add	r7, sp, #0
 800f70c:	60f8      	str	r0, [r7, #12]
 800f70e:	60b9      	str	r1, [r7, #8]
 800f710:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	6a1b      	ldr	r3, [r3, #32]
 800f716:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	6a1b      	ldr	r3, [r3, #32]
 800f71c:	f023 0210 	bic.w	r2, r3, #16
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	699b      	ldr	r3, [r3, #24]
 800f728:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f72a:	693b      	ldr	r3, [r7, #16]
 800f72c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f730:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	031b      	lsls	r3, r3, #12
 800f736:	693a      	ldr	r2, [r7, #16]
 800f738:	4313      	orrs	r3, r2
 800f73a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f742:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	011b      	lsls	r3, r3, #4
 800f748:	697a      	ldr	r2, [r7, #20]
 800f74a:	4313      	orrs	r3, r2
 800f74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	693a      	ldr	r2, [r7, #16]
 800f752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	697a      	ldr	r2, [r7, #20]
 800f758:	621a      	str	r2, [r3, #32]
}
 800f75a:	bf00      	nop
 800f75c:	371c      	adds	r7, #28
 800f75e:	46bd      	mov	sp, r7
 800f760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f764:	4770      	bx	lr
	...

0800f768 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f768:	b480      	push	{r7}
 800f76a:	b085      	sub	sp, #20
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	689b      	ldr	r3, [r3, #8]
 800f776:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f778:	68fa      	ldr	r2, [r7, #12]
 800f77a:	4b09      	ldr	r3, [pc, #36]	@ (800f7a0 <TIM_ITRx_SetConfig+0x38>)
 800f77c:	4013      	ands	r3, r2
 800f77e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f780:	683a      	ldr	r2, [r7, #0]
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	4313      	orrs	r3, r2
 800f786:	f043 0307 	orr.w	r3, r3, #7
 800f78a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	68fa      	ldr	r2, [r7, #12]
 800f790:	609a      	str	r2, [r3, #8]
}
 800f792:	bf00      	nop
 800f794:	3714      	adds	r7, #20
 800f796:	46bd      	mov	sp, r7
 800f798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79c:	4770      	bx	lr
 800f79e:	bf00      	nop
 800f7a0:	ffcfff8f 	.word	0xffcfff8f

0800f7a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b087      	sub	sp, #28
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	60f8      	str	r0, [r7, #12]
 800f7ac:	60b9      	str	r1, [r7, #8]
 800f7ae:	607a      	str	r2, [r7, #4]
 800f7b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	689b      	ldr	r3, [r3, #8]
 800f7b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7b8:	697b      	ldr	r3, [r7, #20]
 800f7ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f7be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	021a      	lsls	r2, r3, #8
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	431a      	orrs	r2, r3
 800f7c8:	68bb      	ldr	r3, [r7, #8]
 800f7ca:	4313      	orrs	r3, r2
 800f7cc:	697a      	ldr	r2, [r7, #20]
 800f7ce:	4313      	orrs	r3, r2
 800f7d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	697a      	ldr	r2, [r7, #20]
 800f7d6:	609a      	str	r2, [r3, #8]
}
 800f7d8:	bf00      	nop
 800f7da:	371c      	adds	r7, #28
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e2:	4770      	bx	lr

0800f7e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b085      	sub	sp, #20
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
 800f7ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7f4:	2b01      	cmp	r3, #1
 800f7f6:	d101      	bne.n	800f7fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f7f8:	2302      	movs	r3, #2
 800f7fa:	e06d      	b.n	800f8d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2201      	movs	r2, #1
 800f800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2202      	movs	r2, #2
 800f808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	685b      	ldr	r3, [r3, #4]
 800f812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	689b      	ldr	r3, [r3, #8]
 800f81a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	4a30      	ldr	r2, [pc, #192]	@ (800f8e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f822:	4293      	cmp	r3, r2
 800f824:	d004      	beq.n	800f830 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	4a2f      	ldr	r2, [pc, #188]	@ (800f8e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d108      	bne.n	800f842 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f836:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	68fa      	ldr	r2, [r7, #12]
 800f83e:	4313      	orrs	r3, r2
 800f840:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f848:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	68fa      	ldr	r2, [r7, #12]
 800f850:	4313      	orrs	r3, r2
 800f852:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	68fa      	ldr	r2, [r7, #12]
 800f85a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	4a20      	ldr	r2, [pc, #128]	@ (800f8e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f862:	4293      	cmp	r3, r2
 800f864:	d022      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f86e:	d01d      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	4a1d      	ldr	r2, [pc, #116]	@ (800f8ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f876:	4293      	cmp	r3, r2
 800f878:	d018      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	4a1c      	ldr	r2, [pc, #112]	@ (800f8f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f880:	4293      	cmp	r3, r2
 800f882:	d013      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	4a1a      	ldr	r2, [pc, #104]	@ (800f8f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f88a:	4293      	cmp	r3, r2
 800f88c:	d00e      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	4a15      	ldr	r2, [pc, #84]	@ (800f8e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d009      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	4a16      	ldr	r2, [pc, #88]	@ (800f8f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f89e:	4293      	cmp	r3, r2
 800f8a0:	d004      	beq.n	800f8ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4a15      	ldr	r2, [pc, #84]	@ (800f8fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d10c      	bne.n	800f8c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f8ac:	68bb      	ldr	r3, [r7, #8]
 800f8ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f8b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	689b      	ldr	r3, [r3, #8]
 800f8b8:	68ba      	ldr	r2, [r7, #8]
 800f8ba:	4313      	orrs	r3, r2
 800f8bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	68ba      	ldr	r2, [r7, #8]
 800f8c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	2201      	movs	r2, #1
 800f8ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f8d6:	2300      	movs	r3, #0
}
 800f8d8:	4618      	mov	r0, r3
 800f8da:	3714      	adds	r7, #20
 800f8dc:	46bd      	mov	sp, r7
 800f8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e2:	4770      	bx	lr
 800f8e4:	40010000 	.word	0x40010000
 800f8e8:	40010400 	.word	0x40010400
 800f8ec:	40000400 	.word	0x40000400
 800f8f0:	40000800 	.word	0x40000800
 800f8f4:	40000c00 	.word	0x40000c00
 800f8f8:	40001800 	.word	0x40001800
 800f8fc:	40014000 	.word	0x40014000

0800f900 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f900:	b480      	push	{r7}
 800f902:	b085      	sub	sp, #20
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
 800f908:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f90a:	2300      	movs	r3, #0
 800f90c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f914:	2b01      	cmp	r3, #1
 800f916:	d101      	bne.n	800f91c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f918:	2302      	movs	r3, #2
 800f91a:	e065      	b.n	800f9e8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2201      	movs	r2, #1
 800f920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	68db      	ldr	r3, [r3, #12]
 800f92e:	4313      	orrs	r3, r2
 800f930:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	689b      	ldr	r3, [r3, #8]
 800f93c:	4313      	orrs	r3, r2
 800f93e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	4313      	orrs	r3, r2
 800f94c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	4313      	orrs	r3, r2
 800f95a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	691b      	ldr	r3, [r3, #16]
 800f966:	4313      	orrs	r3, r2
 800f968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	695b      	ldr	r3, [r3, #20]
 800f974:	4313      	orrs	r3, r2
 800f976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f982:	4313      	orrs	r3, r2
 800f984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	699b      	ldr	r3, [r3, #24]
 800f990:	041b      	lsls	r3, r3, #16
 800f992:	4313      	orrs	r3, r2
 800f994:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	4a16      	ldr	r2, [pc, #88]	@ (800f9f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d004      	beq.n	800f9aa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	4a14      	ldr	r2, [pc, #80]	@ (800f9f8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f9a6:	4293      	cmp	r3, r2
 800f9a8:	d115      	bne.n	800f9d6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9b4:	051b      	lsls	r3, r3, #20
 800f9b6:	4313      	orrs	r3, r2
 800f9b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	69db      	ldr	r3, [r3, #28]
 800f9c4:	4313      	orrs	r3, r2
 800f9c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	6a1b      	ldr	r3, [r3, #32]
 800f9d2:	4313      	orrs	r3, r2
 800f9d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	68fa      	ldr	r2, [r7, #12]
 800f9dc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f9e6:	2300      	movs	r3, #0
}
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	3714      	adds	r7, #20
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f2:	4770      	bx	lr
 800f9f4:	40010000 	.word	0x40010000
 800f9f8:	40010400 	.word	0x40010400

0800f9fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b082      	sub	sp, #8
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d101      	bne.n	800fa0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	e042      	b.n	800fa94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d106      	bne.n	800fa26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f7f2 f9d3 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	2224      	movs	r2, #36	@ 0x24
 800fa2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	681a      	ldr	r2, [r3, #0]
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	f022 0201 	bic.w	r2, r2, #1
 800fa3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d002      	beq.n	800fa4c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 fd90 	bl	801056c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f000 f825 	bl	800fa9c <UART_SetConfig>
 800fa52:	4603      	mov	r3, r0
 800fa54:	2b01      	cmp	r3, #1
 800fa56:	d101      	bne.n	800fa5c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fa58:	2301      	movs	r3, #1
 800fa5a:	e01b      	b.n	800fa94 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	685a      	ldr	r2, [r3, #4]
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fa6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	689a      	ldr	r2, [r3, #8]
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fa7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	681a      	ldr	r2, [r3, #0]
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	f042 0201 	orr.w	r2, r2, #1
 800fa8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa8c:	6878      	ldr	r0, [r7, #4]
 800fa8e:	f000 fe0f 	bl	80106b0 <UART_CheckIdleState>
 800fa92:	4603      	mov	r3, r0
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3708      	adds	r7, #8
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}

0800fa9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fa9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800faa0:	b092      	sub	sp, #72	@ 0x48
 800faa2:	af00      	add	r7, sp, #0
 800faa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800faa6:	2300      	movs	r3, #0
 800faa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800faac:	697b      	ldr	r3, [r7, #20]
 800faae:	689a      	ldr	r2, [r3, #8]
 800fab0:	697b      	ldr	r3, [r7, #20]
 800fab2:	691b      	ldr	r3, [r3, #16]
 800fab4:	431a      	orrs	r2, r3
 800fab6:	697b      	ldr	r3, [r7, #20]
 800fab8:	695b      	ldr	r3, [r3, #20]
 800faba:	431a      	orrs	r2, r3
 800fabc:	697b      	ldr	r3, [r7, #20]
 800fabe:	69db      	ldr	r3, [r3, #28]
 800fac0:	4313      	orrs	r3, r2
 800fac2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	681a      	ldr	r2, [r3, #0]
 800faca:	4bbe      	ldr	r3, [pc, #760]	@ (800fdc4 <UART_SetConfig+0x328>)
 800facc:	4013      	ands	r3, r2
 800face:	697a      	ldr	r2, [r7, #20]
 800fad0:	6812      	ldr	r2, [r2, #0]
 800fad2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fad4:	430b      	orrs	r3, r1
 800fad6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	685b      	ldr	r3, [r3, #4]
 800fade:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	68da      	ldr	r2, [r3, #12]
 800fae6:	697b      	ldr	r3, [r7, #20]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	430a      	orrs	r2, r1
 800faec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	699b      	ldr	r3, [r3, #24]
 800faf2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800faf4:	697b      	ldr	r3, [r7, #20]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4ab3      	ldr	r2, [pc, #716]	@ (800fdc8 <UART_SetConfig+0x32c>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d004      	beq.n	800fb08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fafe:	697b      	ldr	r3, [r7, #20]
 800fb00:	6a1b      	ldr	r3, [r3, #32]
 800fb02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb04:	4313      	orrs	r3, r2
 800fb06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	689a      	ldr	r2, [r3, #8]
 800fb0e:	4baf      	ldr	r3, [pc, #700]	@ (800fdcc <UART_SetConfig+0x330>)
 800fb10:	4013      	ands	r3, r2
 800fb12:	697a      	ldr	r2, [r7, #20]
 800fb14:	6812      	ldr	r2, [r2, #0]
 800fb16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fb18:	430b      	orrs	r3, r1
 800fb1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fb1c:	697b      	ldr	r3, [r7, #20]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb22:	f023 010f 	bic.w	r1, r3, #15
 800fb26:	697b      	ldr	r3, [r7, #20]
 800fb28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	430a      	orrs	r2, r1
 800fb30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fb32:	697b      	ldr	r3, [r7, #20]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	4aa6      	ldr	r2, [pc, #664]	@ (800fdd0 <UART_SetConfig+0x334>)
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d177      	bne.n	800fc2c <UART_SetConfig+0x190>
 800fb3c:	4ba5      	ldr	r3, [pc, #660]	@ (800fdd4 <UART_SetConfig+0x338>)
 800fb3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fb44:	2b28      	cmp	r3, #40	@ 0x28
 800fb46:	d86d      	bhi.n	800fc24 <UART_SetConfig+0x188>
 800fb48:	a201      	add	r2, pc, #4	@ (adr r2, 800fb50 <UART_SetConfig+0xb4>)
 800fb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb4e:	bf00      	nop
 800fb50:	0800fbf5 	.word	0x0800fbf5
 800fb54:	0800fc25 	.word	0x0800fc25
 800fb58:	0800fc25 	.word	0x0800fc25
 800fb5c:	0800fc25 	.word	0x0800fc25
 800fb60:	0800fc25 	.word	0x0800fc25
 800fb64:	0800fc25 	.word	0x0800fc25
 800fb68:	0800fc25 	.word	0x0800fc25
 800fb6c:	0800fc25 	.word	0x0800fc25
 800fb70:	0800fbfd 	.word	0x0800fbfd
 800fb74:	0800fc25 	.word	0x0800fc25
 800fb78:	0800fc25 	.word	0x0800fc25
 800fb7c:	0800fc25 	.word	0x0800fc25
 800fb80:	0800fc25 	.word	0x0800fc25
 800fb84:	0800fc25 	.word	0x0800fc25
 800fb88:	0800fc25 	.word	0x0800fc25
 800fb8c:	0800fc25 	.word	0x0800fc25
 800fb90:	0800fc05 	.word	0x0800fc05
 800fb94:	0800fc25 	.word	0x0800fc25
 800fb98:	0800fc25 	.word	0x0800fc25
 800fb9c:	0800fc25 	.word	0x0800fc25
 800fba0:	0800fc25 	.word	0x0800fc25
 800fba4:	0800fc25 	.word	0x0800fc25
 800fba8:	0800fc25 	.word	0x0800fc25
 800fbac:	0800fc25 	.word	0x0800fc25
 800fbb0:	0800fc0d 	.word	0x0800fc0d
 800fbb4:	0800fc25 	.word	0x0800fc25
 800fbb8:	0800fc25 	.word	0x0800fc25
 800fbbc:	0800fc25 	.word	0x0800fc25
 800fbc0:	0800fc25 	.word	0x0800fc25
 800fbc4:	0800fc25 	.word	0x0800fc25
 800fbc8:	0800fc25 	.word	0x0800fc25
 800fbcc:	0800fc25 	.word	0x0800fc25
 800fbd0:	0800fc15 	.word	0x0800fc15
 800fbd4:	0800fc25 	.word	0x0800fc25
 800fbd8:	0800fc25 	.word	0x0800fc25
 800fbdc:	0800fc25 	.word	0x0800fc25
 800fbe0:	0800fc25 	.word	0x0800fc25
 800fbe4:	0800fc25 	.word	0x0800fc25
 800fbe8:	0800fc25 	.word	0x0800fc25
 800fbec:	0800fc25 	.word	0x0800fc25
 800fbf0:	0800fc1d 	.word	0x0800fc1d
 800fbf4:	2301      	movs	r3, #1
 800fbf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbfa:	e222      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fbfc:	2304      	movs	r3, #4
 800fbfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc02:	e21e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc04:	2308      	movs	r3, #8
 800fc06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc0a:	e21a      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc0c:	2310      	movs	r3, #16
 800fc0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc12:	e216      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc14:	2320      	movs	r3, #32
 800fc16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc1a:	e212      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc1c:	2340      	movs	r3, #64	@ 0x40
 800fc1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc22:	e20e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc24:	2380      	movs	r3, #128	@ 0x80
 800fc26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc2a:	e20a      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc2c:	697b      	ldr	r3, [r7, #20]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	4a69      	ldr	r2, [pc, #420]	@ (800fdd8 <UART_SetConfig+0x33c>)
 800fc32:	4293      	cmp	r3, r2
 800fc34:	d130      	bne.n	800fc98 <UART_SetConfig+0x1fc>
 800fc36:	4b67      	ldr	r3, [pc, #412]	@ (800fdd4 <UART_SetConfig+0x338>)
 800fc38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc3a:	f003 0307 	and.w	r3, r3, #7
 800fc3e:	2b05      	cmp	r3, #5
 800fc40:	d826      	bhi.n	800fc90 <UART_SetConfig+0x1f4>
 800fc42:	a201      	add	r2, pc, #4	@ (adr r2, 800fc48 <UART_SetConfig+0x1ac>)
 800fc44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc48:	0800fc61 	.word	0x0800fc61
 800fc4c:	0800fc69 	.word	0x0800fc69
 800fc50:	0800fc71 	.word	0x0800fc71
 800fc54:	0800fc79 	.word	0x0800fc79
 800fc58:	0800fc81 	.word	0x0800fc81
 800fc5c:	0800fc89 	.word	0x0800fc89
 800fc60:	2300      	movs	r3, #0
 800fc62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc66:	e1ec      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc68:	2304      	movs	r3, #4
 800fc6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc6e:	e1e8      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc70:	2308      	movs	r3, #8
 800fc72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc76:	e1e4      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc78:	2310      	movs	r3, #16
 800fc7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc7e:	e1e0      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc80:	2320      	movs	r3, #32
 800fc82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc86:	e1dc      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc88:	2340      	movs	r3, #64	@ 0x40
 800fc8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc8e:	e1d8      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc90:	2380      	movs	r3, #128	@ 0x80
 800fc92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc96:	e1d4      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fc98:	697b      	ldr	r3, [r7, #20]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a4f      	ldr	r2, [pc, #316]	@ (800fddc <UART_SetConfig+0x340>)
 800fc9e:	4293      	cmp	r3, r2
 800fca0:	d130      	bne.n	800fd04 <UART_SetConfig+0x268>
 800fca2:	4b4c      	ldr	r3, [pc, #304]	@ (800fdd4 <UART_SetConfig+0x338>)
 800fca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fca6:	f003 0307 	and.w	r3, r3, #7
 800fcaa:	2b05      	cmp	r3, #5
 800fcac:	d826      	bhi.n	800fcfc <UART_SetConfig+0x260>
 800fcae:	a201      	add	r2, pc, #4	@ (adr r2, 800fcb4 <UART_SetConfig+0x218>)
 800fcb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcb4:	0800fccd 	.word	0x0800fccd
 800fcb8:	0800fcd5 	.word	0x0800fcd5
 800fcbc:	0800fcdd 	.word	0x0800fcdd
 800fcc0:	0800fce5 	.word	0x0800fce5
 800fcc4:	0800fced 	.word	0x0800fced
 800fcc8:	0800fcf5 	.word	0x0800fcf5
 800fccc:	2300      	movs	r3, #0
 800fcce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcd2:	e1b6      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fcd4:	2304      	movs	r3, #4
 800fcd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcda:	e1b2      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fcdc:	2308      	movs	r3, #8
 800fcde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fce2:	e1ae      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fce4:	2310      	movs	r3, #16
 800fce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcea:	e1aa      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fcec:	2320      	movs	r3, #32
 800fcee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcf2:	e1a6      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fcf4:	2340      	movs	r3, #64	@ 0x40
 800fcf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcfa:	e1a2      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fcfc:	2380      	movs	r3, #128	@ 0x80
 800fcfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd02:	e19e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd04:	697b      	ldr	r3, [r7, #20]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	4a35      	ldr	r2, [pc, #212]	@ (800fde0 <UART_SetConfig+0x344>)
 800fd0a:	4293      	cmp	r3, r2
 800fd0c:	d130      	bne.n	800fd70 <UART_SetConfig+0x2d4>
 800fd0e:	4b31      	ldr	r3, [pc, #196]	@ (800fdd4 <UART_SetConfig+0x338>)
 800fd10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd12:	f003 0307 	and.w	r3, r3, #7
 800fd16:	2b05      	cmp	r3, #5
 800fd18:	d826      	bhi.n	800fd68 <UART_SetConfig+0x2cc>
 800fd1a:	a201      	add	r2, pc, #4	@ (adr r2, 800fd20 <UART_SetConfig+0x284>)
 800fd1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd20:	0800fd39 	.word	0x0800fd39
 800fd24:	0800fd41 	.word	0x0800fd41
 800fd28:	0800fd49 	.word	0x0800fd49
 800fd2c:	0800fd51 	.word	0x0800fd51
 800fd30:	0800fd59 	.word	0x0800fd59
 800fd34:	0800fd61 	.word	0x0800fd61
 800fd38:	2300      	movs	r3, #0
 800fd3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd3e:	e180      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd40:	2304      	movs	r3, #4
 800fd42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd46:	e17c      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd48:	2308      	movs	r3, #8
 800fd4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd4e:	e178      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd50:	2310      	movs	r3, #16
 800fd52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd56:	e174      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd58:	2320      	movs	r3, #32
 800fd5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd5e:	e170      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd60:	2340      	movs	r3, #64	@ 0x40
 800fd62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd66:	e16c      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd68:	2380      	movs	r3, #128	@ 0x80
 800fd6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd6e:	e168      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	4a1b      	ldr	r2, [pc, #108]	@ (800fde4 <UART_SetConfig+0x348>)
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d142      	bne.n	800fe00 <UART_SetConfig+0x364>
 800fd7a:	4b16      	ldr	r3, [pc, #88]	@ (800fdd4 <UART_SetConfig+0x338>)
 800fd7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd7e:	f003 0307 	and.w	r3, r3, #7
 800fd82:	2b05      	cmp	r3, #5
 800fd84:	d838      	bhi.n	800fdf8 <UART_SetConfig+0x35c>
 800fd86:	a201      	add	r2, pc, #4	@ (adr r2, 800fd8c <UART_SetConfig+0x2f0>)
 800fd88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd8c:	0800fda5 	.word	0x0800fda5
 800fd90:	0800fdad 	.word	0x0800fdad
 800fd94:	0800fdb5 	.word	0x0800fdb5
 800fd98:	0800fdbd 	.word	0x0800fdbd
 800fd9c:	0800fde9 	.word	0x0800fde9
 800fda0:	0800fdf1 	.word	0x0800fdf1
 800fda4:	2300      	movs	r3, #0
 800fda6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdaa:	e14a      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdac:	2304      	movs	r3, #4
 800fdae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdb2:	e146      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdb4:	2308      	movs	r3, #8
 800fdb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdba:	e142      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdbc:	2310      	movs	r3, #16
 800fdbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdc2:	e13e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdc4:	cfff69f3 	.word	0xcfff69f3
 800fdc8:	58000c00 	.word	0x58000c00
 800fdcc:	11fff4ff 	.word	0x11fff4ff
 800fdd0:	40011000 	.word	0x40011000
 800fdd4:	58024400 	.word	0x58024400
 800fdd8:	40004400 	.word	0x40004400
 800fddc:	40004800 	.word	0x40004800
 800fde0:	40004c00 	.word	0x40004c00
 800fde4:	40005000 	.word	0x40005000
 800fde8:	2320      	movs	r3, #32
 800fdea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdee:	e128      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdf0:	2340      	movs	r3, #64	@ 0x40
 800fdf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdf6:	e124      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fdf8:	2380      	movs	r3, #128	@ 0x80
 800fdfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdfe:	e120      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fe00:	697b      	ldr	r3, [r7, #20]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	4acb      	ldr	r2, [pc, #812]	@ (8010134 <UART_SetConfig+0x698>)
 800fe06:	4293      	cmp	r3, r2
 800fe08:	d176      	bne.n	800fef8 <UART_SetConfig+0x45c>
 800fe0a:	4bcb      	ldr	r3, [pc, #812]	@ (8010138 <UART_SetConfig+0x69c>)
 800fe0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fe12:	2b28      	cmp	r3, #40	@ 0x28
 800fe14:	d86c      	bhi.n	800fef0 <UART_SetConfig+0x454>
 800fe16:	a201      	add	r2, pc, #4	@ (adr r2, 800fe1c <UART_SetConfig+0x380>)
 800fe18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe1c:	0800fec1 	.word	0x0800fec1
 800fe20:	0800fef1 	.word	0x0800fef1
 800fe24:	0800fef1 	.word	0x0800fef1
 800fe28:	0800fef1 	.word	0x0800fef1
 800fe2c:	0800fef1 	.word	0x0800fef1
 800fe30:	0800fef1 	.word	0x0800fef1
 800fe34:	0800fef1 	.word	0x0800fef1
 800fe38:	0800fef1 	.word	0x0800fef1
 800fe3c:	0800fec9 	.word	0x0800fec9
 800fe40:	0800fef1 	.word	0x0800fef1
 800fe44:	0800fef1 	.word	0x0800fef1
 800fe48:	0800fef1 	.word	0x0800fef1
 800fe4c:	0800fef1 	.word	0x0800fef1
 800fe50:	0800fef1 	.word	0x0800fef1
 800fe54:	0800fef1 	.word	0x0800fef1
 800fe58:	0800fef1 	.word	0x0800fef1
 800fe5c:	0800fed1 	.word	0x0800fed1
 800fe60:	0800fef1 	.word	0x0800fef1
 800fe64:	0800fef1 	.word	0x0800fef1
 800fe68:	0800fef1 	.word	0x0800fef1
 800fe6c:	0800fef1 	.word	0x0800fef1
 800fe70:	0800fef1 	.word	0x0800fef1
 800fe74:	0800fef1 	.word	0x0800fef1
 800fe78:	0800fef1 	.word	0x0800fef1
 800fe7c:	0800fed9 	.word	0x0800fed9
 800fe80:	0800fef1 	.word	0x0800fef1
 800fe84:	0800fef1 	.word	0x0800fef1
 800fe88:	0800fef1 	.word	0x0800fef1
 800fe8c:	0800fef1 	.word	0x0800fef1
 800fe90:	0800fef1 	.word	0x0800fef1
 800fe94:	0800fef1 	.word	0x0800fef1
 800fe98:	0800fef1 	.word	0x0800fef1
 800fe9c:	0800fee1 	.word	0x0800fee1
 800fea0:	0800fef1 	.word	0x0800fef1
 800fea4:	0800fef1 	.word	0x0800fef1
 800fea8:	0800fef1 	.word	0x0800fef1
 800feac:	0800fef1 	.word	0x0800fef1
 800feb0:	0800fef1 	.word	0x0800fef1
 800feb4:	0800fef1 	.word	0x0800fef1
 800feb8:	0800fef1 	.word	0x0800fef1
 800febc:	0800fee9 	.word	0x0800fee9
 800fec0:	2301      	movs	r3, #1
 800fec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fec6:	e0bc      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fec8:	2304      	movs	r3, #4
 800feca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fece:	e0b8      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fed0:	2308      	movs	r3, #8
 800fed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fed6:	e0b4      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fed8:	2310      	movs	r3, #16
 800feda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fede:	e0b0      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fee0:	2320      	movs	r3, #32
 800fee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fee6:	e0ac      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fee8:	2340      	movs	r3, #64	@ 0x40
 800feea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feee:	e0a8      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fef0:	2380      	movs	r3, #128	@ 0x80
 800fef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fef6:	e0a4      	b.n	8010042 <UART_SetConfig+0x5a6>
 800fef8:	697b      	ldr	r3, [r7, #20]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	4a8f      	ldr	r2, [pc, #572]	@ (801013c <UART_SetConfig+0x6a0>)
 800fefe:	4293      	cmp	r3, r2
 800ff00:	d130      	bne.n	800ff64 <UART_SetConfig+0x4c8>
 800ff02:	4b8d      	ldr	r3, [pc, #564]	@ (8010138 <UART_SetConfig+0x69c>)
 800ff04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff06:	f003 0307 	and.w	r3, r3, #7
 800ff0a:	2b05      	cmp	r3, #5
 800ff0c:	d826      	bhi.n	800ff5c <UART_SetConfig+0x4c0>
 800ff0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ff14 <UART_SetConfig+0x478>)
 800ff10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff14:	0800ff2d 	.word	0x0800ff2d
 800ff18:	0800ff35 	.word	0x0800ff35
 800ff1c:	0800ff3d 	.word	0x0800ff3d
 800ff20:	0800ff45 	.word	0x0800ff45
 800ff24:	0800ff4d 	.word	0x0800ff4d
 800ff28:	0800ff55 	.word	0x0800ff55
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff32:	e086      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff34:	2304      	movs	r3, #4
 800ff36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff3a:	e082      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff3c:	2308      	movs	r3, #8
 800ff3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff42:	e07e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff44:	2310      	movs	r3, #16
 800ff46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff4a:	e07a      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff4c:	2320      	movs	r3, #32
 800ff4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff52:	e076      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff54:	2340      	movs	r3, #64	@ 0x40
 800ff56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff5a:	e072      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff5c:	2380      	movs	r3, #128	@ 0x80
 800ff5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff62:	e06e      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ff64:	697b      	ldr	r3, [r7, #20]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	4a75      	ldr	r2, [pc, #468]	@ (8010140 <UART_SetConfig+0x6a4>)
 800ff6a:	4293      	cmp	r3, r2
 800ff6c:	d130      	bne.n	800ffd0 <UART_SetConfig+0x534>
 800ff6e:	4b72      	ldr	r3, [pc, #456]	@ (8010138 <UART_SetConfig+0x69c>)
 800ff70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff72:	f003 0307 	and.w	r3, r3, #7
 800ff76:	2b05      	cmp	r3, #5
 800ff78:	d826      	bhi.n	800ffc8 <UART_SetConfig+0x52c>
 800ff7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ff80 <UART_SetConfig+0x4e4>)
 800ff7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff80:	0800ff99 	.word	0x0800ff99
 800ff84:	0800ffa1 	.word	0x0800ffa1
 800ff88:	0800ffa9 	.word	0x0800ffa9
 800ff8c:	0800ffb1 	.word	0x0800ffb1
 800ff90:	0800ffb9 	.word	0x0800ffb9
 800ff94:	0800ffc1 	.word	0x0800ffc1
 800ff98:	2300      	movs	r3, #0
 800ff9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff9e:	e050      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffa0:	2304      	movs	r3, #4
 800ffa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffa6:	e04c      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffa8:	2308      	movs	r3, #8
 800ffaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffae:	e048      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffb0:	2310      	movs	r3, #16
 800ffb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffb6:	e044      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffb8:	2320      	movs	r3, #32
 800ffba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffbe:	e040      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffc0:	2340      	movs	r3, #64	@ 0x40
 800ffc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffc6:	e03c      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffc8:	2380      	movs	r3, #128	@ 0x80
 800ffca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffce:	e038      	b.n	8010042 <UART_SetConfig+0x5a6>
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	4a5b      	ldr	r2, [pc, #364]	@ (8010144 <UART_SetConfig+0x6a8>)
 800ffd6:	4293      	cmp	r3, r2
 800ffd8:	d130      	bne.n	801003c <UART_SetConfig+0x5a0>
 800ffda:	4b57      	ldr	r3, [pc, #348]	@ (8010138 <UART_SetConfig+0x69c>)
 800ffdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffde:	f003 0307 	and.w	r3, r3, #7
 800ffe2:	2b05      	cmp	r3, #5
 800ffe4:	d826      	bhi.n	8010034 <UART_SetConfig+0x598>
 800ffe6:	a201      	add	r2, pc, #4	@ (adr r2, 800ffec <UART_SetConfig+0x550>)
 800ffe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffec:	08010005 	.word	0x08010005
 800fff0:	0801000d 	.word	0x0801000d
 800fff4:	08010015 	.word	0x08010015
 800fff8:	0801001d 	.word	0x0801001d
 800fffc:	08010025 	.word	0x08010025
 8010000:	0801002d 	.word	0x0801002d
 8010004:	2302      	movs	r3, #2
 8010006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801000a:	e01a      	b.n	8010042 <UART_SetConfig+0x5a6>
 801000c:	2304      	movs	r3, #4
 801000e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010012:	e016      	b.n	8010042 <UART_SetConfig+0x5a6>
 8010014:	2308      	movs	r3, #8
 8010016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801001a:	e012      	b.n	8010042 <UART_SetConfig+0x5a6>
 801001c:	2310      	movs	r3, #16
 801001e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010022:	e00e      	b.n	8010042 <UART_SetConfig+0x5a6>
 8010024:	2320      	movs	r3, #32
 8010026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801002a:	e00a      	b.n	8010042 <UART_SetConfig+0x5a6>
 801002c:	2340      	movs	r3, #64	@ 0x40
 801002e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010032:	e006      	b.n	8010042 <UART_SetConfig+0x5a6>
 8010034:	2380      	movs	r3, #128	@ 0x80
 8010036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801003a:	e002      	b.n	8010042 <UART_SetConfig+0x5a6>
 801003c:	2380      	movs	r3, #128	@ 0x80
 801003e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010042:	697b      	ldr	r3, [r7, #20]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	4a3f      	ldr	r2, [pc, #252]	@ (8010144 <UART_SetConfig+0x6a8>)
 8010048:	4293      	cmp	r3, r2
 801004a:	f040 80f8 	bne.w	801023e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801004e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010052:	2b20      	cmp	r3, #32
 8010054:	dc46      	bgt.n	80100e4 <UART_SetConfig+0x648>
 8010056:	2b02      	cmp	r3, #2
 8010058:	f2c0 8082 	blt.w	8010160 <UART_SetConfig+0x6c4>
 801005c:	3b02      	subs	r3, #2
 801005e:	2b1e      	cmp	r3, #30
 8010060:	d87e      	bhi.n	8010160 <UART_SetConfig+0x6c4>
 8010062:	a201      	add	r2, pc, #4	@ (adr r2, 8010068 <UART_SetConfig+0x5cc>)
 8010064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010068:	080100eb 	.word	0x080100eb
 801006c:	08010161 	.word	0x08010161
 8010070:	080100f3 	.word	0x080100f3
 8010074:	08010161 	.word	0x08010161
 8010078:	08010161 	.word	0x08010161
 801007c:	08010161 	.word	0x08010161
 8010080:	08010103 	.word	0x08010103
 8010084:	08010161 	.word	0x08010161
 8010088:	08010161 	.word	0x08010161
 801008c:	08010161 	.word	0x08010161
 8010090:	08010161 	.word	0x08010161
 8010094:	08010161 	.word	0x08010161
 8010098:	08010161 	.word	0x08010161
 801009c:	08010161 	.word	0x08010161
 80100a0:	08010113 	.word	0x08010113
 80100a4:	08010161 	.word	0x08010161
 80100a8:	08010161 	.word	0x08010161
 80100ac:	08010161 	.word	0x08010161
 80100b0:	08010161 	.word	0x08010161
 80100b4:	08010161 	.word	0x08010161
 80100b8:	08010161 	.word	0x08010161
 80100bc:	08010161 	.word	0x08010161
 80100c0:	08010161 	.word	0x08010161
 80100c4:	08010161 	.word	0x08010161
 80100c8:	08010161 	.word	0x08010161
 80100cc:	08010161 	.word	0x08010161
 80100d0:	08010161 	.word	0x08010161
 80100d4:	08010161 	.word	0x08010161
 80100d8:	08010161 	.word	0x08010161
 80100dc:	08010161 	.word	0x08010161
 80100e0:	08010153 	.word	0x08010153
 80100e4:	2b40      	cmp	r3, #64	@ 0x40
 80100e6:	d037      	beq.n	8010158 <UART_SetConfig+0x6bc>
 80100e8:	e03a      	b.n	8010160 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80100ea:	f7fb fe73 	bl	800bdd4 <HAL_RCCEx_GetD3PCLK1Freq>
 80100ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80100f0:	e03c      	b.n	801016c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80100f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80100f6:	4618      	mov	r0, r3
 80100f8:	f7fb fe82 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80100fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010100:	e034      	b.n	801016c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010102:	f107 0318 	add.w	r3, r7, #24
 8010106:	4618      	mov	r0, r3
 8010108:	f7fb ffce 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801010c:	69fb      	ldr	r3, [r7, #28]
 801010e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010110:	e02c      	b.n	801016c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010112:	4b09      	ldr	r3, [pc, #36]	@ (8010138 <UART_SetConfig+0x69c>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	f003 0320 	and.w	r3, r3, #32
 801011a:	2b00      	cmp	r3, #0
 801011c:	d016      	beq.n	801014c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801011e:	4b06      	ldr	r3, [pc, #24]	@ (8010138 <UART_SetConfig+0x69c>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	08db      	lsrs	r3, r3, #3
 8010124:	f003 0303 	and.w	r3, r3, #3
 8010128:	4a07      	ldr	r2, [pc, #28]	@ (8010148 <UART_SetConfig+0x6ac>)
 801012a:	fa22 f303 	lsr.w	r3, r2, r3
 801012e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010130:	e01c      	b.n	801016c <UART_SetConfig+0x6d0>
 8010132:	bf00      	nop
 8010134:	40011400 	.word	0x40011400
 8010138:	58024400 	.word	0x58024400
 801013c:	40007800 	.word	0x40007800
 8010140:	40007c00 	.word	0x40007c00
 8010144:	58000c00 	.word	0x58000c00
 8010148:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801014c:	4b9d      	ldr	r3, [pc, #628]	@ (80103c4 <UART_SetConfig+0x928>)
 801014e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010150:	e00c      	b.n	801016c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010152:	4b9d      	ldr	r3, [pc, #628]	@ (80103c8 <UART_SetConfig+0x92c>)
 8010154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010156:	e009      	b.n	801016c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010158:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801015c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801015e:	e005      	b.n	801016c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010160:	2300      	movs	r3, #0
 8010162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010164:	2301      	movs	r3, #1
 8010166:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801016a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801016c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801016e:	2b00      	cmp	r3, #0
 8010170:	f000 81de 	beq.w	8010530 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010174:	697b      	ldr	r3, [r7, #20]
 8010176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010178:	4a94      	ldr	r2, [pc, #592]	@ (80103cc <UART_SetConfig+0x930>)
 801017a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801017e:	461a      	mov	r2, r3
 8010180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010182:	fbb3 f3f2 	udiv	r3, r3, r2
 8010186:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010188:	697b      	ldr	r3, [r7, #20]
 801018a:	685a      	ldr	r2, [r3, #4]
 801018c:	4613      	mov	r3, r2
 801018e:	005b      	lsls	r3, r3, #1
 8010190:	4413      	add	r3, r2
 8010192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010194:	429a      	cmp	r2, r3
 8010196:	d305      	bcc.n	80101a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010198:	697b      	ldr	r3, [r7, #20]
 801019a:	685b      	ldr	r3, [r3, #4]
 801019c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801019e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80101a0:	429a      	cmp	r2, r3
 80101a2:	d903      	bls.n	80101ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80101a4:	2301      	movs	r3, #1
 80101a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80101aa:	e1c1      	b.n	8010530 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101ae:	2200      	movs	r2, #0
 80101b0:	60bb      	str	r3, [r7, #8]
 80101b2:	60fa      	str	r2, [r7, #12]
 80101b4:	697b      	ldr	r3, [r7, #20]
 80101b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101b8:	4a84      	ldr	r2, [pc, #528]	@ (80103cc <UART_SetConfig+0x930>)
 80101ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101be:	b29b      	uxth	r3, r3
 80101c0:	2200      	movs	r2, #0
 80101c2:	603b      	str	r3, [r7, #0]
 80101c4:	607a      	str	r2, [r7, #4]
 80101c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80101ce:	f7f0 f883 	bl	80002d8 <__aeabi_uldivmod>
 80101d2:	4602      	mov	r2, r0
 80101d4:	460b      	mov	r3, r1
 80101d6:	4610      	mov	r0, r2
 80101d8:	4619      	mov	r1, r3
 80101da:	f04f 0200 	mov.w	r2, #0
 80101de:	f04f 0300 	mov.w	r3, #0
 80101e2:	020b      	lsls	r3, r1, #8
 80101e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80101e8:	0202      	lsls	r2, r0, #8
 80101ea:	6979      	ldr	r1, [r7, #20]
 80101ec:	6849      	ldr	r1, [r1, #4]
 80101ee:	0849      	lsrs	r1, r1, #1
 80101f0:	2000      	movs	r0, #0
 80101f2:	460c      	mov	r4, r1
 80101f4:	4605      	mov	r5, r0
 80101f6:	eb12 0804 	adds.w	r8, r2, r4
 80101fa:	eb43 0905 	adc.w	r9, r3, r5
 80101fe:	697b      	ldr	r3, [r7, #20]
 8010200:	685b      	ldr	r3, [r3, #4]
 8010202:	2200      	movs	r2, #0
 8010204:	469a      	mov	sl, r3
 8010206:	4693      	mov	fp, r2
 8010208:	4652      	mov	r2, sl
 801020a:	465b      	mov	r3, fp
 801020c:	4640      	mov	r0, r8
 801020e:	4649      	mov	r1, r9
 8010210:	f7f0 f862 	bl	80002d8 <__aeabi_uldivmod>
 8010214:	4602      	mov	r2, r0
 8010216:	460b      	mov	r3, r1
 8010218:	4613      	mov	r3, r2
 801021a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801021c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801021e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010222:	d308      	bcc.n	8010236 <UART_SetConfig+0x79a>
 8010224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801022a:	d204      	bcs.n	8010236 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010232:	60da      	str	r2, [r3, #12]
 8010234:	e17c      	b.n	8010530 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010236:	2301      	movs	r3, #1
 8010238:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801023c:	e178      	b.n	8010530 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	69db      	ldr	r3, [r3, #28]
 8010242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010246:	f040 80c5 	bne.w	80103d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801024a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801024e:	2b20      	cmp	r3, #32
 8010250:	dc48      	bgt.n	80102e4 <UART_SetConfig+0x848>
 8010252:	2b00      	cmp	r3, #0
 8010254:	db7b      	blt.n	801034e <UART_SetConfig+0x8b2>
 8010256:	2b20      	cmp	r3, #32
 8010258:	d879      	bhi.n	801034e <UART_SetConfig+0x8b2>
 801025a:	a201      	add	r2, pc, #4	@ (adr r2, 8010260 <UART_SetConfig+0x7c4>)
 801025c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010260:	080102eb 	.word	0x080102eb
 8010264:	080102f3 	.word	0x080102f3
 8010268:	0801034f 	.word	0x0801034f
 801026c:	0801034f 	.word	0x0801034f
 8010270:	080102fb 	.word	0x080102fb
 8010274:	0801034f 	.word	0x0801034f
 8010278:	0801034f 	.word	0x0801034f
 801027c:	0801034f 	.word	0x0801034f
 8010280:	0801030b 	.word	0x0801030b
 8010284:	0801034f 	.word	0x0801034f
 8010288:	0801034f 	.word	0x0801034f
 801028c:	0801034f 	.word	0x0801034f
 8010290:	0801034f 	.word	0x0801034f
 8010294:	0801034f 	.word	0x0801034f
 8010298:	0801034f 	.word	0x0801034f
 801029c:	0801034f 	.word	0x0801034f
 80102a0:	0801031b 	.word	0x0801031b
 80102a4:	0801034f 	.word	0x0801034f
 80102a8:	0801034f 	.word	0x0801034f
 80102ac:	0801034f 	.word	0x0801034f
 80102b0:	0801034f 	.word	0x0801034f
 80102b4:	0801034f 	.word	0x0801034f
 80102b8:	0801034f 	.word	0x0801034f
 80102bc:	0801034f 	.word	0x0801034f
 80102c0:	0801034f 	.word	0x0801034f
 80102c4:	0801034f 	.word	0x0801034f
 80102c8:	0801034f 	.word	0x0801034f
 80102cc:	0801034f 	.word	0x0801034f
 80102d0:	0801034f 	.word	0x0801034f
 80102d4:	0801034f 	.word	0x0801034f
 80102d8:	0801034f 	.word	0x0801034f
 80102dc:	0801034f 	.word	0x0801034f
 80102e0:	08010341 	.word	0x08010341
 80102e4:	2b40      	cmp	r3, #64	@ 0x40
 80102e6:	d02e      	beq.n	8010346 <UART_SetConfig+0x8aa>
 80102e8:	e031      	b.n	801034e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102ea:	f7f9 fdbd 	bl	8009e68 <HAL_RCC_GetPCLK1Freq>
 80102ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80102f0:	e033      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102f2:	f7f9 fdcf 	bl	8009e94 <HAL_RCC_GetPCLK2Freq>
 80102f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80102f8:	e02f      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80102fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80102fe:	4618      	mov	r0, r3
 8010300:	f7fb fd7e 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010308:	e027      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801030a:	f107 0318 	add.w	r3, r7, #24
 801030e:	4618      	mov	r0, r3
 8010310:	f7fb feca 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010314:	69fb      	ldr	r3, [r7, #28]
 8010316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010318:	e01f      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801031a:	4b2d      	ldr	r3, [pc, #180]	@ (80103d0 <UART_SetConfig+0x934>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f003 0320 	and.w	r3, r3, #32
 8010322:	2b00      	cmp	r3, #0
 8010324:	d009      	beq.n	801033a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010326:	4b2a      	ldr	r3, [pc, #168]	@ (80103d0 <UART_SetConfig+0x934>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	08db      	lsrs	r3, r3, #3
 801032c:	f003 0303 	and.w	r3, r3, #3
 8010330:	4a24      	ldr	r2, [pc, #144]	@ (80103c4 <UART_SetConfig+0x928>)
 8010332:	fa22 f303 	lsr.w	r3, r2, r3
 8010336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010338:	e00f      	b.n	801035a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801033a:	4b22      	ldr	r3, [pc, #136]	@ (80103c4 <UART_SetConfig+0x928>)
 801033c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801033e:	e00c      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010340:	4b21      	ldr	r3, [pc, #132]	@ (80103c8 <UART_SetConfig+0x92c>)
 8010342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010344:	e009      	b.n	801035a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801034a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801034c:	e005      	b.n	801035a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801034e:	2300      	movs	r3, #0
 8010350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010352:	2301      	movs	r3, #1
 8010354:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010358:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801035a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801035c:	2b00      	cmp	r3, #0
 801035e:	f000 80e7 	beq.w	8010530 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010366:	4a19      	ldr	r2, [pc, #100]	@ (80103cc <UART_SetConfig+0x930>)
 8010368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801036c:	461a      	mov	r2, r3
 801036e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010370:	fbb3 f3f2 	udiv	r3, r3, r2
 8010374:	005a      	lsls	r2, r3, #1
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	685b      	ldr	r3, [r3, #4]
 801037a:	085b      	lsrs	r3, r3, #1
 801037c:	441a      	add	r2, r3
 801037e:	697b      	ldr	r3, [r7, #20]
 8010380:	685b      	ldr	r3, [r3, #4]
 8010382:	fbb2 f3f3 	udiv	r3, r2, r3
 8010386:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801038a:	2b0f      	cmp	r3, #15
 801038c:	d916      	bls.n	80103bc <UART_SetConfig+0x920>
 801038e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010394:	d212      	bcs.n	80103bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010398:	b29b      	uxth	r3, r3
 801039a:	f023 030f 	bic.w	r3, r3, #15
 801039e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80103a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103a2:	085b      	lsrs	r3, r3, #1
 80103a4:	b29b      	uxth	r3, r3
 80103a6:	f003 0307 	and.w	r3, r3, #7
 80103aa:	b29a      	uxth	r2, r3
 80103ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80103ae:	4313      	orrs	r3, r2
 80103b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80103b8:	60da      	str	r2, [r3, #12]
 80103ba:	e0b9      	b.n	8010530 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80103bc:	2301      	movs	r3, #1
 80103be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80103c2:	e0b5      	b.n	8010530 <UART_SetConfig+0xa94>
 80103c4:	03d09000 	.word	0x03d09000
 80103c8:	003d0900 	.word	0x003d0900
 80103cc:	080135c4 	.word	0x080135c4
 80103d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80103d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80103d8:	2b20      	cmp	r3, #32
 80103da:	dc49      	bgt.n	8010470 <UART_SetConfig+0x9d4>
 80103dc:	2b00      	cmp	r3, #0
 80103de:	db7c      	blt.n	80104da <UART_SetConfig+0xa3e>
 80103e0:	2b20      	cmp	r3, #32
 80103e2:	d87a      	bhi.n	80104da <UART_SetConfig+0xa3e>
 80103e4:	a201      	add	r2, pc, #4	@ (adr r2, 80103ec <UART_SetConfig+0x950>)
 80103e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103ea:	bf00      	nop
 80103ec:	08010477 	.word	0x08010477
 80103f0:	0801047f 	.word	0x0801047f
 80103f4:	080104db 	.word	0x080104db
 80103f8:	080104db 	.word	0x080104db
 80103fc:	08010487 	.word	0x08010487
 8010400:	080104db 	.word	0x080104db
 8010404:	080104db 	.word	0x080104db
 8010408:	080104db 	.word	0x080104db
 801040c:	08010497 	.word	0x08010497
 8010410:	080104db 	.word	0x080104db
 8010414:	080104db 	.word	0x080104db
 8010418:	080104db 	.word	0x080104db
 801041c:	080104db 	.word	0x080104db
 8010420:	080104db 	.word	0x080104db
 8010424:	080104db 	.word	0x080104db
 8010428:	080104db 	.word	0x080104db
 801042c:	080104a7 	.word	0x080104a7
 8010430:	080104db 	.word	0x080104db
 8010434:	080104db 	.word	0x080104db
 8010438:	080104db 	.word	0x080104db
 801043c:	080104db 	.word	0x080104db
 8010440:	080104db 	.word	0x080104db
 8010444:	080104db 	.word	0x080104db
 8010448:	080104db 	.word	0x080104db
 801044c:	080104db 	.word	0x080104db
 8010450:	080104db 	.word	0x080104db
 8010454:	080104db 	.word	0x080104db
 8010458:	080104db 	.word	0x080104db
 801045c:	080104db 	.word	0x080104db
 8010460:	080104db 	.word	0x080104db
 8010464:	080104db 	.word	0x080104db
 8010468:	080104db 	.word	0x080104db
 801046c:	080104cd 	.word	0x080104cd
 8010470:	2b40      	cmp	r3, #64	@ 0x40
 8010472:	d02e      	beq.n	80104d2 <UART_SetConfig+0xa36>
 8010474:	e031      	b.n	80104da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010476:	f7f9 fcf7 	bl	8009e68 <HAL_RCC_GetPCLK1Freq>
 801047a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801047c:	e033      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801047e:	f7f9 fd09 	bl	8009e94 <HAL_RCC_GetPCLK2Freq>
 8010482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010484:	e02f      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801048a:	4618      	mov	r0, r3
 801048c:	f7fb fcb8 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010494:	e027      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010496:	f107 0318 	add.w	r3, r7, #24
 801049a:	4618      	mov	r0, r3
 801049c:	f7fb fe04 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80104a0:	69fb      	ldr	r3, [r7, #28]
 80104a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104a4:	e01f      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80104a6:	4b2d      	ldr	r3, [pc, #180]	@ (801055c <UART_SetConfig+0xac0>)
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	f003 0320 	and.w	r3, r3, #32
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d009      	beq.n	80104c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80104b2:	4b2a      	ldr	r3, [pc, #168]	@ (801055c <UART_SetConfig+0xac0>)
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	08db      	lsrs	r3, r3, #3
 80104b8:	f003 0303 	and.w	r3, r3, #3
 80104bc:	4a28      	ldr	r2, [pc, #160]	@ (8010560 <UART_SetConfig+0xac4>)
 80104be:	fa22 f303 	lsr.w	r3, r2, r3
 80104c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80104c4:	e00f      	b.n	80104e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80104c6:	4b26      	ldr	r3, [pc, #152]	@ (8010560 <UART_SetConfig+0xac4>)
 80104c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104ca:	e00c      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80104cc:	4b25      	ldr	r3, [pc, #148]	@ (8010564 <UART_SetConfig+0xac8>)
 80104ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104d0:	e009      	b.n	80104e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80104d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104d8:	e005      	b.n	80104e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80104da:	2300      	movs	r3, #0
 80104dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80104de:	2301      	movs	r3, #1
 80104e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80104e4:	bf00      	nop
    }

    if (pclk != 0U)
 80104e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d021      	beq.n	8010530 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80104ec:	697b      	ldr	r3, [r7, #20]
 80104ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104f0:	4a1d      	ldr	r2, [pc, #116]	@ (8010568 <UART_SetConfig+0xacc>)
 80104f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104f6:	461a      	mov	r2, r3
 80104f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	085b      	lsrs	r3, r3, #1
 8010504:	441a      	add	r2, r3
 8010506:	697b      	ldr	r3, [r7, #20]
 8010508:	685b      	ldr	r3, [r3, #4]
 801050a:	fbb2 f3f3 	udiv	r3, r2, r3
 801050e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010512:	2b0f      	cmp	r3, #15
 8010514:	d909      	bls.n	801052a <UART_SetConfig+0xa8e>
 8010516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801051c:	d205      	bcs.n	801052a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801051e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010520:	b29a      	uxth	r2, r3
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	60da      	str	r2, [r3, #12]
 8010528:	e002      	b.n	8010530 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801052a:	2301      	movs	r3, #1
 801052c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010530:	697b      	ldr	r3, [r7, #20]
 8010532:	2201      	movs	r2, #1
 8010534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	2201      	movs	r2, #1
 801053c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	2200      	movs	r2, #0
 8010544:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010546:	697b      	ldr	r3, [r7, #20]
 8010548:	2200      	movs	r2, #0
 801054a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801054c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010550:	4618      	mov	r0, r3
 8010552:	3748      	adds	r7, #72	@ 0x48
 8010554:	46bd      	mov	sp, r7
 8010556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801055a:	bf00      	nop
 801055c:	58024400 	.word	0x58024400
 8010560:	03d09000 	.word	0x03d09000
 8010564:	003d0900 	.word	0x003d0900
 8010568:	080135c4 	.word	0x080135c4

0801056c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801056c:	b480      	push	{r7}
 801056e:	b083      	sub	sp, #12
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010578:	f003 0308 	and.w	r3, r3, #8
 801057c:	2b00      	cmp	r3, #0
 801057e:	d00a      	beq.n	8010596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	685b      	ldr	r3, [r3, #4]
 8010586:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	430a      	orrs	r2, r1
 8010594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801059a:	f003 0301 	and.w	r3, r3, #1
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d00a      	beq.n	80105b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	685b      	ldr	r3, [r3, #4]
 80105a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	430a      	orrs	r2, r1
 80105b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105bc:	f003 0302 	and.w	r3, r3, #2
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d00a      	beq.n	80105da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	685b      	ldr	r3, [r3, #4]
 80105ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	430a      	orrs	r2, r1
 80105d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105de:	f003 0304 	and.w	r3, r3, #4
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d00a      	beq.n	80105fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	430a      	orrs	r2, r1
 80105fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010600:	f003 0310 	and.w	r3, r3, #16
 8010604:	2b00      	cmp	r3, #0
 8010606:	d00a      	beq.n	801061e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	689b      	ldr	r3, [r3, #8]
 801060e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	430a      	orrs	r2, r1
 801061c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010622:	f003 0320 	and.w	r3, r3, #32
 8010626:	2b00      	cmp	r3, #0
 8010628:	d00a      	beq.n	8010640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	689b      	ldr	r3, [r3, #8]
 8010630:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	430a      	orrs	r2, r1
 801063e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010648:	2b00      	cmp	r3, #0
 801064a:	d01a      	beq.n	8010682 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	685b      	ldr	r3, [r3, #4]
 8010652:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	430a      	orrs	r2, r1
 8010660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801066a:	d10a      	bne.n	8010682 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	430a      	orrs	r2, r1
 8010680:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801068a:	2b00      	cmp	r3, #0
 801068c:	d00a      	beq.n	80106a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	430a      	orrs	r2, r1
 80106a2:	605a      	str	r2, [r3, #4]
  }
}
 80106a4:	bf00      	nop
 80106a6:	370c      	adds	r7, #12
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr

080106b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b098      	sub	sp, #96	@ 0x60
 80106b4:	af02      	add	r7, sp, #8
 80106b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	2200      	movs	r2, #0
 80106bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80106c0:	f7f1 ff04 	bl	80024cc <HAL_GetTick>
 80106c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	f003 0308 	and.w	r3, r3, #8
 80106d0:	2b08      	cmp	r3, #8
 80106d2:	d12f      	bne.n	8010734 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80106d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80106d8:	9300      	str	r3, [sp, #0]
 80106da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80106dc:	2200      	movs	r2, #0
 80106de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80106e2:	6878      	ldr	r0, [r7, #4]
 80106e4:	f000 f88e 	bl	8010804 <UART_WaitOnFlagUntilTimeout>
 80106e8:	4603      	mov	r3, r0
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d022      	beq.n	8010734 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f6:	e853 3f00 	ldrex	r3, [r3]
 80106fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80106fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010702:	653b      	str	r3, [r7, #80]	@ 0x50
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	461a      	mov	r2, r3
 801070a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801070c:	647b      	str	r3, [r7, #68]	@ 0x44
 801070e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010710:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010714:	e841 2300 	strex	r3, r2, [r1]
 8010718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801071a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801071c:	2b00      	cmp	r3, #0
 801071e:	d1e6      	bne.n	80106ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2220      	movs	r2, #32
 8010724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	2200      	movs	r2, #0
 801072c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010730:	2303      	movs	r3, #3
 8010732:	e063      	b.n	80107fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	f003 0304 	and.w	r3, r3, #4
 801073e:	2b04      	cmp	r3, #4
 8010740:	d149      	bne.n	80107d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010742:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010746:	9300      	str	r3, [sp, #0]
 8010748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801074a:	2200      	movs	r2, #0
 801074c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010750:	6878      	ldr	r0, [r7, #4]
 8010752:	f000 f857 	bl	8010804 <UART_WaitOnFlagUntilTimeout>
 8010756:	4603      	mov	r3, r0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d03c      	beq.n	80107d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010764:	e853 3f00 	ldrex	r3, [r3]
 8010768:	623b      	str	r3, [r7, #32]
   return(result);
 801076a:	6a3b      	ldr	r3, [r7, #32]
 801076c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010770:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	461a      	mov	r2, r3
 8010778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801077a:	633b      	str	r3, [r7, #48]	@ 0x30
 801077c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801077e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010782:	e841 2300 	strex	r3, r2, [r1]
 8010786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801078a:	2b00      	cmp	r3, #0
 801078c:	d1e6      	bne.n	801075c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	3308      	adds	r3, #8
 8010794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	e853 3f00 	ldrex	r3, [r3]
 801079c:	60fb      	str	r3, [r7, #12]
   return(result);
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	f023 0301 	bic.w	r3, r3, #1
 80107a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	3308      	adds	r3, #8
 80107ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107ae:	61fa      	str	r2, [r7, #28]
 80107b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107b2:	69b9      	ldr	r1, [r7, #24]
 80107b4:	69fa      	ldr	r2, [r7, #28]
 80107b6:	e841 2300 	strex	r3, r2, [r1]
 80107ba:	617b      	str	r3, [r7, #20]
   return(result);
 80107bc:	697b      	ldr	r3, [r7, #20]
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d1e5      	bne.n	801078e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2220      	movs	r2, #32
 80107c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	2200      	movs	r2, #0
 80107ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80107d2:	2303      	movs	r3, #3
 80107d4:	e012      	b.n	80107fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2220      	movs	r2, #32
 80107da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	2220      	movs	r2, #32
 80107e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2200      	movs	r2, #0
 80107ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2200      	movs	r2, #0
 80107f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2200      	movs	r2, #0
 80107f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80107fa:	2300      	movs	r3, #0
}
 80107fc:	4618      	mov	r0, r3
 80107fe:	3758      	adds	r7, #88	@ 0x58
 8010800:	46bd      	mov	sp, r7
 8010802:	bd80      	pop	{r7, pc}

08010804 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b084      	sub	sp, #16
 8010808:	af00      	add	r7, sp, #0
 801080a:	60f8      	str	r0, [r7, #12]
 801080c:	60b9      	str	r1, [r7, #8]
 801080e:	603b      	str	r3, [r7, #0]
 8010810:	4613      	mov	r3, r2
 8010812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010814:	e04f      	b.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010816:	69bb      	ldr	r3, [r7, #24]
 8010818:	f1b3 3fff 	cmp.w	r3, #4294967295
 801081c:	d04b      	beq.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801081e:	f7f1 fe55 	bl	80024cc <HAL_GetTick>
 8010822:	4602      	mov	r2, r0
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	1ad3      	subs	r3, r2, r3
 8010828:	69ba      	ldr	r2, [r7, #24]
 801082a:	429a      	cmp	r2, r3
 801082c:	d302      	bcc.n	8010834 <UART_WaitOnFlagUntilTimeout+0x30>
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d101      	bne.n	8010838 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010834:	2303      	movs	r3, #3
 8010836:	e04e      	b.n	80108d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	f003 0304 	and.w	r3, r3, #4
 8010842:	2b00      	cmp	r3, #0
 8010844:	d037      	beq.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	2b80      	cmp	r3, #128	@ 0x80
 801084a:	d034      	beq.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	2b40      	cmp	r3, #64	@ 0x40
 8010850:	d031      	beq.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	69db      	ldr	r3, [r3, #28]
 8010858:	f003 0308 	and.w	r3, r3, #8
 801085c:	2b08      	cmp	r3, #8
 801085e:	d110      	bne.n	8010882 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	2208      	movs	r2, #8
 8010866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010868:	68f8      	ldr	r0, [r7, #12]
 801086a:	f000 f839 	bl	80108e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	2208      	movs	r2, #8
 8010872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	2200      	movs	r2, #0
 801087a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801087e:	2301      	movs	r3, #1
 8010880:	e029      	b.n	80108d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	69db      	ldr	r3, [r3, #28]
 8010888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801088c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010890:	d111      	bne.n	80108b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801089a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801089c:	68f8      	ldr	r0, [r7, #12]
 801089e:	f000 f81f 	bl	80108e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	2220      	movs	r2, #32
 80108a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2200      	movs	r2, #0
 80108ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80108b2:	2303      	movs	r3, #3
 80108b4:	e00f      	b.n	80108d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	69da      	ldr	r2, [r3, #28]
 80108bc:	68bb      	ldr	r3, [r7, #8]
 80108be:	4013      	ands	r3, r2
 80108c0:	68ba      	ldr	r2, [r7, #8]
 80108c2:	429a      	cmp	r2, r3
 80108c4:	bf0c      	ite	eq
 80108c6:	2301      	moveq	r3, #1
 80108c8:	2300      	movne	r3, #0
 80108ca:	b2db      	uxtb	r3, r3
 80108cc:	461a      	mov	r2, r3
 80108ce:	79fb      	ldrb	r3, [r7, #7]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d0a0      	beq.n	8010816 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80108d4:	2300      	movs	r3, #0
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3710      	adds	r7, #16
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}
	...

080108e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80108e0:	b480      	push	{r7}
 80108e2:	b095      	sub	sp, #84	@ 0x54
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108f0:	e853 3f00 	ldrex	r3, [r3]
 80108f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80108f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80108fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	461a      	mov	r2, r3
 8010904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010906:	643b      	str	r3, [r7, #64]	@ 0x40
 8010908:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801090a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801090c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801090e:	e841 2300 	strex	r3, r2, [r1]
 8010912:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010916:	2b00      	cmp	r3, #0
 8010918:	d1e6      	bne.n	80108e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	3308      	adds	r3, #8
 8010920:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010922:	6a3b      	ldr	r3, [r7, #32]
 8010924:	e853 3f00 	ldrex	r3, [r3]
 8010928:	61fb      	str	r3, [r7, #28]
   return(result);
 801092a:	69fa      	ldr	r2, [r7, #28]
 801092c:	4b1e      	ldr	r3, [pc, #120]	@ (80109a8 <UART_EndRxTransfer+0xc8>)
 801092e:	4013      	ands	r3, r2
 8010930:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	3308      	adds	r3, #8
 8010938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801093a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801093c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801093e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010942:	e841 2300 	strex	r3, r2, [r1]
 8010946:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801094a:	2b00      	cmp	r3, #0
 801094c:	d1e5      	bne.n	801091a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010952:	2b01      	cmp	r3, #1
 8010954:	d118      	bne.n	8010988 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	e853 3f00 	ldrex	r3, [r3]
 8010962:	60bb      	str	r3, [r7, #8]
   return(result);
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	f023 0310 	bic.w	r3, r3, #16
 801096a:	647b      	str	r3, [r7, #68]	@ 0x44
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	461a      	mov	r2, r3
 8010972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010974:	61bb      	str	r3, [r7, #24]
 8010976:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010978:	6979      	ldr	r1, [r7, #20]
 801097a:	69ba      	ldr	r2, [r7, #24]
 801097c:	e841 2300 	strex	r3, r2, [r1]
 8010980:	613b      	str	r3, [r7, #16]
   return(result);
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	2b00      	cmp	r3, #0
 8010986:	d1e6      	bne.n	8010956 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2220      	movs	r2, #32
 801098c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2200      	movs	r2, #0
 8010994:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	2200      	movs	r2, #0
 801099a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801099c:	bf00      	nop
 801099e:	3754      	adds	r7, #84	@ 0x54
 80109a0:	46bd      	mov	sp, r7
 80109a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a6:	4770      	bx	lr
 80109a8:	effffffe 	.word	0xeffffffe

080109ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80109ac:	b480      	push	{r7}
 80109ae:	b085      	sub	sp, #20
 80109b0:	af00      	add	r7, sp, #0
 80109b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d101      	bne.n	80109c2 <HAL_UARTEx_DisableFifoMode+0x16>
 80109be:	2302      	movs	r3, #2
 80109c0:	e027      	b.n	8010a12 <HAL_UARTEx_DisableFifoMode+0x66>
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2201      	movs	r2, #1
 80109c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2224      	movs	r2, #36	@ 0x24
 80109ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	681a      	ldr	r2, [r3, #0]
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	f022 0201 	bic.w	r2, r2, #1
 80109e8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80109f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	2200      	movs	r2, #0
 80109f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	68fa      	ldr	r2, [r7, #12]
 80109fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2220      	movs	r2, #32
 8010a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a10:	2300      	movs	r3, #0
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3714      	adds	r7, #20
 8010a16:	46bd      	mov	sp, r7
 8010a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1c:	4770      	bx	lr

08010a1e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a1e:	b580      	push	{r7, lr}
 8010a20:	b084      	sub	sp, #16
 8010a22:	af00      	add	r7, sp, #0
 8010a24:	6078      	str	r0, [r7, #4]
 8010a26:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a2e:	2b01      	cmp	r3, #1
 8010a30:	d101      	bne.n	8010a36 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010a32:	2302      	movs	r3, #2
 8010a34:	e02d      	b.n	8010a92 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	2201      	movs	r2, #1
 8010a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2224      	movs	r2, #36	@ 0x24
 8010a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	681a      	ldr	r2, [r3, #0]
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	f022 0201 	bic.w	r2, r2, #1
 8010a5c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	689b      	ldr	r3, [r3, #8]
 8010a64:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	683a      	ldr	r2, [r7, #0]
 8010a6e:	430a      	orrs	r2, r1
 8010a70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f000 f850 	bl	8010b18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	68fa      	ldr	r2, [r7, #12]
 8010a7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	2220      	movs	r2, #32
 8010a84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a90:	2300      	movs	r3, #0
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	3710      	adds	r7, #16
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}

08010a9a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a9a:	b580      	push	{r7, lr}
 8010a9c:	b084      	sub	sp, #16
 8010a9e:	af00      	add	r7, sp, #0
 8010aa0:	6078      	str	r0, [r7, #4]
 8010aa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010aaa:	2b01      	cmp	r3, #1
 8010aac:	d101      	bne.n	8010ab2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010aae:	2302      	movs	r3, #2
 8010ab0:	e02d      	b.n	8010b0e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	2201      	movs	r2, #1
 8010ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	2224      	movs	r2, #36	@ 0x24
 8010abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	681a      	ldr	r2, [r3, #0]
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	f022 0201 	bic.w	r2, r2, #1
 8010ad8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	689b      	ldr	r3, [r3, #8]
 8010ae0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	683a      	ldr	r2, [r7, #0]
 8010aea:	430a      	orrs	r2, r1
 8010aec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f000 f812 	bl	8010b18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	68fa      	ldr	r2, [r7, #12]
 8010afa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2220      	movs	r2, #32
 8010b00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	2200      	movs	r2, #0
 8010b08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010b0c:	2300      	movs	r3, #0
}
 8010b0e:	4618      	mov	r0, r3
 8010b10:	3710      	adds	r7, #16
 8010b12:	46bd      	mov	sp, r7
 8010b14:	bd80      	pop	{r7, pc}
	...

08010b18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010b18:	b480      	push	{r7}
 8010b1a:	b085      	sub	sp, #20
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d108      	bne.n	8010b3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	2201      	movs	r2, #1
 8010b2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	2201      	movs	r2, #1
 8010b34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010b38:	e031      	b.n	8010b9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010b3a:	2310      	movs	r3, #16
 8010b3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010b3e:	2310      	movs	r3, #16
 8010b40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	689b      	ldr	r3, [r3, #8]
 8010b48:	0e5b      	lsrs	r3, r3, #25
 8010b4a:	b2db      	uxtb	r3, r3
 8010b4c:	f003 0307 	and.w	r3, r3, #7
 8010b50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	689b      	ldr	r3, [r3, #8]
 8010b58:	0f5b      	lsrs	r3, r3, #29
 8010b5a:	b2db      	uxtb	r3, r3
 8010b5c:	f003 0307 	and.w	r3, r3, #7
 8010b60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b62:	7bbb      	ldrb	r3, [r7, #14]
 8010b64:	7b3a      	ldrb	r2, [r7, #12]
 8010b66:	4911      	ldr	r1, [pc, #68]	@ (8010bac <UARTEx_SetNbDataToProcess+0x94>)
 8010b68:	5c8a      	ldrb	r2, [r1, r2]
 8010b6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010b6e:	7b3a      	ldrb	r2, [r7, #12]
 8010b70:	490f      	ldr	r1, [pc, #60]	@ (8010bb0 <UARTEx_SetNbDataToProcess+0x98>)
 8010b72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010b74:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b78:	b29a      	uxth	r2, r3
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b80:	7bfb      	ldrb	r3, [r7, #15]
 8010b82:	7b7a      	ldrb	r2, [r7, #13]
 8010b84:	4909      	ldr	r1, [pc, #36]	@ (8010bac <UARTEx_SetNbDataToProcess+0x94>)
 8010b86:	5c8a      	ldrb	r2, [r1, r2]
 8010b88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010b8c:	7b7a      	ldrb	r2, [r7, #13]
 8010b8e:	4908      	ldr	r1, [pc, #32]	@ (8010bb0 <UARTEx_SetNbDataToProcess+0x98>)
 8010b90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b92:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b96:	b29a      	uxth	r2, r3
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010b9e:	bf00      	nop
 8010ba0:	3714      	adds	r7, #20
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba8:	4770      	bx	lr
 8010baa:	bf00      	nop
 8010bac:	080135dc 	.word	0x080135dc
 8010bb0:	080135e4 	.word	0x080135e4

08010bb4 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8010bb4:	b580      	push	{r7, lr}
 8010bb6:	b082      	sub	sp, #8
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d101      	bne.n	8010bc6 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8010bc2:	2301      	movs	r3, #1
 8010bc4:	e03c      	b.n	8010c40 <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8010bcc:	b2db      	uxtb	r3, r3
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d106      	bne.n	8010be0 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f7f1 f960 	bl	8001ea0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	2202      	movs	r2, #2
 8010be4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	681a      	ldr	r2, [r3, #0]
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f022 0201 	bic.w	r2, r2, #1
 8010bf6:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 8010bf8:	6878      	ldr	r0, [r7, #4]
 8010bfa:	f000 f85b 	bl	8010cb4 <USART_SetConfig>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b01      	cmp	r3, #1
 8010c02:	d101      	bne.n	8010c08 <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 8010c04:	2301      	movs	r3, #1
 8010c06:	e01b      	b.n	8010c40 <HAL_USART_Init+0x8c>

  /* In Synchronous SPI mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	685a      	ldr	r2, [r3, #4]
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8010c16:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	689a      	ldr	r2, [r3, #8]
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010c26:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	681a      	ldr	r2, [r3, #0]
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f042 0201 	orr.w	r2, r2, #1
 8010c36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8010c38:	6878      	ldr	r0, [r7, #4]
 8010c3a:	f000 fd2b 	bl	8011694 <USART_CheckIdleState>
 8010c3e:	4603      	mov	r3, r0
}
 8010c40:	4618      	mov	r0, r3
 8010c42:	3708      	adds	r7, #8
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}

08010c48 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b084      	sub	sp, #16
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	60f8      	str	r0, [r7, #12]
 8010c50:	60b9      	str	r1, [r7, #8]
 8010c52:	603b      	str	r3, [r7, #0]
 8010c54:	4613      	mov	r3, r2
 8010c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8010c58:	e018      	b.n	8010c8c <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010c5a:	69bb      	ldr	r3, [r7, #24]
 8010c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c60:	d014      	beq.n	8010c8c <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010c62:	f7f1 fc33 	bl	80024cc <HAL_GetTick>
 8010c66:	4602      	mov	r2, r0
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	1ad3      	subs	r3, r2, r3
 8010c6c:	69ba      	ldr	r2, [r7, #24]
 8010c6e:	429a      	cmp	r2, r3
 8010c70:	d302      	bcc.n	8010c78 <USART_WaitOnFlagUntilTimeout+0x30>
 8010c72:	69bb      	ldr	r3, [r7, #24]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d109      	bne.n	8010c8c <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	2201      	movs	r2, #1
 8010c7c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	2200      	movs	r2, #0
 8010c84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8010c88:	2303      	movs	r3, #3
 8010c8a:	e00f      	b.n	8010cac <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	69da      	ldr	r2, [r3, #28]
 8010c92:	68bb      	ldr	r3, [r7, #8]
 8010c94:	4013      	ands	r3, r2
 8010c96:	68ba      	ldr	r2, [r7, #8]
 8010c98:	429a      	cmp	r2, r3
 8010c9a:	bf0c      	ite	eq
 8010c9c:	2301      	moveq	r3, #1
 8010c9e:	2300      	movne	r3, #0
 8010ca0:	b2db      	uxtb	r3, r3
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	79fb      	ldrb	r3, [r7, #7]
 8010ca6:	429a      	cmp	r2, r3
 8010ca8:	d0d7      	beq.n	8010c5a <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010caa:	2300      	movs	r3, #0
}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3710      	adds	r7, #16
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}

08010cb4 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b08e      	sub	sp, #56	@ 0x38
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	689a      	ldr	r2, [r3, #8]
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	691b      	ldr	r3, [r3, #16]
 8010cce:	431a      	orrs	r2, r3
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	695b      	ldr	r3, [r3, #20]
 8010cd4:	4313      	orrs	r3, r2
 8010cd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	681a      	ldr	r2, [r3, #0]
 8010ce2:	4bc9      	ldr	r3, [pc, #804]	@ (8011008 <USART_SetConfig+0x354>)
 8010ce4:	4013      	ands	r3, r2
 8010ce6:	687a      	ldr	r2, [r7, #4]
 8010ce8:	6812      	ldr	r2, [r2, #0]
 8010cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010cec:	430b      	orrs	r3, r1
 8010cee:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in USART Synchronous SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8010cf0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	6a1b      	ldr	r3, [r3, #32]
 8010cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cfc:	4313      	orrs	r3, r2
 8010cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	699a      	ldr	r2, [r3, #24]
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	69db      	ldr	r3, [r3, #28]
 8010d08:	4313      	orrs	r3, r2
 8010d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d0c:	4313      	orrs	r3, r2
 8010d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	68db      	ldr	r3, [r3, #12]
 8010d14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d16:	4313      	orrs	r3, r2
 8010d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	685a      	ldr	r2, [r3, #4]
 8010d20:	4bba      	ldr	r3, [pc, #744]	@ (801100c <USART_SetConfig+0x358>)
 8010d22:	4013      	ands	r3, r2
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	6812      	ldr	r2, [r2, #0]
 8010d28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010d2a:	430b      	orrs	r3, r1
 8010d2c:	6053      	str	r3, [r2, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d34:	f023 010f 	bic.w	r1, r3, #15
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	430a      	orrs	r2, r1
 8010d42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	4ab1      	ldr	r2, [pc, #708]	@ (8011010 <USART_SetConfig+0x35c>)
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d176      	bne.n	8010e3c <USART_SetConfig+0x188>
 8010d4e:	4bb1      	ldr	r3, [pc, #708]	@ (8011014 <USART_SetConfig+0x360>)
 8010d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010d56:	2b28      	cmp	r3, #40	@ 0x28
 8010d58:	d86c      	bhi.n	8010e34 <USART_SetConfig+0x180>
 8010d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8010d60 <USART_SetConfig+0xac>)
 8010d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d60:	08010e05 	.word	0x08010e05
 8010d64:	08010e35 	.word	0x08010e35
 8010d68:	08010e35 	.word	0x08010e35
 8010d6c:	08010e35 	.word	0x08010e35
 8010d70:	08010e35 	.word	0x08010e35
 8010d74:	08010e35 	.word	0x08010e35
 8010d78:	08010e35 	.word	0x08010e35
 8010d7c:	08010e35 	.word	0x08010e35
 8010d80:	08010e0d 	.word	0x08010e0d
 8010d84:	08010e35 	.word	0x08010e35
 8010d88:	08010e35 	.word	0x08010e35
 8010d8c:	08010e35 	.word	0x08010e35
 8010d90:	08010e35 	.word	0x08010e35
 8010d94:	08010e35 	.word	0x08010e35
 8010d98:	08010e35 	.word	0x08010e35
 8010d9c:	08010e35 	.word	0x08010e35
 8010da0:	08010e15 	.word	0x08010e15
 8010da4:	08010e35 	.word	0x08010e35
 8010da8:	08010e35 	.word	0x08010e35
 8010dac:	08010e35 	.word	0x08010e35
 8010db0:	08010e35 	.word	0x08010e35
 8010db4:	08010e35 	.word	0x08010e35
 8010db8:	08010e35 	.word	0x08010e35
 8010dbc:	08010e35 	.word	0x08010e35
 8010dc0:	08010e1d 	.word	0x08010e1d
 8010dc4:	08010e35 	.word	0x08010e35
 8010dc8:	08010e35 	.word	0x08010e35
 8010dcc:	08010e35 	.word	0x08010e35
 8010dd0:	08010e35 	.word	0x08010e35
 8010dd4:	08010e35 	.word	0x08010e35
 8010dd8:	08010e35 	.word	0x08010e35
 8010ddc:	08010e35 	.word	0x08010e35
 8010de0:	08010e25 	.word	0x08010e25
 8010de4:	08010e35 	.word	0x08010e35
 8010de8:	08010e35 	.word	0x08010e35
 8010dec:	08010e35 	.word	0x08010e35
 8010df0:	08010e35 	.word	0x08010e35
 8010df4:	08010e35 	.word	0x08010e35
 8010df8:	08010e35 	.word	0x08010e35
 8010dfc:	08010e35 	.word	0x08010e35
 8010e00:	08010e2d 	.word	0x08010e2d
 8010e04:	2301      	movs	r3, #1
 8010e06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e0a:	e112      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e0c:	2302      	movs	r3, #2
 8010e0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e12:	e10e      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e14:	2304      	movs	r3, #4
 8010e16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e1a:	e10a      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e1c:	2308      	movs	r3, #8
 8010e1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e22:	e106      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e24:	2310      	movs	r3, #16
 8010e26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e2a:	e102      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e2c:	2320      	movs	r3, #32
 8010e2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e32:	e0fe      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e34:	2340      	movs	r3, #64	@ 0x40
 8010e36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e3a:	e0fa      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	4a75      	ldr	r2, [pc, #468]	@ (8011018 <USART_SetConfig+0x364>)
 8010e42:	4293      	cmp	r3, r2
 8010e44:	d130      	bne.n	8010ea8 <USART_SetConfig+0x1f4>
 8010e46:	4b73      	ldr	r3, [pc, #460]	@ (8011014 <USART_SetConfig+0x360>)
 8010e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e4a:	f003 0307 	and.w	r3, r3, #7
 8010e4e:	2b05      	cmp	r3, #5
 8010e50:	d826      	bhi.n	8010ea0 <USART_SetConfig+0x1ec>
 8010e52:	a201      	add	r2, pc, #4	@ (adr r2, 8010e58 <USART_SetConfig+0x1a4>)
 8010e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e58:	08010e71 	.word	0x08010e71
 8010e5c:	08010e79 	.word	0x08010e79
 8010e60:	08010e81 	.word	0x08010e81
 8010e64:	08010e89 	.word	0x08010e89
 8010e68:	08010e91 	.word	0x08010e91
 8010e6c:	08010e99 	.word	0x08010e99
 8010e70:	2300      	movs	r3, #0
 8010e72:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e76:	e0dc      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e78:	2302      	movs	r3, #2
 8010e7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e7e:	e0d8      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e80:	2304      	movs	r3, #4
 8010e82:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e86:	e0d4      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e88:	2308      	movs	r3, #8
 8010e8a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e8e:	e0d0      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e90:	2310      	movs	r3, #16
 8010e92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e96:	e0cc      	b.n	8011032 <USART_SetConfig+0x37e>
 8010e98:	2320      	movs	r3, #32
 8010e9a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e9e:	e0c8      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ea0:	2340      	movs	r3, #64	@ 0x40
 8010ea2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010ea6:	e0c4      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	4a5b      	ldr	r2, [pc, #364]	@ (801101c <USART_SetConfig+0x368>)
 8010eae:	4293      	cmp	r3, r2
 8010eb0:	d130      	bne.n	8010f14 <USART_SetConfig+0x260>
 8010eb2:	4b58      	ldr	r3, [pc, #352]	@ (8011014 <USART_SetConfig+0x360>)
 8010eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010eb6:	f003 0307 	and.w	r3, r3, #7
 8010eba:	2b05      	cmp	r3, #5
 8010ebc:	d826      	bhi.n	8010f0c <USART_SetConfig+0x258>
 8010ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8010ec4 <USART_SetConfig+0x210>)
 8010ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ec4:	08010edd 	.word	0x08010edd
 8010ec8:	08010ee5 	.word	0x08010ee5
 8010ecc:	08010eed 	.word	0x08010eed
 8010ed0:	08010ef5 	.word	0x08010ef5
 8010ed4:	08010efd 	.word	0x08010efd
 8010ed8:	08010f05 	.word	0x08010f05
 8010edc:	2300      	movs	r3, #0
 8010ede:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010ee2:	e0a6      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ee4:	2302      	movs	r3, #2
 8010ee6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010eea:	e0a2      	b.n	8011032 <USART_SetConfig+0x37e>
 8010eec:	2304      	movs	r3, #4
 8010eee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010ef2:	e09e      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ef4:	2308      	movs	r3, #8
 8010ef6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010efa:	e09a      	b.n	8011032 <USART_SetConfig+0x37e>
 8010efc:	2310      	movs	r3, #16
 8010efe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010f02:	e096      	b.n	8011032 <USART_SetConfig+0x37e>
 8010f04:	2320      	movs	r3, #32
 8010f06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010f0a:	e092      	b.n	8011032 <USART_SetConfig+0x37e>
 8010f0c:	2340      	movs	r3, #64	@ 0x40
 8010f0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010f12:	e08e      	b.n	8011032 <USART_SetConfig+0x37e>
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	4a41      	ldr	r2, [pc, #260]	@ (8011020 <USART_SetConfig+0x36c>)
 8010f1a:	4293      	cmp	r3, r2
 8010f1c:	f040 8086 	bne.w	801102c <USART_SetConfig+0x378>
 8010f20:	4b3c      	ldr	r3, [pc, #240]	@ (8011014 <USART_SetConfig+0x360>)
 8010f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010f28:	2b28      	cmp	r3, #40	@ 0x28
 8010f2a:	d87b      	bhi.n	8011024 <USART_SetConfig+0x370>
 8010f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8010f34 <USART_SetConfig+0x280>)
 8010f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f32:	bf00      	nop
 8010f34:	08010fd9 	.word	0x08010fd9
 8010f38:	08011025 	.word	0x08011025
 8010f3c:	08011025 	.word	0x08011025
 8010f40:	08011025 	.word	0x08011025
 8010f44:	08011025 	.word	0x08011025
 8010f48:	08011025 	.word	0x08011025
 8010f4c:	08011025 	.word	0x08011025
 8010f50:	08011025 	.word	0x08011025
 8010f54:	08010fe1 	.word	0x08010fe1
 8010f58:	08011025 	.word	0x08011025
 8010f5c:	08011025 	.word	0x08011025
 8010f60:	08011025 	.word	0x08011025
 8010f64:	08011025 	.word	0x08011025
 8010f68:	08011025 	.word	0x08011025
 8010f6c:	08011025 	.word	0x08011025
 8010f70:	08011025 	.word	0x08011025
 8010f74:	08010fe9 	.word	0x08010fe9
 8010f78:	08011025 	.word	0x08011025
 8010f7c:	08011025 	.word	0x08011025
 8010f80:	08011025 	.word	0x08011025
 8010f84:	08011025 	.word	0x08011025
 8010f88:	08011025 	.word	0x08011025
 8010f8c:	08011025 	.word	0x08011025
 8010f90:	08011025 	.word	0x08011025
 8010f94:	08010ff1 	.word	0x08010ff1
 8010f98:	08011025 	.word	0x08011025
 8010f9c:	08011025 	.word	0x08011025
 8010fa0:	08011025 	.word	0x08011025
 8010fa4:	08011025 	.word	0x08011025
 8010fa8:	08011025 	.word	0x08011025
 8010fac:	08011025 	.word	0x08011025
 8010fb0:	08011025 	.word	0x08011025
 8010fb4:	08010ff9 	.word	0x08010ff9
 8010fb8:	08011025 	.word	0x08011025
 8010fbc:	08011025 	.word	0x08011025
 8010fc0:	08011025 	.word	0x08011025
 8010fc4:	08011025 	.word	0x08011025
 8010fc8:	08011025 	.word	0x08011025
 8010fcc:	08011025 	.word	0x08011025
 8010fd0:	08011025 	.word	0x08011025
 8010fd4:	08011001 	.word	0x08011001
 8010fd8:	2301      	movs	r3, #1
 8010fda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010fde:	e028      	b.n	8011032 <USART_SetConfig+0x37e>
 8010fe0:	2302      	movs	r3, #2
 8010fe2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010fe6:	e024      	b.n	8011032 <USART_SetConfig+0x37e>
 8010fe8:	2304      	movs	r3, #4
 8010fea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010fee:	e020      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ff0:	2308      	movs	r3, #8
 8010ff2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010ff6:	e01c      	b.n	8011032 <USART_SetConfig+0x37e>
 8010ff8:	2310      	movs	r3, #16
 8010ffa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010ffe:	e018      	b.n	8011032 <USART_SetConfig+0x37e>
 8011000:	2320      	movs	r3, #32
 8011002:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011006:	e014      	b.n	8011032 <USART_SetConfig+0x37e>
 8011008:	cfff69f3 	.word	0xcfff69f3
 801100c:	ffffc0f6 	.word	0xffffc0f6
 8011010:	40011000 	.word	0x40011000
 8011014:	58024400 	.word	0x58024400
 8011018:	40004400 	.word	0x40004400
 801101c:	40004800 	.word	0x40004800
 8011020:	40011400 	.word	0x40011400
 8011024:	2340      	movs	r3, #64	@ 0x40
 8011026:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801102a:	e002      	b.n	8011032 <USART_SetConfig+0x37e>
 801102c:	2340      	movs	r3, #64	@ 0x40
 801102e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  switch (clocksource)
 8011032:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011036:	2b20      	cmp	r3, #32
 8011038:	f200 82f9 	bhi.w	801162e <USART_SetConfig+0x97a>
 801103c:	a201      	add	r2, pc, #4	@ (adr r2, 8011044 <USART_SetConfig+0x390>)
 801103e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011042:	bf00      	nop
 8011044:	080110c9 	.word	0x080110c9
 8011048:	08011173 	.word	0x08011173
 801104c:	0801121d 	.word	0x0801121d
 8011050:	0801162f 	.word	0x0801162f
 8011054:	080112cb 	.word	0x080112cb
 8011058:	0801162f 	.word	0x0801162f
 801105c:	0801162f 	.word	0x0801162f
 8011060:	0801162f 	.word	0x0801162f
 8011064:	08011379 	.word	0x08011379
 8011068:	0801162f 	.word	0x0801162f
 801106c:	0801162f 	.word	0x0801162f
 8011070:	0801162f 	.word	0x0801162f
 8011074:	0801162f 	.word	0x0801162f
 8011078:	0801162f 	.word	0x0801162f
 801107c:	0801162f 	.word	0x0801162f
 8011080:	0801162f 	.word	0x0801162f
 8011084:	080114d9 	.word	0x080114d9
 8011088:	0801162f 	.word	0x0801162f
 801108c:	0801162f 	.word	0x0801162f
 8011090:	0801162f 	.word	0x0801162f
 8011094:	0801162f 	.word	0x0801162f
 8011098:	0801162f 	.word	0x0801162f
 801109c:	0801162f 	.word	0x0801162f
 80110a0:	0801162f 	.word	0x0801162f
 80110a4:	0801162f 	.word	0x0801162f
 80110a8:	0801162f 	.word	0x0801162f
 80110ac:	0801162f 	.word	0x0801162f
 80110b0:	0801162f 	.word	0x0801162f
 80110b4:	0801162f 	.word	0x0801162f
 80110b8:	0801162f 	.word	0x0801162f
 80110bc:	0801162f 	.word	0x0801162f
 80110c0:	0801162f 	.word	0x0801162f
 80110c4:	08011589 	.word	0x08011589
  {
    case USART_CLOCKSOURCE_D2PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 80110c8:	f7f8 fece 	bl	8009e68 <HAL_RCC_GetPCLK1Freq>
 80110cc:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d03e      	beq.n	8011154 <USART_SetConfig+0x4a0>
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110da:	2b01      	cmp	r3, #1
 80110dc:	d038      	beq.n	8011150 <USART_SetConfig+0x49c>
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110e2:	2b02      	cmp	r3, #2
 80110e4:	d032      	beq.n	801114c <USART_SetConfig+0x498>
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110ea:	2b03      	cmp	r3, #3
 80110ec:	d02c      	beq.n	8011148 <USART_SetConfig+0x494>
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110f2:	2b04      	cmp	r3, #4
 80110f4:	d026      	beq.n	8011144 <USART_SetConfig+0x490>
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110fa:	2b05      	cmp	r3, #5
 80110fc:	d020      	beq.n	8011140 <USART_SetConfig+0x48c>
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011102:	2b06      	cmp	r3, #6
 8011104:	d01a      	beq.n	801113c <USART_SetConfig+0x488>
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801110a:	2b07      	cmp	r3, #7
 801110c:	d014      	beq.n	8011138 <USART_SetConfig+0x484>
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011112:	2b08      	cmp	r3, #8
 8011114:	d00e      	beq.n	8011134 <USART_SetConfig+0x480>
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801111a:	2b09      	cmp	r3, #9
 801111c:	d008      	beq.n	8011130 <USART_SetConfig+0x47c>
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011122:	2b0a      	cmp	r3, #10
 8011124:	d101      	bne.n	801112a <USART_SetConfig+0x476>
 8011126:	2380      	movs	r3, #128	@ 0x80
 8011128:	e015      	b.n	8011156 <USART_SetConfig+0x4a2>
 801112a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801112e:	e012      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011130:	2340      	movs	r3, #64	@ 0x40
 8011132:	e010      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011134:	2320      	movs	r3, #32
 8011136:	e00e      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011138:	2310      	movs	r3, #16
 801113a:	e00c      	b.n	8011156 <USART_SetConfig+0x4a2>
 801113c:	230c      	movs	r3, #12
 801113e:	e00a      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011140:	230a      	movs	r3, #10
 8011142:	e008      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011144:	2308      	movs	r3, #8
 8011146:	e006      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011148:	2306      	movs	r3, #6
 801114a:	e004      	b.n	8011156 <USART_SetConfig+0x4a2>
 801114c:	2304      	movs	r3, #4
 801114e:	e002      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011150:	2302      	movs	r3, #2
 8011152:	e000      	b.n	8011156 <USART_SetConfig+0x4a2>
 8011154:	2301      	movs	r3, #1
 8011156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011158:	fbb2 f3f3 	udiv	r3, r2, r3
 801115c:	005a      	lsls	r2, r3, #1
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	685b      	ldr	r3, [r3, #4]
 8011162:	085b      	lsrs	r3, r3, #1
 8011164:	441a      	add	r2, r3
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	685b      	ldr	r3, [r3, #4]
 801116a:	fbb2 f3f3 	udiv	r3, r2, r3
 801116e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8011170:	e261      	b.n	8011636 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_D2PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 8011172:	f7f8 fe8f 	bl	8009e94 <HAL_RCC_GetPCLK2Freq>
 8011176:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801117c:	2b00      	cmp	r3, #0
 801117e:	d03e      	beq.n	80111fe <USART_SetConfig+0x54a>
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011184:	2b01      	cmp	r3, #1
 8011186:	d038      	beq.n	80111fa <USART_SetConfig+0x546>
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801118c:	2b02      	cmp	r3, #2
 801118e:	d032      	beq.n	80111f6 <USART_SetConfig+0x542>
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011194:	2b03      	cmp	r3, #3
 8011196:	d02c      	beq.n	80111f2 <USART_SetConfig+0x53e>
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801119c:	2b04      	cmp	r3, #4
 801119e:	d026      	beq.n	80111ee <USART_SetConfig+0x53a>
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111a4:	2b05      	cmp	r3, #5
 80111a6:	d020      	beq.n	80111ea <USART_SetConfig+0x536>
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111ac:	2b06      	cmp	r3, #6
 80111ae:	d01a      	beq.n	80111e6 <USART_SetConfig+0x532>
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111b4:	2b07      	cmp	r3, #7
 80111b6:	d014      	beq.n	80111e2 <USART_SetConfig+0x52e>
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111bc:	2b08      	cmp	r3, #8
 80111be:	d00e      	beq.n	80111de <USART_SetConfig+0x52a>
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111c4:	2b09      	cmp	r3, #9
 80111c6:	d008      	beq.n	80111da <USART_SetConfig+0x526>
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111cc:	2b0a      	cmp	r3, #10
 80111ce:	d101      	bne.n	80111d4 <USART_SetConfig+0x520>
 80111d0:	2380      	movs	r3, #128	@ 0x80
 80111d2:	e015      	b.n	8011200 <USART_SetConfig+0x54c>
 80111d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80111d8:	e012      	b.n	8011200 <USART_SetConfig+0x54c>
 80111da:	2340      	movs	r3, #64	@ 0x40
 80111dc:	e010      	b.n	8011200 <USART_SetConfig+0x54c>
 80111de:	2320      	movs	r3, #32
 80111e0:	e00e      	b.n	8011200 <USART_SetConfig+0x54c>
 80111e2:	2310      	movs	r3, #16
 80111e4:	e00c      	b.n	8011200 <USART_SetConfig+0x54c>
 80111e6:	230c      	movs	r3, #12
 80111e8:	e00a      	b.n	8011200 <USART_SetConfig+0x54c>
 80111ea:	230a      	movs	r3, #10
 80111ec:	e008      	b.n	8011200 <USART_SetConfig+0x54c>
 80111ee:	2308      	movs	r3, #8
 80111f0:	e006      	b.n	8011200 <USART_SetConfig+0x54c>
 80111f2:	2306      	movs	r3, #6
 80111f4:	e004      	b.n	8011200 <USART_SetConfig+0x54c>
 80111f6:	2304      	movs	r3, #4
 80111f8:	e002      	b.n	8011200 <USART_SetConfig+0x54c>
 80111fa:	2302      	movs	r3, #2
 80111fc:	e000      	b.n	8011200 <USART_SetConfig+0x54c>
 80111fe:	2301      	movs	r3, #1
 8011200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011202:	fbb2 f3f3 	udiv	r3, r2, r3
 8011206:	005a      	lsls	r2, r3, #1
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	685b      	ldr	r3, [r3, #4]
 801120c:	085b      	lsrs	r3, r3, #1
 801120e:	441a      	add	r2, r3
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	685b      	ldr	r3, [r3, #4]
 8011214:	fbb2 f3f3 	udiv	r3, r2, r3
 8011218:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 801121a:	e20c      	b.n	8011636 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL2:
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801121c:	f107 0318 	add.w	r3, r7, #24
 8011220:	4618      	mov	r0, r3
 8011222:	f7fa fded 	bl	800be00 <HAL_RCCEx_GetPLL2ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, husart->Init.BaudRate,
 8011226:	69fa      	ldr	r2, [r7, #28]
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801122c:	2b00      	cmp	r3, #0
 801122e:	d03e      	beq.n	80112ae <USART_SetConfig+0x5fa>
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011234:	2b01      	cmp	r3, #1
 8011236:	d038      	beq.n	80112aa <USART_SetConfig+0x5f6>
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801123c:	2b02      	cmp	r3, #2
 801123e:	d032      	beq.n	80112a6 <USART_SetConfig+0x5f2>
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011244:	2b03      	cmp	r3, #3
 8011246:	d02c      	beq.n	80112a2 <USART_SetConfig+0x5ee>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801124c:	2b04      	cmp	r3, #4
 801124e:	d026      	beq.n	801129e <USART_SetConfig+0x5ea>
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011254:	2b05      	cmp	r3, #5
 8011256:	d020      	beq.n	801129a <USART_SetConfig+0x5e6>
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801125c:	2b06      	cmp	r3, #6
 801125e:	d01a      	beq.n	8011296 <USART_SetConfig+0x5e2>
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011264:	2b07      	cmp	r3, #7
 8011266:	d014      	beq.n	8011292 <USART_SetConfig+0x5de>
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801126c:	2b08      	cmp	r3, #8
 801126e:	d00e      	beq.n	801128e <USART_SetConfig+0x5da>
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011274:	2b09      	cmp	r3, #9
 8011276:	d008      	beq.n	801128a <USART_SetConfig+0x5d6>
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801127c:	2b0a      	cmp	r3, #10
 801127e:	d101      	bne.n	8011284 <USART_SetConfig+0x5d0>
 8011280:	2380      	movs	r3, #128	@ 0x80
 8011282:	e015      	b.n	80112b0 <USART_SetConfig+0x5fc>
 8011284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011288:	e012      	b.n	80112b0 <USART_SetConfig+0x5fc>
 801128a:	2340      	movs	r3, #64	@ 0x40
 801128c:	e010      	b.n	80112b0 <USART_SetConfig+0x5fc>
 801128e:	2320      	movs	r3, #32
 8011290:	e00e      	b.n	80112b0 <USART_SetConfig+0x5fc>
 8011292:	2310      	movs	r3, #16
 8011294:	e00c      	b.n	80112b0 <USART_SetConfig+0x5fc>
 8011296:	230c      	movs	r3, #12
 8011298:	e00a      	b.n	80112b0 <USART_SetConfig+0x5fc>
 801129a:	230a      	movs	r3, #10
 801129c:	e008      	b.n	80112b0 <USART_SetConfig+0x5fc>
 801129e:	2308      	movs	r3, #8
 80112a0:	e006      	b.n	80112b0 <USART_SetConfig+0x5fc>
 80112a2:	2306      	movs	r3, #6
 80112a4:	e004      	b.n	80112b0 <USART_SetConfig+0x5fc>
 80112a6:	2304      	movs	r3, #4
 80112a8:	e002      	b.n	80112b0 <USART_SetConfig+0x5fc>
 80112aa:	2302      	movs	r3, #2
 80112ac:	e000      	b.n	80112b0 <USART_SetConfig+0x5fc>
 80112ae:	2301      	movs	r3, #1
 80112b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80112b4:	005a      	lsls	r2, r3, #1
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	685b      	ldr	r3, [r3, #4]
 80112ba:	085b      	lsrs	r3, r3, #1
 80112bc:	441a      	add	r2, r3
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	685b      	ldr	r3, [r3, #4]
 80112c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80112c6:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 80112c8:	e1b5      	b.n	8011636 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_PLL3:
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112ca:	f107 030c 	add.w	r3, r7, #12
 80112ce:	4618      	mov	r0, r3
 80112d0:	f7fa feea 	bl	800c0a8 <HAL_RCCEx_GetPLL3ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, husart->Init.BaudRate,
 80112d4:	693a      	ldr	r2, [r7, #16]
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d03e      	beq.n	801135c <USART_SetConfig+0x6a8>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112e2:	2b01      	cmp	r3, #1
 80112e4:	d038      	beq.n	8011358 <USART_SetConfig+0x6a4>
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ea:	2b02      	cmp	r3, #2
 80112ec:	d032      	beq.n	8011354 <USART_SetConfig+0x6a0>
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112f2:	2b03      	cmp	r3, #3
 80112f4:	d02c      	beq.n	8011350 <USART_SetConfig+0x69c>
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112fa:	2b04      	cmp	r3, #4
 80112fc:	d026      	beq.n	801134c <USART_SetConfig+0x698>
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011302:	2b05      	cmp	r3, #5
 8011304:	d020      	beq.n	8011348 <USART_SetConfig+0x694>
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801130a:	2b06      	cmp	r3, #6
 801130c:	d01a      	beq.n	8011344 <USART_SetConfig+0x690>
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011312:	2b07      	cmp	r3, #7
 8011314:	d014      	beq.n	8011340 <USART_SetConfig+0x68c>
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801131a:	2b08      	cmp	r3, #8
 801131c:	d00e      	beq.n	801133c <USART_SetConfig+0x688>
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011322:	2b09      	cmp	r3, #9
 8011324:	d008      	beq.n	8011338 <USART_SetConfig+0x684>
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801132a:	2b0a      	cmp	r3, #10
 801132c:	d101      	bne.n	8011332 <USART_SetConfig+0x67e>
 801132e:	2380      	movs	r3, #128	@ 0x80
 8011330:	e015      	b.n	801135e <USART_SetConfig+0x6aa>
 8011332:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011336:	e012      	b.n	801135e <USART_SetConfig+0x6aa>
 8011338:	2340      	movs	r3, #64	@ 0x40
 801133a:	e010      	b.n	801135e <USART_SetConfig+0x6aa>
 801133c:	2320      	movs	r3, #32
 801133e:	e00e      	b.n	801135e <USART_SetConfig+0x6aa>
 8011340:	2310      	movs	r3, #16
 8011342:	e00c      	b.n	801135e <USART_SetConfig+0x6aa>
 8011344:	230c      	movs	r3, #12
 8011346:	e00a      	b.n	801135e <USART_SetConfig+0x6aa>
 8011348:	230a      	movs	r3, #10
 801134a:	e008      	b.n	801135e <USART_SetConfig+0x6aa>
 801134c:	2308      	movs	r3, #8
 801134e:	e006      	b.n	801135e <USART_SetConfig+0x6aa>
 8011350:	2306      	movs	r3, #6
 8011352:	e004      	b.n	801135e <USART_SetConfig+0x6aa>
 8011354:	2304      	movs	r3, #4
 8011356:	e002      	b.n	801135e <USART_SetConfig+0x6aa>
 8011358:	2302      	movs	r3, #2
 801135a:	e000      	b.n	801135e <USART_SetConfig+0x6aa>
 801135c:	2301      	movs	r3, #1
 801135e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011362:	005a      	lsls	r2, r3, #1
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	685b      	ldr	r3, [r3, #4]
 8011368:	085b      	lsrs	r3, r3, #1
 801136a:	441a      	add	r2, r3
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	685b      	ldr	r3, [r3, #4]
 8011370:	fbb2 f3f3 	udiv	r3, r2, r3
 8011374:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 8011376:	e15e      	b.n	8011636 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011378:	4b80      	ldr	r3, [pc, #512]	@ (801157c <USART_SetConfig+0x8c8>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	f003 0320 	and.w	r3, r3, #32
 8011380:	2b00      	cmp	r3, #0
 8011382:	d057      	beq.n	8011434 <USART_SetConfig+0x780>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)),
 8011384:	4b7d      	ldr	r3, [pc, #500]	@ (801157c <USART_SetConfig+0x8c8>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	08db      	lsrs	r3, r3, #3
 801138a:	f003 0303 	and.w	r3, r3, #3
 801138e:	4a7c      	ldr	r2, [pc, #496]	@ (8011580 <USART_SetConfig+0x8cc>)
 8011390:	40da      	lsrs	r2, r3
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011396:	2b00      	cmp	r3, #0
 8011398:	d03e      	beq.n	8011418 <USART_SetConfig+0x764>
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801139e:	2b01      	cmp	r3, #1
 80113a0:	d038      	beq.n	8011414 <USART_SetConfig+0x760>
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113a6:	2b02      	cmp	r3, #2
 80113a8:	d032      	beq.n	8011410 <USART_SetConfig+0x75c>
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113ae:	2b03      	cmp	r3, #3
 80113b0:	d02c      	beq.n	801140c <USART_SetConfig+0x758>
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113b6:	2b04      	cmp	r3, #4
 80113b8:	d026      	beq.n	8011408 <USART_SetConfig+0x754>
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113be:	2b05      	cmp	r3, #5
 80113c0:	d020      	beq.n	8011404 <USART_SetConfig+0x750>
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113c6:	2b06      	cmp	r3, #6
 80113c8:	d01a      	beq.n	8011400 <USART_SetConfig+0x74c>
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113ce:	2b07      	cmp	r3, #7
 80113d0:	d014      	beq.n	80113fc <USART_SetConfig+0x748>
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113d6:	2b08      	cmp	r3, #8
 80113d8:	d00e      	beq.n	80113f8 <USART_SetConfig+0x744>
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113de:	2b09      	cmp	r3, #9
 80113e0:	d008      	beq.n	80113f4 <USART_SetConfig+0x740>
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113e6:	2b0a      	cmp	r3, #10
 80113e8:	d101      	bne.n	80113ee <USART_SetConfig+0x73a>
 80113ea:	2380      	movs	r3, #128	@ 0x80
 80113ec:	e015      	b.n	801141a <USART_SetConfig+0x766>
 80113ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80113f2:	e012      	b.n	801141a <USART_SetConfig+0x766>
 80113f4:	2340      	movs	r3, #64	@ 0x40
 80113f6:	e010      	b.n	801141a <USART_SetConfig+0x766>
 80113f8:	2320      	movs	r3, #32
 80113fa:	e00e      	b.n	801141a <USART_SetConfig+0x766>
 80113fc:	2310      	movs	r3, #16
 80113fe:	e00c      	b.n	801141a <USART_SetConfig+0x766>
 8011400:	230c      	movs	r3, #12
 8011402:	e00a      	b.n	801141a <USART_SetConfig+0x766>
 8011404:	230a      	movs	r3, #10
 8011406:	e008      	b.n	801141a <USART_SetConfig+0x766>
 8011408:	2308      	movs	r3, #8
 801140a:	e006      	b.n	801141a <USART_SetConfig+0x766>
 801140c:	2306      	movs	r3, #6
 801140e:	e004      	b.n	801141a <USART_SetConfig+0x766>
 8011410:	2304      	movs	r3, #4
 8011412:	e002      	b.n	801141a <USART_SetConfig+0x766>
 8011414:	2302      	movs	r3, #2
 8011416:	e000      	b.n	801141a <USART_SetConfig+0x766>
 8011418:	2301      	movs	r3, #1
 801141a:	fbb2 f3f3 	udiv	r3, r2, r3
 801141e:	005a      	lsls	r2, r3, #1
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	085b      	lsrs	r3, r3, #1
 8011426:	441a      	add	r2, r3
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	685b      	ldr	r3, [r3, #4]
 801142c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011430:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
      }
      break;
 8011432:	e100      	b.n	8011636 <USART_SetConfig+0x982>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011438:	2b00      	cmp	r3, #0
 801143a:	d03e      	beq.n	80114ba <USART_SetConfig+0x806>
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011440:	2b01      	cmp	r3, #1
 8011442:	d038      	beq.n	80114b6 <USART_SetConfig+0x802>
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011448:	2b02      	cmp	r3, #2
 801144a:	d032      	beq.n	80114b2 <USART_SetConfig+0x7fe>
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011450:	2b03      	cmp	r3, #3
 8011452:	d02c      	beq.n	80114ae <USART_SetConfig+0x7fa>
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011458:	2b04      	cmp	r3, #4
 801145a:	d026      	beq.n	80114aa <USART_SetConfig+0x7f6>
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011460:	2b05      	cmp	r3, #5
 8011462:	d020      	beq.n	80114a6 <USART_SetConfig+0x7f2>
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011468:	2b06      	cmp	r3, #6
 801146a:	d01a      	beq.n	80114a2 <USART_SetConfig+0x7ee>
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011470:	2b07      	cmp	r3, #7
 8011472:	d014      	beq.n	801149e <USART_SetConfig+0x7ea>
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011478:	2b08      	cmp	r3, #8
 801147a:	d00e      	beq.n	801149a <USART_SetConfig+0x7e6>
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011480:	2b09      	cmp	r3, #9
 8011482:	d008      	beq.n	8011496 <USART_SetConfig+0x7e2>
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011488:	2b0a      	cmp	r3, #10
 801148a:	d101      	bne.n	8011490 <USART_SetConfig+0x7dc>
 801148c:	2380      	movs	r3, #128	@ 0x80
 801148e:	e015      	b.n	80114bc <USART_SetConfig+0x808>
 8011490:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011494:	e012      	b.n	80114bc <USART_SetConfig+0x808>
 8011496:	2340      	movs	r3, #64	@ 0x40
 8011498:	e010      	b.n	80114bc <USART_SetConfig+0x808>
 801149a:	2320      	movs	r3, #32
 801149c:	e00e      	b.n	80114bc <USART_SetConfig+0x808>
 801149e:	2310      	movs	r3, #16
 80114a0:	e00c      	b.n	80114bc <USART_SetConfig+0x808>
 80114a2:	230c      	movs	r3, #12
 80114a4:	e00a      	b.n	80114bc <USART_SetConfig+0x808>
 80114a6:	230a      	movs	r3, #10
 80114a8:	e008      	b.n	80114bc <USART_SetConfig+0x808>
 80114aa:	2308      	movs	r3, #8
 80114ac:	e006      	b.n	80114bc <USART_SetConfig+0x808>
 80114ae:	2306      	movs	r3, #6
 80114b0:	e004      	b.n	80114bc <USART_SetConfig+0x808>
 80114b2:	2304      	movs	r3, #4
 80114b4:	e002      	b.n	80114bc <USART_SetConfig+0x808>
 80114b6:	2302      	movs	r3, #2
 80114b8:	e000      	b.n	80114bc <USART_SetConfig+0x808>
 80114ba:	2301      	movs	r3, #1
 80114bc:	4a30      	ldr	r2, [pc, #192]	@ (8011580 <USART_SetConfig+0x8cc>)
 80114be:	fbb2 f3f3 	udiv	r3, r2, r3
 80114c2:	005a      	lsls	r2, r3, #1
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	685b      	ldr	r3, [r3, #4]
 80114c8:	085b      	lsrs	r3, r3, #1
 80114ca:	441a      	add	r2, r3
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	685b      	ldr	r3, [r3, #4]
 80114d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80114d4:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80114d6:	e0ae      	b.n	8011636 <USART_SetConfig+0x982>
    case USART_CLOCKSOURCE_CSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(CSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d03e      	beq.n	801155e <USART_SetConfig+0x8aa>
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114e4:	2b01      	cmp	r3, #1
 80114e6:	d038      	beq.n	801155a <USART_SetConfig+0x8a6>
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	d032      	beq.n	8011556 <USART_SetConfig+0x8a2>
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114f4:	2b03      	cmp	r3, #3
 80114f6:	d02c      	beq.n	8011552 <USART_SetConfig+0x89e>
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114fc:	2b04      	cmp	r3, #4
 80114fe:	d026      	beq.n	801154e <USART_SetConfig+0x89a>
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011504:	2b05      	cmp	r3, #5
 8011506:	d020      	beq.n	801154a <USART_SetConfig+0x896>
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801150c:	2b06      	cmp	r3, #6
 801150e:	d01a      	beq.n	8011546 <USART_SetConfig+0x892>
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011514:	2b07      	cmp	r3, #7
 8011516:	d014      	beq.n	8011542 <USART_SetConfig+0x88e>
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801151c:	2b08      	cmp	r3, #8
 801151e:	d00e      	beq.n	801153e <USART_SetConfig+0x88a>
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011524:	2b09      	cmp	r3, #9
 8011526:	d008      	beq.n	801153a <USART_SetConfig+0x886>
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801152c:	2b0a      	cmp	r3, #10
 801152e:	d101      	bne.n	8011534 <USART_SetConfig+0x880>
 8011530:	2380      	movs	r3, #128	@ 0x80
 8011532:	e015      	b.n	8011560 <USART_SetConfig+0x8ac>
 8011534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011538:	e012      	b.n	8011560 <USART_SetConfig+0x8ac>
 801153a:	2340      	movs	r3, #64	@ 0x40
 801153c:	e010      	b.n	8011560 <USART_SetConfig+0x8ac>
 801153e:	2320      	movs	r3, #32
 8011540:	e00e      	b.n	8011560 <USART_SetConfig+0x8ac>
 8011542:	2310      	movs	r3, #16
 8011544:	e00c      	b.n	8011560 <USART_SetConfig+0x8ac>
 8011546:	230c      	movs	r3, #12
 8011548:	e00a      	b.n	8011560 <USART_SetConfig+0x8ac>
 801154a:	230a      	movs	r3, #10
 801154c:	e008      	b.n	8011560 <USART_SetConfig+0x8ac>
 801154e:	2308      	movs	r3, #8
 8011550:	e006      	b.n	8011560 <USART_SetConfig+0x8ac>
 8011552:	2306      	movs	r3, #6
 8011554:	e004      	b.n	8011560 <USART_SetConfig+0x8ac>
 8011556:	2304      	movs	r3, #4
 8011558:	e002      	b.n	8011560 <USART_SetConfig+0x8ac>
 801155a:	2302      	movs	r3, #2
 801155c:	e000      	b.n	8011560 <USART_SetConfig+0x8ac>
 801155e:	2301      	movs	r3, #1
 8011560:	4a08      	ldr	r2, [pc, #32]	@ (8011584 <USART_SetConfig+0x8d0>)
 8011562:	fbb2 f3f3 	udiv	r3, r2, r3
 8011566:	005a      	lsls	r2, r3, #1
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	685b      	ldr	r3, [r3, #4]
 801156c:	085b      	lsrs	r3, r3, #1
 801156e:	441a      	add	r2, r3
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	685b      	ldr	r3, [r3, #4]
 8011574:	fbb2 f3f3 	udiv	r3, r2, r3
 8011578:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 801157a:	e05c      	b.n	8011636 <USART_SetConfig+0x982>
 801157c:	58024400 	.word	0x58024400
 8011580:	03d09000 	.word	0x03d09000
 8011584:	003d0900 	.word	0x003d0900
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801158c:	2b00      	cmp	r3, #0
 801158e:	d03e      	beq.n	801160e <USART_SetConfig+0x95a>
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011594:	2b01      	cmp	r3, #1
 8011596:	d038      	beq.n	801160a <USART_SetConfig+0x956>
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801159c:	2b02      	cmp	r3, #2
 801159e:	d032      	beq.n	8011606 <USART_SetConfig+0x952>
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115a4:	2b03      	cmp	r3, #3
 80115a6:	d02c      	beq.n	8011602 <USART_SetConfig+0x94e>
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115ac:	2b04      	cmp	r3, #4
 80115ae:	d026      	beq.n	80115fe <USART_SetConfig+0x94a>
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115b4:	2b05      	cmp	r3, #5
 80115b6:	d020      	beq.n	80115fa <USART_SetConfig+0x946>
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115bc:	2b06      	cmp	r3, #6
 80115be:	d01a      	beq.n	80115f6 <USART_SetConfig+0x942>
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115c4:	2b07      	cmp	r3, #7
 80115c6:	d014      	beq.n	80115f2 <USART_SetConfig+0x93e>
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115cc:	2b08      	cmp	r3, #8
 80115ce:	d00e      	beq.n	80115ee <USART_SetConfig+0x93a>
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115d4:	2b09      	cmp	r3, #9
 80115d6:	d008      	beq.n	80115ea <USART_SetConfig+0x936>
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115dc:	2b0a      	cmp	r3, #10
 80115de:	d101      	bne.n	80115e4 <USART_SetConfig+0x930>
 80115e0:	2380      	movs	r3, #128	@ 0x80
 80115e2:	e015      	b.n	8011610 <USART_SetConfig+0x95c>
 80115e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80115e8:	e012      	b.n	8011610 <USART_SetConfig+0x95c>
 80115ea:	2340      	movs	r3, #64	@ 0x40
 80115ec:	e010      	b.n	8011610 <USART_SetConfig+0x95c>
 80115ee:	2320      	movs	r3, #32
 80115f0:	e00e      	b.n	8011610 <USART_SetConfig+0x95c>
 80115f2:	2310      	movs	r3, #16
 80115f4:	e00c      	b.n	8011610 <USART_SetConfig+0x95c>
 80115f6:	230c      	movs	r3, #12
 80115f8:	e00a      	b.n	8011610 <USART_SetConfig+0x95c>
 80115fa:	230a      	movs	r3, #10
 80115fc:	e008      	b.n	8011610 <USART_SetConfig+0x95c>
 80115fe:	2308      	movs	r3, #8
 8011600:	e006      	b.n	8011610 <USART_SetConfig+0x95c>
 8011602:	2306      	movs	r3, #6
 8011604:	e004      	b.n	8011610 <USART_SetConfig+0x95c>
 8011606:	2304      	movs	r3, #4
 8011608:	e002      	b.n	8011610 <USART_SetConfig+0x95c>
 801160a:	2302      	movs	r3, #2
 801160c:	e000      	b.n	8011610 <USART_SetConfig+0x95c>
 801160e:	2301      	movs	r3, #1
 8011610:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8011614:	fbb2 f3f3 	udiv	r3, r2, r3
 8011618:	005a      	lsls	r2, r3, #1
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	685b      	ldr	r3, [r3, #4]
 801161e:	085b      	lsrs	r3, r3, #1
 8011620:	441a      	add	r2, r3
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	685b      	ldr	r3, [r3, #4]
 8011626:	fbb2 f3f3 	udiv	r3, r2, r3
 801162a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 801162c:	e003      	b.n	8011636 <USART_SetConfig+0x982>
    default:
      ret = HAL_ERROR;
 801162e:	2301      	movs	r3, #1
 8011630:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      break;
 8011634:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8011636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011638:	2b0f      	cmp	r3, #15
 801163a:	d916      	bls.n	801166a <USART_SetConfig+0x9b6>
 801163c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801163e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011642:	d212      	bcs.n	801166a <USART_SetConfig+0x9b6>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011646:	b29b      	uxth	r3, r3
 8011648:	f023 030f 	bic.w	r3, r3, #15
 801164c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801164e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011650:	085b      	lsrs	r3, r3, #1
 8011652:	b29b      	uxth	r3, r3
 8011654:	f003 0307 	and.w	r3, r3, #7
 8011658:	b29a      	uxth	r2, r3
 801165a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801165c:	4313      	orrs	r3, r2
 801165e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    husart->Instance->BRR = brrtemp;
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011666:	60da      	str	r2, [r3, #12]
 8011668:	e002      	b.n	8011670 <USART_SetConfig+0x9bc>
  }
  else
  {
    ret = HAL_ERROR;
 801166a:	2301      	movs	r3, #1
 801166c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	2201      	movs	r2, #1
 8011674:	879a      	strh	r2, [r3, #60]	@ 0x3c
  husart->NbRxDataToProcess = 1U;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	2201      	movs	r2, #1
 801167a:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	2200      	movs	r2, #0
 8011680:	649a      	str	r2, [r3, #72]	@ 0x48
  husart->TxISR   = NULL;
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	2200      	movs	r2, #0
 8011686:	64da      	str	r2, [r3, #76]	@ 0x4c

  return ret;
 8011688:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 801168c:	4618      	mov	r0, r3
 801168e:	3738      	adds	r7, #56	@ 0x38
 8011690:	46bd      	mov	sp, r7
 8011692:	bd80      	pop	{r7, pc}

08011694 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b086      	sub	sp, #24
 8011698:	af02      	add	r7, sp, #8
 801169a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	2200      	movs	r2, #0
 80116a0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80116a2:	f7f0 ff13 	bl	80024cc <HAL_GetTick>
 80116a6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	f003 0308 	and.w	r3, r3, #8
 80116b2:	2b08      	cmp	r3, #8
 80116b4:	d10e      	bne.n	80116d4 <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80116b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80116ba:	9300      	str	r3, [sp, #0]
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	2200      	movs	r2, #0
 80116c0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80116c4:	6878      	ldr	r0, [r7, #4]
 80116c6:	f7ff fabf 	bl	8010c48 <USART_WaitOnFlagUntilTimeout>
 80116ca:	4603      	mov	r3, r0
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d001      	beq.n	80116d4 <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80116d0:	2303      	movs	r3, #3
 80116d2:	e01e      	b.n	8011712 <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f003 0304 	and.w	r3, r3, #4
 80116de:	2b04      	cmp	r3, #4
 80116e0:	d10e      	bne.n	8011700 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80116e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80116e6:	9300      	str	r3, [sp, #0]
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	2200      	movs	r2, #0
 80116ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80116f0:	6878      	ldr	r0, [r7, #4]
 80116f2:	f7ff faa9 	bl	8010c48 <USART_WaitOnFlagUntilTimeout>
 80116f6:	4603      	mov	r3, r0
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d001      	beq.n	8011700 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80116fc:	2303      	movs	r3, #3
 80116fe:	e008      	b.n	8011712 <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	2201      	movs	r2, #1
 8011704:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2200      	movs	r2, #0
 801170c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8011710:	2300      	movs	r3, #0
}
 8011712:	4618      	mov	r0, r3
 8011714:	3710      	adds	r7, #16
 8011716:	46bd      	mov	sp, r7
 8011718:	bd80      	pop	{r7, pc}

0801171a <HAL_USARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
{
 801171a:	b480      	push	{r7}
 801171c:	b085      	sub	sp, #20
 801171e:	af00      	add	r7, sp, #0
 8011720:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8011728:	2b01      	cmp	r3, #1
 801172a:	d101      	bne.n	8011730 <HAL_USARTEx_DisableFifoMode+0x16>
 801172c:	2302      	movs	r3, #2
 801172e:	e027      	b.n	8011780 <HAL_USARTEx_DisableFifoMode+0x66>
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	2201      	movs	r2, #1
 8011734:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	2202      	movs	r2, #2
 801173c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	681a      	ldr	r2, [r3, #0]
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	f022 0201 	bic.w	r2, r2, #1
 8011756:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801175e:	60fb      	str	r3, [r7, #12]
  husart->FifoMode = USART_FIFOMODE_DISABLE;
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	2200      	movs	r2, #0
 8011764:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	68fa      	ldr	r2, [r7, #12]
 801176c:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2201      	movs	r2, #1
 8011772:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	2200      	movs	r2, #0
 801177a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801177e:	2300      	movs	r3, #0
}
 8011780:	4618      	mov	r0, r3
 8011782:	3714      	adds	r7, #20
 8011784:	46bd      	mov	sp, r7
 8011786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178a:	4770      	bx	lr

0801178c <HAL_USARTEx_SetTxFifoThreshold>:
  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b084      	sub	sp, #16
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 801179c:	2b01      	cmp	r3, #1
 801179e:	d101      	bne.n	80117a4 <HAL_USARTEx_SetTxFifoThreshold+0x18>
 80117a0:	2302      	movs	r3, #2
 80117a2:	e02d      	b.n	8011800 <HAL_USARTEx_SetTxFifoThreshold+0x74>
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2201      	movs	r2, #1
 80117a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2202      	movs	r2, #2
 80117b0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	681b      	ldr	r3, [r3, #0]
 80117ba:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	681a      	ldr	r2, [r3, #0]
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	f022 0201 	bic.w	r2, r2, #1
 80117ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	689b      	ldr	r3, [r3, #8]
 80117d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	683a      	ldr	r2, [r7, #0]
 80117dc:	430a      	orrs	r2, r1
 80117de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 80117e0:	6878      	ldr	r0, [r7, #4]
 80117e2:	f000 f84f 	bl	8011884 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	68fa      	ldr	r2, [r7, #12]
 80117ec:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	2201      	movs	r2, #1
 80117f2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	2200      	movs	r2, #0
 80117fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80117fe:	2300      	movs	r3, #0
}
 8011800:	4618      	mov	r0, r3
 8011802:	3710      	adds	r7, #16
 8011804:	46bd      	mov	sp, r7
 8011806:	bd80      	pop	{r7, pc}

08011808 <HAL_USARTEx_SetRxFifoThreshold>:
  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b084      	sub	sp, #16
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
 8011810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8011818:	2b01      	cmp	r3, #1
 801181a:	d101      	bne.n	8011820 <HAL_USARTEx_SetRxFifoThreshold+0x18>
 801181c:	2302      	movs	r3, #2
 801181e:	e02d      	b.n	801187c <HAL_USARTEx_SetRxFifoThreshold+0x74>
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	2201      	movs	r2, #1
 8011824:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2202      	movs	r2, #2
 801182c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	681a      	ldr	r2, [r3, #0]
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	f022 0201 	bic.w	r2, r2, #1
 8011846:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	689b      	ldr	r3, [r3, #8]
 801184e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	430a      	orrs	r2, r1
 801185a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 801185c:	6878      	ldr	r0, [r7, #4]
 801185e:	f000 f811 	bl	8011884 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	68fa      	ldr	r2, [r7, #12]
 8011868:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	2201      	movs	r2, #1
 801186e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2200      	movs	r2, #0
 8011876:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801187a:	2300      	movs	r3, #0
}
 801187c:	4618      	mov	r0, r3
 801187e:	3710      	adds	r7, #16
 8011880:	46bd      	mov	sp, r7
 8011882:	bd80      	pop	{r7, pc}

08011884 <USARTEx_SetNbDataToProcess>:
  *       the USART configuration registers.
  * @param husart USART handle.
  * @retval None
  */
static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
{
 8011884:	b480      	push	{r7}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
  uint8_t tx_fifo_threshold;
  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011890:	2b00      	cmp	r3, #0
 8011892:	d106      	bne.n	80118a2 <USARTEx_SetNbDataToProcess+0x1e>
  {
    husart->NbTxDataToProcess = 1U;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	2201      	movs	r2, #1
 8011898:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = 1U;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	2201      	movs	r2, #1
 801189e:	875a      	strh	r2, [r3, #58]	@ 0x3a
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                                (uint16_t)denominator[tx_fifo_threshold];
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                                (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80118a0:	e02f      	b.n	8011902 <USARTEx_SetNbDataToProcess+0x7e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80118a2:	2310      	movs	r3, #16
 80118a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80118a6:	2310      	movs	r3, #16
 80118a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
 80118b0:	0e5b      	lsrs	r3, r3, #25
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 80118b2:	b2db      	uxtb	r3, r3
 80118b4:	f003 0307 	and.w	r3, r3, #7
 80118b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
 80118c0:	0f5b      	lsrs	r3, r3, #29
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 80118c2:	b2db      	uxtb	r3, r3
 80118c4:	f003 0307 	and.w	r3, r3, #7
 80118c8:	733b      	strb	r3, [r7, #12]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80118ca:	7bbb      	ldrb	r3, [r7, #14]
 80118cc:	7b3a      	ldrb	r2, [r7, #12]
 80118ce:	4910      	ldr	r1, [pc, #64]	@ (8011910 <USARTEx_SetNbDataToProcess+0x8c>)
 80118d0:	5c8a      	ldrb	r2, [r1, r2]
 80118d2:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[tx_fifo_threshold];
 80118d6:	7b3a      	ldrb	r2, [r7, #12]
 80118d8:	490e      	ldr	r1, [pc, #56]	@ (8011914 <USARTEx_SetNbDataToProcess+0x90>)
 80118da:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80118dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80118e0:	b29a      	uxth	r2, r3
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80118e6:	7bfb      	ldrb	r3, [r7, #15]
 80118e8:	7b7a      	ldrb	r2, [r7, #13]
 80118ea:	4909      	ldr	r1, [pc, #36]	@ (8011910 <USARTEx_SetNbDataToProcess+0x8c>)
 80118ec:	5c8a      	ldrb	r2, [r1, r2]
 80118ee:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[rx_fifo_threshold];
 80118f2:	7b7a      	ldrb	r2, [r7, #13]
 80118f4:	4907      	ldr	r1, [pc, #28]	@ (8011914 <USARTEx_SetNbDataToProcess+0x90>)
 80118f6:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80118f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80118fc:	b29a      	uxth	r2, r3
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 8011902:	bf00      	nop
 8011904:	3714      	adds	r7, #20
 8011906:	46bd      	mov	sp, r7
 8011908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801190c:	4770      	bx	lr
 801190e:	bf00      	nop
 8011910:	080135ec 	.word	0x080135ec
 8011914:	080135f4 	.word	0x080135f4

08011918 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8011918:	b480      	push	{r7}
 801191a:	b083      	sub	sp, #12
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
 8011920:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d121      	bne.n	801196e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681a      	ldr	r2, [r3, #0]
 801192e:	4b27      	ldr	r3, [pc, #156]	@ (80119cc <FMC_SDRAM_Init+0xb4>)
 8011930:	4013      	ands	r3, r2
 8011932:	683a      	ldr	r2, [r7, #0]
 8011934:	6851      	ldr	r1, [r2, #4]
 8011936:	683a      	ldr	r2, [r7, #0]
 8011938:	6892      	ldr	r2, [r2, #8]
 801193a:	4311      	orrs	r1, r2
 801193c:	683a      	ldr	r2, [r7, #0]
 801193e:	68d2      	ldr	r2, [r2, #12]
 8011940:	4311      	orrs	r1, r2
 8011942:	683a      	ldr	r2, [r7, #0]
 8011944:	6912      	ldr	r2, [r2, #16]
 8011946:	4311      	orrs	r1, r2
 8011948:	683a      	ldr	r2, [r7, #0]
 801194a:	6952      	ldr	r2, [r2, #20]
 801194c:	4311      	orrs	r1, r2
 801194e:	683a      	ldr	r2, [r7, #0]
 8011950:	6992      	ldr	r2, [r2, #24]
 8011952:	4311      	orrs	r1, r2
 8011954:	683a      	ldr	r2, [r7, #0]
 8011956:	69d2      	ldr	r2, [r2, #28]
 8011958:	4311      	orrs	r1, r2
 801195a:	683a      	ldr	r2, [r7, #0]
 801195c:	6a12      	ldr	r2, [r2, #32]
 801195e:	4311      	orrs	r1, r2
 8011960:	683a      	ldr	r2, [r7, #0]
 8011962:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8011964:	430a      	orrs	r2, r1
 8011966:	431a      	orrs	r2, r3
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	601a      	str	r2, [r3, #0]
 801196c:	e026      	b.n	80119bc <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8011976:	683b      	ldr	r3, [r7, #0]
 8011978:	69d9      	ldr	r1, [r3, #28]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	6a1b      	ldr	r3, [r3, #32]
 801197e:	4319      	orrs	r1, r3
 8011980:	683b      	ldr	r3, [r7, #0]
 8011982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011984:	430b      	orrs	r3, r1
 8011986:	431a      	orrs	r2, r3
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	685a      	ldr	r2, [r3, #4]
 8011990:	4b0e      	ldr	r3, [pc, #56]	@ (80119cc <FMC_SDRAM_Init+0xb4>)
 8011992:	4013      	ands	r3, r2
 8011994:	683a      	ldr	r2, [r7, #0]
 8011996:	6851      	ldr	r1, [r2, #4]
 8011998:	683a      	ldr	r2, [r7, #0]
 801199a:	6892      	ldr	r2, [r2, #8]
 801199c:	4311      	orrs	r1, r2
 801199e:	683a      	ldr	r2, [r7, #0]
 80119a0:	68d2      	ldr	r2, [r2, #12]
 80119a2:	4311      	orrs	r1, r2
 80119a4:	683a      	ldr	r2, [r7, #0]
 80119a6:	6912      	ldr	r2, [r2, #16]
 80119a8:	4311      	orrs	r1, r2
 80119aa:	683a      	ldr	r2, [r7, #0]
 80119ac:	6952      	ldr	r2, [r2, #20]
 80119ae:	4311      	orrs	r1, r2
 80119b0:	683a      	ldr	r2, [r7, #0]
 80119b2:	6992      	ldr	r2, [r2, #24]
 80119b4:	430a      	orrs	r2, r1
 80119b6:	431a      	orrs	r2, r3
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80119bc:	2300      	movs	r3, #0
}
 80119be:	4618      	mov	r0, r3
 80119c0:	370c      	adds	r7, #12
 80119c2:	46bd      	mov	sp, r7
 80119c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c8:	4770      	bx	lr
 80119ca:	bf00      	nop
 80119cc:	ffff8000 	.word	0xffff8000

080119d0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80119d0:	b480      	push	{r7}
 80119d2:	b085      	sub	sp, #20
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	60f8      	str	r0, [r7, #12]
 80119d8:	60b9      	str	r1, [r7, #8]
 80119da:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d128      	bne.n	8011a34 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	689b      	ldr	r3, [r3, #8]
 80119e6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	1e59      	subs	r1, r3, #1
 80119f0:	68bb      	ldr	r3, [r7, #8]
 80119f2:	685b      	ldr	r3, [r3, #4]
 80119f4:	3b01      	subs	r3, #1
 80119f6:	011b      	lsls	r3, r3, #4
 80119f8:	4319      	orrs	r1, r3
 80119fa:	68bb      	ldr	r3, [r7, #8]
 80119fc:	689b      	ldr	r3, [r3, #8]
 80119fe:	3b01      	subs	r3, #1
 8011a00:	021b      	lsls	r3, r3, #8
 8011a02:	4319      	orrs	r1, r3
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	68db      	ldr	r3, [r3, #12]
 8011a08:	3b01      	subs	r3, #1
 8011a0a:	031b      	lsls	r3, r3, #12
 8011a0c:	4319      	orrs	r1, r3
 8011a0e:	68bb      	ldr	r3, [r7, #8]
 8011a10:	691b      	ldr	r3, [r3, #16]
 8011a12:	3b01      	subs	r3, #1
 8011a14:	041b      	lsls	r3, r3, #16
 8011a16:	4319      	orrs	r1, r3
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	695b      	ldr	r3, [r3, #20]
 8011a1c:	3b01      	subs	r3, #1
 8011a1e:	051b      	lsls	r3, r3, #20
 8011a20:	4319      	orrs	r1, r3
 8011a22:	68bb      	ldr	r3, [r7, #8]
 8011a24:	699b      	ldr	r3, [r3, #24]
 8011a26:	3b01      	subs	r3, #1
 8011a28:	061b      	lsls	r3, r3, #24
 8011a2a:	430b      	orrs	r3, r1
 8011a2c:	431a      	orrs	r2, r3
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	609a      	str	r2, [r3, #8]
 8011a32:	e02d      	b.n	8011a90 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	689a      	ldr	r2, [r3, #8]
 8011a38:	4b19      	ldr	r3, [pc, #100]	@ (8011aa0 <FMC_SDRAM_Timing_Init+0xd0>)
 8011a3a:	4013      	ands	r3, r2
 8011a3c:	68ba      	ldr	r2, [r7, #8]
 8011a3e:	68d2      	ldr	r2, [r2, #12]
 8011a40:	3a01      	subs	r2, #1
 8011a42:	0311      	lsls	r1, r2, #12
 8011a44:	68ba      	ldr	r2, [r7, #8]
 8011a46:	6952      	ldr	r2, [r2, #20]
 8011a48:	3a01      	subs	r2, #1
 8011a4a:	0512      	lsls	r2, r2, #20
 8011a4c:	430a      	orrs	r2, r1
 8011a4e:	431a      	orrs	r2, r3
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	68db      	ldr	r3, [r3, #12]
 8011a58:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	1e59      	subs	r1, r3, #1
 8011a62:	68bb      	ldr	r3, [r7, #8]
 8011a64:	685b      	ldr	r3, [r3, #4]
 8011a66:	3b01      	subs	r3, #1
 8011a68:	011b      	lsls	r3, r3, #4
 8011a6a:	4319      	orrs	r1, r3
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	689b      	ldr	r3, [r3, #8]
 8011a70:	3b01      	subs	r3, #1
 8011a72:	021b      	lsls	r3, r3, #8
 8011a74:	4319      	orrs	r1, r3
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	691b      	ldr	r3, [r3, #16]
 8011a7a:	3b01      	subs	r3, #1
 8011a7c:	041b      	lsls	r3, r3, #16
 8011a7e:	4319      	orrs	r1, r3
 8011a80:	68bb      	ldr	r3, [r7, #8]
 8011a82:	699b      	ldr	r3, [r3, #24]
 8011a84:	3b01      	subs	r3, #1
 8011a86:	061b      	lsls	r3, r3, #24
 8011a88:	430b      	orrs	r3, r1
 8011a8a:	431a      	orrs	r2, r3
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8011a90:	2300      	movs	r3, #0
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3714      	adds	r7, #20
 8011a96:	46bd      	mov	sp, r7
 8011a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a9c:	4770      	bx	lr
 8011a9e:	bf00      	nop
 8011aa0:	ff0f0fff 	.word	0xff0f0fff

08011aa4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011aa4:	b084      	sub	sp, #16
 8011aa6:	b480      	push	{r7}
 8011aa8:	b085      	sub	sp, #20
 8011aaa:	af00      	add	r7, sp, #0
 8011aac:	6078      	str	r0, [r7, #4]
 8011aae:	f107 001c 	add.w	r0, r7, #28
 8011ab2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8011aba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8011abc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8011abe:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8011ac2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8011ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8011ac6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8011aca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011acc:	68fa      	ldr	r2, [r7, #12]
 8011ace:	4313      	orrs	r3, r2
 8011ad0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	685a      	ldr	r2, [r3, #4]
 8011ad6:	4b07      	ldr	r3, [pc, #28]	@ (8011af4 <SDMMC_Init+0x50>)
 8011ad8:	4013      	ands	r3, r2
 8011ada:	68fa      	ldr	r2, [r7, #12]
 8011adc:	431a      	orrs	r2, r3
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011ae2:	2300      	movs	r3, #0
}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	3714      	adds	r7, #20
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aee:	b004      	add	sp, #16
 8011af0:	4770      	bx	lr
 8011af2:	bf00      	nop
 8011af4:	ffc02c00 	.word	0xffc02c00

08011af8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8011af8:	b480      	push	{r7}
 8011afa:	b083      	sub	sp, #12
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8011b06:	4618      	mov	r0, r3
 8011b08:	370c      	adds	r7, #12
 8011b0a:	46bd      	mov	sp, r7
 8011b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b10:	4770      	bx	lr

08011b12 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8011b12:	b480      	push	{r7}
 8011b14:	b083      	sub	sp, #12
 8011b16:	af00      	add	r7, sp, #0
 8011b18:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	f043 0203 	orr.w	r2, r3, #3
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011b26:	2300      	movs	r3, #0
}
 8011b28:	4618      	mov	r0, r3
 8011b2a:	370c      	adds	r7, #12
 8011b2c:	46bd      	mov	sp, r7
 8011b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b32:	4770      	bx	lr

08011b34 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8011b34:	b480      	push	{r7}
 8011b36:	b083      	sub	sp, #12
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	f003 0303 	and.w	r3, r3, #3
}
 8011b44:	4618      	mov	r0, r3
 8011b46:	370c      	adds	r7, #12
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4e:	4770      	bx	lr

08011b50 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8011b50:	b480      	push	{r7}
 8011b52:	b085      	sub	sp, #20
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	6078      	str	r0, [r7, #4]
 8011b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011b5a:	2300      	movs	r3, #0
 8011b5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	681a      	ldr	r2, [r3, #0]
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011b66:	683b      	ldr	r3, [r7, #0]
 8011b68:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011b6e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8011b74:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8011b7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011b7c:	68fa      	ldr	r2, [r7, #12]
 8011b7e:	4313      	orrs	r3, r2
 8011b80:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	68da      	ldr	r2, [r3, #12]
 8011b86:	4b06      	ldr	r3, [pc, #24]	@ (8011ba0 <SDMMC_SendCommand+0x50>)
 8011b88:	4013      	ands	r3, r2
 8011b8a:	68fa      	ldr	r2, [r7, #12]
 8011b8c:	431a      	orrs	r2, r3
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8011b92:	2300      	movs	r3, #0
}
 8011b94:	4618      	mov	r0, r3
 8011b96:	3714      	adds	r7, #20
 8011b98:	46bd      	mov	sp, r7
 8011b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9e:	4770      	bx	lr
 8011ba0:	fffee0c0 	.word	0xfffee0c0

08011ba4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8011ba4:	b480      	push	{r7}
 8011ba6:	b083      	sub	sp, #12
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	691b      	ldr	r3, [r3, #16]
 8011bb0:	b2db      	uxtb	r3, r3
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	370c      	adds	r7, #12
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bbc:	4770      	bx	lr

08011bbe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011bbe:	b480      	push	{r7}
 8011bc0:	b085      	sub	sp, #20
 8011bc2:	af00      	add	r7, sp, #0
 8011bc4:	6078      	str	r0, [r7, #4]
 8011bc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	3314      	adds	r3, #20
 8011bcc:	461a      	mov	r2, r3
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	4413      	add	r3, r2
 8011bd2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	681b      	ldr	r3, [r3, #0]
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3714      	adds	r7, #20
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be2:	4770      	bx	lr

08011be4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8011be4:	b480      	push	{r7}
 8011be6:	b085      	sub	sp, #20
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011bee:	2300      	movs	r3, #0
 8011bf0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8011bf2:	683b      	ldr	r3, [r7, #0]
 8011bf4:	681a      	ldr	r2, [r3, #0]
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	685a      	ldr	r2, [r3, #4]
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8011c06:	683b      	ldr	r3, [r7, #0]
 8011c08:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011c0a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8011c0c:	683b      	ldr	r3, [r7, #0]
 8011c0e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8011c10:	431a      	orrs	r2, r3
                       Data->DPSM);
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8011c16:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011c18:	68fa      	ldr	r2, [r7, #12]
 8011c1a:	4313      	orrs	r3, r2
 8011c1c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c22:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	431a      	orrs	r2, r3
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8011c2e:	2300      	movs	r3, #0

}
 8011c30:	4618      	mov	r0, r3
 8011c32:	3714      	adds	r7, #20
 8011c34:	46bd      	mov	sp, r7
 8011c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3a:	4770      	bx	lr

08011c3c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b088      	sub	sp, #32
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
 8011c44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8011c46:	683b      	ldr	r3, [r7, #0]
 8011c48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8011c4a:	2310      	movs	r3, #16
 8011c4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011c52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c54:	2300      	movs	r3, #0
 8011c56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011c5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c5e:	f107 0308 	add.w	r3, r7, #8
 8011c62:	4619      	mov	r1, r3
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f7ff ff73 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8011c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011c6e:	2110      	movs	r1, #16
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	f000 f995 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011c76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c78:	69fb      	ldr	r3, [r7, #28]
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3720      	adds	r7, #32
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	bd80      	pop	{r7, pc}

08011c82 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8011c82:	b580      	push	{r7, lr}
 8011c84:	b088      	sub	sp, #32
 8011c86:	af00      	add	r7, sp, #0
 8011c88:	6078      	str	r0, [r7, #4]
 8011c8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011c8c:	683b      	ldr	r3, [r7, #0]
 8011c8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011c90:	2307      	movs	r3, #7
 8011c92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011c98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011ca2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ca4:	f107 0308 	add.w	r3, r7, #8
 8011ca8:	4619      	mov	r1, r3
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f7ff ff50 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8011cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011cb4:	2107      	movs	r1, #7
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f000 f972 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011cbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cbe:	69fb      	ldr	r3, [r7, #28]
}
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	3720      	adds	r7, #32
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	bd80      	pop	{r7, pc}

08011cc8 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b088      	sub	sp, #32
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011cd4:	2300      	movs	r3, #0
 8011cd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8011cd8:	2300      	movs	r3, #0
 8011cda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011cdc:	2300      	movs	r3, #0
 8011cde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011ce0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011ce4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ce6:	f107 0308 	add.w	r3, r7, #8
 8011cea:	4619      	mov	r1, r3
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f7ff ff2f 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f000 fb96 	bl	8012424 <SDMMC_GetCmdError>
 8011cf8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cfa:	69fb      	ldr	r3, [r7, #28]
}
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	3720      	adds	r7, #32
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bd80      	pop	{r7, pc}

08011d04 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b088      	sub	sp, #32
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011d0c:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8011d10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011d12:	2308      	movs	r3, #8
 8011d14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011d1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011d20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011d24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011d26:	f107 0308 	add.w	r3, r7, #8
 8011d2a:	4619      	mov	r1, r3
 8011d2c:	6878      	ldr	r0, [r7, #4]
 8011d2e:	f7ff ff0f 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011d32:	6878      	ldr	r0, [r7, #4]
 8011d34:	f000 fb28 	bl	8012388 <SDMMC_GetCmdResp7>
 8011d38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d3a:	69fb      	ldr	r3, [r7, #28]
}
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	3720      	adds	r7, #32
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bd80      	pop	{r7, pc}

08011d44 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b088      	sub	sp, #32
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
 8011d4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011d52:	2337      	movs	r3, #55	@ 0x37
 8011d54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011d5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011d60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011d64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011d66:	f107 0308 	add.w	r3, r7, #8
 8011d6a:	4619      	mov	r1, r3
 8011d6c:	6878      	ldr	r0, [r7, #4]
 8011d6e:	f7ff feef 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011d76:	2137      	movs	r1, #55	@ 0x37
 8011d78:	6878      	ldr	r0, [r7, #4]
 8011d7a:	f000 f911 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011d7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011d80:	69fb      	ldr	r3, [r7, #28]
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3720      	adds	r7, #32
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}

08011d8a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011d8a:	b580      	push	{r7, lr}
 8011d8c:	b088      	sub	sp, #32
 8011d8e:	af00      	add	r7, sp, #0
 8011d90:	6078      	str	r0, [r7, #4]
 8011d92:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8011d94:	683b      	ldr	r3, [r7, #0]
 8011d96:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011d98:	2329      	movs	r3, #41	@ 0x29
 8011d9a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011da0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011da2:	2300      	movs	r3, #0
 8011da4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011daa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011dac:	f107 0308 	add.w	r3, r7, #8
 8011db0:	4619      	mov	r1, r3
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f7ff fecc 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011db8:	6878      	ldr	r0, [r7, #4]
 8011dba:	f000 fa2d 	bl	8012218 <SDMMC_GetCmdResp3>
 8011dbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011dc0:	69fb      	ldr	r3, [r7, #28]
}
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	3720      	adds	r7, #32
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}

08011dca <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8011dca:	b580      	push	{r7, lr}
 8011dcc:	b088      	sub	sp, #32
 8011dce:	af00      	add	r7, sp, #0
 8011dd0:	6078      	str	r0, [r7, #4]
 8011dd2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011dd4:	683b      	ldr	r3, [r7, #0]
 8011dd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011dd8:	2306      	movs	r3, #6
 8011dda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011ddc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011de0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011de2:	2300      	movs	r3, #0
 8011de4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011de6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011dea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011dec:	f107 0308 	add.w	r3, r7, #8
 8011df0:	4619      	mov	r1, r3
 8011df2:	6878      	ldr	r0, [r7, #4]
 8011df4:	f7ff feac 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011dfc:	2106      	movs	r1, #6
 8011dfe:	6878      	ldr	r0, [r7, #4]
 8011e00:	f000 f8ce 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011e04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e06:	69fb      	ldr	r3, [r7, #28]
}
 8011e08:	4618      	mov	r0, r3
 8011e0a:	3720      	adds	r7, #32
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	bd80      	pop	{r7, pc}

08011e10 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011e10:	b580      	push	{r7, lr}
 8011e12:	b088      	sub	sp, #32
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011e18:	2300      	movs	r3, #0
 8011e1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011e1c:	2333      	movs	r3, #51	@ 0x33
 8011e1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011e20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011e24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011e26:	2300      	movs	r3, #0
 8011e28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011e2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011e30:	f107 0308 	add.w	r3, r7, #8
 8011e34:	4619      	mov	r1, r3
 8011e36:	6878      	ldr	r0, [r7, #4]
 8011e38:	f7ff fe8a 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011e40:	2133      	movs	r1, #51	@ 0x33
 8011e42:	6878      	ldr	r0, [r7, #4]
 8011e44:	f000 f8ac 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011e48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e4a:	69fb      	ldr	r3, [r7, #28]
}
 8011e4c:	4618      	mov	r0, r3
 8011e4e:	3720      	adds	r7, #32
 8011e50:	46bd      	mov	sp, r7
 8011e52:	bd80      	pop	{r7, pc}

08011e54 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b088      	sub	sp, #32
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011e60:	2302      	movs	r3, #2
 8011e62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011e64:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8011e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011e6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011e72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011e74:	f107 0308 	add.w	r3, r7, #8
 8011e78:	4619      	mov	r1, r3
 8011e7a:	6878      	ldr	r0, [r7, #4]
 8011e7c:	f7ff fe68 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011e80:	6878      	ldr	r0, [r7, #4]
 8011e82:	f000 f97f 	bl	8012184 <SDMMC_GetCmdResp2>
 8011e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e88:	69fb      	ldr	r3, [r7, #28]
}
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	3720      	adds	r7, #32
 8011e8e:	46bd      	mov	sp, r7
 8011e90:	bd80      	pop	{r7, pc}

08011e92 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011e92:	b580      	push	{r7, lr}
 8011e94:	b088      	sub	sp, #32
 8011e96:	af00      	add	r7, sp, #0
 8011e98:	6078      	str	r0, [r7, #4]
 8011e9a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011ea0:	2309      	movs	r3, #9
 8011ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011ea4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8011ea8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011eae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011eb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011eb4:	f107 0308 	add.w	r3, r7, #8
 8011eb8:	4619      	mov	r1, r3
 8011eba:	6878      	ldr	r0, [r7, #4]
 8011ebc:	f7ff fe48 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011ec0:	6878      	ldr	r0, [r7, #4]
 8011ec2:	f000 f95f 	bl	8012184 <SDMMC_GetCmdResp2>
 8011ec6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ec8:	69fb      	ldr	r3, [r7, #28]
}
 8011eca:	4618      	mov	r0, r3
 8011ecc:	3720      	adds	r7, #32
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b088      	sub	sp, #32
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	6078      	str	r0, [r7, #4]
 8011eda:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011edc:	2300      	movs	r3, #0
 8011ede:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011ee0:	2303      	movs	r3, #3
 8011ee2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011ee4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011ee8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011eea:	2300      	movs	r3, #0
 8011eec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011eee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011ef2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ef4:	f107 0308 	add.w	r3, r7, #8
 8011ef8:	4619      	mov	r1, r3
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f7ff fe28 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011f00:	683a      	ldr	r2, [r7, #0]
 8011f02:	2103      	movs	r1, #3
 8011f04:	6878      	ldr	r0, [r7, #4]
 8011f06:	f000 f9c7 	bl	8012298 <SDMMC_GetCmdResp6>
 8011f0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f0c:	69fb      	ldr	r3, [r7, #28]
}
 8011f0e:	4618      	mov	r0, r3
 8011f10:	3720      	adds	r7, #32
 8011f12:	46bd      	mov	sp, r7
 8011f14:	bd80      	pop	{r7, pc}

08011f16 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011f16:	b580      	push	{r7, lr}
 8011f18:	b088      	sub	sp, #32
 8011f1a:	af00      	add	r7, sp, #0
 8011f1c:	6078      	str	r0, [r7, #4]
 8011f1e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011f24:	230d      	movs	r3, #13
 8011f26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011f28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011f2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011f2e:	2300      	movs	r3, #0
 8011f30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011f32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011f36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011f38:	f107 0308 	add.w	r3, r7, #8
 8011f3c:	4619      	mov	r1, r3
 8011f3e:	6878      	ldr	r0, [r7, #4]
 8011f40:	f7ff fe06 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011f48:	210d      	movs	r1, #13
 8011f4a:	6878      	ldr	r0, [r7, #4]
 8011f4c:	f000 f828 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011f50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f52:	69fb      	ldr	r3, [r7, #28]
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3720      	adds	r7, #32
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}

08011f5c <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b088      	sub	sp, #32
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011f64:	2300      	movs	r3, #0
 8011f66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8011f68:	230d      	movs	r3, #13
 8011f6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011f6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011f70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011f72:	2300      	movs	r3, #0
 8011f74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011f76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011f7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011f7c:	f107 0308 	add.w	r3, r7, #8
 8011f80:	4619      	mov	r1, r3
 8011f82:	6878      	ldr	r0, [r7, #4]
 8011f84:	f7ff fde4 	bl	8011b50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8011f88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011f8c:	210d      	movs	r1, #13
 8011f8e:	6878      	ldr	r0, [r7, #4]
 8011f90:	f000 f806 	bl	8011fa0 <SDMMC_GetCmdResp1>
 8011f94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f96:	69fb      	ldr	r3, [r7, #28]
}
 8011f98:	4618      	mov	r0, r3
 8011f9a:	3720      	adds	r7, #32
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b088      	sub	sp, #32
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	60f8      	str	r0, [r7, #12]
 8011fa8:	460b      	mov	r3, r1
 8011faa:	607a      	str	r2, [r7, #4]
 8011fac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8011fae:	4b70      	ldr	r3, [pc, #448]	@ (8012170 <SDMMC_GetCmdResp1+0x1d0>)
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	4a70      	ldr	r2, [pc, #448]	@ (8012174 <SDMMC_GetCmdResp1+0x1d4>)
 8011fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8011fb8:	0a5a      	lsrs	r2, r3, #9
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	fb02 f303 	mul.w	r3, r2, r3
 8011fc0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8011fc2:	69fb      	ldr	r3, [r7, #28]
 8011fc4:	1e5a      	subs	r2, r3, #1
 8011fc6:	61fa      	str	r2, [r7, #28]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d102      	bne.n	8011fd2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011fcc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011fd0:	e0c9      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fd6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8011fd8:	69ba      	ldr	r2, [r7, #24]
 8011fda:	4b67      	ldr	r3, [pc, #412]	@ (8012178 <SDMMC_GetCmdResp1+0x1d8>)
 8011fdc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d0ef      	beq.n	8011fc2 <SDMMC_GetCmdResp1+0x22>
 8011fe2:	69bb      	ldr	r3, [r7, #24]
 8011fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d1ea      	bne.n	8011fc2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ff0:	f003 0304 	and.w	r3, r3, #4
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d004      	beq.n	8012002 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	2204      	movs	r2, #4
 8011ffc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011ffe:	2304      	movs	r3, #4
 8012000:	e0b1      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012006:	f003 0301 	and.w	r3, r3, #1
 801200a:	2b00      	cmp	r3, #0
 801200c:	d004      	beq.n	8012018 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	2201      	movs	r2, #1
 8012012:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012014:	2301      	movs	r3, #1
 8012016:	e0a6      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	4a58      	ldr	r2, [pc, #352]	@ (801217c <SDMMC_GetCmdResp1+0x1dc>)
 801201c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801201e:	68f8      	ldr	r0, [r7, #12]
 8012020:	f7ff fdc0 	bl	8011ba4 <SDMMC_GetCommandResponse>
 8012024:	4603      	mov	r3, r0
 8012026:	461a      	mov	r2, r3
 8012028:	7afb      	ldrb	r3, [r7, #11]
 801202a:	4293      	cmp	r3, r2
 801202c:	d001      	beq.n	8012032 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801202e:	2301      	movs	r3, #1
 8012030:	e099      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012032:	2100      	movs	r1, #0
 8012034:	68f8      	ldr	r0, [r7, #12]
 8012036:	f7ff fdc2 	bl	8011bbe <SDMMC_GetResponse>
 801203a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 801203c:	697a      	ldr	r2, [r7, #20]
 801203e:	4b50      	ldr	r3, [pc, #320]	@ (8012180 <SDMMC_GetCmdResp1+0x1e0>)
 8012040:	4013      	ands	r3, r2
 8012042:	2b00      	cmp	r3, #0
 8012044:	d101      	bne.n	801204a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8012046:	2300      	movs	r3, #0
 8012048:	e08d      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801204a:	697b      	ldr	r3, [r7, #20]
 801204c:	2b00      	cmp	r3, #0
 801204e:	da02      	bge.n	8012056 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8012050:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8012054:	e087      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8012056:	697b      	ldr	r3, [r7, #20]
 8012058:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801205c:	2b00      	cmp	r3, #0
 801205e:	d001      	beq.n	8012064 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8012060:	2340      	movs	r3, #64	@ 0x40
 8012062:	e080      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8012064:	697b      	ldr	r3, [r7, #20]
 8012066:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801206a:	2b00      	cmp	r3, #0
 801206c:	d001      	beq.n	8012072 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801206e:	2380      	movs	r3, #128	@ 0x80
 8012070:	e079      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8012072:	697b      	ldr	r3, [r7, #20]
 8012074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012078:	2b00      	cmp	r3, #0
 801207a:	d002      	beq.n	8012082 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 801207c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012080:	e071      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8012082:	697b      	ldr	r3, [r7, #20]
 8012084:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012088:	2b00      	cmp	r3, #0
 801208a:	d002      	beq.n	8012092 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 801208c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012090:	e069      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8012092:	697b      	ldr	r3, [r7, #20]
 8012094:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012098:	2b00      	cmp	r3, #0
 801209a:	d002      	beq.n	80120a2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 801209c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80120a0:	e061      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80120a2:	697b      	ldr	r3, [r7, #20]
 80120a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d002      	beq.n	80120b2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80120ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80120b0:	e059      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80120b2:	697b      	ldr	r3, [r7, #20]
 80120b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d002      	beq.n	80120c2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80120bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80120c0:	e051      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80120c2:	697b      	ldr	r3, [r7, #20]
 80120c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d002      	beq.n	80120d2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80120cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80120d0:	e049      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80120d2:	697b      	ldr	r3, [r7, #20]
 80120d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d002      	beq.n	80120e2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80120dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80120e0:	e041      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d002      	beq.n	80120f2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80120ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80120f0:	e039      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80120f2:	697b      	ldr	r3, [r7, #20]
 80120f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d002      	beq.n	8012102 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80120fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8012100:	e031      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8012102:	697b      	ldr	r3, [r7, #20]
 8012104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012108:	2b00      	cmp	r3, #0
 801210a:	d002      	beq.n	8012112 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 801210c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8012110:	e029      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8012112:	697b      	ldr	r3, [r7, #20]
 8012114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012118:	2b00      	cmp	r3, #0
 801211a:	d002      	beq.n	8012122 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 801211c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012120:	e021      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8012122:	697b      	ldr	r3, [r7, #20]
 8012124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012128:	2b00      	cmp	r3, #0
 801212a:	d002      	beq.n	8012132 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 801212c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8012130:	e019      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8012132:	697b      	ldr	r3, [r7, #20]
 8012134:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012138:	2b00      	cmp	r3, #0
 801213a:	d002      	beq.n	8012142 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 801213c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8012140:	e011      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8012142:	697b      	ldr	r3, [r7, #20]
 8012144:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012148:	2b00      	cmp	r3, #0
 801214a:	d002      	beq.n	8012152 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 801214c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8012150:	e009      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8012152:	697b      	ldr	r3, [r7, #20]
 8012154:	f003 0308 	and.w	r3, r3, #8
 8012158:	2b00      	cmp	r3, #0
 801215a:	d002      	beq.n	8012162 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 801215c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8012160:	e001      	b.n	8012166 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012162:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8012166:	4618      	mov	r0, r3
 8012168:	3720      	adds	r7, #32
 801216a:	46bd      	mov	sp, r7
 801216c:	bd80      	pop	{r7, pc}
 801216e:	bf00      	nop
 8012170:	24000000 	.word	0x24000000
 8012174:	10624dd3 	.word	0x10624dd3
 8012178:	00200045 	.word	0x00200045
 801217c:	002000c5 	.word	0x002000c5
 8012180:	fdffe008 	.word	0xfdffe008

08012184 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8012184:	b480      	push	{r7}
 8012186:	b085      	sub	sp, #20
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801218c:	4b1f      	ldr	r3, [pc, #124]	@ (801220c <SDMMC_GetCmdResp2+0x88>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	4a1f      	ldr	r2, [pc, #124]	@ (8012210 <SDMMC_GetCmdResp2+0x8c>)
 8012192:	fba2 2303 	umull	r2, r3, r2, r3
 8012196:	0a5b      	lsrs	r3, r3, #9
 8012198:	f241 3288 	movw	r2, #5000	@ 0x1388
 801219c:	fb02 f303 	mul.w	r3, r2, r3
 80121a0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	1e5a      	subs	r2, r3, #1
 80121a6:	60fa      	str	r2, [r7, #12]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d102      	bne.n	80121b2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80121ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121b0:	e026      	b.n	8012200 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121b6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80121b8:	68bb      	ldr	r3, [r7, #8]
 80121ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d0ef      	beq.n	80121a2 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80121c2:	68bb      	ldr	r3, [r7, #8]
 80121c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d1ea      	bne.n	80121a2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121d0:	f003 0304 	and.w	r3, r3, #4
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d004      	beq.n	80121e2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2204      	movs	r2, #4
 80121dc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80121de:	2304      	movs	r3, #4
 80121e0:	e00e      	b.n	8012200 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121e6:	f003 0301 	and.w	r3, r3, #1
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d004      	beq.n	80121f8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2201      	movs	r2, #1
 80121f2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80121f4:	2301      	movs	r3, #1
 80121f6:	e003      	b.n	8012200 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	4a06      	ldr	r2, [pc, #24]	@ (8012214 <SDMMC_GetCmdResp2+0x90>)
 80121fc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80121fe:	2300      	movs	r3, #0
}
 8012200:	4618      	mov	r0, r3
 8012202:	3714      	adds	r7, #20
 8012204:	46bd      	mov	sp, r7
 8012206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220a:	4770      	bx	lr
 801220c:	24000000 	.word	0x24000000
 8012210:	10624dd3 	.word	0x10624dd3
 8012214:	002000c5 	.word	0x002000c5

08012218 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8012218:	b480      	push	{r7}
 801221a:	b085      	sub	sp, #20
 801221c:	af00      	add	r7, sp, #0
 801221e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012220:	4b1a      	ldr	r3, [pc, #104]	@ (801228c <SDMMC_GetCmdResp3+0x74>)
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	4a1a      	ldr	r2, [pc, #104]	@ (8012290 <SDMMC_GetCmdResp3+0x78>)
 8012226:	fba2 2303 	umull	r2, r3, r2, r3
 801222a:	0a5b      	lsrs	r3, r3, #9
 801222c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012230:	fb02 f303 	mul.w	r3, r2, r3
 8012234:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	1e5a      	subs	r2, r3, #1
 801223a:	60fa      	str	r2, [r7, #12]
 801223c:	2b00      	cmp	r3, #0
 801223e:	d102      	bne.n	8012246 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012240:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012244:	e01b      	b.n	801227e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801224a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801224c:	68bb      	ldr	r3, [r7, #8]
 801224e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8012252:	2b00      	cmp	r3, #0
 8012254:	d0ef      	beq.n	8012236 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801225c:	2b00      	cmp	r3, #0
 801225e:	d1ea      	bne.n	8012236 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012264:	f003 0304 	and.w	r3, r3, #4
 8012268:	2b00      	cmp	r3, #0
 801226a:	d004      	beq.n	8012276 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	2204      	movs	r2, #4
 8012270:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012272:	2304      	movs	r3, #4
 8012274:	e003      	b.n	801227e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	4a06      	ldr	r2, [pc, #24]	@ (8012294 <SDMMC_GetCmdResp3+0x7c>)
 801227a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801227c:	2300      	movs	r3, #0
}
 801227e:	4618      	mov	r0, r3
 8012280:	3714      	adds	r7, #20
 8012282:	46bd      	mov	sp, r7
 8012284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012288:	4770      	bx	lr
 801228a:	bf00      	nop
 801228c:	24000000 	.word	0x24000000
 8012290:	10624dd3 	.word	0x10624dd3
 8012294:	002000c5 	.word	0x002000c5

08012298 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	b088      	sub	sp, #32
 801229c:	af00      	add	r7, sp, #0
 801229e:	60f8      	str	r0, [r7, #12]
 80122a0:	460b      	mov	r3, r1
 80122a2:	607a      	str	r2, [r7, #4]
 80122a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80122a6:	4b35      	ldr	r3, [pc, #212]	@ (801237c <SDMMC_GetCmdResp6+0xe4>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	4a35      	ldr	r2, [pc, #212]	@ (8012380 <SDMMC_GetCmdResp6+0xe8>)
 80122ac:	fba2 2303 	umull	r2, r3, r2, r3
 80122b0:	0a5b      	lsrs	r3, r3, #9
 80122b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80122b6:	fb02 f303 	mul.w	r3, r2, r3
 80122ba:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80122bc:	69fb      	ldr	r3, [r7, #28]
 80122be:	1e5a      	subs	r2, r3, #1
 80122c0:	61fa      	str	r2, [r7, #28]
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d102      	bne.n	80122cc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80122c6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80122ca:	e052      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122d0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80122d2:	69bb      	ldr	r3, [r7, #24]
 80122d4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d0ef      	beq.n	80122bc <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80122dc:	69bb      	ldr	r3, [r7, #24]
 80122de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d1ea      	bne.n	80122bc <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122ea:	f003 0304 	and.w	r3, r3, #4
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d004      	beq.n	80122fc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	2204      	movs	r2, #4
 80122f6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80122f8:	2304      	movs	r3, #4
 80122fa:	e03a      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012300:	f003 0301 	and.w	r3, r3, #1
 8012304:	2b00      	cmp	r3, #0
 8012306:	d004      	beq.n	8012312 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	2201      	movs	r2, #1
 801230c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801230e:	2301      	movs	r3, #1
 8012310:	e02f      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8012312:	68f8      	ldr	r0, [r7, #12]
 8012314:	f7ff fc46 	bl	8011ba4 <SDMMC_GetCommandResponse>
 8012318:	4603      	mov	r3, r0
 801231a:	461a      	mov	r2, r3
 801231c:	7afb      	ldrb	r3, [r7, #11]
 801231e:	4293      	cmp	r3, r2
 8012320:	d001      	beq.n	8012326 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012322:	2301      	movs	r3, #1
 8012324:	e025      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	4a16      	ldr	r2, [pc, #88]	@ (8012384 <SDMMC_GetCmdResp6+0xec>)
 801232a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801232c:	2100      	movs	r1, #0
 801232e:	68f8      	ldr	r0, [r7, #12]
 8012330:	f7ff fc45 	bl	8011bbe <SDMMC_GetResponse>
 8012334:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8012336:	697b      	ldr	r3, [r7, #20]
 8012338:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 801233c:	2b00      	cmp	r3, #0
 801233e:	d106      	bne.n	801234e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8012340:	697b      	ldr	r3, [r7, #20]
 8012342:	0c1b      	lsrs	r3, r3, #16
 8012344:	b29a      	uxth	r2, r3
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801234a:	2300      	movs	r3, #0
 801234c:	e011      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801234e:	697b      	ldr	r3, [r7, #20]
 8012350:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012354:	2b00      	cmp	r3, #0
 8012356:	d002      	beq.n	801235e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012358:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801235c:	e009      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801235e:	697b      	ldr	r3, [r7, #20]
 8012360:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012364:	2b00      	cmp	r3, #0
 8012366:	d002      	beq.n	801236e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801236c:	e001      	b.n	8012372 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801236e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8012372:	4618      	mov	r0, r3
 8012374:	3720      	adds	r7, #32
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
 801237a:	bf00      	nop
 801237c:	24000000 	.word	0x24000000
 8012380:	10624dd3 	.word	0x10624dd3
 8012384:	002000c5 	.word	0x002000c5

08012388 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012388:	b480      	push	{r7}
 801238a:	b085      	sub	sp, #20
 801238c:	af00      	add	r7, sp, #0
 801238e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012390:	4b22      	ldr	r3, [pc, #136]	@ (801241c <SDMMC_GetCmdResp7+0x94>)
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	4a22      	ldr	r2, [pc, #136]	@ (8012420 <SDMMC_GetCmdResp7+0x98>)
 8012396:	fba2 2303 	umull	r2, r3, r2, r3
 801239a:	0a5b      	lsrs	r3, r3, #9
 801239c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80123a0:	fb02 f303 	mul.w	r3, r2, r3
 80123a4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	1e5a      	subs	r2, r3, #1
 80123aa:	60fa      	str	r2, [r7, #12]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d102      	bne.n	80123b6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80123b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80123b4:	e02c      	b.n	8012410 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123ba:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80123bc:	68bb      	ldr	r3, [r7, #8]
 80123be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d0ef      	beq.n	80123a6 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d1ea      	bne.n	80123a6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123d4:	f003 0304 	and.w	r3, r3, #4
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d004      	beq.n	80123e6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	2204      	movs	r2, #4
 80123e0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80123e2:	2304      	movs	r3, #4
 80123e4:	e014      	b.n	8012410 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80123ea:	f003 0301 	and.w	r3, r3, #1
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d004      	beq.n	80123fc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	2201      	movs	r2, #1
 80123f6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80123f8:	2301      	movs	r3, #1
 80123fa:	e009      	b.n	8012410 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012404:	2b00      	cmp	r3, #0
 8012406:	d002      	beq.n	801240e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	2240      	movs	r2, #64	@ 0x40
 801240c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801240e:	2300      	movs	r3, #0

}
 8012410:	4618      	mov	r0, r3
 8012412:	3714      	adds	r7, #20
 8012414:	46bd      	mov	sp, r7
 8012416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801241a:	4770      	bx	lr
 801241c:	24000000 	.word	0x24000000
 8012420:	10624dd3 	.word	0x10624dd3

08012424 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8012424:	b480      	push	{r7}
 8012426:	b085      	sub	sp, #20
 8012428:	af00      	add	r7, sp, #0
 801242a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801242c:	4b11      	ldr	r3, [pc, #68]	@ (8012474 <SDMMC_GetCmdError+0x50>)
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	4a11      	ldr	r2, [pc, #68]	@ (8012478 <SDMMC_GetCmdError+0x54>)
 8012432:	fba2 2303 	umull	r2, r3, r2, r3
 8012436:	0a5b      	lsrs	r3, r3, #9
 8012438:	f241 3288 	movw	r2, #5000	@ 0x1388
 801243c:	fb02 f303 	mul.w	r3, r2, r3
 8012440:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	1e5a      	subs	r2, r3, #1
 8012446:	60fa      	str	r2, [r7, #12]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d102      	bne.n	8012452 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801244c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012450:	e009      	b.n	8012466 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801245a:	2b00      	cmp	r3, #0
 801245c:	d0f1      	beq.n	8012442 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	4a06      	ldr	r2, [pc, #24]	@ (801247c <SDMMC_GetCmdError+0x58>)
 8012462:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8012464:	2300      	movs	r3, #0
}
 8012466:	4618      	mov	r0, r3
 8012468:	3714      	adds	r7, #20
 801246a:	46bd      	mov	sp, r7
 801246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012470:	4770      	bx	lr
 8012472:	bf00      	nop
 8012474:	24000000 	.word	0x24000000
 8012478:	10624dd3 	.word	0x10624dd3
 801247c:	002000c5 	.word	0x002000c5

08012480 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012480:	b084      	sub	sp, #16
 8012482:	b580      	push	{r7, lr}
 8012484:	b084      	sub	sp, #16
 8012486:	af00      	add	r7, sp, #0
 8012488:	6078      	str	r0, [r7, #4]
 801248a:	f107 001c 	add.w	r0, r7, #28
 801248e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012492:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8012496:	2b01      	cmp	r3, #1
 8012498:	d121      	bne.n	80124de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801249e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	68da      	ldr	r2, [r3, #12]
 80124aa:	4b2c      	ldr	r3, [pc, #176]	@ (801255c <USB_CoreInit+0xdc>)
 80124ac:	4013      	ands	r3, r2
 80124ae:	687a      	ldr	r2, [r7, #4]
 80124b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	68db      	ldr	r3, [r3, #12]
 80124b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80124be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80124c2:	2b01      	cmp	r3, #1
 80124c4:	d105      	bne.n	80124d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	68db      	ldr	r3, [r3, #12]
 80124ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80124d2:	6878      	ldr	r0, [r7, #4]
 80124d4:	f000 fde8 	bl	80130a8 <USB_CoreReset>
 80124d8:	4603      	mov	r3, r0
 80124da:	73fb      	strb	r3, [r7, #15]
 80124dc:	e01b      	b.n	8012516 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	68db      	ldr	r3, [r3, #12]
 80124e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f000 fddc 	bl	80130a8 <USB_CoreReset>
 80124f0:	4603      	mov	r3, r0
 80124f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80124f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d106      	bne.n	801250a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012500:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	639a      	str	r2, [r3, #56]	@ 0x38
 8012508:	e005      	b.n	8012516 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801250e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8012516:	7fbb      	ldrb	r3, [r7, #30]
 8012518:	2b01      	cmp	r3, #1
 801251a:	d116      	bne.n	801254a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012520:	b29a      	uxth	r2, r3
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801252a:	4b0d      	ldr	r3, [pc, #52]	@ (8012560 <USB_CoreInit+0xe0>)
 801252c:	4313      	orrs	r3, r2
 801252e:	687a      	ldr	r2, [r7, #4]
 8012530:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	689b      	ldr	r3, [r3, #8]
 8012536:	f043 0206 	orr.w	r2, r3, #6
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	689b      	ldr	r3, [r3, #8]
 8012542:	f043 0220 	orr.w	r2, r3, #32
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801254a:	7bfb      	ldrb	r3, [r7, #15]
}
 801254c:	4618      	mov	r0, r3
 801254e:	3710      	adds	r7, #16
 8012550:	46bd      	mov	sp, r7
 8012552:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012556:	b004      	add	sp, #16
 8012558:	4770      	bx	lr
 801255a:	bf00      	nop
 801255c:	ffbdffbf 	.word	0xffbdffbf
 8012560:	03ee0000 	.word	0x03ee0000

08012564 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012564:	b480      	push	{r7}
 8012566:	b087      	sub	sp, #28
 8012568:	af00      	add	r7, sp, #0
 801256a:	60f8      	str	r0, [r7, #12]
 801256c:	60b9      	str	r1, [r7, #8]
 801256e:	4613      	mov	r3, r2
 8012570:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012572:	79fb      	ldrb	r3, [r7, #7]
 8012574:	2b02      	cmp	r3, #2
 8012576:	d165      	bne.n	8012644 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012578:	68bb      	ldr	r3, [r7, #8]
 801257a:	4a41      	ldr	r2, [pc, #260]	@ (8012680 <USB_SetTurnaroundTime+0x11c>)
 801257c:	4293      	cmp	r3, r2
 801257e:	d906      	bls.n	801258e <USB_SetTurnaroundTime+0x2a>
 8012580:	68bb      	ldr	r3, [r7, #8]
 8012582:	4a40      	ldr	r2, [pc, #256]	@ (8012684 <USB_SetTurnaroundTime+0x120>)
 8012584:	4293      	cmp	r3, r2
 8012586:	d202      	bcs.n	801258e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012588:	230f      	movs	r3, #15
 801258a:	617b      	str	r3, [r7, #20]
 801258c:	e062      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801258e:	68bb      	ldr	r3, [r7, #8]
 8012590:	4a3c      	ldr	r2, [pc, #240]	@ (8012684 <USB_SetTurnaroundTime+0x120>)
 8012592:	4293      	cmp	r3, r2
 8012594:	d306      	bcc.n	80125a4 <USB_SetTurnaroundTime+0x40>
 8012596:	68bb      	ldr	r3, [r7, #8]
 8012598:	4a3b      	ldr	r2, [pc, #236]	@ (8012688 <USB_SetTurnaroundTime+0x124>)
 801259a:	4293      	cmp	r3, r2
 801259c:	d202      	bcs.n	80125a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801259e:	230e      	movs	r3, #14
 80125a0:	617b      	str	r3, [r7, #20]
 80125a2:	e057      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80125a4:	68bb      	ldr	r3, [r7, #8]
 80125a6:	4a38      	ldr	r2, [pc, #224]	@ (8012688 <USB_SetTurnaroundTime+0x124>)
 80125a8:	4293      	cmp	r3, r2
 80125aa:	d306      	bcc.n	80125ba <USB_SetTurnaroundTime+0x56>
 80125ac:	68bb      	ldr	r3, [r7, #8]
 80125ae:	4a37      	ldr	r2, [pc, #220]	@ (801268c <USB_SetTurnaroundTime+0x128>)
 80125b0:	4293      	cmp	r3, r2
 80125b2:	d202      	bcs.n	80125ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80125b4:	230d      	movs	r3, #13
 80125b6:	617b      	str	r3, [r7, #20]
 80125b8:	e04c      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80125ba:	68bb      	ldr	r3, [r7, #8]
 80125bc:	4a33      	ldr	r2, [pc, #204]	@ (801268c <USB_SetTurnaroundTime+0x128>)
 80125be:	4293      	cmp	r3, r2
 80125c0:	d306      	bcc.n	80125d0 <USB_SetTurnaroundTime+0x6c>
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	4a32      	ldr	r2, [pc, #200]	@ (8012690 <USB_SetTurnaroundTime+0x12c>)
 80125c6:	4293      	cmp	r3, r2
 80125c8:	d802      	bhi.n	80125d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80125ca:	230c      	movs	r3, #12
 80125cc:	617b      	str	r3, [r7, #20]
 80125ce:	e041      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80125d0:	68bb      	ldr	r3, [r7, #8]
 80125d2:	4a2f      	ldr	r2, [pc, #188]	@ (8012690 <USB_SetTurnaroundTime+0x12c>)
 80125d4:	4293      	cmp	r3, r2
 80125d6:	d906      	bls.n	80125e6 <USB_SetTurnaroundTime+0x82>
 80125d8:	68bb      	ldr	r3, [r7, #8]
 80125da:	4a2e      	ldr	r2, [pc, #184]	@ (8012694 <USB_SetTurnaroundTime+0x130>)
 80125dc:	4293      	cmp	r3, r2
 80125de:	d802      	bhi.n	80125e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80125e0:	230b      	movs	r3, #11
 80125e2:	617b      	str	r3, [r7, #20]
 80125e4:	e036      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80125e6:	68bb      	ldr	r3, [r7, #8]
 80125e8:	4a2a      	ldr	r2, [pc, #168]	@ (8012694 <USB_SetTurnaroundTime+0x130>)
 80125ea:	4293      	cmp	r3, r2
 80125ec:	d906      	bls.n	80125fc <USB_SetTurnaroundTime+0x98>
 80125ee:	68bb      	ldr	r3, [r7, #8]
 80125f0:	4a29      	ldr	r2, [pc, #164]	@ (8012698 <USB_SetTurnaroundTime+0x134>)
 80125f2:	4293      	cmp	r3, r2
 80125f4:	d802      	bhi.n	80125fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80125f6:	230a      	movs	r3, #10
 80125f8:	617b      	str	r3, [r7, #20]
 80125fa:	e02b      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80125fc:	68bb      	ldr	r3, [r7, #8]
 80125fe:	4a26      	ldr	r2, [pc, #152]	@ (8012698 <USB_SetTurnaroundTime+0x134>)
 8012600:	4293      	cmp	r3, r2
 8012602:	d906      	bls.n	8012612 <USB_SetTurnaroundTime+0xae>
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	4a25      	ldr	r2, [pc, #148]	@ (801269c <USB_SetTurnaroundTime+0x138>)
 8012608:	4293      	cmp	r3, r2
 801260a:	d202      	bcs.n	8012612 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801260c:	2309      	movs	r3, #9
 801260e:	617b      	str	r3, [r7, #20]
 8012610:	e020      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012612:	68bb      	ldr	r3, [r7, #8]
 8012614:	4a21      	ldr	r2, [pc, #132]	@ (801269c <USB_SetTurnaroundTime+0x138>)
 8012616:	4293      	cmp	r3, r2
 8012618:	d306      	bcc.n	8012628 <USB_SetTurnaroundTime+0xc4>
 801261a:	68bb      	ldr	r3, [r7, #8]
 801261c:	4a20      	ldr	r2, [pc, #128]	@ (80126a0 <USB_SetTurnaroundTime+0x13c>)
 801261e:	4293      	cmp	r3, r2
 8012620:	d802      	bhi.n	8012628 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012622:	2308      	movs	r3, #8
 8012624:	617b      	str	r3, [r7, #20]
 8012626:	e015      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012628:	68bb      	ldr	r3, [r7, #8]
 801262a:	4a1d      	ldr	r2, [pc, #116]	@ (80126a0 <USB_SetTurnaroundTime+0x13c>)
 801262c:	4293      	cmp	r3, r2
 801262e:	d906      	bls.n	801263e <USB_SetTurnaroundTime+0xda>
 8012630:	68bb      	ldr	r3, [r7, #8]
 8012632:	4a1c      	ldr	r2, [pc, #112]	@ (80126a4 <USB_SetTurnaroundTime+0x140>)
 8012634:	4293      	cmp	r3, r2
 8012636:	d202      	bcs.n	801263e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012638:	2307      	movs	r3, #7
 801263a:	617b      	str	r3, [r7, #20]
 801263c:	e00a      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801263e:	2306      	movs	r3, #6
 8012640:	617b      	str	r3, [r7, #20]
 8012642:	e007      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8012644:	79fb      	ldrb	r3, [r7, #7]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d102      	bne.n	8012650 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801264a:	2309      	movs	r3, #9
 801264c:	617b      	str	r3, [r7, #20]
 801264e:	e001      	b.n	8012654 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012650:	2309      	movs	r3, #9
 8012652:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	68db      	ldr	r3, [r3, #12]
 8012658:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	68da      	ldr	r2, [r3, #12]
 8012664:	697b      	ldr	r3, [r7, #20]
 8012666:	029b      	lsls	r3, r3, #10
 8012668:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801266c:	431a      	orrs	r2, r3
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012672:	2300      	movs	r3, #0
}
 8012674:	4618      	mov	r0, r3
 8012676:	371c      	adds	r7, #28
 8012678:	46bd      	mov	sp, r7
 801267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801267e:	4770      	bx	lr
 8012680:	00d8acbf 	.word	0x00d8acbf
 8012684:	00e4e1c0 	.word	0x00e4e1c0
 8012688:	00f42400 	.word	0x00f42400
 801268c:	01067380 	.word	0x01067380
 8012690:	011a499f 	.word	0x011a499f
 8012694:	01312cff 	.word	0x01312cff
 8012698:	014ca43f 	.word	0x014ca43f
 801269c:	016e3600 	.word	0x016e3600
 80126a0:	01a6ab1f 	.word	0x01a6ab1f
 80126a4:	01e84800 	.word	0x01e84800

080126a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80126a8:	b480      	push	{r7}
 80126aa:	b083      	sub	sp, #12
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	689b      	ldr	r3, [r3, #8]
 80126b4:	f023 0201 	bic.w	r2, r3, #1
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80126bc:	2300      	movs	r3, #0
}
 80126be:	4618      	mov	r0, r3
 80126c0:	370c      	adds	r7, #12
 80126c2:	46bd      	mov	sp, r7
 80126c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c8:	4770      	bx	lr

080126ca <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80126ca:	b580      	push	{r7, lr}
 80126cc:	b084      	sub	sp, #16
 80126ce:	af00      	add	r7, sp, #0
 80126d0:	6078      	str	r0, [r7, #4]
 80126d2:	460b      	mov	r3, r1
 80126d4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80126d6:	2300      	movs	r3, #0
 80126d8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	68db      	ldr	r3, [r3, #12]
 80126de:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80126e6:	78fb      	ldrb	r3, [r7, #3]
 80126e8:	2b01      	cmp	r3, #1
 80126ea:	d115      	bne.n	8012718 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	68db      	ldr	r3, [r3, #12]
 80126f0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80126f8:	200a      	movs	r0, #10
 80126fa:	f7ef fef3 	bl	80024e4 <HAL_Delay>
      ms += 10U;
 80126fe:	68fb      	ldr	r3, [r7, #12]
 8012700:	330a      	adds	r3, #10
 8012702:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8012704:	6878      	ldr	r0, [r7, #4]
 8012706:	f000 fc3e 	bl	8012f86 <USB_GetMode>
 801270a:	4603      	mov	r3, r0
 801270c:	2b01      	cmp	r3, #1
 801270e:	d01e      	beq.n	801274e <USB_SetCurrentMode+0x84>
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	2bc7      	cmp	r3, #199	@ 0xc7
 8012714:	d9f0      	bls.n	80126f8 <USB_SetCurrentMode+0x2e>
 8012716:	e01a      	b.n	801274e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8012718:	78fb      	ldrb	r3, [r7, #3]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d115      	bne.n	801274a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	68db      	ldr	r3, [r3, #12]
 8012722:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801272a:	200a      	movs	r0, #10
 801272c:	f7ef feda 	bl	80024e4 <HAL_Delay>
      ms += 10U;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	330a      	adds	r3, #10
 8012734:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8012736:	6878      	ldr	r0, [r7, #4]
 8012738:	f000 fc25 	bl	8012f86 <USB_GetMode>
 801273c:	4603      	mov	r3, r0
 801273e:	2b00      	cmp	r3, #0
 8012740:	d005      	beq.n	801274e <USB_SetCurrentMode+0x84>
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	2bc7      	cmp	r3, #199	@ 0xc7
 8012746:	d9f0      	bls.n	801272a <USB_SetCurrentMode+0x60>
 8012748:	e001      	b.n	801274e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801274a:	2301      	movs	r3, #1
 801274c:	e005      	b.n	801275a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	2bc8      	cmp	r3, #200	@ 0xc8
 8012752:	d101      	bne.n	8012758 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012754:	2301      	movs	r3, #1
 8012756:	e000      	b.n	801275a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8012758:	2300      	movs	r3, #0
}
 801275a:	4618      	mov	r0, r3
 801275c:	3710      	adds	r7, #16
 801275e:	46bd      	mov	sp, r7
 8012760:	bd80      	pop	{r7, pc}
	...

08012764 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012764:	b084      	sub	sp, #16
 8012766:	b580      	push	{r7, lr}
 8012768:	b086      	sub	sp, #24
 801276a:	af00      	add	r7, sp, #0
 801276c:	6078      	str	r0, [r7, #4]
 801276e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8012772:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012776:	2300      	movs	r3, #0
 8012778:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801277e:	2300      	movs	r3, #0
 8012780:	613b      	str	r3, [r7, #16]
 8012782:	e009      	b.n	8012798 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012784:	687a      	ldr	r2, [r7, #4]
 8012786:	693b      	ldr	r3, [r7, #16]
 8012788:	3340      	adds	r3, #64	@ 0x40
 801278a:	009b      	lsls	r3, r3, #2
 801278c:	4413      	add	r3, r2
 801278e:	2200      	movs	r2, #0
 8012790:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	3301      	adds	r3, #1
 8012796:	613b      	str	r3, [r7, #16]
 8012798:	693b      	ldr	r3, [r7, #16]
 801279a:	2b0e      	cmp	r3, #14
 801279c:	d9f2      	bls.n	8012784 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801279e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d11c      	bne.n	80127e0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80127ac:	685b      	ldr	r3, [r3, #4]
 80127ae:	68fa      	ldr	r2, [r7, #12]
 80127b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80127b4:	f043 0302 	orr.w	r3, r3, #2
 80127b8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127be:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	601a      	str	r2, [r3, #0]
 80127de:	e005      	b.n	80127ec <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127e4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80127f2:	461a      	mov	r2, r3
 80127f4:	2300      	movs	r3, #0
 80127f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80127f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80127fc:	2b01      	cmp	r3, #1
 80127fe:	d10d      	bne.n	801281c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8012800:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012804:	2b00      	cmp	r3, #0
 8012806:	d104      	bne.n	8012812 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8012808:	2100      	movs	r1, #0
 801280a:	6878      	ldr	r0, [r7, #4]
 801280c:	f000 f968 	bl	8012ae0 <USB_SetDevSpeed>
 8012810:	e008      	b.n	8012824 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8012812:	2101      	movs	r1, #1
 8012814:	6878      	ldr	r0, [r7, #4]
 8012816:	f000 f963 	bl	8012ae0 <USB_SetDevSpeed>
 801281a:	e003      	b.n	8012824 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801281c:	2103      	movs	r1, #3
 801281e:	6878      	ldr	r0, [r7, #4]
 8012820:	f000 f95e 	bl	8012ae0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012824:	2110      	movs	r1, #16
 8012826:	6878      	ldr	r0, [r7, #4]
 8012828:	f000 f8fa 	bl	8012a20 <USB_FlushTxFifo>
 801282c:	4603      	mov	r3, r0
 801282e:	2b00      	cmp	r3, #0
 8012830:	d001      	beq.n	8012836 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8012832:	2301      	movs	r3, #1
 8012834:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012836:	6878      	ldr	r0, [r7, #4]
 8012838:	f000 f924 	bl	8012a84 <USB_FlushRxFifo>
 801283c:	4603      	mov	r3, r0
 801283e:	2b00      	cmp	r3, #0
 8012840:	d001      	beq.n	8012846 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8012842:	2301      	movs	r3, #1
 8012844:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801284c:	461a      	mov	r2, r3
 801284e:	2300      	movs	r3, #0
 8012850:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012858:	461a      	mov	r2, r3
 801285a:	2300      	movs	r3, #0
 801285c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012864:	461a      	mov	r2, r3
 8012866:	2300      	movs	r3, #0
 8012868:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801286a:	2300      	movs	r3, #0
 801286c:	613b      	str	r3, [r7, #16]
 801286e:	e043      	b.n	80128f8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012870:	693b      	ldr	r3, [r7, #16]
 8012872:	015a      	lsls	r2, r3, #5
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	4413      	add	r3, r2
 8012878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012882:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012886:	d118      	bne.n	80128ba <USB_DevInit+0x156>
    {
      if (i == 0U)
 8012888:	693b      	ldr	r3, [r7, #16]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d10a      	bne.n	80128a4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801288e:	693b      	ldr	r3, [r7, #16]
 8012890:	015a      	lsls	r2, r3, #5
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	4413      	add	r3, r2
 8012896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801289a:	461a      	mov	r2, r3
 801289c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80128a0:	6013      	str	r3, [r2, #0]
 80128a2:	e013      	b.n	80128cc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80128a4:	693b      	ldr	r3, [r7, #16]
 80128a6:	015a      	lsls	r2, r3, #5
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	4413      	add	r3, r2
 80128ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128b0:	461a      	mov	r2, r3
 80128b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80128b6:	6013      	str	r3, [r2, #0]
 80128b8:	e008      	b.n	80128cc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80128ba:	693b      	ldr	r3, [r7, #16]
 80128bc:	015a      	lsls	r2, r3, #5
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	4413      	add	r3, r2
 80128c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128c6:	461a      	mov	r2, r3
 80128c8:	2300      	movs	r3, #0
 80128ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80128cc:	693b      	ldr	r3, [r7, #16]
 80128ce:	015a      	lsls	r2, r3, #5
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	4413      	add	r3, r2
 80128d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128d8:	461a      	mov	r2, r3
 80128da:	2300      	movs	r3, #0
 80128dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80128de:	693b      	ldr	r3, [r7, #16]
 80128e0:	015a      	lsls	r2, r3, #5
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	4413      	add	r3, r2
 80128e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128ea:	461a      	mov	r2, r3
 80128ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80128f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80128f2:	693b      	ldr	r3, [r7, #16]
 80128f4:	3301      	adds	r3, #1
 80128f6:	613b      	str	r3, [r7, #16]
 80128f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80128fc:	461a      	mov	r2, r3
 80128fe:	693b      	ldr	r3, [r7, #16]
 8012900:	4293      	cmp	r3, r2
 8012902:	d3b5      	bcc.n	8012870 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012904:	2300      	movs	r3, #0
 8012906:	613b      	str	r3, [r7, #16]
 8012908:	e043      	b.n	8012992 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801290a:	693b      	ldr	r3, [r7, #16]
 801290c:	015a      	lsls	r2, r3, #5
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	4413      	add	r3, r2
 8012912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801291c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012920:	d118      	bne.n	8012954 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8012922:	693b      	ldr	r3, [r7, #16]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d10a      	bne.n	801293e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012928:	693b      	ldr	r3, [r7, #16]
 801292a:	015a      	lsls	r2, r3, #5
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	4413      	add	r3, r2
 8012930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012934:	461a      	mov	r2, r3
 8012936:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801293a:	6013      	str	r3, [r2, #0]
 801293c:	e013      	b.n	8012966 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801293e:	693b      	ldr	r3, [r7, #16]
 8012940:	015a      	lsls	r2, r3, #5
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	4413      	add	r3, r2
 8012946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801294a:	461a      	mov	r2, r3
 801294c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8012950:	6013      	str	r3, [r2, #0]
 8012952:	e008      	b.n	8012966 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012954:	693b      	ldr	r3, [r7, #16]
 8012956:	015a      	lsls	r2, r3, #5
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	4413      	add	r3, r2
 801295c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012960:	461a      	mov	r2, r3
 8012962:	2300      	movs	r3, #0
 8012964:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012966:	693b      	ldr	r3, [r7, #16]
 8012968:	015a      	lsls	r2, r3, #5
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	4413      	add	r3, r2
 801296e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012972:	461a      	mov	r2, r3
 8012974:	2300      	movs	r3, #0
 8012976:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012978:	693b      	ldr	r3, [r7, #16]
 801297a:	015a      	lsls	r2, r3, #5
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	4413      	add	r3, r2
 8012980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012984:	461a      	mov	r2, r3
 8012986:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801298a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	3301      	adds	r3, #1
 8012990:	613b      	str	r3, [r7, #16]
 8012992:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012996:	461a      	mov	r2, r3
 8012998:	693b      	ldr	r3, [r7, #16]
 801299a:	4293      	cmp	r3, r2
 801299c:	d3b5      	bcc.n	801290a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80129a4:	691b      	ldr	r3, [r3, #16]
 80129a6:	68fa      	ldr	r2, [r7, #12]
 80129a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80129ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80129b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	2200      	movs	r2, #0
 80129b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80129be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80129c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d105      	bne.n	80129d4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	699b      	ldr	r3, [r3, #24]
 80129cc:	f043 0210 	orr.w	r2, r3, #16
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	699a      	ldr	r2, [r3, #24]
 80129d8:	4b0f      	ldr	r3, [pc, #60]	@ (8012a18 <USB_DevInit+0x2b4>)
 80129da:	4313      	orrs	r3, r2
 80129dc:	687a      	ldr	r2, [r7, #4]
 80129de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80129e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d005      	beq.n	80129f4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	699b      	ldr	r3, [r3, #24]
 80129ec:	f043 0208 	orr.w	r2, r3, #8
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80129f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80129f8:	2b01      	cmp	r3, #1
 80129fa:	d105      	bne.n	8012a08 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	699a      	ldr	r2, [r3, #24]
 8012a00:	4b06      	ldr	r3, [pc, #24]	@ (8012a1c <USB_DevInit+0x2b8>)
 8012a02:	4313      	orrs	r3, r2
 8012a04:	687a      	ldr	r2, [r7, #4]
 8012a06:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8012a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a0a:	4618      	mov	r0, r3
 8012a0c:	3718      	adds	r7, #24
 8012a0e:	46bd      	mov	sp, r7
 8012a10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012a14:	b004      	add	sp, #16
 8012a16:	4770      	bx	lr
 8012a18:	803c3800 	.word	0x803c3800
 8012a1c:	40000004 	.word	0x40000004

08012a20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8012a20:	b480      	push	{r7}
 8012a22:	b085      	sub	sp, #20
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
 8012a28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	3301      	adds	r3, #1
 8012a32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012a3a:	d901      	bls.n	8012a40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8012a3c:	2303      	movs	r3, #3
 8012a3e:	e01b      	b.n	8012a78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	691b      	ldr	r3, [r3, #16]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	daf2      	bge.n	8012a2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8012a48:	2300      	movs	r3, #0
 8012a4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8012a4c:	683b      	ldr	r3, [r7, #0]
 8012a4e:	019b      	lsls	r3, r3, #6
 8012a50:	f043 0220 	orr.w	r2, r3, #32
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	3301      	adds	r3, #1
 8012a5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012a64:	d901      	bls.n	8012a6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8012a66:	2303      	movs	r3, #3
 8012a68:	e006      	b.n	8012a78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	691b      	ldr	r3, [r3, #16]
 8012a6e:	f003 0320 	and.w	r3, r3, #32
 8012a72:	2b20      	cmp	r3, #32
 8012a74:	d0f0      	beq.n	8012a58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8012a76:	2300      	movs	r3, #0
}
 8012a78:	4618      	mov	r0, r3
 8012a7a:	3714      	adds	r7, #20
 8012a7c:	46bd      	mov	sp, r7
 8012a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a82:	4770      	bx	lr

08012a84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8012a84:	b480      	push	{r7}
 8012a86:	b085      	sub	sp, #20
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	3301      	adds	r3, #1
 8012a94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012a9c:	d901      	bls.n	8012aa2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8012a9e:	2303      	movs	r3, #3
 8012aa0:	e018      	b.n	8012ad4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	691b      	ldr	r3, [r3, #16]
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	daf2      	bge.n	8012a90 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	2210      	movs	r2, #16
 8012ab2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	3301      	adds	r3, #1
 8012ab8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012ac0:	d901      	bls.n	8012ac6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8012ac2:	2303      	movs	r3, #3
 8012ac4:	e006      	b.n	8012ad4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	691b      	ldr	r3, [r3, #16]
 8012aca:	f003 0310 	and.w	r3, r3, #16
 8012ace:	2b10      	cmp	r3, #16
 8012ad0:	d0f0      	beq.n	8012ab4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8012ad2:	2300      	movs	r3, #0
}
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	3714      	adds	r7, #20
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ade:	4770      	bx	lr

08012ae0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b085      	sub	sp, #20
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
 8012ae8:	460b      	mov	r3, r1
 8012aea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012af6:	681a      	ldr	r2, [r3, #0]
 8012af8:	78fb      	ldrb	r3, [r7, #3]
 8012afa:	68f9      	ldr	r1, [r7, #12]
 8012afc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8012b00:	4313      	orrs	r3, r2
 8012b02:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8012b04:	2300      	movs	r3, #0
}
 8012b06:	4618      	mov	r0, r3
 8012b08:	3714      	adds	r7, #20
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b10:	4770      	bx	lr

08012b12 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8012b12:	b480      	push	{r7}
 8012b14:	b087      	sub	sp, #28
 8012b16:	af00      	add	r7, sp, #0
 8012b18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8012b1e:	693b      	ldr	r3, [r7, #16]
 8012b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012b24:	689b      	ldr	r3, [r3, #8]
 8012b26:	f003 0306 	and.w	r3, r3, #6
 8012b2a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d102      	bne.n	8012b38 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8012b32:	2300      	movs	r3, #0
 8012b34:	75fb      	strb	r3, [r7, #23]
 8012b36:	e00a      	b.n	8012b4e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	2b02      	cmp	r3, #2
 8012b3c:	d002      	beq.n	8012b44 <USB_GetDevSpeed+0x32>
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	2b06      	cmp	r3, #6
 8012b42:	d102      	bne.n	8012b4a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8012b44:	2302      	movs	r3, #2
 8012b46:	75fb      	strb	r3, [r7, #23]
 8012b48:	e001      	b.n	8012b4e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8012b4a:	230f      	movs	r3, #15
 8012b4c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8012b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b50:	4618      	mov	r0, r3
 8012b52:	371c      	adds	r7, #28
 8012b54:	46bd      	mov	sp, r7
 8012b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b5a:	4770      	bx	lr

08012b5c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012b5c:	b480      	push	{r7}
 8012b5e:	b087      	sub	sp, #28
 8012b60:	af00      	add	r7, sp, #0
 8012b62:	6078      	str	r0, [r7, #4]
 8012b64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8012b66:	2300      	movs	r3, #0
 8012b68:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012b72:	683b      	ldr	r3, [r7, #0]
 8012b74:	785b      	ldrb	r3, [r3, #1]
 8012b76:	2b01      	cmp	r3, #1
 8012b78:	d14a      	bne.n	8012c10 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012b7a:	683b      	ldr	r3, [r7, #0]
 8012b7c:	781b      	ldrb	r3, [r3, #0]
 8012b7e:	015a      	lsls	r2, r3, #5
 8012b80:	693b      	ldr	r3, [r7, #16]
 8012b82:	4413      	add	r3, r2
 8012b84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012b8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012b92:	f040 8086 	bne.w	8012ca2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	781b      	ldrb	r3, [r3, #0]
 8012b9a:	015a      	lsls	r2, r3, #5
 8012b9c:	693b      	ldr	r3, [r7, #16]
 8012b9e:	4413      	add	r3, r2
 8012ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	683a      	ldr	r2, [r7, #0]
 8012ba8:	7812      	ldrb	r2, [r2, #0]
 8012baa:	0151      	lsls	r1, r2, #5
 8012bac:	693a      	ldr	r2, [r7, #16]
 8012bae:	440a      	add	r2, r1
 8012bb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012bb4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012bb8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	781b      	ldrb	r3, [r3, #0]
 8012bbe:	015a      	lsls	r2, r3, #5
 8012bc0:	693b      	ldr	r3, [r7, #16]
 8012bc2:	4413      	add	r3, r2
 8012bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	683a      	ldr	r2, [r7, #0]
 8012bcc:	7812      	ldrb	r2, [r2, #0]
 8012bce:	0151      	lsls	r1, r2, #5
 8012bd0:	693a      	ldr	r2, [r7, #16]
 8012bd2:	440a      	add	r2, r1
 8012bd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012bd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012bdc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	3301      	adds	r3, #1
 8012be2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8012bea:	4293      	cmp	r3, r2
 8012bec:	d902      	bls.n	8012bf4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8012bee:	2301      	movs	r3, #1
 8012bf0:	75fb      	strb	r3, [r7, #23]
          break;
 8012bf2:	e056      	b.n	8012ca2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	781b      	ldrb	r3, [r3, #0]
 8012bf8:	015a      	lsls	r2, r3, #5
 8012bfa:	693b      	ldr	r3, [r7, #16]
 8012bfc:	4413      	add	r3, r2
 8012bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012c08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012c0c:	d0e7      	beq.n	8012bde <USB_EPStopXfer+0x82>
 8012c0e:	e048      	b.n	8012ca2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	781b      	ldrb	r3, [r3, #0]
 8012c14:	015a      	lsls	r2, r3, #5
 8012c16:	693b      	ldr	r3, [r7, #16]
 8012c18:	4413      	add	r3, r2
 8012c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012c24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012c28:	d13b      	bne.n	8012ca2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	781b      	ldrb	r3, [r3, #0]
 8012c2e:	015a      	lsls	r2, r3, #5
 8012c30:	693b      	ldr	r3, [r7, #16]
 8012c32:	4413      	add	r3, r2
 8012c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	683a      	ldr	r2, [r7, #0]
 8012c3c:	7812      	ldrb	r2, [r2, #0]
 8012c3e:	0151      	lsls	r1, r2, #5
 8012c40:	693a      	ldr	r2, [r7, #16]
 8012c42:	440a      	add	r2, r1
 8012c44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c48:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012c4c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8012c4e:	683b      	ldr	r3, [r7, #0]
 8012c50:	781b      	ldrb	r3, [r3, #0]
 8012c52:	015a      	lsls	r2, r3, #5
 8012c54:	693b      	ldr	r3, [r7, #16]
 8012c56:	4413      	add	r3, r2
 8012c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	683a      	ldr	r2, [r7, #0]
 8012c60:	7812      	ldrb	r2, [r2, #0]
 8012c62:	0151      	lsls	r1, r2, #5
 8012c64:	693a      	ldr	r2, [r7, #16]
 8012c66:	440a      	add	r2, r1
 8012c68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012c70:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	3301      	adds	r3, #1
 8012c76:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8012c7e:	4293      	cmp	r3, r2
 8012c80:	d902      	bls.n	8012c88 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8012c82:	2301      	movs	r3, #1
 8012c84:	75fb      	strb	r3, [r7, #23]
          break;
 8012c86:	e00c      	b.n	8012ca2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	781b      	ldrb	r3, [r3, #0]
 8012c8c:	015a      	lsls	r2, r3, #5
 8012c8e:	693b      	ldr	r3, [r7, #16]
 8012c90:	4413      	add	r3, r2
 8012c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012c9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012ca0:	d0e7      	beq.n	8012c72 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8012ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	371c      	adds	r7, #28
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cae:	4770      	bx	lr

08012cb0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8012cb0:	b480      	push	{r7}
 8012cb2:	b089      	sub	sp, #36	@ 0x24
 8012cb4:	af00      	add	r7, sp, #0
 8012cb6:	60f8      	str	r0, [r7, #12]
 8012cb8:	60b9      	str	r1, [r7, #8]
 8012cba:	4611      	mov	r1, r2
 8012cbc:	461a      	mov	r2, r3
 8012cbe:	460b      	mov	r3, r1
 8012cc0:	71fb      	strb	r3, [r7, #7]
 8012cc2:	4613      	mov	r3, r2
 8012cc4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8012cca:	68bb      	ldr	r3, [r7, #8]
 8012ccc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8012cce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d123      	bne.n	8012d1e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8012cd6:	88bb      	ldrh	r3, [r7, #4]
 8012cd8:	3303      	adds	r3, #3
 8012cda:	089b      	lsrs	r3, r3, #2
 8012cdc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8012cde:	2300      	movs	r3, #0
 8012ce0:	61bb      	str	r3, [r7, #24]
 8012ce2:	e018      	b.n	8012d16 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012ce4:	79fb      	ldrb	r3, [r7, #7]
 8012ce6:	031a      	lsls	r2, r3, #12
 8012ce8:	697b      	ldr	r3, [r7, #20]
 8012cea:	4413      	add	r3, r2
 8012cec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012cf0:	461a      	mov	r2, r3
 8012cf2:	69fb      	ldr	r3, [r7, #28]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8012cf8:	69fb      	ldr	r3, [r7, #28]
 8012cfa:	3301      	adds	r3, #1
 8012cfc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012cfe:	69fb      	ldr	r3, [r7, #28]
 8012d00:	3301      	adds	r3, #1
 8012d02:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012d04:	69fb      	ldr	r3, [r7, #28]
 8012d06:	3301      	adds	r3, #1
 8012d08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012d0a:	69fb      	ldr	r3, [r7, #28]
 8012d0c:	3301      	adds	r3, #1
 8012d0e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8012d10:	69bb      	ldr	r3, [r7, #24]
 8012d12:	3301      	adds	r3, #1
 8012d14:	61bb      	str	r3, [r7, #24]
 8012d16:	69ba      	ldr	r2, [r7, #24]
 8012d18:	693b      	ldr	r3, [r7, #16]
 8012d1a:	429a      	cmp	r2, r3
 8012d1c:	d3e2      	bcc.n	8012ce4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8012d1e:	2300      	movs	r3, #0
}
 8012d20:	4618      	mov	r0, r3
 8012d22:	3724      	adds	r7, #36	@ 0x24
 8012d24:	46bd      	mov	sp, r7
 8012d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d2a:	4770      	bx	lr

08012d2c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8012d2c:	b480      	push	{r7}
 8012d2e:	b08b      	sub	sp, #44	@ 0x2c
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	60b9      	str	r1, [r7, #8]
 8012d36:	4613      	mov	r3, r2
 8012d38:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8012d3e:	68bb      	ldr	r3, [r7, #8]
 8012d40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8012d42:	88fb      	ldrh	r3, [r7, #6]
 8012d44:	089b      	lsrs	r3, r3, #2
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8012d4a:	88fb      	ldrh	r3, [r7, #6]
 8012d4c:	f003 0303 	and.w	r3, r3, #3
 8012d50:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8012d52:	2300      	movs	r3, #0
 8012d54:	623b      	str	r3, [r7, #32]
 8012d56:	e014      	b.n	8012d82 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012d58:	69bb      	ldr	r3, [r7, #24]
 8012d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012d5e:	681a      	ldr	r2, [r3, #0]
 8012d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d62:	601a      	str	r2, [r3, #0]
    pDest++;
 8012d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d66:	3301      	adds	r3, #1
 8012d68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d6c:	3301      	adds	r3, #1
 8012d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d72:	3301      	adds	r3, #1
 8012d74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d78:	3301      	adds	r3, #1
 8012d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8012d7c:	6a3b      	ldr	r3, [r7, #32]
 8012d7e:	3301      	adds	r3, #1
 8012d80:	623b      	str	r3, [r7, #32]
 8012d82:	6a3a      	ldr	r2, [r7, #32]
 8012d84:	697b      	ldr	r3, [r7, #20]
 8012d86:	429a      	cmp	r2, r3
 8012d88:	d3e6      	bcc.n	8012d58 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8012d8a:	8bfb      	ldrh	r3, [r7, #30]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d01e      	beq.n	8012dce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8012d90:	2300      	movs	r3, #0
 8012d92:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8012d94:	69bb      	ldr	r3, [r7, #24]
 8012d96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	f107 0310 	add.w	r3, r7, #16
 8012da0:	6812      	ldr	r2, [r2, #0]
 8012da2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8012da4:	693a      	ldr	r2, [r7, #16]
 8012da6:	6a3b      	ldr	r3, [r7, #32]
 8012da8:	b2db      	uxtb	r3, r3
 8012daa:	00db      	lsls	r3, r3, #3
 8012dac:	fa22 f303 	lsr.w	r3, r2, r3
 8012db0:	b2da      	uxtb	r2, r3
 8012db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012db4:	701a      	strb	r2, [r3, #0]
      i++;
 8012db6:	6a3b      	ldr	r3, [r7, #32]
 8012db8:	3301      	adds	r3, #1
 8012dba:	623b      	str	r3, [r7, #32]
      pDest++;
 8012dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dbe:	3301      	adds	r3, #1
 8012dc0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8012dc2:	8bfb      	ldrh	r3, [r7, #30]
 8012dc4:	3b01      	subs	r3, #1
 8012dc6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8012dc8:	8bfb      	ldrh	r3, [r7, #30]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d1ea      	bne.n	8012da4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8012dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012dd0:	4618      	mov	r0, r3
 8012dd2:	372c      	adds	r7, #44	@ 0x2c
 8012dd4:	46bd      	mov	sp, r7
 8012dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dda:	4770      	bx	lr

08012ddc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8012ddc:	b480      	push	{r7}
 8012dde:	b085      	sub	sp, #20
 8012de0:	af00      	add	r7, sp, #0
 8012de2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	68fa      	ldr	r2, [r7, #12]
 8012df2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8012df6:	f023 0303 	bic.w	r3, r3, #3
 8012dfa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012e02:	685b      	ldr	r3, [r3, #4]
 8012e04:	68fa      	ldr	r2, [r7, #12]
 8012e06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012e0a:	f043 0302 	orr.w	r3, r3, #2
 8012e0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012e10:	2300      	movs	r3, #0
}
 8012e12:	4618      	mov	r0, r3
 8012e14:	3714      	adds	r7, #20
 8012e16:	46bd      	mov	sp, r7
 8012e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e1c:	4770      	bx	lr

08012e1e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8012e1e:	b480      	push	{r7}
 8012e20:	b085      	sub	sp, #20
 8012e22:	af00      	add	r7, sp, #0
 8012e24:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	695b      	ldr	r3, [r3, #20]
 8012e2a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	699b      	ldr	r3, [r3, #24]
 8012e30:	68fa      	ldr	r2, [r7, #12]
 8012e32:	4013      	ands	r3, r2
 8012e34:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8012e36:	68fb      	ldr	r3, [r7, #12]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3714      	adds	r7, #20
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e42:	4770      	bx	lr

08012e44 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8012e44:	b480      	push	{r7}
 8012e46:	b085      	sub	sp, #20
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
 8012e4c:	460b      	mov	r3, r1
 8012e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8012e54:	78fb      	ldrb	r3, [r7, #3]
 8012e56:	015a      	lsls	r2, r3, #5
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	4413      	add	r3, r2
 8012e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012e60:	689b      	ldr	r3, [r3, #8]
 8012e62:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8012e64:	78fb      	ldrb	r3, [r7, #3]
 8012e66:	015a      	lsls	r2, r3, #5
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	4413      	add	r3, r2
 8012e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012e70:	68db      	ldr	r3, [r3, #12]
 8012e72:	68ba      	ldr	r2, [r7, #8]
 8012e74:	4013      	ands	r3, r2
 8012e76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012e78:	68bb      	ldr	r3, [r7, #8]
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	3714      	adds	r7, #20
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e84:	4770      	bx	lr

08012e86 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012e86:	b480      	push	{r7}
 8012e88:	b085      	sub	sp, #20
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012e98:	699b      	ldr	r3, [r3, #24]
 8012e9a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012ea2:	69db      	ldr	r3, [r3, #28]
 8012ea4:	68ba      	ldr	r2, [r7, #8]
 8012ea6:	4013      	ands	r3, r2
 8012ea8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8012eaa:	68bb      	ldr	r3, [r7, #8]
 8012eac:	0c1b      	lsrs	r3, r3, #16
}
 8012eae:	4618      	mov	r0, r3
 8012eb0:	3714      	adds	r7, #20
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb8:	4770      	bx	lr

08012eba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012eba:	b480      	push	{r7}
 8012ebc:	b085      	sub	sp, #20
 8012ebe:	af00      	add	r7, sp, #0
 8012ec0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8012ec6:	68fb      	ldr	r3, [r7, #12]
 8012ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012ecc:	699b      	ldr	r3, [r3, #24]
 8012ece:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012ed6:	69db      	ldr	r3, [r3, #28]
 8012ed8:	68ba      	ldr	r2, [r7, #8]
 8012eda:	4013      	ands	r3, r2
 8012edc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	b29b      	uxth	r3, r3
}
 8012ee2:	4618      	mov	r0, r3
 8012ee4:	3714      	adds	r7, #20
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eec:	4770      	bx	lr

08012eee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8012eee:	b480      	push	{r7}
 8012ef0:	b085      	sub	sp, #20
 8012ef2:	af00      	add	r7, sp, #0
 8012ef4:	6078      	str	r0, [r7, #4]
 8012ef6:	460b      	mov	r3, r1
 8012ef8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8012efe:	78fb      	ldrb	r3, [r7, #3]
 8012f00:	015a      	lsls	r2, r3, #5
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	4413      	add	r3, r2
 8012f06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012f0a:	689b      	ldr	r3, [r3, #8]
 8012f0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012f14:	695b      	ldr	r3, [r3, #20]
 8012f16:	68ba      	ldr	r2, [r7, #8]
 8012f18:	4013      	ands	r3, r2
 8012f1a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012f1c:	68bb      	ldr	r3, [r7, #8]
}
 8012f1e:	4618      	mov	r0, r3
 8012f20:	3714      	adds	r7, #20
 8012f22:	46bd      	mov	sp, r7
 8012f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f28:	4770      	bx	lr

08012f2a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8012f2a:	b480      	push	{r7}
 8012f2c:	b087      	sub	sp, #28
 8012f2e:	af00      	add	r7, sp, #0
 8012f30:	6078      	str	r0, [r7, #4]
 8012f32:	460b      	mov	r3, r1
 8012f34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8012f3a:	697b      	ldr	r3, [r7, #20]
 8012f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012f40:	691b      	ldr	r3, [r3, #16]
 8012f42:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8012f44:	697b      	ldr	r3, [r7, #20]
 8012f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012f4c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8012f4e:	78fb      	ldrb	r3, [r7, #3]
 8012f50:	f003 030f 	and.w	r3, r3, #15
 8012f54:	68fa      	ldr	r2, [r7, #12]
 8012f56:	fa22 f303 	lsr.w	r3, r2, r3
 8012f5a:	01db      	lsls	r3, r3, #7
 8012f5c:	b2db      	uxtb	r3, r3
 8012f5e:	693a      	ldr	r2, [r7, #16]
 8012f60:	4313      	orrs	r3, r2
 8012f62:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8012f64:	78fb      	ldrb	r3, [r7, #3]
 8012f66:	015a      	lsls	r2, r3, #5
 8012f68:	697b      	ldr	r3, [r7, #20]
 8012f6a:	4413      	add	r3, r2
 8012f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012f70:	689b      	ldr	r3, [r3, #8]
 8012f72:	693a      	ldr	r2, [r7, #16]
 8012f74:	4013      	ands	r3, r2
 8012f76:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012f78:	68bb      	ldr	r3, [r7, #8]
}
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	371c      	adds	r7, #28
 8012f7e:	46bd      	mov	sp, r7
 8012f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f84:	4770      	bx	lr

08012f86 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8012f86:	b480      	push	{r7}
 8012f88:	b083      	sub	sp, #12
 8012f8a:	af00      	add	r7, sp, #0
 8012f8c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	695b      	ldr	r3, [r3, #20]
 8012f92:	f003 0301 	and.w	r3, r3, #1
}
 8012f96:	4618      	mov	r0, r3
 8012f98:	370c      	adds	r7, #12
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa0:	4770      	bx	lr
	...

08012fa4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8012fa4:	b480      	push	{r7}
 8012fa6:	b085      	sub	sp, #20
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012fb6:	681a      	ldr	r2, [r3, #0]
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012fbe:	4619      	mov	r1, r3
 8012fc0:	4b09      	ldr	r3, [pc, #36]	@ (8012fe8 <USB_ActivateSetup+0x44>)
 8012fc2:	4013      	ands	r3, r2
 8012fc4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012fcc:	685b      	ldr	r3, [r3, #4]
 8012fce:	68fa      	ldr	r2, [r7, #12]
 8012fd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012fd8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012fda:	2300      	movs	r3, #0
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	3714      	adds	r7, #20
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe6:	4770      	bx	lr
 8012fe8:	fffff800 	.word	0xfffff800

08012fec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8012fec:	b480      	push	{r7}
 8012fee:	b087      	sub	sp, #28
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	60f8      	str	r0, [r7, #12]
 8012ff4:	460b      	mov	r3, r1
 8012ff6:	607a      	str	r2, [r7, #4]
 8012ff8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	333c      	adds	r3, #60	@ 0x3c
 8013002:	3304      	adds	r3, #4
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8013008:	693b      	ldr	r3, [r7, #16]
 801300a:	4a26      	ldr	r2, [pc, #152]	@ (80130a4 <USB_EP0_OutStart+0xb8>)
 801300c:	4293      	cmp	r3, r2
 801300e:	d90a      	bls.n	8013026 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013010:	697b      	ldr	r3, [r7, #20]
 8013012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801301c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013020:	d101      	bne.n	8013026 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8013022:	2300      	movs	r3, #0
 8013024:	e037      	b.n	8013096 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8013026:	697b      	ldr	r3, [r7, #20]
 8013028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801302c:	461a      	mov	r2, r3
 801302e:	2300      	movs	r3, #0
 8013030:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013032:	697b      	ldr	r3, [r7, #20]
 8013034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013038:	691b      	ldr	r3, [r3, #16]
 801303a:	697a      	ldr	r2, [r7, #20]
 801303c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8013040:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8013044:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8013046:	697b      	ldr	r3, [r7, #20]
 8013048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801304c:	691b      	ldr	r3, [r3, #16]
 801304e:	697a      	ldr	r2, [r7, #20]
 8013050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8013054:	f043 0318 	orr.w	r3, r3, #24
 8013058:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801305a:	697b      	ldr	r3, [r7, #20]
 801305c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013060:	691b      	ldr	r3, [r3, #16]
 8013062:	697a      	ldr	r2, [r7, #20]
 8013064:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8013068:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801306c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801306e:	7afb      	ldrb	r3, [r7, #11]
 8013070:	2b01      	cmp	r3, #1
 8013072:	d10f      	bne.n	8013094 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8013074:	697b      	ldr	r3, [r7, #20]
 8013076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801307a:	461a      	mov	r2, r3
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8013080:	697b      	ldr	r3, [r7, #20]
 8013082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	697a      	ldr	r2, [r7, #20]
 801308a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801308e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8013092:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013094:	2300      	movs	r3, #0
}
 8013096:	4618      	mov	r0, r3
 8013098:	371c      	adds	r7, #28
 801309a:	46bd      	mov	sp, r7
 801309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a0:	4770      	bx	lr
 80130a2:	bf00      	nop
 80130a4:	4f54300a 	.word	0x4f54300a

080130a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80130a8:	b480      	push	{r7}
 80130aa:	b085      	sub	sp, #20
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80130b0:	2300      	movs	r3, #0
 80130b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	3301      	adds	r3, #1
 80130b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80130ba:	68fb      	ldr	r3, [r7, #12]
 80130bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80130c0:	d901      	bls.n	80130c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80130c2:	2303      	movs	r3, #3
 80130c4:	e01b      	b.n	80130fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	691b      	ldr	r3, [r3, #16]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	daf2      	bge.n	80130b4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80130ce:	2300      	movs	r3, #0
 80130d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	691b      	ldr	r3, [r3, #16]
 80130d6:	f043 0201 	orr.w	r2, r3, #1
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	3301      	adds	r3, #1
 80130e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80130e4:	68fb      	ldr	r3, [r7, #12]
 80130e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80130ea:	d901      	bls.n	80130f0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80130ec:	2303      	movs	r3, #3
 80130ee:	e006      	b.n	80130fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	691b      	ldr	r3, [r3, #16]
 80130f4:	f003 0301 	and.w	r3, r3, #1
 80130f8:	2b01      	cmp	r3, #1
 80130fa:	d0f0      	beq.n	80130de <USB_CoreReset+0x36>

  return HAL_OK;
 80130fc:	2300      	movs	r3, #0
}
 80130fe:	4618      	mov	r0, r3
 8013100:	3714      	adds	r7, #20
 8013102:	46bd      	mov	sp, r7
 8013104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013108:	4770      	bx	lr
	...

0801310c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801310c:	b084      	sub	sp, #16
 801310e:	b580      	push	{r7, lr}
 8013110:	b086      	sub	sp, #24
 8013112:	af00      	add	r7, sp, #0
 8013114:	6078      	str	r0, [r7, #4]
 8013116:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801311a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801311e:	2300      	movs	r3, #0
 8013120:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013126:	68fb      	ldr	r3, [r7, #12]
 8013128:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801312c:	461a      	mov	r2, r3
 801312e:	2300      	movs	r3, #0
 8013130:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013136:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013142:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	68db      	ldr	r3, [r3, #12]
 801314e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013152:	2b00      	cmp	r3, #0
 8013154:	d119      	bne.n	801318a <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8013156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801315a:	2b01      	cmp	r3, #1
 801315c:	d10a      	bne.n	8013174 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	68fa      	ldr	r2, [r7, #12]
 8013168:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801316c:	f043 0304 	orr.w	r3, r3, #4
 8013170:	6013      	str	r3, [r2, #0]
 8013172:	e014      	b.n	801319e <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	68fa      	ldr	r2, [r7, #12]
 801317e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013182:	f023 0304 	bic.w	r3, r3, #4
 8013186:	6013      	str	r3, [r2, #0]
 8013188:	e009      	b.n	801319e <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	68fa      	ldr	r2, [r7, #12]
 8013194:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013198:	f023 0304 	bic.w	r3, r3, #4
 801319c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801319e:	2110      	movs	r1, #16
 80131a0:	6878      	ldr	r0, [r7, #4]
 80131a2:	f7ff fc3d 	bl	8012a20 <USB_FlushTxFifo>
 80131a6:	4603      	mov	r3, r0
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d001      	beq.n	80131b0 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 80131ac:	2301      	movs	r3, #1
 80131ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80131b0:	6878      	ldr	r0, [r7, #4]
 80131b2:	f7ff fc67 	bl	8012a84 <USB_FlushRxFifo>
 80131b6:	4603      	mov	r3, r0
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d001      	beq.n	80131c0 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 80131bc:	2301      	movs	r3, #1
 80131be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80131c0:	2300      	movs	r3, #0
 80131c2:	613b      	str	r3, [r7, #16]
 80131c4:	e015      	b.n	80131f2 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80131c6:	693b      	ldr	r3, [r7, #16]
 80131c8:	015a      	lsls	r2, r3, #5
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	4413      	add	r3, r2
 80131ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80131d2:	461a      	mov	r2, r3
 80131d4:	f04f 33ff 	mov.w	r3, #4294967295
 80131d8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	015a      	lsls	r2, r3, #5
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	4413      	add	r3, r2
 80131e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80131e6:	461a      	mov	r2, r3
 80131e8:	2300      	movs	r3, #0
 80131ea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80131ec:	693b      	ldr	r3, [r7, #16]
 80131ee:	3301      	adds	r3, #1
 80131f0:	613b      	str	r3, [r7, #16]
 80131f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80131f6:	461a      	mov	r2, r3
 80131f8:	693b      	ldr	r3, [r7, #16]
 80131fa:	4293      	cmp	r3, r2
 80131fc:	d3e3      	bcc.n	80131c6 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	2200      	movs	r2, #0
 8013202:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	f04f 32ff 	mov.w	r2, #4294967295
 801320a:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013212:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	4a0f      	ldr	r2, [pc, #60]	@ (8013254 <USB_HostInit+0x148>)
 8013218:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	4a0e      	ldr	r2, [pc, #56]	@ (8013258 <USB_HostInit+0x14c>)
 801321e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013222:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013226:	2b00      	cmp	r3, #0
 8013228:	d105      	bne.n	8013236 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	699b      	ldr	r3, [r3, #24]
 801322e:	f043 0210 	orr.w	r2, r3, #16
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	699a      	ldr	r2, [r3, #24]
 801323a:	4b08      	ldr	r3, [pc, #32]	@ (801325c <USB_HostInit+0x150>)
 801323c:	4313      	orrs	r3, r2
 801323e:	687a      	ldr	r2, [r7, #4]
 8013240:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8013242:	7dfb      	ldrb	r3, [r7, #23]
}
 8013244:	4618      	mov	r0, r3
 8013246:	3718      	adds	r7, #24
 8013248:	46bd      	mov	sp, r7
 801324a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801324e:	b004      	add	sp, #16
 8013250:	4770      	bx	lr
 8013252:	bf00      	nop
 8013254:	01000200 	.word	0x01000200
 8013258:	00e00300 	.word	0x00e00300
 801325c:	a3200008 	.word	0xa3200008

08013260 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8013260:	b480      	push	{r7}
 8013262:	b085      	sub	sp, #20
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
 8013268:	460b      	mov	r3, r1
 801326a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	68fa      	ldr	r2, [r7, #12]
 801327a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801327e:	f023 0303 	bic.w	r3, r3, #3
 8013282:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801328a:	681a      	ldr	r2, [r3, #0]
 801328c:	78fb      	ldrb	r3, [r7, #3]
 801328e:	f003 0303 	and.w	r3, r3, #3
 8013292:	68f9      	ldr	r1, [r7, #12]
 8013294:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8013298:	4313      	orrs	r3, r2
 801329a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 801329c:	78fb      	ldrb	r3, [r7, #3]
 801329e:	2b01      	cmp	r3, #1
 80132a0:	d107      	bne.n	80132b2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80132a8:	461a      	mov	r2, r3
 80132aa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80132ae:	6053      	str	r3, [r2, #4]
 80132b0:	e00c      	b.n	80132cc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80132b2:	78fb      	ldrb	r3, [r7, #3]
 80132b4:	2b02      	cmp	r3, #2
 80132b6:	d107      	bne.n	80132c8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80132be:	461a      	mov	r2, r3
 80132c0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80132c4:	6053      	str	r3, [r2, #4]
 80132c6:	e001      	b.n	80132cc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80132c8:	2301      	movs	r3, #1
 80132ca:	e000      	b.n	80132ce <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80132cc:	2300      	movs	r3, #0
}
 80132ce:	4618      	mov	r0, r3
 80132d0:	3714      	adds	r7, #20
 80132d2:	46bd      	mov	sp, r7
 80132d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d8:	4770      	bx	lr

080132da <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80132da:	b480      	push	{r7}
 80132dc:	b085      	sub	sp, #20
 80132de:	af00      	add	r7, sp, #0
 80132e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80132e6:	68fb      	ldr	r3, [r7, #12]
 80132e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80132ec:	695b      	ldr	r3, [r3, #20]
 80132ee:	b29b      	uxth	r3, r3
}
 80132f0:	4618      	mov	r0, r3
 80132f2:	3714      	adds	r7, #20
 80132f4:	46bd      	mov	sp, r7
 80132f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fa:	4770      	bx	lr

080132fc <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80132fc:	b480      	push	{r7}
 80132fe:	b089      	sub	sp, #36	@ 0x24
 8013300:	af00      	add	r7, sp, #0
 8013302:	6078      	str	r0, [r7, #4]
 8013304:	460b      	mov	r3, r1
 8013306:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 801330c:	78fb      	ldrb	r3, [r7, #3]
 801330e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8013310:	2300      	movs	r3, #0
 8013312:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8013314:	69bb      	ldr	r3, [r7, #24]
 8013316:	015a      	lsls	r2, r3, #5
 8013318:	69fb      	ldr	r3, [r7, #28]
 801331a:	4413      	add	r3, r2
 801331c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	0c9b      	lsrs	r3, r3, #18
 8013324:	f003 0303 	and.w	r3, r3, #3
 8013328:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 801332a:	69bb      	ldr	r3, [r7, #24]
 801332c:	015a      	lsls	r2, r3, #5
 801332e:	69fb      	ldr	r3, [r7, #28]
 8013330:	4413      	add	r3, r2
 8013332:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	0fdb      	lsrs	r3, r3, #31
 801333a:	f003 0301 	and.w	r3, r3, #1
 801333e:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8013340:	69bb      	ldr	r3, [r7, #24]
 8013342:	015a      	lsls	r2, r3, #5
 8013344:	69fb      	ldr	r3, [r7, #28]
 8013346:	4413      	add	r3, r2
 8013348:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801334c:	685b      	ldr	r3, [r3, #4]
 801334e:	0fdb      	lsrs	r3, r3, #31
 8013350:	f003 0301 	and.w	r3, r3, #1
 8013354:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	689b      	ldr	r3, [r3, #8]
 801335a:	f003 0320 	and.w	r3, r3, #32
 801335e:	2b20      	cmp	r3, #32
 8013360:	d10d      	bne.n	801337e <USB_HC_Halt+0x82>
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d10a      	bne.n	801337e <USB_HC_Halt+0x82>
 8013368:	693b      	ldr	r3, [r7, #16]
 801336a:	2b00      	cmp	r3, #0
 801336c:	d005      	beq.n	801337a <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 801336e:	697b      	ldr	r3, [r7, #20]
 8013370:	2b01      	cmp	r3, #1
 8013372:	d002      	beq.n	801337a <USB_HC_Halt+0x7e>
 8013374:	697b      	ldr	r3, [r7, #20]
 8013376:	2b03      	cmp	r3, #3
 8013378:	d101      	bne.n	801337e <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 801337a:	2300      	movs	r3, #0
 801337c:	e0d8      	b.n	8013530 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 801337e:	697b      	ldr	r3, [r7, #20]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d002      	beq.n	801338a <USB_HC_Halt+0x8e>
 8013384:	697b      	ldr	r3, [r7, #20]
 8013386:	2b02      	cmp	r3, #2
 8013388:	d173      	bne.n	8013472 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801338a:	69bb      	ldr	r3, [r7, #24]
 801338c:	015a      	lsls	r2, r3, #5
 801338e:	69fb      	ldr	r3, [r7, #28]
 8013390:	4413      	add	r3, r2
 8013392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	69ba      	ldr	r2, [r7, #24]
 801339a:	0151      	lsls	r1, r2, #5
 801339c:	69fa      	ldr	r2, [r7, #28]
 801339e:	440a      	add	r2, r1
 80133a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80133a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80133a8:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	689b      	ldr	r3, [r3, #8]
 80133ae:	f003 0320 	and.w	r3, r3, #32
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d14a      	bne.n	801344c <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133ba:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d133      	bne.n	801342a <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80133c2:	69bb      	ldr	r3, [r7, #24]
 80133c4:	015a      	lsls	r2, r3, #5
 80133c6:	69fb      	ldr	r3, [r7, #28]
 80133c8:	4413      	add	r3, r2
 80133ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	69ba      	ldr	r2, [r7, #24]
 80133d2:	0151      	lsls	r1, r2, #5
 80133d4:	69fa      	ldr	r2, [r7, #28]
 80133d6:	440a      	add	r2, r1
 80133d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80133dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80133e0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80133e2:	69bb      	ldr	r3, [r7, #24]
 80133e4:	015a      	lsls	r2, r3, #5
 80133e6:	69fb      	ldr	r3, [r7, #28]
 80133e8:	4413      	add	r3, r2
 80133ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	69ba      	ldr	r2, [r7, #24]
 80133f2:	0151      	lsls	r1, r2, #5
 80133f4:	69fa      	ldr	r2, [r7, #28]
 80133f6:	440a      	add	r2, r1
 80133f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80133fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013400:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8013402:	68bb      	ldr	r3, [r7, #8]
 8013404:	3301      	adds	r3, #1
 8013406:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8013408:	68bb      	ldr	r3, [r7, #8]
 801340a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801340e:	d82e      	bhi.n	801346e <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8013410:	69bb      	ldr	r3, [r7, #24]
 8013412:	015a      	lsls	r2, r3, #5
 8013414:	69fb      	ldr	r3, [r7, #28]
 8013416:	4413      	add	r3, r2
 8013418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013422:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013426:	d0ec      	beq.n	8013402 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013428:	e081      	b.n	801352e <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801342a:	69bb      	ldr	r3, [r7, #24]
 801342c:	015a      	lsls	r2, r3, #5
 801342e:	69fb      	ldr	r3, [r7, #28]
 8013430:	4413      	add	r3, r2
 8013432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	69ba      	ldr	r2, [r7, #24]
 801343a:	0151      	lsls	r1, r2, #5
 801343c:	69fa      	ldr	r2, [r7, #28]
 801343e:	440a      	add	r2, r1
 8013440:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013444:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013448:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801344a:	e070      	b.n	801352e <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801344c:	69bb      	ldr	r3, [r7, #24]
 801344e:	015a      	lsls	r2, r3, #5
 8013450:	69fb      	ldr	r3, [r7, #28]
 8013452:	4413      	add	r3, r2
 8013454:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	69ba      	ldr	r2, [r7, #24]
 801345c:	0151      	lsls	r1, r2, #5
 801345e:	69fa      	ldr	r2, [r7, #28]
 8013460:	440a      	add	r2, r1
 8013462:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013466:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801346a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801346c:	e05f      	b.n	801352e <USB_HC_Halt+0x232>
            break;
 801346e:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013470:	e05d      	b.n	801352e <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8013472:	69bb      	ldr	r3, [r7, #24]
 8013474:	015a      	lsls	r2, r3, #5
 8013476:	69fb      	ldr	r3, [r7, #28]
 8013478:	4413      	add	r3, r2
 801347a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	69ba      	ldr	r2, [r7, #24]
 8013482:	0151      	lsls	r1, r2, #5
 8013484:	69fa      	ldr	r2, [r7, #28]
 8013486:	440a      	add	r2, r1
 8013488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801348c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013490:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8013492:	69fb      	ldr	r3, [r7, #28]
 8013494:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013498:	691b      	ldr	r3, [r3, #16]
 801349a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d133      	bne.n	801350a <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80134a2:	69bb      	ldr	r3, [r7, #24]
 80134a4:	015a      	lsls	r2, r3, #5
 80134a6:	69fb      	ldr	r3, [r7, #28]
 80134a8:	4413      	add	r3, r2
 80134aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	69ba      	ldr	r2, [r7, #24]
 80134b2:	0151      	lsls	r1, r2, #5
 80134b4:	69fa      	ldr	r2, [r7, #28]
 80134b6:	440a      	add	r2, r1
 80134b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80134bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134c0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80134c2:	69bb      	ldr	r3, [r7, #24]
 80134c4:	015a      	lsls	r2, r3, #5
 80134c6:	69fb      	ldr	r3, [r7, #28]
 80134c8:	4413      	add	r3, r2
 80134ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	69ba      	ldr	r2, [r7, #24]
 80134d2:	0151      	lsls	r1, r2, #5
 80134d4:	69fa      	ldr	r2, [r7, #28]
 80134d6:	440a      	add	r2, r1
 80134d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80134dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80134e0:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80134e2:	68bb      	ldr	r3, [r7, #8]
 80134e4:	3301      	adds	r3, #1
 80134e6:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80134e8:	68bb      	ldr	r3, [r7, #8]
 80134ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80134ee:	d81d      	bhi.n	801352c <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80134f0:	69bb      	ldr	r3, [r7, #24]
 80134f2:	015a      	lsls	r2, r3, #5
 80134f4:	69fb      	ldr	r3, [r7, #28]
 80134f6:	4413      	add	r3, r2
 80134f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013502:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013506:	d0ec      	beq.n	80134e2 <USB_HC_Halt+0x1e6>
 8013508:	e011      	b.n	801352e <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801350a:	69bb      	ldr	r3, [r7, #24]
 801350c:	015a      	lsls	r2, r3, #5
 801350e:	69fb      	ldr	r3, [r7, #28]
 8013510:	4413      	add	r3, r2
 8013512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	69ba      	ldr	r2, [r7, #24]
 801351a:	0151      	lsls	r1, r2, #5
 801351c:	69fa      	ldr	r2, [r7, #28]
 801351e:	440a      	add	r2, r1
 8013520:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013524:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013528:	6013      	str	r3, [r2, #0]
 801352a:	e000      	b.n	801352e <USB_HC_Halt+0x232>
          break;
 801352c:	bf00      	nop
    }
  }

  return HAL_OK;
 801352e:	2300      	movs	r3, #0
}
 8013530:	4618      	mov	r0, r3
 8013532:	3724      	adds	r7, #36	@ 0x24
 8013534:	46bd      	mov	sp, r7
 8013536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801353a:	4770      	bx	lr

0801353c <memset>:
 801353c:	4402      	add	r2, r0
 801353e:	4603      	mov	r3, r0
 8013540:	4293      	cmp	r3, r2
 8013542:	d100      	bne.n	8013546 <memset+0xa>
 8013544:	4770      	bx	lr
 8013546:	f803 1b01 	strb.w	r1, [r3], #1
 801354a:	e7f9      	b.n	8013540 <memset+0x4>

0801354c <__libc_init_array>:
 801354c:	b570      	push	{r4, r5, r6, lr}
 801354e:	4d0d      	ldr	r5, [pc, #52]	@ (8013584 <__libc_init_array+0x38>)
 8013550:	4c0d      	ldr	r4, [pc, #52]	@ (8013588 <__libc_init_array+0x3c>)
 8013552:	1b64      	subs	r4, r4, r5
 8013554:	10a4      	asrs	r4, r4, #2
 8013556:	2600      	movs	r6, #0
 8013558:	42a6      	cmp	r6, r4
 801355a:	d109      	bne.n	8013570 <__libc_init_array+0x24>
 801355c:	4d0b      	ldr	r5, [pc, #44]	@ (801358c <__libc_init_array+0x40>)
 801355e:	4c0c      	ldr	r4, [pc, #48]	@ (8013590 <__libc_init_array+0x44>)
 8013560:	f000 f818 	bl	8013594 <_init>
 8013564:	1b64      	subs	r4, r4, r5
 8013566:	10a4      	asrs	r4, r4, #2
 8013568:	2600      	movs	r6, #0
 801356a:	42a6      	cmp	r6, r4
 801356c:	d105      	bne.n	801357a <__libc_init_array+0x2e>
 801356e:	bd70      	pop	{r4, r5, r6, pc}
 8013570:	f855 3b04 	ldr.w	r3, [r5], #4
 8013574:	4798      	blx	r3
 8013576:	3601      	adds	r6, #1
 8013578:	e7ee      	b.n	8013558 <__libc_init_array+0xc>
 801357a:	f855 3b04 	ldr.w	r3, [r5], #4
 801357e:	4798      	blx	r3
 8013580:	3601      	adds	r6, #1
 8013582:	e7f2      	b.n	801356a <__libc_init_array+0x1e>
 8013584:	08013604 	.word	0x08013604
 8013588:	08013604 	.word	0x08013604
 801358c:	08013604 	.word	0x08013604
 8013590:	08013608 	.word	0x08013608

08013594 <_init>:
 8013594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013596:	bf00      	nop
 8013598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801359a:	bc08      	pop	{r3}
 801359c:	469e      	mov	lr, r3
 801359e:	4770      	bx	lr

080135a0 <_fini>:
 80135a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135a2:	bf00      	nop
 80135a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80135a6:	bc08      	pop	{r3}
 80135a8:	469e      	mov	lr, r3
 80135aa:	4770      	bx	lr
