// Seed: 814747819
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
);
  wire _id_1;
  wire id_2;
  logic [id_1 : id_1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout supply0 id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
