/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module CreateCircuitFromTruthTable(clk, j, k, Q);
  input clk;
  wire clk;
  input j;
  wire j;
  input k;
  wire k;
  output Q;
  reg Q;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  always @(posedge clk)
    Q <= _00_;
  assign _01_ = j & _03_;
  assign _02_ = _04_ & Q;
  assign _00_ = _01_ | _02_;
  assign _03_ = ~Q;
  assign _04_ = ~k;
endmodule
