
---------- Begin Simulation Statistics ----------
final_tick                                96871319375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    673                       # Simulator instruction rate (inst/s)
host_mem_usage                               22299852                       # Number of bytes of host memory used
host_op_rate                                      690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101207.12                       # Real time elapsed on the host
host_tick_rate                                 399665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68090816                       # Number of instructions simulated
sim_ops                                      69862608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040449                       # Number of seconds simulated
sim_ticks                                 40448941875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.207350                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  176729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               234989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3627                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14422                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34189                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           41893                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7704                       # Number of indirect misses.
system.cpu.branchPred.lookups                  382059                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4520                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2170234                       # Number of instructions committed
system.cpu.committedOps                       2451698                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.163431                       # CPI: cycles per instruction
system.cpu.discardedOps                         44622                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1142969                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            587489                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273047                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5993757                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240187                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3628                       # number of quiesce instructions executed
system.cpu.numCycles                          9035620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1363315     55.61%     55.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7706      0.31%     55.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 656462     26.78%     82.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                424215     17.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2451698                       # Class of committed instruction
system.cpu.quiesceCycles                     55682687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3041863                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1663526                       # Transaction distribution
system.membus.trans_dist::ReadResp            1666501                       # Transaction distribution
system.membus.trans_dist::WriteReq             993636                       # Transaction distribution
system.membus.trans_dist::WriteResp            993636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2592                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1500                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1306                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2709                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        84058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5242302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5242302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5326985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       419520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       532397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    167752976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    167752976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168302909                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2663795                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004544                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2663740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2663795                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7198007730                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72536998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              653624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14004500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           62639479                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10310987960                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1374500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1957888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1957888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3383765                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3383764                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57412                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10452992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10477568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3893                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3893                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10683305                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    167247872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167641088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        62220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        62220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    170094313                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18248323252                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         11783495                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14611989462                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9259732000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4860646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3645485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8506131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4860646                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3645485                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8506131                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4860646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8506131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3645485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17012262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        62220                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       209676                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1947                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149403                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3645485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8506131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12151616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3645485                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538236                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5183720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3645485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12151616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17335336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1659875                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1659867                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       961280                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       961280                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5214208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1958                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5242302                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166854656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        62220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    167752976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3263424                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3263424    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3263424                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7815870480                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9260597000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    411662091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14581939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      9721293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    435965323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     14581939                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      4873403                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     19455342                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    426244030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19455342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      9721293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    455420665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116992560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60882944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    178072112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68096980                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106364928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    174461908                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29248140                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1902592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     31156876                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17024245                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3323904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20348149                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      4860646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2892351557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1505180140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4402392343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1683529330                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2629609653                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4313138982                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      4860646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4575880886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4134789793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8715531326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       716784                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       765936                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       179196                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       180732                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17720711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1215162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     18935872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6075808                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      4860646                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     10936454                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     23796519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6075808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29872327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     18839751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      4860646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     23700397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      4860646                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      9721293                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     14581939                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     23700397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      9721293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      4860646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     38282336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          274                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          326                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       433534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82277                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         515811                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       433534                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       433534                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       433534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82277                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        515811                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105971712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        62412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         253568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          106484816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       165888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60882944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61687808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1655808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1663832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       951296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             963872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      4860646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        12757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2619888360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1542982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6268841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2632573587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4101170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14581939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1215162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1505180140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1525078411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4101170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      4860646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14594696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1215162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4125068500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1542982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6268841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4157651998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2606189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156921500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1572                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1572                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2985482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1027012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1663837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     963872                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1663837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   963872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    949                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60239                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54154480990                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8314435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97805264740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32566.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58816.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2337                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1551123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  897163                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1663834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               963872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1465343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.932002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.289746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.359027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3937      2.21%      2.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4066      2.28%      4.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3219      1.80%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2598      1.46%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3208      1.80%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2548      1.43%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2925      1.64%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2748      1.54%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153227     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1057.716285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    977.805595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           636     40.46%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.06%     40.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.06%     40.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.06%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     40.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          289     18.38%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.13%     59.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.13%     59.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.13%     59.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.06%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.06%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.70%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          569     36.20%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           48      3.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1572                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     613.151399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    201.206616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.666263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            589     37.47%     37.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24      1.53%     38.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.64%     39.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.25%     39.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.32%     40.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.19%     40.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.19%     40.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.19%     40.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.13%     40.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.19%     41.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.13%     41.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     41.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     41.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.06%     41.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     41.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     41.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      2.35%     43.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          882     56.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1572                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              106424768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61687936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               106485136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61687808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2631.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1525.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2632.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1525.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40448987750                       # Total gap between requests
system.mem_ctrls.avgGap                      15393.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       194432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105913152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        62668                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       253568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        47872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60882944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 4806850.092663888820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12756.823196873800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2618440609.084536075592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1549311.232755207922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6268841.365087007172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4135979.638651548885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14581938.924947464839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1183516.744342524325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1505180140.141799449921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1655808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       951296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    278604225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       777700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97250400830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    113797500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161684485                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13286969840                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9381389825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1169173380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 771575065825                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     90691.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64808.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58732.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    115765.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40808.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5126145.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1017945.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1522361.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    811077.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88067480.849995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61467823.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3024397556.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1339549450.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     387208590.299926                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     814856685.187480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     195356801.100001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5910904387.387604                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.132485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9875333240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2187990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28386686135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9592927.094818                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549905.502067                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       130250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12369500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62068179875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34803139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       816856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           816856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       816856                       # number of overall hits
system.cpu.icache.overall_hits::total          816856                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          274                       # number of overall misses
system.cpu.icache.overall_misses::total           274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11893125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11893125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11893125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11893125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       817130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       817130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       817130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       817130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43405.565693                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43405.565693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43405.565693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43405.565693                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          274                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11460750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11460750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11460750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11460750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41827.554745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41827.554745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41827.554745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41827.554745                       # average overall mshr miss latency
system.cpu.icache.replacements                     77                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       816856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          816856                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11893125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11893125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       817130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       817130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43405.565693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43405.565693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11460750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11460750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41827.554745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41827.554745                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.563062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7347884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                77                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95427.064935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.563062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1634534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1634534                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1046101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1046101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1046101                       # number of overall hits
system.cpu.dcache.overall_hits::total         1046101                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5215                       # number of overall misses
system.cpu.dcache.overall_misses::total          5215                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    381762750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    381762750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    381762750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    381762750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1051316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1051316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1051316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1051316                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004960                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73204.745925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73204.745925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73204.745925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73204.745925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2592                       # number of writebacks
system.cpu.dcache.writebacks::total              2592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        36007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        36007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    294072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    294072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    294072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    294072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79165750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79165750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73261.709018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73261.709018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73261.709018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73261.709018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.621101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.621101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4015                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       657064                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          657064                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    205968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    205968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       659780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       659780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75835.051546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75835.051546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3651                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3651                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201404250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201404250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79165750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79165750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74346.345515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74346.345515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.305944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.305944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       389037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         389037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    175794750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    175794750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       391536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       391536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70346.038415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70346.038415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92668250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92668250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71010.153257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71010.153257                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              111034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.654795                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4209279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4209279                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96871319375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                96872341875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    673                       # Simulator instruction rate (inst/s)
host_mem_usage                               22303680                       # Number of bytes of host memory used
host_op_rate                                      690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101217.48                       # Real time elapsed on the host
host_tick_rate                                 399634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68091997                       # Number of instructions simulated
sim_ops                                      69864065                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040450                       # Number of seconds simulated
sim_ticks                                 40449964375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.190221                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  176788                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               235121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3627                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14441                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209724                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34189                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           41893                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7704                       # Number of indirect misses.
system.cpu.branchPred.lookups                  382270                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66667                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4520                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2171415                       # Number of instructions committed
system.cpu.committedOps                       2453155                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.161920                       # CPI: cycles per instruction
system.cpu.discardedOps                         44673                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1143751                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            587839                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273162                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5993933                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240274                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3628                       # number of quiesce instructions executed
system.cpu.numCycles                          9037256                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3628                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1364157     55.61%     55.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7706      0.31%     55.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 656800     26.77%     82.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                424491     17.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2453155                       # Class of committed instruction
system.cpu.quiesceCycles                     55682687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3043323                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1663596                       # Transaction distribution
system.membus.trans_dist::ReadResp            1666573                       # Transaction distribution
system.membus.trans_dist::WriteReq             993636                       # Transaction distribution
system.membus.trans_dist::WriteResp            993636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2592                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1502                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1306                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2710                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        84061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5242442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5242442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5327131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       419584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       532461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    167757456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    167757456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168307517                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2663867                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004544                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2663812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      55      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2663867                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7198080605                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72536998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              656624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14004500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           62645229                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10311368650                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1379500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1957888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1957888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3383905                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3383905                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57412                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10452992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10477568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10683586                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    167247872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167641088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    170098793                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18248813252                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         11783776                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14612409462                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9259873000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4860523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3645393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8505916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4860523                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3645393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8505916                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4860523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8505916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3645393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17011832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        66700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       214156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2087                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149543                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3645393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8505916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       12151309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3645393                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1648951                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5294343                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3645393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     12151309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1648951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      17445652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1659945                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1659937                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       961280                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       961280                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5214208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2098                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5242442                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166854656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    167757456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3263494                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3263494    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3263494                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7815940480                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9260947000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    411651685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14581570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      9721047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    435954302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     14581570                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      4873280                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     19454850                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    426233255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19454850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      9721047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    455409153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    117003516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60882944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    178083068                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68103676                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106364928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    174468604                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29250879                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1902592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     31159615                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17025919                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3323904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20349823                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      4860523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2892549297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1505142092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4402551912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1683652311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2629543181                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4313195492                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      4860523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4576201608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4134685273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8715747404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       716784                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       765936                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       179196                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       180732                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17720263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1215131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     18935394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6075654                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      4860523                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     10936178                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     23795917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6075654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29871571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     18839275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      4860523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     23699798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      4860523                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      9721047                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     14581570                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     23699798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      9721047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      4860523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     38281369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          275                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          327                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       435105                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82274                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         517380                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       435105                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       435105                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       435105                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82274                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        517380                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105971712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         253632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          106489360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       165888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60882944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61687808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1655808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1663903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       951296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             963872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      4860523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        12757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2619822134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1653697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6270265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2632619377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4101067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14581570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1215131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1505142092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1525039860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4101067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      4860523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14594327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1215131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4124964226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1653697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6270265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4157659237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2606189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156921500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1572                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1572                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2985607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1027012                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1663908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     963872                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1663908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   963872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    949                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           104004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60239                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54158413650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8314795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97811087400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32567.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58817.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2337                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1551189                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  897163                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1663905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               963872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1465395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.915959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.251928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.383705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3940      2.21%      2.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4066      2.28%      4.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3219      1.80%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2598      1.46%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3208      1.80%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2549      1.43%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2926      1.64%     12.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2748      1.54%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153230     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178484                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1057.716285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    977.805595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           636     40.46%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.06%     40.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.06%     40.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.06%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.19%     40.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          289     18.38%     59.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.13%     59.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.13%     59.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.13%     59.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.06%     59.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.06%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.70%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          569     36.20%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           48      3.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1572                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     613.151399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    201.206616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.666263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            589     37.47%     37.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            24      1.53%     38.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      0.64%     39.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.25%     39.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.32%     40.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.19%     40.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.19%     40.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.19%     40.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.13%     40.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.19%     41.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.13%     41.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.06%     41.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.06%     41.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.06%     41.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.06%     41.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.06%     41.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           37      2.35%     43.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          882     56.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1572                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              106429376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61687936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               106489680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61687808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2631.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1525.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2632.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1525.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40449980750                       # Total gap between requests
system.mem_ctrls.avgGap                      15393.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       194432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105913152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67212                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       253632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        47872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60882944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 4806728.584417943843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12756.500728067698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2618374419.767334938049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1661608.385532725137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6270265.102056718431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4135875.088765142951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14581570.320604268461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1183486.827236544341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1505142091.982373952866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1655808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       951296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    278604225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       777700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97250400830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    119575910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161728735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13286969840                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9381389825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1169173380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 771575065825                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     90691.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     64808.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58732.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113557.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40809.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5126145.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1017945.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1522361.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    811077.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88070934.824995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61470578.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3024526687.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1339549450.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     387245753.999926                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     814883343.524980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     195357488.400001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5911104237.150104                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.133732                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9875333240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2188200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28387498635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7256                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9592927.094818                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549905.502067                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       130250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12369500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62069202375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34803139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       817247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           817247                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       817247                       # number of overall hits
system.cpu.icache.overall_hits::total          817247                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11936875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11936875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11936875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11936875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       817522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       817522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       817522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       817522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000336                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000336                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43406.818182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43406.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43406.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43406.818182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11502750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11502750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11502750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11502750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       817247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          817247                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11936875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11936875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       817522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       817522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43406.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43406.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11502750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11502750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.563376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21866712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45460.939709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.563376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.762819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1635319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1635319                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1046732                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1046732                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1046732                       # number of overall hits
system.cpu.dcache.overall_hits::total         1046732                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5216                       # number of overall misses
system.cpu.dcache.overall_misses::total          5216                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    381840875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    381840875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    381840875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    381840875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1051948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1051948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1051948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1051948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004958                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73205.689225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73205.689225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73205.689225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73205.689225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2592                       # number of writebacks
system.cpu.dcache.writebacks::total              2592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        36007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        36007                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    294149125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    294149125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    294149125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    294149125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79165750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79165750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003817                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73262.546700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73262.546700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73262.546700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73262.546700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.621101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.621101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       657419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          657419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    206046125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    206046125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       660136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       660136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75835.894369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75835.894369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3651                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3651                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201480875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201480875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79165750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79165750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74347.186347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74347.186347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21683.305944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21683.305944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       389313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         389313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    175794750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    175794750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       391812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       391812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70346.038415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70346.038415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92668250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92668250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71010.153257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71010.153257                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1053248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.607774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4211808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4211808                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  96872341875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
