/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:16:29.
* Main process id is 17543.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : FastFast_0p77_0
* Process                 : FastFast
* Temperature             : 0C
* Voltage                 : 0.77V
*
****************************************************************************/

library (asap7sc7p5t_LVT_FastFast_0p77_0) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:16:29";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 0.00;
  nom_voltage             		: 0.770;

  voltage_map (VDD,0.770);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (FastFast_0p77_0) {
    process_corner	: "FastFast";
    process       	: 1.00;
    voltage       	: 0.770;
    temperature   	: 0.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : FastFast_0p77_0;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_FF.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_FF.pm,2e1bec30bd492e57dca63566ef209798";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 1235.698492;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1214.052315;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1414.382828;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 1176.079950;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1250.316019;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1081.758010;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1311.251195;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 1293.277746;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1144.469869;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000356;
		fall_capacitance	: 0.000348;
		rise_capacitance	: 0.000363;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000932,0.005493,0.006124,0.005393", \
				        "-0.007554,-0.000469,0.001642,0.002680", \
				        "-0.013444,-0.005999,-0.002963,-0.000851", \
				        "-0.023758,-0.016038,-0.011551,-0.007541");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001708,-0.002786,-0.004424,-0.008113", \
				        "-0.003363,-0.002845,-0.004509,-0.008422", \
				        "-0.001513,-0.001186,-0.003154,-0.007631", \
				        "0.004447,0.004448,0.001894,-0.003195");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001293,0.003942,0.007372,0.014099", \
				        "0.013134,0.007142,0.005582,0.022851", \
				        "0.021060,0.014581,0.012155,0.027200", \
				        "0.034494,0.027069,0.023623,0.022086");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003006,0.003346,0.004826,0.008278", \
				        "0.005722,0.003626,0.004927,0.008537", \
				        "0.004776,0.002340,0.003739,0.007719", \
				        "0.000294,-0.002487,-0.001061,0.003488");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000413,0.000421,0.000485,0.000641,0.000974,0.001658,0.003039");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000172,0.000183,0.000243,0.000395,0.000725,0.001406,0.002786");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000412,0.000420,0.000483,0.000639,0.000973,0.001656,0.003037");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000168,0.000179,0.000239,0.000391,0.000721,0.001404,0.002785");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000112,0.000106,0.000107,0.000106,0.000106,0.000106,0.000106");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000015,-0.000015,-0.000015,-0.000015,-0.000015,-0.000015,-0.000016");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000103,0.000103,0.000103,0.000103,0.000104,0.000104,0.000104");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000015");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000234;
		fall_capacitance	: 0.000229;
		rise_capacitance	: 0.000238;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000398,0.000397,0.000421,0.000479,0.000609,0.000879,0.001427");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000171,0.000169,0.000188,0.000241,0.000362,0.000624,0.001170");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000616,0.000616,0.000640,0.000700,0.000830,0.001099,0.001646");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000566,0.000565,0.000590,0.000654,0.000795,0.001087,0.001678");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000386,0.000386,0.000411,0.000470,0.000600,0.000872,0.001423");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000179,0.000179,0.000198,0.000248,0.000367,0.000630,0.001167");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.071717;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014751,0.022361,0.028794,0.041522,0.067023,0.117855,0.219618", \
				        "0.015946,0.023553,0.029985,0.042706,0.068245,0.119110,0.220900", \
				        "0.016745,0.024363,0.030792,0.043522,0.068951,0.119882,0.221490", \
				        "0.017767,0.025369,0.031805,0.044535,0.069986,0.120950,0.222988", \
				        "0.018831,0.026443,0.032872,0.045570,0.071070,0.121946,0.223761", \
				        "0.019488,0.027099,0.033534,0.046252,0.071739,0.122325,0.224330", \
				        "0.018774,0.026391,0.032813,0.045554,0.071002,0.121775,0.223055");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.013015,0.020957,0.028120,0.042364,0.070910,0.127659,0.241365", \
				        "0.014296,0.022236,0.029389,0.043678,0.072213,0.129210,0.243124", \
				        "0.015332,0.023275,0.030431,0.044706,0.073263,0.130171,0.244001", \
				        "0.016624,0.024558,0.031723,0.045962,0.074531,0.131472,0.245312", \
				        "0.018106,0.026049,0.033205,0.047433,0.075982,0.133006,0.246760", \
				        "0.019396,0.027332,0.034485,0.048773,0.077141,0.133950,0.247897", \
				        "0.019585,0.027525,0.034679,0.048970,0.077456,0.134284,0.248007");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002082,0.012583,0.023953,0.047283,0.094190,0.187828,0.375229", \
				        "0.002089,0.012595,0.023967,0.047237,0.094091,0.187872,0.374961", \
				        "0.002080,0.012583,0.023943,0.047295,0.094238,0.187844,0.375098", \
				        "0.002091,0.012613,0.023962,0.047298,0.094244,0.187773,0.374647", \
				        "0.002080,0.012593,0.023910,0.047071,0.094054,0.187309,0.374985", \
				        "0.002086,0.012593,0.023991,0.047239,0.093831,0.186962,0.374957", \
				        "0.002088,0.012596,0.023989,0.047296,0.094113,0.186727,0.373513");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002067,0.014683,0.028493,0.056374,0.111992,0.222337,0.443969", \
				        "0.002059,0.014665,0.028468,0.056251,0.111932,0.223213,0.445899", \
				        "0.002068,0.014677,0.028492,0.056329,0.111857,0.223249,0.446008", \
				        "0.002062,0.014676,0.028339,0.056368,0.111426,0.221728,0.446001", \
				        "0.002075,0.014682,0.028257,0.056269,0.112001,0.223197,0.445972", \
				        "0.002082,0.014678,0.028470,0.056277,0.111355,0.222918,0.444624", \
				        "0.002107,0.014668,0.028429,0.056185,0.111138,0.221689,0.446651");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000416,0.000493,0.000499,0.000503,0.000505,0.000506,0.000507", \
				        "0.000413,0.000490,0.000496,0.000500,0.000502,0.000504,0.000504", \
				        "0.000434,0.000508,0.000515,0.000518,0.000520,0.000522,0.000522", \
				        "0.000486,0.000564,0.000569,0.000573,0.000575,0.000576,0.000578", \
				        "0.000611,0.000685,0.000691,0.000695,0.000697,0.000698,0.000702", \
				        "0.000842,0.000949,0.000956,0.000959,0.000961,0.000963,0.000962", \
				        "0.001220,0.001410,0.001465,0.001505,0.001506,0.001507,0.001507");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000412,0.000482,0.000490,0.000499,0.000511,0.000541,0.000588", \
				        "0.000411,0.000482,0.000490,0.000502,0.000515,0.000533,0.000559", \
				        "0.000430,0.000501,0.000509,0.000518,0.000538,0.000554,0.000605", \
				        "0.000480,0.000551,0.000561,0.000568,0.000589,0.000619,0.000650", \
				        "0.000602,0.000674,0.000682,0.000686,0.000705,0.000726,0.000784", \
				        "0.000840,0.000939,0.000949,0.000957,0.000961,0.000988,0.001047", \
				        "0.001239,0.001423,0.001483,0.001515,0.001519,0.001509,0.001547");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 1209.453070;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1196.859680;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1486.188024;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 1285.236157;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1226.551953;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1012.471208;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1205.554277;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 1223.983431;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1038.779828;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000559;
		fall_capacitance	: 0.000539;
		rise_capacitance	: 0.000579;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005385,0.012438,0.015012,0.017014", \
				        "0.002371,0.011907,0.015509,0.018246", \
				        "0.000173,0.011851,0.016590,0.020238", \
				        "-0.003608,0.012123,0.018915,0.024111");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001861,-0.000521,-0.001137,-0.003310", \
				        "-0.004733,-0.001985,-0.002466,-0.004814", \
				        "-0.004198,-0.001548,-0.002319,-0.005113", \
				        "-0.000065,0.002327,0.000948,-0.002611");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001729,-0.006603,-0.009434,0.006184", \
				        "0.015402,0.006479,0.002375,-0.000051", \
				        "0.024957,0.015640,0.010659,0.006217", \
				        "0.040664,0.030573,0.024431,0.017519");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005583,0.002766,0.003146,0.005018", \
				        "0.010773,0.005323,0.005093,0.006816", \
				        "0.012226,0.006542,0.006186,0.007945", \
				        "0.011279,0.006244,0.005965,0.007844");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000678,0.000671,0.000719,0.000859,0.001179,0.001850,0.003220");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000357,0.000352,0.000392,0.000520,0.000831,0.001501,0.002874");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000683,0.000676,0.000725,0.000864,0.001184,0.001855,0.003225");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000348,0.000343,0.000383,0.000511,0.000823,0.001492,0.002865");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000147,0.000135,0.000134,0.000132,0.000132,0.000132,0.000131");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000014");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000128,0.000127,0.000128,0.000129,0.000129,0.000129,0.000129");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000014");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000397;
		fall_capacitance	: 0.000390;
		rise_capacitance	: 0.000403;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000942,0.000923,0.000933,0.000975,0.001085,0.001334,0.001869");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000591,0.000575,0.000580,0.000614,0.000712,0.000947,0.001462");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001511,0.001493,0.001501,0.001541,0.001650,0.001899,0.002427");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001289,0.001269,0.001278,0.001327,0.001453,0.001735,0.002320");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000922,0.000903,0.000912,0.000955,0.001066,0.001316,0.001848");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000602,0.000589,0.000594,0.000628,0.000723,0.000957,0.001470");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.071145;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.028919,0.037533,0.044313,0.057210,0.082740,0.134115,0.236429", \
				        "0.030184,0.038798,0.045569,0.058472,0.084062,0.135169,0.237584", \
				        "0.031604,0.040216,0.046998,0.059894,0.085431,0.136794,0.239087", \
				        "0.033578,0.042191,0.048962,0.061864,0.087455,0.138517,0.240916", \
				        "0.036051,0.044645,0.051444,0.064329,0.089881,0.141228,0.243522", \
				        "0.038911,0.047522,0.054293,0.067192,0.092724,0.143824,0.246189", \
				        "0.041350,0.049968,0.056739,0.069644,0.095226,0.146435,0.248468");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.025502,0.034124,0.041473,0.055819,0.084330,0.141675,0.256150", \
				        "0.026775,0.035399,0.042751,0.057086,0.085645,0.142913,0.257362", \
				        "0.028245,0.036871,0.044221,0.058553,0.087128,0.144369,0.258789", \
				        "0.030367,0.038993,0.046333,0.060678,0.089293,0.146529,0.260504", \
				        "0.033017,0.041624,0.048979,0.063326,0.091951,0.148912,0.263134", \
				        "0.036084,0.044707,0.052052,0.066403,0.094903,0.152201,0.266684", \
				        "0.038832,0.047456,0.054803,0.069164,0.097777,0.154697,0.269038");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004502,0.014926,0.025868,0.048928,0.095935,0.191081,0.381257", \
				        "0.004496,0.014924,0.025908,0.049007,0.096312,0.191251,0.380545", \
				        "0.004500,0.014938,0.025885,0.048962,0.095995,0.191184,0.381313", \
				        "0.004500,0.014920,0.025911,0.049016,0.096327,0.191310,0.380608", \
				        "0.004502,0.014955,0.025872,0.049056,0.096098,0.191209,0.381314", \
				        "0.004492,0.014935,0.025907,0.048843,0.096279,0.190818,0.380562", \
				        "0.004471,0.014919,0.025906,0.049006,0.096356,0.190696,0.380711");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004190,0.016618,0.029997,0.057722,0.113604,0.225062,0.448663", \
				        "0.004196,0.016644,0.029990,0.057795,0.113869,0.224460,0.447681", \
				        "0.004196,0.016648,0.029984,0.057800,0.113885,0.224328,0.447344", \
				        "0.004200,0.016598,0.029977,0.057561,0.113722,0.225532,0.447985", \
				        "0.004191,0.016607,0.029957,0.057735,0.113470,0.224937,0.447994", \
				        "0.004211,0.016612,0.029999,0.057299,0.113597,0.225523,0.448927", \
				        "0.004248,0.016638,0.030005,0.057616,0.113352,0.224374,0.446672");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001160,0.001285,0.001303,0.001311,0.001315,0.001318,0.001319", \
				        "0.001144,0.001270,0.001287,0.001295,0.001300,0.001302,0.001304", \
				        "0.001152,0.001277,0.001294,0.001302,0.001307,0.001309,0.001311", \
				        "0.001189,0.001315,0.001332,0.001340,0.001345,0.001347,0.001349", \
				        "0.001288,0.001418,0.001433,0.001441,0.001448,0.001450,0.001452", \
				        "0.001532,0.001659,0.001674,0.001684,0.001687,0.001690,0.001691", \
				        "0.002008,0.002172,0.002201,0.002212,0.002216,0.002217,0.002219");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001119,0.001215,0.001231,0.001240,0.001256,0.001295,0.001359", \
				        "0.001106,0.001202,0.001219,0.001226,0.001240,0.001278,0.001341", \
				        "0.001111,0.001207,0.001225,0.001233,0.001243,0.001283,0.001343", \
				        "0.001144,0.001241,0.001255,0.001270,0.001284,0.001316,0.001371", \
				        "0.001241,0.001338,0.001354,0.001362,0.001384,0.001409,0.001465", \
				        "0.001475,0.001574,0.001587,0.001595,0.001604,0.001647,0.001711", \
				        "0.001938,0.002087,0.002118,0.002125,0.002151,0.002152,0.002203");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 1209.453095;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1196.859678;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1486.188033;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 1285.236212;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1226.552106;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1012.471244;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 1205.554389;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 1223.983246;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1038.779851;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000534;
		fall_capacitance	: 0.000516;
		rise_capacitance	: 0.000553;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004497,0.012026,0.014800,0.017024", \
				        "-0.001452,0.008700,0.012688,0.015979", \
				        "-0.006099,0.005871,0.010962,0.015517", \
				        "-0.014237,0.000697,0.007978,0.014512");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002159,-0.000356,-0.000766,-0.002628", \
				        "-0.005036,-0.001946,-0.002258,-0.004375", \
				        "-0.004520,-0.001525,-0.002152,-0.004759", \
				        "-0.000397,0.002327,0.001128,-0.002222");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002830,-0.005777,-0.008577,0.003639", \
				        "0.016614,0.007654,0.003627,0.001277", \
				        "0.026460,0.017316,0.012653,0.008410", \
				        "0.042629,0.032947,0.027374,0.021244");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006164,0.002743,0.002833,0.004514", \
				        "0.011398,0.005380,0.004917,0.006390", \
				        "0.012848,0.006464,0.005880,0.007373", \
				        "0.011722,0.005538,0.004926,0.006642");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000718,0.000708,0.000754,0.000891,0.001208,0.001877,0.003245");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000413,0.000405,0.000443,0.000567,0.000874,0.001540,0.002911");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000730,0.000720,0.000766,0.000904,0.001221,0.001889,0.003258");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000396,0.000388,0.000426,0.000550,0.000858,0.001524,0.002895");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000145,0.000131,0.000130,0.000130,0.000129,0.000128,0.000128");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000014,-0.000015");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000125,0.000124,0.000124,0.000125,0.000125,0.000125,0.000125");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000013,-0.000014");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000391;
		fall_capacitance	: 0.000386;
		rise_capacitance	: 0.000396;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000947,0.000933,0.000943,0.000986,0.001097,0.001349,0.001885");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000574,0.000562,0.000569,0.000604,0.000703,0.000935,0.001454");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001507,0.001493,0.001504,0.001545,0.001657,0.001908,0.002438");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001351,0.001335,0.001345,0.001394,0.001521,0.001804,0.002395");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000942,0.000927,0.000937,0.000980,0.001092,0.001342,0.001879");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000567,0.000557,0.000564,0.000598,0.000695,0.000928,0.001441");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.070903;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.030021,0.038712,0.045568,0.058484,0.084052,0.135109,0.237349", \
				        "0.031315,0.040006,0.046862,0.059778,0.085342,0.136343,0.238504", \
				        "0.032780,0.041479,0.048334,0.061254,0.086814,0.137945,0.240012", \
				        "0.034887,0.043595,0.050441,0.063365,0.088909,0.140060,0.242375", \
				        "0.037516,0.046196,0.053060,0.065959,0.091539,0.142722,0.244967", \
				        "0.040589,0.049282,0.056139,0.069055,0.094562,0.145680,0.247808", \
				        "0.043286,0.051987,0.058841,0.071758,0.097267,0.148260,0.250345");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.027524,0.036408,0.043817,0.058224,0.086815,0.144211,0.258937", \
				        "0.028820,0.037706,0.045118,0.059520,0.088087,0.145537,0.260256", \
				        "0.030319,0.039208,0.046627,0.060990,0.089689,0.146921,0.261402", \
				        "0.032607,0.041490,0.048900,0.063306,0.091974,0.149055,0.263539", \
				        "0.035496,0.044367,0.051794,0.066181,0.094870,0.152023,0.266304", \
				        "0.038931,0.047816,0.055236,0.069607,0.098197,0.155620,0.270332", \
				        "0.042237,0.051118,0.058547,0.072939,0.101552,0.158627,0.273061");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004429,0.015146,0.026029,0.048960,0.096035,0.190434,0.379462", \
				        "0.004427,0.015145,0.026038,0.048968,0.096036,0.190523,0.379587", \
				        "0.004454,0.015152,0.026003,0.048929,0.096007,0.190220,0.380276", \
				        "0.004426,0.015151,0.026041,0.048966,0.095997,0.190674,0.379887", \
				        "0.004446,0.015155,0.026024,0.048962,0.096037,0.190581,0.380008", \
				        "0.004425,0.015126,0.025993,0.048784,0.095773,0.190264,0.379473", \
				        "0.004417,0.015099,0.025985,0.048947,0.095756,0.190144,0.379341");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004483,0.016913,0.030209,0.057913,0.114296,0.225284,0.449597", \
				        "0.004483,0.016945,0.030152,0.057744,0.114023,0.225742,0.450105", \
				        "0.004523,0.016963,0.030173,0.057872,0.113469,0.226866,0.449640", \
				        "0.004486,0.016920,0.030198,0.057865,0.113956,0.225619,0.448741", \
				        "0.004508,0.016921,0.030238,0.057996,0.113860,0.225101,0.450181", \
				        "0.004505,0.016977,0.030158,0.057572,0.114240,0.226062,0.450173", \
				        "0.004540,0.016962,0.030245,0.057557,0.113735,0.225006,0.448132");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001142,0.001276,0.001296,0.001305,0.001309,0.001311,0.001312", \
				        "0.001130,0.001265,0.001285,0.001293,0.001297,0.001299,0.001301", \
				        "0.001139,0.001273,0.001293,0.001301,0.001305,0.001308,0.001309", \
				        "0.001174,0.001310,0.001330,0.001338,0.001343,0.001344,0.001346", \
				        "0.001273,0.001413,0.001430,0.001441,0.001443,0.001448,0.001446", \
				        "0.001518,0.001653,0.001673,0.001682,0.001686,0.001687,0.001689", \
				        "0.002002,0.002171,0.002201,0.002210,0.002213,0.002216,0.002216");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001128,0.001218,0.001231,0.001240,0.001254,0.001292,0.001358", \
				        "0.001118,0.001209,0.001221,0.001231,0.001244,0.001286,0.001351", \
				        "0.001126,0.001216,0.001232,0.001244,0.001259,0.001275,0.001350", \
				        "0.001160,0.001250,0.001263,0.001273,0.001297,0.001313,0.001363", \
				        "0.001258,0.001344,0.001361,0.001370,0.001392,0.001408,0.001457", \
				        "0.001496,0.001587,0.001598,0.001603,0.001621,0.001659,0.001724", \
				        "0.001977,0.002106,0.002131,0.002144,0.002170,0.002156,0.002202");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2007.951642;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1755.988959;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2408.789739;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 2236.719466;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 1845.492150;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1737.903507;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2301.799795;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2128.521661;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1648.397860;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000560;
		fall_capacitance	: 0.000535;
		rise_capacitance	: 0.000586;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003093,-0.010999,-0.014292,-0.019594", \
				        "-0.017919,-0.028731,-0.034713,-0.043325", \
				        "-0.026632,-0.039128,-0.046921,-0.058517", \
				        "-0.040421,-0.055234,-0.064867,-0.080494");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002917,-0.003330,-0.004892,-0.008644", \
				        "-0.008767,-0.007234,-0.008035,-0.011499", \
				        "-0.007774,-0.006452,-0.006730,-0.009848", \
				        "-0.002501,-0.001409,-0.000765,-0.003455");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012358,0.019790,0.026517,0.037634", \
				        "0.030097,0.037301,0.045233,0.058282", \
				        "0.041252,0.048812,0.057368,0.071933", \
				        "0.059092,0.067646,0.076654,0.093234");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010507,0.006411,0.007734,0.011732", \
				        "0.020013,0.013265,0.013344,0.016877", \
				        "0.022359,0.015386,0.014601,0.017829", \
				        "0.022319,0.015583,0.013697,0.016482");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.001076,0.001090,0.001161,0.001331,0.001709,0.002508,0.004139");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000795,0.000805,0.000865,0.001021,0.001380,0.002154,0.003768");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.001084,0.001099,0.001170,0.001340,0.001719,0.002514,0.004152");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000740,0.000750,0.000810,0.000966,0.001326,0.002102,0.003718");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000436,0.000464,0.000547,0.000728,0.001106,0.001874,0.003420");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000026,-0.000026,0.000027,0.000203,0.000576,0.001344,0.002890");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000441,0.000469,0.000552,0.000734,0.001113,0.001878,0.003429");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000020,-0.000020,0.000021,0.000198,0.000570,0.001339,0.002885");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001363;
		fall_capacitance	: 0.001347;
		rise_capacitance	: 0.001380;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000944,0.000910,0.000930,0.001000,0.001157,0.001510,0.002249");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000010,-0.000020,-0.000008,0.000047,0.000192,0.000525,0.001246");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001702,0.001638,0.001671,0.001792,0.002098,0.002739,0.004065");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001920,0.001888,0.001923,0.002034,0.002282,0.002815,0.003967");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000974,0.000943,0.000964,0.001035,0.001196,0.001548,0.002289");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000019,-0.000019,-0.000019,-0.000015,0.000131,0.000466,0.001192");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.071210;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.012062,0.019518,0.025976,0.038744,0.064177,0.115316,0.217002", \
				        "0.013205,0.020662,0.027123,0.039889,0.065344,0.116443,0.218269", \
				        "0.014344,0.021807,0.028276,0.041031,0.066525,0.117337,0.219601", \
				        "0.015576,0.023045,0.029524,0.042276,0.067758,0.118815,0.220413", \
				        "0.017330,0.024823,0.031299,0.044032,0.069487,0.120334,0.222110", \
				        "0.019192,0.026750,0.033241,0.045992,0.071470,0.122251,0.224156", \
				        "0.020144,0.027822,0.034327,0.047092,0.072549,0.123388,0.224832");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.016003,0.023952,0.031178,0.045467,0.074074,0.131319,0.245302", \
				        "0.017292,0.025243,0.032463,0.046772,0.075394,0.132596,0.246945", \
				        "0.018925,0.026877,0.034091,0.048417,0.077036,0.134033,0.248514", \
				        "0.021644,0.029582,0.036802,0.051096,0.079668,0.136878,0.251264", \
				        "0.024408,0.032357,0.039572,0.053884,0.082516,0.139605,0.253766", \
				        "0.026907,0.034866,0.042082,0.056397,0.084882,0.141917,0.256574", \
				        "0.028423,0.036387,0.043614,0.057896,0.086490,0.143514,0.257698");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002800,0.013292,0.024763,0.048128,0.094823,0.188949,0.376618", \
				        "0.002794,0.013291,0.024763,0.048121,0.094736,0.189072,0.376279", \
				        "0.002819,0.013293,0.024745,0.048062,0.095037,0.189143,0.376212", \
				        "0.002846,0.013326,0.024782,0.047965,0.095043,0.188902,0.377039", \
				        "0.002924,0.013334,0.024723,0.047998,0.094975,0.188504,0.376315", \
				        "0.003061,0.013431,0.024797,0.048098,0.094626,0.188776,0.376597", \
				        "0.003304,0.013578,0.024853,0.048137,0.095023,0.187900,0.375404");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003097,0.015589,0.029331,0.057323,0.112393,0.224679,0.448071", \
				        "0.003086,0.015599,0.029297,0.057334,0.112763,0.225326,0.448290", \
				        "0.003088,0.015601,0.029244,0.057195,0.113263,0.224635,0.449450", \
				        "0.003037,0.015589,0.029278,0.057329,0.112780,0.223713,0.449011", \
				        "0.003069,0.015544,0.029206,0.057256,0.113069,0.225725,0.445614", \
				        "0.003083,0.015599,0.029274,0.057312,0.112634,0.224547,0.448129", \
				        "0.003109,0.015600,0.029332,0.057283,0.112930,0.223592,0.445999");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000700,0.000921,0.000937,0.000946,0.000952,0.000956,0.000959", \
				        "0.000643,0.000868,0.000885,0.000893,0.000899,0.000903,0.000907", \
				        "0.000659,0.000879,0.000899,0.000915,0.000921,0.000925,0.000928", \
				        "0.000757,0.000982,0.001000,0.001012,0.001017,0.001021,0.001036", \
				        "0.001059,0.001270,0.001286,0.001304,0.001297,0.001309,0.001320", \
				        "0.001584,0.001855,0.001869,0.001860,0.001878,0.001881,0.001886", \
				        "0.002499,0.002889,0.002977,0.003019,0.003008,0.003018,0.003025");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001172,0.001363,0.001381,0.001395,0.001408,0.001445,0.001493", \
				        "0.001149,0.001341,0.001358,0.001370,0.001389,0.001417,0.001479", \
				        "0.001173,0.001364,0.001381,0.001388,0.001414,0.001441,0.001477", \
				        "0.001261,0.001450,0.001466,0.001480,0.001491,0.001523,0.001579", \
				        "0.001505,0.001661,0.001678,0.001689,0.001712,0.001727,0.001775", \
				        "0.001984,0.002170,0.002166,0.002160,0.002163,0.002189,0.002270", \
				        "0.002824,0.003128,0.003178,0.003187,0.003159,0.003168,0.003223");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF_DYN
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF_DYN) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 917.450977;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 1063.230092;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 1063.230092;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 879.264908;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 879.264908;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 771.674955;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 771.674955;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 955.633916;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 955.633987;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000683;
		fall_capacitance	: 0.000666;
		rise_capacitance	: 0.000701;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000450,-0.000372,-0.002206,-0.006118", \
				        "0.019499,0.017616,0.016961,-0.011128", \
				        "0.039694,0.049635,0.057317,0.018140", \
				        "0.079874,0.113108,0.139277,0.084562");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001880,0.006992,0.008837,0.021436", \
				        "0.031555,0.012689,0.010863,0.011631", \
				        "0.061688,0.025533,0.023195,0.025484", \
				        "0.121061,0.052171,0.050282,0.055764");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003962,0.002639,0.004225,0.008410", \
				        "0.031603,0.020468,0.023022,0.029697", \
				        "0.061970,0.033902,0.037027,0.044941", \
				        "0.121073,0.058378,0.061478,0.073283");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004298,0.019567,0.041395,0.072336", \
				        "0.022933,0.048143,0.078999,0.100518", \
				        "0.043764,0.079955,0.116060,0.128111", \
				        "0.084327,0.145408,0.199005,0.191422");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000475,0.000528,0.000618,0.000808,0.001190,0.001958,0.003504");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000013,-0.000013,-0.000013,0.000136,0.000506,0.001268,0.002812");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000468,0.000520,0.000611,0.000801,0.001182,0.001950,0.003499");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000012,-0.000012,-0.000012,0.000143,0.000513,0.001275,0.002820");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000004,0.000004,0.000004,0.000004,0.000004,0.000004,0.000004");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,-0.000005,-0.000005,-0.000005");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001180;
		fall_capacitance	: 0.001161;
		rise_capacitance	: 0.001199;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000710,0.000689,0.000720,0.000790,0.000958,0.001319,0.002068");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000001,-0.000002,-0.000002,0.000055,0.000208,0.000559,0.001298");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001065,0.001014,0.001047,0.001130,0.001310,0.001702,0.002537");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000709,0.000680,0.000707,0.000831,0.020250,0.171178,0.002618");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000665,0.000633,0.000660,0.000737,0.000915,0.001288,0.002046");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000007,-0.000007,-0.000007,-0.000007,0.000152,0.000509,0.001256");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.071207;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006659,0.014534,0.021096,0.033871,0.059385,0.110442,0.212188", \
				        "0.008297,0.016127,0.022694,0.035467,0.061005,0.112044,0.213899", \
				        "0.010085,0.017776,0.024344,0.037126,0.062625,0.113709,0.215777", \
				        "0.012023,0.019536,0.026027,0.038832,0.064292,0.115351,0.217311", \
				        "0.013543,0.021137,0.027638,0.040303,0.065772,0.116851,0.218994", \
				        "0.014318,0.022003,0.028538,0.041287,0.066633,0.117421,0.219628", \
				        "0.013080,0.020881,0.027471,0.040216,0.065700,0.116466,0.217992");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005954,0.014004,0.021239,0.035521,0.064189,0.121438,0.235629", \
				        "0.007305,0.015335,0.022595,0.036926,0.065500,0.122735,0.237256", \
				        "0.008082,0.016260,0.023516,0.037838,0.066497,0.123702,0.238063", \
				        "0.008388,0.016486,0.023893,0.038218,0.066878,0.123854,0.237934", \
				        "0.007052,0.015004,0.022277,0.036773,0.065393,0.122553,0.237182", \
				        "0.000664,0.008996,0.015970,0.030188,0.058870,0.115909,0.230071", \
				        "-0.018796,-0.009368,-0.002270,0.011518,0.039660,0.096736,0.210833");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003384,0.013826,0.025020,0.048314,0.095159,0.189488,0.377532", \
				        "0.003205,0.013789,0.024998,0.048259,0.095174,0.188915,0.377465", \
				        "0.002889,0.013773,0.025015,0.048298,0.095020,0.189486,0.377304", \
				        "0.003022,0.013546,0.024978,0.048211,0.095182,0.189315,0.377630", \
				        "0.003144,0.013741,0.024886,0.047878,0.095208,0.189323,0.377490", \
				        "0.003437,0.013932,0.025045,0.048174,0.094525,0.188741,0.377338", \
				        "0.003984,0.014213,0.025224,0.048318,0.095127,0.187908,0.376398");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002693,0.015761,0.029398,0.057454,0.113376,0.224107,0.448733", \
				        "0.002736,0.015740,0.029533,0.057239,0.112537,0.225222,0.448027", \
				        "0.002980,0.015864,0.029501,0.057323,0.113377,0.223768,0.448830", \
				        "0.003255,0.016216,0.029783,0.057464,0.113313,0.224214,0.446646", \
				        "0.003991,0.016066,0.029911,0.057539,0.112750,0.223443,0.448131", \
				        "0.005566,0.016458,0.029409,0.057587,0.112924,0.225435,0.447128", \
				        "0.008499,0.019097,0.030357,0.056629,0.112785,0.223741,0.450237");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000309,0.000471,0.000484,0.000490,0.000492,0.000495,0.000496", \
				        "0.000271,0.000436,0.000450,0.000458,0.000463,0.000465,0.000466", \
				        "0.000282,0.000432,0.000446,0.000460,0.000460,0.000468,0.000470", \
				        "0.000373,0.000487,0.000501,0.000509,0.000519,0.000523,0.000525", \
				        "0.000547,0.000660,0.000650,0.000662,0.000666,0.000669,0.000672", \
				        "0.000831,0.001031,0.001036,0.001010,0.001013,0.001017,0.001023", \
				        "0.001300,0.001625,0.001726,0.001782,0.001757,0.001749,0.001758");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000171,0.000244,0.000254,0.000262,0.000281,0.000318,0.000362", \
				        "0.000157,0.000225,0.000235,0.000249,0.000263,0.000277,0.000368", \
				        "0.000180,0.000243,0.000255,0.000263,0.000285,0.000319,0.000331", \
				        "0.000264,0.000304,0.000317,0.000330,0.000346,0.000375,0.000439", \
				        "0.000431,0.000468,0.000474,0.000478,0.000491,0.000527,0.000606", \
				        "0.000648,0.000810,0.000843,0.000842,0.000848,0.000850,0.000921", \
				        "0.000858,0.001119,0.001353,0.001575,0.001601,0.001622,0.001605");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 2232.989124;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 2025.774951;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 2676.961648;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 2418.642331;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 2025.773482;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 1918.183346;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 2571.587984;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 2308.807351;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 1918.181904;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000366;
		fall_capacitance	: 0.000347;
		rise_capacitance	: 0.000385;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001869,-0.006880,-0.009618,-0.014851", \
				        "-0.013398,-0.022602,-0.028251,-0.036779", \
				        "-0.020275,-0.031358,-0.038837,-0.050137", \
				        "-0.031675,-0.045179,-0.054787,-0.069710");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001823,-0.003445,-0.005510,-0.009747", \
				        "-0.005128,-0.004321,-0.005733,-0.009232", \
				        "-0.003178,-0.001718,-0.002772,-0.005362", \
				        "0.003146,0.005717,0.005454,0.008026");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007036,0.013692,0.019136,0.028870", \
				        "0.021335,0.028392,0.035574,0.047288", \
				        "0.030131,0.037563,0.045816,0.059390", \
				        "0.044483,0.052896,0.062170,0.078391");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006263,0.004751,0.006737,0.011246", \
				        "0.012344,0.008166,0.009668,0.014128", \
				        "0.012516,0.007788,0.009085,0.013716", \
				        "0.009563,0.004393,0.005056,0.010053");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000681,0.000721,0.000806,0.000994,0.001396,0.002220,0.003874");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000438,0.000470,0.000547,0.000725,0.001115,0.001926,0.003575");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000680,0.000721,0.000805,0.000994,0.001395,0.002216,0.003876");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000438,0.000470,0.000547,0.000725,0.001115,0.001926,0.003575");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000203,0.000269,0.000362,0.000553,0.000940,0.001716,0.003281");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000028,-0.000022,0.000069,0.000261,0.000646,0.001433,0.002998");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000203,0.000269,0.000362,0.000553,0.000940,0.001716,0.003281");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000023,-0.000022,0.000069,0.000261,0.000646,0.001433,0.002999");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000819;
		fall_capacitance	: 0.000806;
		rise_capacitance	: 0.000832;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000451,0.000458,0.000495,0.000581,0.000759,0.001135,0.001898");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000023,-0.000023,-0.000023,0.000032,0.000205,0.000572,0.001328");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000914,0.000907,0.000968,0.001120,0.001441,0.002101,0.003460");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000984,0.000998,0.001054,0.001175,0.001441,0.002019,0.003230");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000452,0.000459,0.000495,0.000579,0.000759,0.001134,0.001898");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000023,-0.000023,-0.000023,0.000032,0.000205,0.000572,0.001327");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.071894;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006730,0.013959,0.020332,0.033048,0.058580,0.109377,0.211301", \
				        "0.007806,0.015040,0.021419,0.034140,0.059514,0.110483,0.212259", \
				        "0.008380,0.015645,0.022020,0.034721,0.060272,0.111153,0.212834", \
				        "0.009242,0.016500,0.022871,0.035592,0.061085,0.112000,0.213550", \
				        "0.010211,0.017486,0.023870,0.036593,0.061943,0.112923,0.214576", \
				        "0.010778,0.018087,0.024482,0.037191,0.062560,0.113287,0.215446", \
				        "0.009846,0.017197,0.023583,0.036297,0.061689,0.112410,0.213832");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008542,0.016260,0.023407,0.037673,0.066171,0.122929,0.237395", \
				        "0.009865,0.017584,0.024727,0.038995,0.067465,0.124355,0.238579", \
				        "0.011113,0.018829,0.025976,0.040240,0.068757,0.125583,0.239994", \
				        "0.012388,0.020097,0.027240,0.041500,0.070033,0.126995,0.241193", \
				        "0.013520,0.021233,0.028382,0.042578,0.071032,0.128016,0.242150", \
				        "0.014133,0.021851,0.028988,0.043233,0.071650,0.128516,0.242377", \
				        "0.013326,0.021055,0.028195,0.042414,0.070958,0.127727,0.241612");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001505,0.012147,0.023689,0.047099,0.093766,0.187374,0.374838", \
				        "0.001516,0.012124,0.023747,0.047056,0.093911,0.187628,0.374817", \
				        "0.001552,0.012162,0.023701,0.047049,0.093774,0.187062,0.374826", \
				        "0.001574,0.012121,0.023717,0.047081,0.093869,0.187467,0.374881", \
				        "0.001640,0.012166,0.023749,0.046927,0.093783,0.187500,0.374828", \
				        "0.001761,0.012166,0.023741,0.047090,0.093380,0.187134,0.374377", \
				        "0.001896,0.012203,0.023749,0.047064,0.093729,0.186430,0.373064");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001565,0.014367,0.028126,0.055976,0.111867,0.221958,0.445380", \
				        "0.001562,0.014370,0.028071,0.056076,0.111940,0.221856,0.445456", \
				        "0.001541,0.014362,0.028168,0.055891,0.111761,0.222194,0.445014", \
				        "0.001551,0.014294,0.028232,0.055737,0.111640,0.223015,0.444499", \
				        "0.001557,0.014361,0.028170,0.055793,0.111310,0.223225,0.443371", \
				        "0.001563,0.014372,0.028138,0.055930,0.110910,0.221724,0.443443", \
				        "0.001587,0.014363,0.028218,0.055979,0.111142,0.220843,0.444829");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000268,0.000421,0.000425,0.000427,0.000428,0.000428,0.000428", \
				        "0.000261,0.000415,0.000419,0.000421,0.000422,0.000422,0.000423", \
				        "0.000314,0.000472,0.000476,0.000478,0.000479,0.000480,0.000480", \
				        "0.000486,0.000616,0.000621,0.000624,0.000625,0.000625,0.000626", \
				        "0.000772,0.000920,0.000906,0.000911,0.000913,0.000915,0.000913", \
				        "0.001255,0.001496,0.001506,0.001492,0.001490,0.001491,0.001491", \
				        "0.002081,0.002442,0.002561,0.002634,0.002629,0.002621,0.002621");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000621,0.000776,0.000781,0.000794,0.000802,0.000831,0.000901", \
				        "0.000624,0.000780,0.000786,0.000797,0.000801,0.000842,0.000859", \
				        "0.000666,0.000822,0.000826,0.000839,0.000853,0.000880,0.000958", \
				        "0.000786,0.000921,0.000933,0.000941,0.000958,0.000965,0.001057", \
				        "0.001023,0.001163,0.001159,0.001164,0.001178,0.001205,0.001274", \
				        "0.001442,0.001668,0.001670,0.001656,0.001663,0.001683,0.001745", \
				        "0.002161,0.002532,0.002638,0.002687,0.002667,0.002685,0.002747");
			}
		}
	}

  }

}
/*
* End of file
*/
