
lms_spi_controller.elf:     file format elf32-littlenios2
lms_spi_controller.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000020

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00003318 memsz 0x00003318 flags r-x
    LOAD off    0x00004338 vaddr 0x00003338 paddr 0x0000343c align 2**12
         filesz 0x00000104 memsz 0x00000104 flags rw-
    LOAD off    0x00004540 vaddr 0x00003540 paddr 0x00003540 align 2**12
         filesz 0x00000000 memsz 0x00000024 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00002ec8  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  00002ee8  00002ee8  00003ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .rwdata       00000104  00003338  0000343c  00004338  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  4 .bss          00000024  00003540  00003540  00004540  2**2
                  ALLOC, SMALL_DATA
  5 .comment      00000049  00000000  00000000  0000443c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000308  00000000  00000000  00004488  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000084d  00000000  00000000  00004790  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00005555  00000000  00000000  00004fdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000018bd  00000000  00000000  0000a532  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005742  00000000  00000000  0000bdef  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000008a8  00000000  00000000  00011534  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000015ac  00000000  00000000  00011ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000029f9  00000000  00000000  00013388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000010  00000000  00000000  00015d84  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000338  00000000  00000000  00015d98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  00017900  2**0
                  CONTENTS, READONLY
 17 .cpu          0000000c  00000000  00000000  00017903  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  0001790f  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00017910  2**0
                  CONTENTS, READONLY
 20 .stderr_dev   0000000b  00000000  00000000  00017911  2**0
                  CONTENTS, READONLY
 21 .stdin_dev    0000000b  00000000  00000000  0001791c  2**0
                  CONTENTS, READONLY
 22 .stdout_dev   0000000b  00000000  00000000  00017927  2**0
                  CONTENTS, READONLY
 23 .sopc_system_name 0000000b  00000000  00000000  00017932  2**0
                  CONTENTS, READONLY
 24 .quartus_project_dir 0000004a  00000000  00000000  0001793d  2**0
                  CONTENTS, READONLY
 25 .sopcinfo     0003fac4  00000000  00000000  00017987  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .text	00000000 .text
00002ee8 l    d  .rodata	00000000 .rodata
00003338 l    d  .rwdata	00000000 .rwdata
00003540 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 lms_spi_config.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00001f4c l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000222c l     F .text	00000080 print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00003338 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
00002aa0 l     F .text	00000020 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_putstr.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00002b2c g     F .text	0000002c alt_main
00002168 g     F .text	00000090 _puts_r
0000343c g       *ABS*	00000000 __flash_rwdata_start
0000341c g     O .rwdata	00000004 OC_I2C_DATA
000020d0 g     F .text	00000054 printf
00003424 g     O .rwdata	00000004 OC_I2C_CMD_STATUS
000006c0 g     F .text	00000018 lms_lpf_disable
000002f0 g     F .text	00000074 lms_spi_write
00002cec g     F .text	00000038 alt_putstr
00000000  w      *UND*	00000000 __errno
00000000 g     F .entry	0000000c __reset
00000680 g     F .text	0000000c lms_rxvga1_disable
000003d8 g     F .text	00000260 lms_calibrate_dc
00000020 g       *ABS*	00000000 __flash_exceptions_start
00003540 g     O .bss	00000004 errno
00003548 g     O .bss	00000004 alt_argv
0000b418 g       *ABS*	00000000 _gp
00000d20 g     F .text	00000044 lms_tx_enable
00000638 g     F .text	0000003c lms_rxvga2_set_gain
000002a4 g     F .text	0000004c lms_print_frequency
000021f8 g     F .text	00000014 puts
00000df0 g     F .text	00000054 lms_pll_disable
000030c4 g     O .rodata	000000c0 bands
00002124 g     F .text	00000044 _printf_r
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00002088 g     F .text	00000008 __udivsi3
00000674 g     F .text	0000000c lms_rxvga1_enable
00001230 g     F .text	00000058 lms_rxvga2_enable
0000342c g     O .rwdata	00000004 _global_impure_ptr
00003564 g       *ABS*	00000000 __bss_end
000018e0 g     F .text	0000066c __udivdi3
000007a0 g     F .text	00000050 lms_dump_registers
0000005c g     F .text	00000004 si5338_write
00002ed8 g     F .text	00000004 alt_dcache_flush_all
00000bf0 g     F .text	000000e8 lms_get_frequency
0000068c g     F .text	00000034 lms_soft_reset
0000343c g       *ABS*	00000000 __ram_rwdata_end
00002d24 g     F .text	00000078 write
00003338 g       *ABS*	00000000 __ram_rodata_end
00003430 g     O .rwdata	00000004 jtag_uart_0
00000d64 g     F .text	00000048 lms_rx_disable
00002090 g     F .text	00000008 __umodsi3
00003564 g       *ABS*	00000000 end
00014000 g       *ABS*	00000000 __alt_stack_pointer
00000f6c g     F .text	00000044 lms_peakdetect_disable
00002dc0 g     F .text	00000034 altera_avalon_jtag_uart_write
00003420 g     O .rwdata	00000004 OC_I2C_CTRL
000022ac g     F .text	0000069c ___vfprintf_internal_r
00002b58 g     F .text	00000144 alt_printf
00000020 g     F .text	0000003c _start
00003550 g     O .bss	00000014 xcvr_config
00002df4 g     F .text	000000e4 alt_avalon_spi_command
00001100 g     F .text	00000080 lms_pa_enable
00002d9c g     F .text	00000004 alt_sys_init
000012d0 g     F .text	00000060 lms_lna_select
00000edc g     F .text	00000090 lms_get_loopback_mode
00002098 g     F .text	00000038 __mulsi3
00003338 g       *ABS*	00000000 __ram_rwdata_start
00002ee8 g       *ABS*	00000000 __ram_rodata_start
00003418 g     O .rwdata	00000004 OC_I2C_PRESCALER
00000ff8 g     F .text	0000007c lms_pa_disable
00003564 g       *ABS*	00000000 __alt_stack_base
00001180 g     F .text	000000b0 lms_tx_loopback_enable
000006d8 g     F .text	000000c8 lms_spi_read
00001074 g     F .text	0000008c lms_tx_loopback_disable
0000296c g     F .text	000000bc __sfvwrite_small_dev
00003540 g       *ABS*	00000000 __bss_start
00000144 g     F .text	00000160 main
0000354c g     O .bss	00000004 alt_envp
00003434 g     O .rwdata	00000004 uart_0
00001658 g     F .text	000000b8 lms_lpf_enable
00000e94 g     F .text	00000048 lms_power_down
00000060 g     F .text	000000e4 si5338_read
00003438 g     O .rwdata	00000004 alt_errno
000015d0 g     F .text	00000038 lms_get_bandwidth
00001608 g     F .text	00000050 lms_lpf_bypass
000014b0 g     F .text	0000005c lms_lna_set_gain
00001fc8 g     F .text	00000060 __divsi3
000007f0 g     F .text	00000400 lms_set_frequency
00002ee8 g       *ABS*	00000000 __flash_rodata_start
00001430 g     F .text	00000080 lms_config_init
00002da0 g     F .text	00000020 alt_irq_init
00003238 g     O .rodata	00000100 __clz_tab
00002a28 g     F .text	00000078 _write_r
00003428 g     O .rwdata	00000004 _impure_ptr
00003184 g     O .rodata	000000b2 lms_reg_dumpset
00003544 g     O .bss	00000004 alt_argc
0000155c g     F .text	00000074 lms_dither_enable
00000dac g     F .text	00000044 lms_rx_enable
00000364 g     F .text	00000074 lms_lpf_init
00000cd8 g     F .text	00000048 lms_tx_disable
00000e44 g     F .text	00000050 lms_pll_enable
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001824 g     F .text	000000bc dac_write
0000343c g       *ABS*	00000000 _edata
00003564 g       *ABS*	00000000 _end
00000020 g       *ABS*	00000000 __ram_exceptions_end
00001710 g     F .text	00000114 lms_loopback_disable
00001288 g     F .text	00000048 lms_rxvga2_disable
00002ee0 g     F .text	00000008 altera_nios2_qsys_irq_init
0000000c g       .entry	00000000 exit
00002028 g     F .text	00000060 __modsi3
00014000 g       *ABS*	00000000 __alt_data_end
0000000c g       .entry	00000000 _exit
0000220c g     F .text	00000020 strlen
00002c9c g     F .text	00000050 alt_putchar
00002edc g     F .text	00000004 alt_icache_flush_all
00002948 g     F .text	00000024 __vfprintf_internal
00001330 g     F .text	00000100 lms_loopback_enable
0000150c g     F .text	00000050 lms_dither_disable
00002ac0 g     F .text	0000006c alt_load
00000fb0 g     F .text	00000048 lms_peakdetect_enable



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08400814 	ori	at,at,32
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .text:

00000020 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
      20:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
      24:	ded00014 	ori	sp,sp,16384

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
      28:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
      2c:	d6ad0614 	ori	gp,gp,46104
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
      30:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
      34:	108d5014 	ori	r2,r2,13632

    movhi r3, %hi(__bss_end)
      38:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
      3c:	18cd5914 	ori	r3,r3,13668

    beq r2, r3, 1f
      40:	10c00326 	beq	r2,r3,50 <_start+0x30>

0:
    stw zero, (r2)
      44:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
      48:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
      4c:	10fffd36 	bltu	r2,r3,44 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
      50:	0002ac00 	call	2ac0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
      54:	0002b2c0 	call	2b2c <alt_main>

00000058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
      58:	003fff06 	br	58 <alt_after_alt_main>

0000005c <si5338_write>:
}

void si5338_write( uint8_t addr, uint8_t data ) {
	// TODO: Do this
	return ;
}
      5c:	f800283a 	ret

00000060 <si5338_read>:
#define OC_I2C_RD (1<<5)
#define OC_I2C_TIP (1<<1)
#define OC_I2C_RXACK (1<<7)
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {
      60:	defff904 	addi	sp,sp,-28
      64:	dfc00615 	stw	ra,24(sp)
      68:	dd400515 	stw	r21,20(sp)
      6c:	dd000415 	stw	r20,16(sp)
      70:	dcc00315 	stw	r19,12(sp)
      74:	dc800215 	stw	r18,8(sp)
      78:	dc400115 	stw	r17,4(sp)
      7c:	dc000015 	stw	r16,0(sp)

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
      80:	040000b4 	movhi	r16,2
      84:	84180104 	addi	r16,r16,24580
      88:	80c00003 	ldbu	r3,0(r16)
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;
      8c:	048000b4 	movhi	r18,2
      90:	949800c4 	addi	r18,r18,24579

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
      94:	053fe404 	movi	r20,-112
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;
      98:	00bff804 	movi	r2,-32

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
	printf( " \b \b \b \b" ) ;
      9c:	04400034 	movhi	r17,0
      a0:	8c4bba04 	addi	r17,r17,12008
void si5338_read( uint8_t addr, uint8_t *data ) {

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
      a4:	1d06b03a 	or	r3,r3,r20
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;
      a8:	90800005 	stb	r2,0(r18)

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
      ac:	80c00005 	stb	r3,0(r16)
#define OC_I2C_RD (1<<5)
#define OC_I2C_TIP (1<<1)
#define OC_I2C_RXACK (1<<7)
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {
      b0:	2027883a 	mov	r19,r4

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
	printf( " \b \b \b \b" ) ;
      b4:	8809883a 	mov	r4,r17
#define OC_I2C_RD (1<<5)
#define OC_I2C_TIP (1<<1)
#define OC_I2C_RXACK (1<<7)
#define OC_I2C_NACK (1<<3)

void si5338_read( uint8_t addr, uint8_t *data ) {
      b8:	282b883a 	mov	r21,r5

	// Set the address to the Si5338 + register offset
	*OC_I2C_DATA = SI5338_I2C ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
	printf( " \b \b \b \b" ) ;
      bc:	00020d00 	call	20d0 <printf>
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
      c0:	8809883a 	mov	r4,r17
      c4:	00020d00 	call	20d0 <printf>

	*OC_I2C_DATA = addr ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_WR | OC_I2C_STO) ;
      c8:	80800003 	ldbu	r2,0(r16)
	*OC_I2C_CMD_STATUS |= (OC_I2C_STA  | OC_I2C_WR) ;
	printf( " \b \b \b \b" ) ;
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;

	*OC_I2C_DATA = addr ;
      cc:	94c00005 	stb	r19,0(r18)

	*OC_I2C_CMD_STATUS |= (OC_I2C_WR | OC_I2C_STO) ;

	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
      d0:	8809883a 	mov	r4,r17
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;

	*OC_I2C_DATA = addr ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_WR | OC_I2C_STO) ;
      d4:	10801414 	ori	r2,r2,80
      d8:	80800005 	stb	r2,0(r16)

	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
      dc:	00020d00 	call	20d0 <printf>
	while( (*OC_I2C_CMD_STATUS&OC_I2C_TIP) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
      e0:	8809883a 	mov	r4,r17
      e4:	00020d00 	call	20d0 <printf>

	// Next transfer is a read operation, so '1' in the read
	*OC_I2C_DATA = SI5338_I2C + 1 ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA | OC_I2C_WR) ;
      e8:	80c00003 	ldbu	r3,0(r16)
	printf( " \b \b \b \b" ) ;
	while( (*OC_I2C_CMD_STATUS&OC_I2C_TIP) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;

	// Next transfer is a read operation, so '1' in the read
	*OC_I2C_DATA = SI5338_I2C + 1 ;
      ec:	00bff844 	movi	r2,-31
      f0:	90800005 	stb	r2,0(r18)

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA | OC_I2C_WR) ;
      f4:	1d06b03a 	or	r3,r3,r20
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
      f8:	8809883a 	mov	r4,r17
	printf( " \b \b \b \b" ) ;

	// Next transfer is a read operation, so '1' in the read
	*OC_I2C_DATA = SI5338_I2C + 1 ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA | OC_I2C_WR) ;
      fc:	80c00005 	stb	r3,0(r16)
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
     100:	00020d00 	call	20d0 <printf>

	*OC_I2C_CMD_STATUS |= (OC_I2C_RD | OC_I2C_NACK | OC_I2C_STO) ;
     104:	80800003 	ldbu	r2,0(r16)

	while( (*OC_I2C_CMD_STATUS&OC_I2C_TIP) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
     108:	8809883a 	mov	r4,r17

	*OC_I2C_CMD_STATUS |= (OC_I2C_STA | OC_I2C_WR) ;
	while( (*OC_I2C_CMD_STATUS&OC_I2C_RXACK) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;

	*OC_I2C_CMD_STATUS |= (OC_I2C_RD | OC_I2C_NACK | OC_I2C_STO) ;
     10c:	10801a14 	ori	r2,r2,104
     110:	80800005 	stb	r2,0(r16)

	while( (*OC_I2C_CMD_STATUS&OC_I2C_TIP) == 1 ) { } ;
	printf( " \b \b \b \b" ) ;
     114:	00020d00 	call	20d0 <printf>

	*data = *OC_I2C_DATA ;
     118:	90800003 	ldbu	r2,0(r18)
     11c:	a8800005 	stb	r2,0(r21)
	return ;
}
     120:	dfc00617 	ldw	ra,24(sp)
     124:	dd400517 	ldw	r21,20(sp)
     128:	dd000417 	ldw	r20,16(sp)
     12c:	dcc00317 	ldw	r19,12(sp)
     130:	dc800217 	ldw	r18,8(sp)
     134:	dc400117 	ldw	r17,4(sp)
     138:	dc000017 	ldw	r16,0(sp)
     13c:	dec00704 	addi	sp,sp,28
     140:	f800283a 	ret

00000144 <main>:
	return ;
}

// Entry point
int main()
{
     144:	defffc04 	addi	sp,sp,-16
  uint8_t data ;
  alt_putstr("bladeRF LMS6002D SPI Register Readback!\n");
     148:	01000034 	movhi	r4,0
     14c:	210bbd04 	addi	r4,r4,12020
	return ;
}

// Entry point
int main()
{
     150:	dfc00315 	stw	ra,12(sp)
     154:	dc400215 	stw	r17,8(sp)
     158:	dc000115 	stw	r16,4(sp)
  uint8_t data ;
  alt_putstr("bladeRF LMS6002D SPI Register Readback!\n");
     15c:	0002cec0 	call	2cec <alt_putstr>
  alt_putstr("---------------------------------------\n");
     160:	01000034 	movhi	r4,0
     164:	210bc804 	addi	r4,r4,12064
     168:	0002cec0 	call	2cec <alt_putstr>

  xcvr_config.tx_freq_hz = 500000000;
     16c:	00c00034 	movhi	r3,0
     170:	18cd5404 	addi	r3,r3,13648
  xcvr_config.rx_freq_hz = 500000000;

  xcvr_config.loopback_mode = LB_RF_LNA_START;
     174:	008000c4 	movi	r2,3
     178:	18800215 	stw	r2,8(r3)
  xcvr_config.lna = LNA_1;
     17c:	00800044 	movi	r2,1
{
  uint8_t data ;
  alt_putstr("bladeRF LMS6002D SPI Register Readback!\n");
  alt_putstr("---------------------------------------\n");

  xcvr_config.tx_freq_hz = 500000000;
     180:	01477374 	movhi	r5,7629
     184:	29594004 	addi	r5,r5,25856
  xcvr_config.rx_freq_hz = 500000000;

  xcvr_config.loopback_mode = LB_RF_LNA_START;
  xcvr_config.lna = LNA_1;
     188:	18800315 	stw	r2,12(r3)
  xcvr_config.pa = PA_2;
     18c:	00800084 	movi	r2,2

  lms_config_init(&xcvr_config);
     190:	1809883a 	mov	r4,r3
  uint8_t data ;
  alt_putstr("bladeRF LMS6002D SPI Register Readback!\n");
  alt_putstr("---------------------------------------\n");

  xcvr_config.tx_freq_hz = 500000000;
  xcvr_config.rx_freq_hz = 500000000;
     194:	19400115 	stw	r5,4(r3)
{
  uint8_t data ;
  alt_putstr("bladeRF LMS6002D SPI Register Readback!\n");
  alt_putstr("---------------------------------------\n");

  xcvr_config.tx_freq_hz = 500000000;
     198:	19400015 	stw	r5,0(r3)
  xcvr_config.rx_freq_hz = 500000000;

  xcvr_config.loopback_mode = LB_RF_LNA_START;
  xcvr_config.lna = LNA_1;
  xcvr_config.pa = PA_2;
     19c:	18800415 	stw	r2,16(r3)

  lms_config_init(&xcvr_config);
     1a0:	00014300 	call	1430 <lms_config_init>

  // Set the prescaler for 384kHz with a 38.4MHz clock
  *OC_I2C_PRESCALER = 0x20 ;
  *OC_I2C_CTRL |= OC_I2C_ENABLE ;
     1a4:	018000b4 	movhi	r6,2
     1a8:	31980084 	addi	r6,r6,24578
     1ac:	30c00003 	ldbu	r3,0(r6)
     1b0:	00bfe004 	movi	r2,-128
  xcvr_config.pa = PA_2;

  lms_config_init(&xcvr_config);

  // Set the prescaler for 384kHz with a 38.4MHz clock
  *OC_I2C_PRESCALER = 0x20 ;
     1b4:	01400804 	movi	r5,32
  *OC_I2C_CTRL |= OC_I2C_ENABLE ;
     1b8:	1886b03a 	or	r3,r3,r2
  xcvr_config.pa = PA_2;

  lms_config_init(&xcvr_config);

  // Set the prescaler for 384kHz with a 38.4MHz clock
  *OC_I2C_PRESCALER = 0x20 ;
     1bc:	008000b4 	movhi	r2,2
     1c0:	10980004 	addi	r2,r2,24576
     1c4:	1140000d 	sth	r5,0(r2)
  *OC_I2C_CTRL |= OC_I2C_ENABLE ;
     1c8:	30c00005 	stb	r3,0(r6)

  {
	  printf( "Si5338 Register Table\n" ) ;
     1cc:	01000034 	movhi	r4,0
     1d0:	210bd304 	addi	r4,r4,12108
     1d4:	00021f80 	call	21f8 <puts>
	  printf( "---------------------\n" ) ;
     1d8:	01000034 	movhi	r4,0
     1dc:	210bd904 	addi	r4,r4,12132
     1e0:	00021f80 	call	21f8 <puts>
	  uint8_t i ;
	  for( i = 0 ; ; i++ ) {
		  si5338_read( i, &data ) ;
     1e4:	d80b883a 	mov	r5,sp
     1e8:	0009883a 	mov	r4,zero
     1ec:	00000600 	call	60 <si5338_read>
		  printf( "addr: %d  data: %x\n", i, data ) ;
     1f0:	d9800003 	ldbu	r6,0(sp)
     1f4:	01000034 	movhi	r4,0
     1f8:	210bdf04 	addi	r4,r4,12156
     1fc:	000b883a 	mov	r5,zero
     200:	00020d00 	call	20d0 <printf>
     204:	0023883a 	mov	r17,zero

  {
	  printf( "Si5338 Register Table\n" ) ;
	  printf( "---------------------\n" ) ;
	  uint8_t i ;
	  for( i = 0 ; ; i++ ) {
     208:	8c400044 	addi	r17,r17,1
		  si5338_read( i, &data ) ;
     20c:	8c003fcc 	andi	r16,r17,255
     210:	8009883a 	mov	r4,r16
     214:	d80b883a 	mov	r5,sp
     218:	00000600 	call	60 <si5338_read>
		  printf( "addr: %d  data: %x\n", i, data ) ;
     21c:	d9800003 	ldbu	r6,0(sp)
     220:	01000034 	movhi	r4,0
     224:	210bdf04 	addi	r4,r4,12156
     228:	800b883a 	mov	r5,r16
     22c:	00020d00 	call	20d0 <printf>
		  if( i == 255 ) break ;
     230:	00803fc4 	movi	r2,255
     234:	80bff41e 	bne	r16,r2,208 <main+0xc4>
  /* Event loop never exits. */
  {
	  while(1)
	  {
		  // Check if anything is in the JTAG UART
		  uint32_t reg = IORD_ALTERA_AVALON_JTAG_UART_DATA(JTAG_UART_0_BASE) ;
     238:	008000b4 	movhi	r2,2
     23c:	10880004 	addi	r2,r2,8192
     240:	10c00037 	ldwio	r3,0(r2)
		  if( reg & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK )
     244:	18a0000c 	andi	r2,r3,32768
     248:	10000926 	beq	r2,zero,270 <main+0x12c>
     24c:	010000b4 	movhi	r4,2
     250:	21100204 	addi	r4,r4,16392
		  {
			  // Get value from JTAG UART
			  uint8_t letter = (uint8_t)(reg & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) ;

			  // Write it out to the FSK UART
			  while( (IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_TRDY_MSK) == 0 ) { ; }
     254:	20800037 	ldwio	r2,0(r4)
     258:	1080100c 	andi	r2,r2,64
     25c:	103ffd26 	beq	r2,zero,254 <main+0x110>
			  IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, letter) ;
     260:	18c03fcc 	andi	r3,r3,255
     264:	008000b4 	movhi	r2,2
     268:	10900104 	addi	r2,r2,16388
     26c:	10c00035 	stwio	r3,0(r2)
		  }

		  // Check if anything is in the FSK UART
		  if( IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_RRDY_MSK )
     270:	008000b4 	movhi	r2,2
     274:	10900204 	addi	r2,r2,16392
     278:	10800037 	ldwio	r2,0(r2)
     27c:	1080200c 	andi	r2,r2,128
     280:	103fed26 	beq	r2,zero,238 <main+0xf4>
		  {
			  uint8_t val ;
			  val = IORD_ALTERA_AVALON_UART_RXDATA(UART_0_BASE) ;
     284:	008000b4 	movhi	r2,2
     288:	10900004 	addi	r2,r2,16384
     28c:	11400037 	ldwio	r5,0(r2)

			  // Write it out the JTAG UART
			  alt_printf( "%c", val ) ;
     290:	01000034 	movhi	r4,0
     294:	210be404 	addi	r4,r4,12176
     298:	29403fcc 	andi	r5,r5,255
     29c:	0002b580 	call	2b58 <alt_printf>
     2a0:	003fe506 	br	238 <main+0xf4>

000002a4 <lms_print_frequency>:
}

// Print a frequency structure
void lms_print_frequency( lms_freq_t *f )
{
	alt_printf( "  nint     : %x\n", f->nint ) ;
     2a4:	2140000b 	ldhu	r5,0(r4)
	return ;
}

// Print a frequency structure
void lms_print_frequency( lms_freq_t *f )
{
     2a8:	defffe04 	addi	sp,sp,-8
     2ac:	dc000015 	stw	r16,0(sp)
     2b0:	2021883a 	mov	r16,r4
	alt_printf( "  nint     : %x\n", f->nint ) ;
     2b4:	01000034 	movhi	r4,0
     2b8:	210be504 	addi	r4,r4,12180
	return ;
}

// Print a frequency structure
void lms_print_frequency( lms_freq_t *f )
{
     2bc:	dfc00115 	stw	ra,4(sp)
	alt_printf( "  nint     : %x\n", f->nint ) ;
     2c0:	0002b580 	call	2b58 <alt_printf>
	alt_printf( "  nfrac    : %x\n", f->nfrac ) ;
     2c4:	81400117 	ldw	r5,4(r16)
     2c8:	01000034 	movhi	r4,0
     2cc:	210bea04 	addi	r4,r4,12200
     2d0:	0002b580 	call	2b58 <alt_printf>
	alt_printf( "  freqsel  : %x\n", f->freqsel ) ;
     2d4:	81400203 	ldbu	r5,8(r16)
     2d8:	01000034 	movhi	r4,0
     2dc:	210bef04 	addi	r4,r4,12220

    //nint = floor( 2^(freqsel(2:0)-3) * f_lo / f_ref)
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    
}
     2e0:	dfc00117 	ldw	ra,4(sp)
     2e4:	dc000017 	ldw	r16,0(sp)
     2e8:	dec00204 	addi	sp,sp,8
// Print a frequency structure
void lms_print_frequency( lms_freq_t *f )
{
	alt_printf( "  nint     : %x\n", f->nint ) ;
	alt_printf( "  nfrac    : %x\n", f->nfrac ) ;
	alt_printf( "  freqsel  : %x\n", f->freqsel ) ;
     2ec:	0002b581 	jmpi	2b58 <alt_printf>

000002f0 <lms_spi_write>:
	return ;
}

// SPI Write
void lms_spi_write( uint8_t address, uint8_t val )
{
     2f0:	defff904 	addi	sp,sp,-28
     2f4:	dc400515 	stw	r17,20(sp)
     2f8:	dc000415 	stw	r16,16(sp)
     2fc:	2823883a 	mov	r17,r5
     300:	2021883a 	mov	r16,r4
	if( LMS_VERBOSE )
	{
		alt_printf( "w-addr: %x data: %x\n", address, val ) ;
     304:	81403fcc 	andi	r5,r16,255
     308:	89803fcc 	andi	r6,r17,255
     30c:	01000034 	movhi	r4,0
     310:	210bf404 	addi	r4,r4,12240
	return ;
}

// SPI Write
void lms_spi_write( uint8_t address, uint8_t val )
{
     314:	dfc00615 	stw	ra,24(sp)
	if( LMS_VERBOSE )
	{
		alt_printf( "w-addr: %x data: %x\n", address, val ) ;
     318:	0002b580 	call	2b58 <alt_printf>
	/*if( address > 0x7f )
	{
		alt_printf( "Invalid write address: %x\n", address ) ;
	} else*/ 
    {
		uint8_t data[2] = { address |= LMS_WRITE, val } ;
     31c:	00bfe004 	movi	r2,-128
     320:	80a0b03a 	or	r16,r16,r2
		alt_avalon_spi_command( SPI_0_BASE, 0, 2, data, 0, 0, 0 ) ;
     324:	010000b4 	movhi	r4,2
     328:	21040004 	addi	r4,r4,4096
     32c:	000b883a 	mov	r5,zero
     330:	01800084 	movi	r6,2
     334:	d9c00304 	addi	r7,sp,12
	/*if( address > 0x7f )
	{
		alt_printf( "Invalid write address: %x\n", address ) ;
	} else*/ 
    {
		uint8_t data[2] = { address |= LMS_WRITE, val } ;
     338:	dc000305 	stb	r16,12(sp)
     33c:	dc400345 	stb	r17,13(sp)
		alt_avalon_spi_command( SPI_0_BASE, 0, 2, data, 0, 0, 0 ) ;
     340:	d8000015 	stw	zero,0(sp)
     344:	d8000115 	stw	zero,4(sp)
     348:	d8000215 	stw	zero,8(sp)
     34c:	0002df40 	call	2df4 <alt_avalon_spi_command>
	}
	return ;
}
     350:	dfc00617 	ldw	ra,24(sp)
     354:	dc400517 	ldw	r17,20(sp)
     358:	dc000417 	ldw	r16,16(sp)
     35c:	dec00704 	addi	sp,sp,28
     360:	f800283a 	ret

00000364 <lms_lpf_init>:

	return ;
}

void lms_lpf_init(void)
{
     364:	defffe04 	addi	sp,sp,-8
     368:	dc000015 	stw	r16,0(sp)
	lms_spi_write( 0x06, 0x0d ) ;
     36c:	01000184 	movi	r4,6
	lms_spi_write( 0x17, 0x43 ) ;
     370:	040010c4 	movi	r16,67
	return ;
}

void lms_lpf_init(void)
{
	lms_spi_write( 0x06, 0x0d ) ;
     374:	01400344 	movi	r5,13

	return ;
}

void lms_lpf_init(void)
{
     378:	dfc00115 	stw	ra,4(sp)
	lms_spi_write( 0x06, 0x0d ) ;
     37c:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x17, 0x43 ) ;
     380:	800b883a 	mov	r5,r16
     384:	010005c4 	movi	r4,23
     388:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x27, 0x43 ) ;
     38c:	800b883a 	mov	r5,r16
     390:	010009c4 	movi	r4,39
     394:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x41, 0x1f ) ;
     398:	01001044 	movi	r4,65
     39c:	014007c4 	movi	r5,31
     3a0:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x44, 1<<3 ) ;
	//lms_spi_write( 0x45, 0x1f<<3 ) ;
	lms_spi_write( 0x48, 0xc  ) ;
     3a4:	04000304 	movi	r16,12
{
	lms_spi_write( 0x06, 0x0d ) ;
	lms_spi_write( 0x17, 0x43 ) ;
	lms_spi_write( 0x27, 0x43 ) ;
	lms_spi_write( 0x41, 0x1f ) ;
	lms_spi_write( 0x44, 1<<3 ) ;
     3a8:	01001104 	movi	r4,68
     3ac:	01400204 	movi	r5,8
     3b0:	00002f00 	call	2f0 <lms_spi_write>
	//lms_spi_write( 0x45, 0x1f<<3 ) ;
	lms_spi_write( 0x48, 0xc  ) ;
     3b4:	800b883a 	mov	r5,r16
     3b8:	01001204 	movi	r4,72
     3bc:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x49, 0xc ) ;
     3c0:	800b883a 	mov	r5,r16
     3c4:	01001244 	movi	r4,73
	return ;
}
     3c8:	dfc00117 	ldw	ra,4(sp)
     3cc:	dc000017 	ldw	r16,0(sp)
     3d0:	dec00204 	addi	sp,sp,8
	lms_spi_write( 0x27, 0x43 ) ;
	lms_spi_write( 0x41, 0x1f ) ;
	lms_spi_write( 0x44, 1<<3 ) ;
	//lms_spi_write( 0x45, 0x1f<<3 ) ;
	lms_spi_write( 0x48, 0xc  ) ;
	lms_spi_write( 0x49, 0xc ) ;
     3d4:	00002f01 	jmpi	2f0 <lms_spi_write>

000003d8 <lms_calibrate_dc>:
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
    }
}

void lms_calibrate_dc(void)
{
     3d8:	defff604 	addi	sp,sp,-40
     3dc:	dc800215 	stw	r18,8(sp)
	// RX path
	lms_spi_write( 0x09, 0x8c ) ; // CLK_EN[3]
     3e0:	04800244 	movi	r18,9
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
    }
}

void lms_calibrate_dc(void)
{
     3e4:	dd400515 	stw	r21,20(sp)
     3e8:	dd000415 	stw	r20,16(sp)
	// RX path
	lms_spi_write( 0x09, 0x8c ) ; // CLK_EN[3]
	lms_spi_write( 0x43, 0x08 ) ; // I filter
     3ec:	05400204 	movi	r21,8
     3f0:	050010c4 	movi	r20,67
}

void lms_calibrate_dc(void)
{
	// RX path
	lms_spi_write( 0x09, 0x8c ) ; // CLK_EN[3]
     3f4:	9009883a 	mov	r4,r18
     3f8:	01402304 	movi	r5,140
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
    }
}

void lms_calibrate_dc(void)
{
     3fc:	dfc00915 	stw	ra,36(sp)
     400:	df000815 	stw	fp,32(sp)
     404:	ddc00715 	stw	r23,28(sp)
	// RX path
	lms_spi_write( 0x09, 0x8c ) ; // CLK_EN[3]
	lms_spi_write( 0x43, 0x08 ) ; // I filter
	lms_spi_write( 0x43, 0x28 ) ; // Start Calibration
     408:	07000a04 	movi	fp,40
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
    }
}

void lms_calibrate_dc(void)
{
     40c:	dd800615 	stw	r22,24(sp)
     410:	dcc00315 	stw	r19,12(sp)
     414:	dc400115 	stw	r17,4(sp)
     418:	dc000015 	stw	r16,0(sp)
	// RX path
	lms_spi_write( 0x09, 0x8c ) ; // CLK_EN[3]
     41c:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x08 ) ; // I filter
     420:	a009883a 	mov	r4,r20
     424:	a80b883a 	mov	r5,r21
     428:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x28 ) ; // Start Calibration
     42c:	a009883a 	mov	r4,r20
     430:	e00b883a 	mov	r5,fp
     434:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x08 ) ; // Stop calibration
     438:	a009883a 	mov	r4,r20
     43c:	a80b883a 	mov	r5,r21
     440:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x43, 0x09 ) ; // Q Filter
     444:	a009883a 	mov	r4,r20
     448:	900b883a 	mov	r5,r18
     44c:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x29 ) ;
     450:	a009883a 	mov	r4,r20
     454:	01400a44 	movi	r5,41
     458:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x09 ) ;

	lms_spi_write( 0x09, 0x84 ) ;
     45c:	05802104 	movi	r22,132
	lms_spi_write( 0x43, 0x28 ) ; // Start Calibration
	lms_spi_write( 0x43, 0x08 ) ; // Stop calibration

	lms_spi_write( 0x43, 0x09 ) ; // Q Filter
	lms_spi_write( 0x43, 0x29 ) ;
	lms_spi_write( 0x43, 0x09 ) ;
     460:	a009883a 	mov	r4,r20
     464:	900b883a 	mov	r5,r18
     468:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x09, 0x84 ) ;
     46c:	b00b883a 	mov	r5,r22
     470:	9009883a 	mov	r4,r18
     474:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x09, 0x94 ) ; // CLK_EN[4]
	lms_spi_write( 0x66, 0x00 ) ; // Enable comparators
     478:	05c01984 	movi	r23,102
	lms_spi_write( 0x43, 0x29 ) ;
	lms_spi_write( 0x43, 0x09 ) ;

	lms_spi_write( 0x09, 0x84 ) ;

	lms_spi_write( 0x09, 0x94 ) ; // CLK_EN[4]
     47c:	9009883a 	mov	r4,r18
     480:	01402504 	movi	r5,148
	lms_spi_write( 0x66, 0x00 ) ; // Enable comparators

	lms_spi_write( 0x63, 0x08 ) ; // DC reference module
     484:	040018c4 	movi	r16,99
	lms_spi_write( 0x43, 0x29 ) ;
	lms_spi_write( 0x43, 0x09 ) ;

	lms_spi_write( 0x09, 0x84 ) ;

	lms_spi_write( 0x09, 0x94 ) ; // CLK_EN[4]
     488:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x66, 0x00 ) ; // Enable comparators
     48c:	b809883a 	mov	r4,r23
     490:	000b883a 	mov	r5,zero
     494:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x63, 0x08 ) ; // DC reference module
     498:	8009883a 	mov	r4,r16
     49c:	a80b883a 	mov	r5,r21
     4a0:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x28 ) ;
     4a4:	8009883a 	mov	r4,r16
     4a8:	e00b883a 	mov	r5,fp
     4ac:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x08 ) ;
     4b0:	8009883a 	mov	r4,r16
     4b4:	a80b883a 	mov	r5,r21
     4b8:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x63, 0x09 ) ;
     4bc:	8009883a 	mov	r4,r16
     4c0:	900b883a 	mov	r5,r18
     4c4:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x29 ) ;
     4c8:	8009883a 	mov	r4,r16
     4cc:	01400a44 	movi	r5,41
     4d0:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x09 ) ;

	lms_spi_write( 0x63, 0x0a ) ;
     4d4:	04c00284 	movi	r19,10
	lms_spi_write( 0x63, 0x28 ) ;
	lms_spi_write( 0x63, 0x08 ) ;

	lms_spi_write( 0x63, 0x09 ) ;
	lms_spi_write( 0x63, 0x29 ) ;
	lms_spi_write( 0x63, 0x09 ) ;
     4d8:	8009883a 	mov	r4,r16
     4dc:	900b883a 	mov	r5,r18
     4e0:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x63, 0x0a ) ;
     4e4:	980b883a 	mov	r5,r19
     4e8:	8009883a 	mov	r4,r16
     4ec:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x2a ) ;
     4f0:	8009883a 	mov	r4,r16
     4f4:	01400a84 	movi	r5,42
     4f8:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x0a ) ;

	lms_spi_write( 0x63, 0x0b ) ;
     4fc:	044002c4 	movi	r17,11
	lms_spi_write( 0x63, 0x29 ) ;
	lms_spi_write( 0x63, 0x09 ) ;

	lms_spi_write( 0x63, 0x0a ) ;
	lms_spi_write( 0x63, 0x2a ) ;
	lms_spi_write( 0x63, 0x0a ) ;
     500:	8009883a 	mov	r4,r16
     504:	980b883a 	mov	r5,r19
     508:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x63, 0x0b ) ;
     50c:	880b883a 	mov	r5,r17
     510:	8009883a 	mov	r4,r16
     514:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x2b ) ;
     518:	8009883a 	mov	r4,r16
     51c:	01400ac4 	movi	r5,43
     520:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x0b ) ;
     524:	8009883a 	mov	r4,r16
     528:	880b883a 	mov	r5,r17

	lms_spi_write( 0x63, 0x0c ) ;
     52c:	04400304 	movi	r17,12
	lms_spi_write( 0x63, 0x2a ) ;
	lms_spi_write( 0x63, 0x0a ) ;

	lms_spi_write( 0x63, 0x0b ) ;
	lms_spi_write( 0x63, 0x2b ) ;
	lms_spi_write( 0x63, 0x0b ) ;
     530:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x63, 0x0c ) ;
     534:	880b883a 	mov	r5,r17
     538:	8009883a 	mov	r4,r16
     53c:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x2c ) ;
     540:	8009883a 	mov	r4,r16
     544:	01400b04 	movi	r5,44
     548:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x63, 0x0c ) ;
     54c:	8009883a 	mov	r4,r16
     550:	880b883a 	mov	r5,r17
     554:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x66, 0x0a ) ;
     558:	b809883a 	mov	r4,r23
     55c:	980b883a 	mov	r5,r19
     560:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x09, 0x84 ) ;

	// TX path
	lms_spi_write( 0x57, 0x04 ) ;
     564:	044015c4 	movi	r17,87
	lms_spi_write( 0x63, 0x0c ) ;
	lms_spi_write( 0x63, 0x2c ) ;
	lms_spi_write( 0x63, 0x0c ) ;

	lms_spi_write( 0x66, 0x0a ) ;
	lms_spi_write( 0x09, 0x84 ) ;
     568:	9009883a 	mov	r4,r18
     56c:	b00b883a 	mov	r5,r22
     570:	00002f00 	call	2f0 <lms_spi_write>

	// TX path
	lms_spi_write( 0x57, 0x04 ) ;
	lms_spi_write( 0x09, 0x42 ) ;
     574:	04c01084 	movi	r19,66

	lms_spi_write( 0x66, 0x0a ) ;
	lms_spi_write( 0x09, 0x84 ) ;

	// TX path
	lms_spi_write( 0x57, 0x04 ) ;
     578:	8809883a 	mov	r4,r17
     57c:	01400104 	movi	r5,4
	lms_spi_write( 0x09, 0x42 ) ;

	lms_spi_write( 0x33, 0x08 ) ;
     580:	04000cc4 	movi	r16,51

	lms_spi_write( 0x66, 0x0a ) ;
	lms_spi_write( 0x09, 0x84 ) ;

	// TX path
	lms_spi_write( 0x57, 0x04 ) ;
     584:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x09, 0x42 ) ;
     588:	9009883a 	mov	r4,r18
     58c:	980b883a 	mov	r5,r19
     590:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x33, 0x08 ) ;
     594:	8009883a 	mov	r4,r16
     598:	a80b883a 	mov	r5,r21
     59c:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x33, 0x28 ) ;
     5a0:	8009883a 	mov	r4,r16
     5a4:	e00b883a 	mov	r5,fp
     5a8:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x33, 0x08 ) ;
     5ac:	8009883a 	mov	r4,r16
     5b0:	a80b883a 	mov	r5,r21
     5b4:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x33, 0x09 ) ;
     5b8:	8009883a 	mov	r4,r16
     5bc:	900b883a 	mov	r5,r18
     5c0:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x33, 0x29 ) ;
     5c4:	8009883a 	mov	r4,r16
     5c8:	01400a44 	movi	r5,41
     5cc:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x33, 0x09 ) ;
     5d0:	8009883a 	mov	r4,r16
     5d4:	900b883a 	mov	r5,r18
     5d8:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x57, 0x84 ) ;
     5dc:	8809883a 	mov	r4,r17
     5e0:	b00b883a 	mov	r5,r22
     5e4:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x09, 0x81 ) ;
     5e8:	9009883a 	mov	r4,r18
     5ec:	01402044 	movi	r5,129
     5f0:	00002f00 	call	2f0 <lms_spi_write>

	lms_spi_write( 0x42, 0x77 ) ;
     5f4:	9809883a 	mov	r4,r19
     5f8:	01401dc4 	movi	r5,119
     5fc:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x43, 0x7f ) ;
     600:	a009883a 	mov	r4,r20
     604:	01401fc4 	movi	r5,127

	return ;
}
     608:	dfc00917 	ldw	ra,36(sp)
     60c:	df000817 	ldw	fp,32(sp)
     610:	ddc00717 	ldw	r23,28(sp)
     614:	dd800617 	ldw	r22,24(sp)
     618:	dd400517 	ldw	r21,20(sp)
     61c:	dd000417 	ldw	r20,16(sp)
     620:	dcc00317 	ldw	r19,12(sp)
     624:	dc800217 	ldw	r18,8(sp)
     628:	dc400117 	ldw	r17,4(sp)
     62c:	dc000017 	ldw	r16,0(sp)
     630:	dec00a04 	addi	sp,sp,40

	lms_spi_write( 0x57, 0x84 ) ;
	lms_spi_write( 0x09, 0x81 ) ;

	lms_spi_write( 0x42, 0x77 ) ;
	lms_spi_write( 0x43, 0x7f ) ;
     634:	00002f01 	jmpi	2f0 <lms_spi_write>

00000638 <lms_rxvga2_set_gain>:
	return ;
}

// Set the gain on RXVGA2
void lms_rxvga2_set_gain( uint8_t gain )
{
     638:	defffe04 	addi	sp,sp,-8
     63c:	dc000015 	stw	r16,0(sp)
	// NOTE: Gain is calculated as gain*3dB and shouldn't really
	// go above 30dB
	if( (gain&0x1f) > 10 )
     640:	00800284 	movi	r2,10
     644:	240007cc 	andi	r16,r4,31
	return ;
}

// Set the gain on RXVGA2
void lms_rxvga2_set_gain( uint8_t gain )
{
     648:	dfc00115 	stw	ra,4(sp)
	// NOTE: Gain is calculated as gain*3dB and shouldn't really
	// go above 30dB
	if( (gain&0x1f) > 10 )
	{
		alt_putstr( "Setting gain above 30dB? You crazy!!\n" ) ;
     64c:	01000034 	movhi	r4,0
     650:	210bfa04 	addi	r4,r4,12264
// Set the gain on RXVGA2
void lms_rxvga2_set_gain( uint8_t gain )
{
	// NOTE: Gain is calculated as gain*3dB and shouldn't really
	// go above 30dB
	if( (gain&0x1f) > 10 )
     654:	1400010e 	bge	r2,r16,65c <lms_rxvga2_set_gain+0x24>
	{
		alt_putstr( "Setting gain above 30dB? You crazy!!\n" ) ;
     658:	0002cec0 	call	2cec <alt_putstr>
	}
	lms_spi_write( 0x65, (0x1f)&gain ) ;
     65c:	800b883a 	mov	r5,r16
     660:	01001944 	movi	r4,101
	return ;
}
     664:	dfc00117 	ldw	ra,4(sp)
     668:	dc000017 	ldw	r16,0(sp)
     66c:	dec00204 	addi	sp,sp,8
	// go above 30dB
	if( (gain&0x1f) > 10 )
	{
		alt_putstr( "Setting gain above 30dB? You crazy!!\n" ) ;
	}
	lms_spi_write( 0x65, (0x1f)&gain ) ;
     670:	00002f01 	jmpi	2f0 <lms_spi_write>

00000674 <lms_rxvga1_enable>:

// Enable RXVGA1
void lms_rxvga1_enable()
{
	// Set bias current to nominal
	lms_spi_write( 0x7b, 0x33 ) ;
     674:	01001ec4 	movi	r4,123
     678:	01400cc4 	movi	r5,51
     67c:	00002f01 	jmpi	2f0 <lms_spi_write>

00000680 <lms_rxvga1_disable>:

// Disable RXVGA1
void lms_rxvga1_disable()
{
	// Set bias current to 0
	lms_spi_write( 0x7b, 0x03 ) ;
     680:	01001ec4 	movi	r4,123
     684:	014000c4 	movi	r5,3
     688:	00002f01 	jmpi	2f0 <lms_spi_write>

0000068c <lms_soft_reset>:
	return ;
}

// Soft reset of the LMS
void lms_soft_reset( )
{
     68c:	defffe04 	addi	sp,sp,-8
     690:	dc000015 	stw	r16,0(sp)
	lms_spi_write( 0x05, 0x12 ) ;
     694:	04000144 	movi	r16,5
     698:	8009883a 	mov	r4,r16
     69c:	01400484 	movi	r5,18
	return ;
}

// Soft reset of the LMS
void lms_soft_reset( )
{
     6a0:	dfc00115 	stw	ra,4(sp)
	lms_spi_write( 0x05, 0x12 ) ;
     6a4:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_write( 0x05, 0x32 ) ;
     6a8:	8009883a 	mov	r4,r16
     6ac:	01400c84 	movi	r5,50
	return ;
}
     6b0:	dfc00117 	ldw	ra,4(sp)
     6b4:	dc000017 	ldw	r16,0(sp)
     6b8:	dec00204 	addi	sp,sp,8

// Soft reset of the LMS
void lms_soft_reset( )
{
	lms_spi_write( 0x05, 0x12 ) ;
	lms_spi_write( 0x05, 0x32 ) ;
     6bc:	00002f01 	jmpi	2f0 <lms_spi_write>

000006c0 <lms_lpf_disable>:
}

// Disable the LPF for a specific module
void lms_lpf_disable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
     6c0:	00801504 	movi	r2,84
     6c4:	20000126 	beq	r4,zero,6cc <lms_lpf_disable+0xc>
     6c8:	00800d04 	movi	r2,52
	lms_spi_write( reg, 0x00 ) ;
     6cc:	11003fcc 	andi	r4,r2,255
     6d0:	000b883a 	mov	r5,zero
     6d4:	00002f01 	jmpi	2f0 <lms_spi_write>

000006d8 <lms_spi_read>:

// SPI Read
void lms_spi_read( uint8_t address, uint8_t *val )
{
	uint8_t rv ;
	if( address > 0x7f )
     6d8:	20c03fcc 	andi	r3,r4,255
     6dc:	18803fcc 	andi	r2,r3,255
	return ;
}

// SPI Read
void lms_spi_read( uint8_t address, uint8_t *val )
{
     6e0:	defff904 	addi	sp,sp,-28
	uint8_t rv ;
	if( address > 0x7f )
     6e4:	1080201c 	xori	r2,r2,128
	return ;
}

// SPI Read
void lms_spi_read( uint8_t address, uint8_t *val )
{
     6e8:	dc000415 	stw	r16,16(sp)
	uint8_t rv ;
	if( address > 0x7f )
     6ec:	10bfe004 	addi	r2,r2,-128
	{
		alt_printf( "Invalid read address: %x\n", address ) ;
	} else {
		alt_avalon_spi_command( SPI_0_BASE, 0, 1, &address, 0, 0, ALT_AVALON_SPI_COMMAND_MERGE ) ;
     6f0:	04000044 	movi	r16,1
	return ;
}

// SPI Read
void lms_spi_read( uint8_t address, uint8_t *val )
{
     6f4:	dc400515 	stw	r17,20(sp)
     6f8:	d9000305 	stb	r4,12(sp)
     6fc:	2823883a 	mov	r17,r5
     700:	dfc00615 	stw	ra,24(sp)
	uint8_t rv ;
	if( address > 0x7f )
	{
		alt_printf( "Invalid read address: %x\n", address ) ;
	} else {
		alt_avalon_spi_command( SPI_0_BASE, 0, 1, &address, 0, 0, ALT_AVALON_SPI_COMMAND_MERGE ) ;
     704:	010000b4 	movhi	r4,2
     708:	21040004 	addi	r4,r4,4096
     70c:	800d883a 	mov	r6,r16
     710:	d9c00304 	addi	r7,sp,12
     714:	000b883a 	mov	r5,zero

// SPI Read
void lms_spi_read( uint8_t address, uint8_t *val )
{
	uint8_t rv ;
	if( address > 0x7f )
     718:	1000050e 	bge	r2,zero,730 <lms_spi_read+0x58>
	{
		alt_printf( "Invalid read address: %x\n", address ) ;
     71c:	19403fcc 	andi	r5,r3,255
     720:	01000034 	movhi	r4,0
     724:	210c0404 	addi	r4,r4,12304
     728:	0002b580 	call	2b58 <alt_printf>
     72c:	00001206 	br	778 <lms_spi_read+0xa0>
	} else {
		alt_avalon_spi_command( SPI_0_BASE, 0, 1, &address, 0, 0, ALT_AVALON_SPI_COMMAND_MERGE ) ;
     730:	d8000015 	stw	zero,0(sp)
     734:	d8000115 	stw	zero,4(sp)
     738:	dc000215 	stw	r16,8(sp)
     73c:	0002df40 	call	2df4 <alt_avalon_spi_command>
		rv = alt_avalon_spi_command( SPI_0_BASE, 0, 0, 0, 1, val, 0 ) ;
     740:	010000b4 	movhi	r4,2
     744:	21040004 	addi	r4,r4,4096
     748:	000b883a 	mov	r5,zero
     74c:	000d883a 	mov	r6,zero
     750:	000f883a 	mov	r7,zero
     754:	dc000015 	stw	r16,0(sp)
     758:	dc400115 	stw	r17,4(sp)
     75c:	d8000215 	stw	zero,8(sp)
     760:	0002df40 	call	2df4 <alt_avalon_spi_command>
		if( rv != 1 )
     764:	10803fcc 	andi	r2,r2,255
		{
			alt_putstr( "SPI data read did not work :(\n") ;
     768:	01000034 	movhi	r4,0
     76c:	210c0b04 	addi	r4,r4,12332
	{
		alt_printf( "Invalid read address: %x\n", address ) ;
	} else {
		alt_avalon_spi_command( SPI_0_BASE, 0, 1, &address, 0, 0, ALT_AVALON_SPI_COMMAND_MERGE ) ;
		rv = alt_avalon_spi_command( SPI_0_BASE, 0, 0, 0, 1, val, 0 ) ;
		if( rv != 1 )
     770:	14000126 	beq	r2,r16,778 <lms_spi_read+0xa0>
		{
			alt_putstr( "SPI data read did not work :(\n") ;
     774:	0002cec0 	call	2cec <alt_putstr>
		}
	}
	if( LMS_VERBOSE )
	{
		alt_printf( "r-addr: %x data: %x\n", address, *val ) ;
     778:	89800003 	ldbu	r6,0(r17)
     77c:	d9400303 	ldbu	r5,12(sp)
     780:	01000034 	movhi	r4,0
     784:	210c1304 	addi	r4,r4,12364
     788:	0002b580 	call	2b58 <alt_printf>
	}
	return ;
}
     78c:	dfc00617 	ldw	ra,24(sp)
     790:	dc400517 	ldw	r17,20(sp)
     794:	dc000417 	ldw	r16,16(sp)
     798:	dec00704 	addi	sp,sp,28
     79c:	f800283a 	ret

000007a0 <lms_dump_registers>:

	return ;
}

void lms_dump_registers(void)
{
     7a0:	defffd04 	addi	sp,sp,-12
     7a4:	dc000115 	stw	r16,4(sp)
     7a8:	dfc00215 	stw	ra,8(sp)
     7ac:	0021883a 	mov	r16,zero
	uint8_t data,i;
    uint16_t num_reg = sizeof(lms_reg_dumpset);
    for (i = 0; i < num_reg; i++)
    {   
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
     7b0:	80803fcc 	andi	r2,r16,255
     7b4:	00c00034 	movhi	r3,0
     7b8:	18cc6104 	addi	r3,r3,12676
     7bc:	1085883a 	add	r2,r2,r2
     7c0:	10c5883a 	add	r2,r2,r3
     7c4:	11000003 	ldbu	r4,0(r2)
     7c8:	d80b883a 	mov	r5,sp

void lms_dump_registers(void)
{
	uint8_t data,i;
    uint16_t num_reg = sizeof(lms_reg_dumpset);
    for (i = 0; i < num_reg; i++)
     7cc:	84000044 	addi	r16,r16,1
    {   
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
     7d0:	00006d80 	call	6d8 <lms_spi_read>

void lms_dump_registers(void)
{
	uint8_t data,i;
    uint16_t num_reg = sizeof(lms_reg_dumpset);
    for (i = 0; i < num_reg; i++)
     7d4:	80c03fcc 	andi	r3,r16,255
     7d8:	00802c84 	movi	r2,178
     7dc:	18bff41e 	bne	r3,r2,7b0 <lms_dump_registers+0x10>
    {   
        lms_spi_read( lms_reg_dumpset[i], &data ) ;
    }
}
     7e0:	dfc00217 	ldw	ra,8(sp)
     7e4:	dc000117 	ldw	r16,4(sp)
     7e8:	dec00304 	addi	sp,sp,12
     7ec:	f800283a 	ret

000007f0 <lms_set_frequency>:
	return ;
}

// Set the frequency of a module
void lms_set_frequency( lms_module_t mod, uint32_t freq )
{
     7f0:	defff304 	addi	sp,sp,-52
     7f4:	dd800b15 	stw	r22,44(sp)
     7f8:	dc400615 	stw	r17,24(sp)
     7fc:	dfc00c15 	stw	ra,48(sp)
     800:	dd400a15 	stw	r21,40(sp)
     804:	dd000915 	stw	r20,36(sp)
     808:	dcc00815 	stw	r19,32(sp)
     80c:	dc800715 	stw	r18,28(sp)
     810:	dc000515 	stw	r16,20(sp)
     814:	202d883a 	mov	r22,r4
     818:	2823883a 	mov	r17,r5
	// Select the base address based on which PLL we are configuring
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
     81c:	20000926 	beq	r4,zero,844 <lms_set_frequency+0x54>
     820:	05000404 	movi	r20,16
     824:	00000806 	br	848 <lms_set_frequency+0x58>
		uint8_t i = 0 ;
		while( i < 16 )
		{
			if( (lfreq > bands[i].low) && (lfreq <= bands[i].high) )
			{
				freqsel = bands[i].value ;
     828:	01400304 	movi	r5,12
     82c:	00020980 	call	2098 <__mulsi3>
     830:	00c00034 	movhi	r3,0
     834:	18cc3104 	addi	r3,r3,12484
     838:	10c5883a 	add	r2,r2,r3
     83c:	14c00203 	ldbu	r19,8(r2)
     840:	00001c06 	br	8b4 <lms_set_frequency+0xc4>

// Set the frequency of a module
void lms_set_frequency( lms_module_t mod, uint32_t freq )
{
	// Select the base address based on which PLL we are configuring
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
     844:	05000804 	movi	r20,32
    uint32_t x;
	uint32_t reference = 38400000 ;


	// Turn on the DSMs
	lms_spi_read( 0x09, &data ) ;
     848:	01000244 	movi	r4,9
     84c:	d80b883a 	mov	r5,sp
     850:	00006d80 	call	6d8 <lms_spi_read>
	data |= 0x05 ;
     854:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( 0x09, data ) ;
     858:	01000244 	movi	r4,9
	uint32_t reference = 38400000 ;


	// Turn on the DSMs
	lms_spi_read( 0x09, &data ) ;
	data |= 0x05 ;
     85c:	10800154 	ori	r2,r2,5
	lms_spi_write( 0x09, data ) ;
     860:	11403fcc 	andi	r5,r2,255
	uint32_t reference = 38400000 ;


	// Turn on the DSMs
	lms_spi_read( 0x09, &data ) ;
	data |= 0x05 ;
     864:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x09, data ) ;
     868:	00002f00 	call	2f0 <lms_spi_write>

	// Figure out freqsel
	if( lfreq < bands[0].low )
     86c:	00837734 	movhi	r2,3548
     870:	10aac7c4 	addi	r2,r2,-21729
     874:	14400e2e 	bgeu	r2,r17,8b0 <lms_set_frequency+0xc0>
	{
		// Too low
	} else if( lfreq > bands[15].high )
     878:	00b76ef4 	movhi	r2,56763
     87c:	10ac8004 	addi	r2,r2,-19968
     880:	14400b36 	bltu	r2,r17,8b0 <lms_set_frequency+0xc0>
     884:	0009883a 	mov	r4,zero
     888:	00c00034 	movhi	r3,0
     88c:	18cc3104 	addi	r3,r3,12484
     890:	01400404 	movi	r5,16
	} else
	{
		uint8_t i = 0 ;
		while( i < 16 )
		{
			if( (lfreq > bands[i].low) && (lfreq <= bands[i].high) )
     894:	18800017 	ldw	r2,0(r3)
     898:	1440022e 	bgeu	r2,r17,8a4 <lms_set_frequency+0xb4>
     89c:	18800117 	ldw	r2,4(r3)
     8a0:	147fe12e 	bgeu	r2,r17,828 <lms_set_frequency+0x38>
			{
				freqsel = bands[i].value ;
				break ;
     8a4:	21000044 	addi	r4,r4,1
     8a8:	18c00304 	addi	r3,r3,12
	{
		// Too high!
	} else
	{
		uint8_t i = 0 ;
		while( i < 16 )
     8ac:	217ff91e 	bne	r4,r5,894 <lms_set_frequency+0xa4>
     8b0:	04c009c4 	movi	r19,39
			}
			i++ ;
		}
	}

    x = 1 << ((freqsel&7)-3);
     8b4:	9c803fcc 	andi	r18,r19,255
     8b8:	940001cc 	andi	r16,r18,7
     8bc:	843fff44 	addi	r16,r16,-3
    //nint = floor( 2^(freqsel(2:0)-3) * f_lo / f_ref)
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
     8c0:	05400044 	movi	r21,1
     8c4:	ac08983a 	sll	r4,r21,r16
     8c8:	880b883a 	mov	r5,r17
     8cc:	00020980 	call	2098 <__mulsi3>
     8d0:	100495fa 	slli	r2,r2,23
        temp  = temp + reference/2;
     8d4:	01804974 	movhi	r6,293
     8d8:	31be0004 	addi	r6,r6,-2048

    x = 1 << ((freqsel&7)-3);
    //nint = floor( 2^(freqsel(2:0)-3) * f_lo / f_ref)
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
     8dc:	000b883a 	mov	r5,zero
     8e0:	1009883a 	mov	r4,r2
        temp  = temp + reference/2;
     8e4:	1185883a 	add	r2,r2,r6
     8e8:	1111803a 	cmpltu	r8,r2,r4
     8ec:	4151883a 	add	r8,r8,r5
     8f0:	000f883a 	mov	r7,zero
     8f4:	1009883a 	mov	r4,r2
        temp = temp/reference;
        nint = temp >> 23;
     8f8:	018092b4 	movhi	r6,586
     8fc:	31bc0004 	addi	r6,r6,-4096
    x = 1 << ((freqsel&7)-3);
    //nint = floor( 2^(freqsel(2:0)-3) * f_lo / f_ref)
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
        temp  = temp + reference/2;
     900:	400b883a 	mov	r5,r8
        temp = temp/reference;
        nint = temp >> 23;
     904:	00018e00 	call	18e0 <__udivdi3>
        nfrac = temp - (nint << 23);

    }
	nfrac = (lfreq>>2) - (lfreq>>5) - (lfreq>>12) ;
     908:	8810d17a 	srli	r8,r17,5
     90c:	880cd0ba 	srli	r6,r17,2
     910:	880ed33a 	srli	r7,r17,12
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
        temp  = temp + reference/2;
        temp = temp/reference;
        nint = temp >> 23;
     914:	1812927a 	slli	r9,r3,9
        nfrac = temp - (nint << 23);

    }
	nfrac = (lfreq>>2) - (lfreq>>5) - (lfreq>>12) ;
     918:	320dc83a 	sub	r6,r6,r8
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
        temp  = temp + reference/2;
        temp = temp/reference;
        nint = temp >> 23;
     91c:	1004d5fa 	srli	r2,r2,23
        nfrac = temp - (nint << 23);

    }
	nfrac = (lfreq>>2) - (lfreq>>5) - (lfreq>>12) ;
     920:	31cdc83a 	sub	r6,r6,r7
	nfrac <<= ((freqsel&7)-3) ;
     924:	3420983a 	sll	r16,r6,r16
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
        temp  = temp + reference/2;
        temp = temp/reference;
        nint = temp >> 23;
     928:	4884b03a 	or	r2,r9,r2
	nfrac <<= ((freqsel&7)-3) ;

	f.nint = nint ;
	f.nfrac = nfrac ;
	f.freqsel = freqsel ;
	lms_print_frequency( &f ) ;
     92c:	d9000104 	addi	r4,sp,4
	nfrac = (lfreq>>2) - (lfreq>>5) - (lfreq>>12) ;
	nfrac <<= ((freqsel&7)-3) ;

	f.nint = nint ;
	f.nfrac = nfrac ;
	f.freqsel = freqsel ;
     930:	dcc00305 	stb	r19,12(sp)

    }
	nfrac = (lfreq>>2) - (lfreq>>5) - (lfreq>>12) ;
	nfrac <<= ((freqsel&7)-3) ;

	f.nint = nint ;
     934:	d880010d 	sth	r2,4(sp)
	f.nfrac = nfrac ;
     938:	dc000215 	stw	r16,8(sp)
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    {
        uint64_t temp = (uint64_t) ((x * freq)<< 23);
        temp  = temp + reference/2;
        temp = temp/reference;
        nint = temp >> 23;
     93c:	1027883a 	mov	r19,r2
	nfrac <<= ((freqsel&7)-3) ;

	f.nint = nint ;
	f.nfrac = nfrac ;
	f.freqsel = freqsel ;
	lms_print_frequency( &f ) ;
     940:	00002a40 	call	2a4 <lms_print_frequency>

	// Program freqsel, selout (rx only), nint and nfrac
	if( mod == RX )
     944:	b000081e 	bne	r22,zero,968 <lms_set_frequency+0x178>
	{
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
     948:	00965a34 	movhi	r2,22888
     94c:	108bbfc4 	addi	r2,r2,12031
     950:	1445803a 	cmpltu	r2,r2,r17
     954:	948b883a 	add	r5,r18,r18
     958:	1545883a 	add	r2,r2,r21
     95c:	294b883a 	add	r5,r5,r5
     960:	288ab03a 	or	r5,r5,r2
     964:	00000906 	br	98c <lms_set_frequency+0x19c>
	} else {
//		lms_spi_write( base+5, freqsel<<2 ) ;
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
     968:	00965a34 	movhi	r2,22888
     96c:	108bbfc4 	addi	r2,r2,12031
     970:	14400236 	bltu	r2,r17,97c <lms_set_frequency+0x18c>
     974:	a809883a 	mov	r4,r21
     978:	00000106 	br	980 <lms_set_frequency+0x190>
     97c:	01000084 	movi	r4,2
     980:	948b883a 	add	r5,r18,r18
     984:	294b883a 	add	r5,r5,r5
     988:	290ab03a 	or	r5,r5,r4
     98c:	a1000144 	addi	r4,r20,5
     990:	21003fcc 	andi	r4,r4,255
     994:	29403fcc 	andi	r5,r5,255
     998:	00002f00 	call	2f0 <lms_spi_write>
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
     99c:	98bfffcc 	andi	r2,r19,65535
     9a0:	1004d07a 	srli	r2,r2,1
	lms_spi_write( base+0, data ) ;
     9a4:	a1003fcc 	andi	r4,r20,255
	lms_spi_write( base+3, data ) ;

	// Set the PLL Ichp, Iup and Idn currents
	lms_spi_read( base+6, &data ) ;
	data &= ~(0x1f) ;
	data |= 0x0c ;
     9a8:	047ff804 	movi	r17,-32
	} else {
//		lms_spi_write( base+5, freqsel<<2 ) ;
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
	lms_spi_write( base+0, data ) ;
     9ac:	11403fcc 	andi	r5,r2,255
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
	} else {
//		lms_spi_write( base+5, freqsel<<2 ) ;
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
     9b0:	d8800005 	stb	r2,0(sp)
	lms_spi_write( base+0, data ) ;
     9b4:	00002f00 	call	2f0 <lms_spi_write>
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
     9b8:	98c0004c 	andi	r3,r19,1
     9bc:	8004d43a 	srli	r2,r16,16
     9c0:	180691fa 	slli	r3,r3,7
	lms_spi_write( base+1, data ) ;
     9c4:	a1000044 	addi	r4,r20,1
//		lms_spi_write( base+5, freqsel<<2 ) ;
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
	lms_spi_write( base+0, data ) ;
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
     9c8:	10801fcc 	andi	r2,r2,127
     9cc:	1886b03a 	or	r3,r3,r2
	lms_spi_write( base+1, data ) ;
     9d0:	180b883a 	mov	r5,r3
     9d4:	21003fcc 	andi	r4,r4,255
//		lms_spi_write( base+5, freqsel<<2 ) ;
		lms_spi_write( base+5, freqsel<<2 | (freq < 1500000000 ? 1 : 2 ) ) ;
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
	lms_spi_write( base+0, data ) ;
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
     9d8:	d8c00005 	stb	r3,0(sp)
	lms_spi_write( base+1, data ) ;
     9dc:	00002f00 	call	2f0 <lms_spi_write>
	data = ((nfrac>>8)&0xff) ;//  alt_printf( "%x\n", data ) ;
     9e0:	8004d23a 	srli	r2,r16,8
	lms_spi_write( base+2, data ) ;
     9e4:	a1000084 	addi	r4,r20,2
     9e8:	21003fcc 	andi	r4,r4,255
     9ec:	11403fcc 	andi	r5,r2,255
	}
	data = nint>>1 ;// alt_printf( "%x\n", data ) ;
	lms_spi_write( base+0, data ) ;
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+1, data ) ;
	data = ((nfrac>>8)&0xff) ;//  alt_printf( "%x\n", data ) ;
     9f0:	d8800005 	stb	r2,0(sp)
	lms_spi_write( base+2, data ) ;
     9f4:	00002f00 	call	2f0 <lms_spi_write>
	data = (nfrac&0xff) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+3, data ) ;
     9f8:	81403fcc 	andi	r5,r16,255
	lms_spi_write( base+0, data ) ;
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+1, data ) ;
	data = ((nfrac>>8)&0xff) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+2, data ) ;
	data = (nfrac&0xff) ;//  alt_printf( "%x\n", data ) ;
     9fc:	dc000005 	stb	r16,0(sp)
	lms_spi_write( base+3, data ) ;
     a00:	a10000c4 	addi	r4,r20,3

	// Set the PLL Ichp, Iup and Idn currents
	lms_spi_read( base+6, &data ) ;
     a04:	a4000184 	addi	r16,r20,6
     a08:	84003fcc 	andi	r16,r16,255
	data = ((nint&1)<<7) | ((nfrac>>16)&0x7f) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+1, data ) ;
	data = ((nfrac>>8)&0xff) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+2, data ) ;
	data = (nfrac&0xff) ;//  alt_printf( "%x\n", data ) ;
	lms_spi_write( base+3, data ) ;
     a0c:	21003fcc 	andi	r4,r4,255
     a10:	00002f00 	call	2f0 <lms_spi_write>

	// Set the PLL Ichp, Iup and Idn currents
	lms_spi_read( base+6, &data ) ;
     a14:	8009883a 	mov	r4,r16
     a18:	d80b883a 	mov	r5,sp
     a1c:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(0x1f) ;
	data |= 0x0c ;
     a20:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( base+6, data ) ;
     a24:	8009883a 	mov	r4,r16
	lms_spi_read( base+7, &data ) ;
     a28:	a40001c4 	addi	r16,r20,7
	lms_spi_write( base+3, data ) ;

	// Set the PLL Ichp, Iup and Idn currents
	lms_spi_read( base+6, &data ) ;
	data &= ~(0x1f) ;
	data |= 0x0c ;
     a2c:	1444703a 	and	r2,r2,r17
     a30:	10800314 	ori	r2,r2,12
	lms_spi_write( base+6, data ) ;
     a34:	11403b0c 	andi	r5,r2,236
	lms_spi_read( base+7, &data ) ;
     a38:	84003fcc 	andi	r16,r16,255
	lms_spi_write( base+3, data ) ;

	// Set the PLL Ichp, Iup and Idn currents
	lms_spi_read( base+6, &data ) ;
	data &= ~(0x1f) ;
	data |= 0x0c ;
     a3c:	d8800005 	stb	r2,0(sp)
	lms_spi_write( base+6, data ) ;
     a40:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_read( base+7, &data ) ;
     a44:	8009883a 	mov	r4,r16
     a48:	d80b883a 	mov	r5,sp
     a4c:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
	lms_spi_write( base+7, data ) ;
     a50:	8009883a 	mov	r4,r16
	lms_spi_read( base+8, &data ) ;
     a54:	a4000204 	addi	r16,r20,8
	data |= 0x0c ;
	lms_spi_write( base+6, data ) ;
	lms_spi_read( base+7, &data ) ;
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
     a58:	00bff8c4 	movi	r2,-29
	lms_spi_write( base+7, data ) ;
	lms_spi_read( base+8, &data ) ;
     a5c:	84003fcc 	andi	r16,r16,255
	lms_spi_write( base+6, data ) ;
	lms_spi_read( base+7, &data ) ;
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
	lms_spi_write( base+7, data ) ;
     a60:	014038c4 	movi	r5,227
	data |= 0x0c ;
	lms_spi_write( base+6, data ) ;
	lms_spi_read( base+7, &data ) ;
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
     a64:	d8800005 	stb	r2,0(sp)
	lms_spi_write( base+7, data ) ;
     a68:	00002f00 	call	2f0 <lms_spi_write>
	lms_spi_read( base+8, &data ) ;
     a6c:	8009883a 	mov	r4,r16
     a70:	d80b883a 	mov	r5,sp
     a74:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(0x1f) ;
     a78:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( base+8, data ) ;
     a7c:	8009883a 	mov	r4,r16

	// Loop through the VCOCAP to figure out optimal values
	lms_spi_read( base+9, &data ) ;
	data &= ~(0x3f) ;
     a80:	0027883a 	mov	r19,zero
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
	lms_spi_write( base+7, data ) ;
	lms_spi_read( base+8, &data ) ;
	data &= ~(0x1f) ;
     a84:	1444703a 	and	r2,r2,r17
	lms_spi_write( base+8, data ) ;
     a88:	1140380c 	andi	r5,r2,224
	data &= ~(0x1f) ;
	data |= 3 ;
    data = 0xe3;
	lms_spi_write( base+7, data ) ;
	lms_spi_read( base+8, &data ) ;
	data &= ~(0x1f) ;
     a8c:	d8800005 	stb	r2,0(sp)
	lms_spi_write( base+8, data ) ;
     a90:	00002f00 	call	2f0 <lms_spi_write>

	// Loop through the VCOCAP to figure out optimal values
	lms_spi_read( base+9, &data ) ;
     a94:	a0800244 	addi	r2,r20,9
     a98:	14403fcc 	andi	r17,r2,255
     a9c:	8809883a 	mov	r4,r17
     aa0:	d80b883a 	mov	r5,sp
     aa4:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(0x3f) ;
     aa8:	d8800003 	ldbu	r2,0(sp)
     aac:	0021883a 	mov	r16,zero
     ab0:	1080300c 	andi	r2,r2,192
     ab4:	d8800005 	stb	r2,0(sp)
	{
		uint8_t i, vtune, low = 64, high = 0;
		for( i = 0 ; i < 64 ; i++ )
		{
			data &= ~(0x3f) ;
			data |= i ;
     ab8:	d8800003 	ldbu	r2,0(sp)
     abc:	00fff004 	movi	r3,-64
			lms_spi_write( base+9, data ) ;
     ac0:	8809883a 	mov	r4,r17
	{
		uint8_t i, vtune, low = 64, high = 0;
		for( i = 0 ; i < 64 ; i++ )
		{
			data &= ~(0x3f) ;
			data |= i ;
     ac4:	10c4703a 	and	r2,r2,r3
     ac8:	8084b03a 	or	r2,r16,r2
			lms_spi_write( base+9, data ) ;
     acc:	11403fcc 	andi	r5,r2,255
			lms_spi_read( base+10, &vtune ) ;
     ad0:	a4800284 	addi	r18,r20,10
	{
		uint8_t i, vtune, low = 64, high = 0;
		for( i = 0 ; i < 64 ; i++ )
		{
			data &= ~(0x3f) ;
			data |= i ;
     ad4:	d8800005 	stb	r2,0(sp)
			lms_spi_write( base+9, data ) ;
     ad8:	00002f00 	call	2f0 <lms_spi_write>
			lms_spi_read( base+10, &vtune ) ;
     adc:	91003fcc 	andi	r4,r18,255
     ae0:	d9400044 	addi	r5,sp,1
     ae4:	00006d80 	call	6d8 <lms_spi_read>
			if( (vtune&0xc0) == 0xc0 )
     ae8:	d8800043 	ldbu	r2,1(sp)
     aec:	00c03004 	movi	r3,192
			{
				alt_putstr( "MESSED UP!!!!!\n" ) ;
     af0:	01000034 	movhi	r4,0
     af4:	210c1904 	addi	r4,r4,12388
		{
			data &= ~(0x3f) ;
			data |= i ;
			lms_spi_write( base+9, data ) ;
			lms_spi_read( base+10, &vtune ) ;
			if( (vtune&0xc0) == 0xc0 )
     af8:	1080300c 	andi	r2,r2,192
     afc:	10c0011e 	bne	r2,r3,b04 <lms_set_frequency+0x314>
			{
				alt_putstr( "MESSED UP!!!!!\n" ) ;
     b00:	0002cec0 	call	2cec <alt_putstr>
			}
			if( vtune&0x80 )
     b04:	d8800047 	ldb	r2,1(sp)
			{
				alt_putstr( "Setting HIGH\n" ) ;
     b08:	01000034 	movhi	r4,0
     b0c:	210c1d04 	addi	r4,r4,12404
			lms_spi_read( base+10, &vtune ) ;
			if( (vtune&0xc0) == 0xc0 )
			{
				alt_putstr( "MESSED UP!!!!!\n" ) ;
			}
			if( vtune&0x80 )
     b10:	1000020e 	bge	r2,zero,b1c <lms_set_frequency+0x32c>
			{
				alt_putstr( "Setting HIGH\n" ) ;
     b14:	0002cec0 	call	2cec <alt_putstr>
     b18:	8027883a 	mov	r19,r16
				high = i ;
			}
			if( (vtune&0x40) && low == 64 )
     b1c:	d8800043 	ldbu	r2,1(sp)
     b20:	1080100c 	andi	r2,r2,64
     b24:	1000031e 	bne	r2,zero,b34 <lms_set_frequency+0x344>
     b28:	84000044 	addi	r16,r16,1
	// Loop through the VCOCAP to figure out optimal values
	lms_spi_read( base+9, &data ) ;
	data &= ~(0x3f) ;
	{
		uint8_t i, vtune, low = 64, high = 0;
		for( i = 0 ; i < 64 ; i++ )
     b2c:	00801004 	movi	r2,64
     b30:	80bfe11e 	bne	r16,r2,ab8 <lms_set_frequency+0x2c8>
			{
				low = i ;
				break ;
			}
		}
		alt_printf( "LOW: %x HIGH: %x VCOCAP: %x\n", low, high, (low+high)>>1 ) ;
     b34:	99803fcc 	andi	r6,r19,255
     b38:	81403fcc 	andi	r5,r16,255
     b3c:	29a1883a 	add	r16,r5,r6
     b40:	8021d07a 	srai	r16,r16,1
     b44:	01000034 	movhi	r4,0
     b48:	210c2104 	addi	r4,r4,12420
     b4c:	800f883a 	mov	r7,r16
     b50:	0002b580 	call	2b58 <alt_printf>
		data &= ~(0x3f) ;
		data |= ((low+high)>>1) ;
     b54:	d8800003 	ldbu	r2,0(sp)
     b58:	00fff004 	movi	r3,-64
		lms_spi_write( base+9, data ) ;
     b5c:	8809883a 	mov	r4,r17
				break ;
			}
		}
		alt_printf( "LOW: %x HIGH: %x VCOCAP: %x\n", low, high, (low+high)>>1 ) ;
		data &= ~(0x3f) ;
		data |= ((low+high)>>1) ;
     b60:	10c4703a 	and	r2,r2,r3
     b64:	1404b03a 	or	r2,r2,r16
		lms_spi_write( base+9, data ) ;
     b68:	11403fcc 	andi	r5,r2,255
				break ;
			}
		}
		alt_printf( "LOW: %x HIGH: %x VCOCAP: %x\n", low, high, (low+high)>>1 ) ;
		data &= ~(0x3f) ;
		data |= ((low+high)>>1) ;
     b6c:	d8800005 	stb	r2,0(sp)
		lms_spi_write( base+9, data ) ;
     b70:	00002f00 	call	2f0 <lms_spi_write>
		lms_spi_write( base+9, data ) ;
     b74:	d9400003 	ldbu	r5,0(sp)
     b78:	8809883a 	mov	r4,r17
     b7c:	00002f00 	call	2f0 <lms_spi_write>
		lms_spi_read( base+10, &vtune ) ;
     b80:	91003fcc 	andi	r4,r18,255
     b84:	d9400044 	addi	r5,sp,1
     b88:	00006d80 	call	6d8 <lms_spi_read>
		alt_printf( "VTUNE: %x\n", vtune&0xc0 ) ;
     b8c:	d9400043 	ldbu	r5,1(sp)
     b90:	01000034 	movhi	r4,0
     b94:	210c2904 	addi	r4,r4,12452
     b98:	2940300c 	andi	r5,r5,192
     b9c:	0002b580 	call	2b58 <alt_printf>
	}

	// Turn off the DSMs
	lms_spi_read( 0x09, &data ) ;
     ba0:	d80b883a 	mov	r5,sp
     ba4:	01000244 	movi	r4,9
     ba8:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(0x05) ;
     bac:	d8800003 	ldbu	r2,0(sp)
     bb0:	00fffe84 	movi	r3,-6
	lms_spi_write( 0x09, data ) ;
     bb4:	01000244 	movi	r4,9
		alt_printf( "VTUNE: %x\n", vtune&0xc0 ) ;
	}

	// Turn off the DSMs
	lms_spi_read( 0x09, &data ) ;
	data &= ~(0x05) ;
     bb8:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x09, data ) ;
     bbc:	11403e8c 	andi	r5,r2,250
		alt_printf( "VTUNE: %x\n", vtune&0xc0 ) ;
	}

	// Turn off the DSMs
	lms_spi_read( 0x09, &data ) ;
	data &= ~(0x05) ;
     bc0:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x09, data ) ;
     bc4:	00002f00 	call	2f0 <lms_spi_write>

	return ;
}
     bc8:	dfc00c17 	ldw	ra,48(sp)
     bcc:	dd800b17 	ldw	r22,44(sp)
     bd0:	dd400a17 	ldw	r21,40(sp)
     bd4:	dd000917 	ldw	r20,36(sp)
     bd8:	dcc00817 	ldw	r19,32(sp)
     bdc:	dc800717 	ldw	r18,28(sp)
     be0:	dc400617 	ldw	r17,24(sp)
     be4:	dc000517 	ldw	r16,20(sp)
     be8:	dec00d04 	addi	sp,sp,52
     bec:	f800283a 	ret

00000bf0 <lms_get_frequency>:
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    
}

// Get the frequency structure
void lms_get_frequency( lms_module_t mod, lms_freq_t *f ) {
     bf0:	defffc04 	addi	sp,sp,-16
     bf4:	dc400215 	stw	r17,8(sp)
     bf8:	dc000115 	stw	r16,4(sp)
     bfc:	dfc00315 	stw	ra,12(sp)
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
     c00:	04400804 	movi	r17,32
    //nfrac = floor(2^23 * (((x*f_lo)/f_ref) -nint))
    
}

// Get the frequency structure
void lms_get_frequency( lms_module_t mod, lms_freq_t *f ) {
     c04:	2821883a 	mov	r16,r5
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
     c08:	20000126 	beq	r4,zero,c10 <lms_get_frequency+0x20>
     c0c:	04400404 	movi	r17,16
	uint8_t data ;
	lms_spi_read( base+0, &data ) ;
     c10:	89003fcc 	andi	r4,r17,255
     c14:	d80b883a 	mov	r5,sp
     c18:	00006d80 	call	6d8 <lms_spi_read>
	f->nint = ((uint16_t)data) << 1 ;
     c1c:	d8800003 	ldbu	r2,0(sp)
	lms_spi_read( base+1, &data ) ;
     c20:	89000044 	addi	r4,r17,1
     c24:	d80b883a 	mov	r5,sp
// Get the frequency structure
void lms_get_frequency( lms_module_t mod, lms_freq_t *f ) {
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
	uint8_t data ;
	lms_spi_read( base+0, &data ) ;
	f->nint = ((uint16_t)data) << 1 ;
     c28:	1085883a 	add	r2,r2,r2
     c2c:	8080000d 	sth	r2,0(r16)
	lms_spi_read( base+1, &data ) ;
     c30:	21003fcc 	andi	r4,r4,255
     c34:	00006d80 	call	6d8 <lms_spi_read>
	f->nint |= (data&0x80)>>7 ;
     c38:	d8800003 	ldbu	r2,0(sp)
     c3c:	8140000b 	ldhu	r5,0(r16)
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
	lms_spi_read( base+2, &data ) ;
     c40:	89000084 	addi	r4,r17,2
	uint8_t data ;
	lms_spi_read( base+0, &data ) ;
	f->nint = ((uint16_t)data) << 1 ;
	lms_spi_read( base+1, &data ) ;
	f->nint |= (data&0x80)>>7 ;
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
     c44:	10c01fcc 	andi	r3,r2,127
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
	uint8_t data ;
	lms_spi_read( base+0, &data ) ;
	f->nint = ((uint16_t)data) << 1 ;
	lms_spi_read( base+1, &data ) ;
	f->nint |= (data&0x80)>>7 ;
     c48:	1004d1fa 	srli	r2,r2,7
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
     c4c:	1806943a 	slli	r3,r3,16
	lms_spi_read( base+2, &data ) ;
     c50:	21003fcc 	andi	r4,r4,255
	uint8_t base = (mod == RX) ? 0x20 : 0x10 ;
	uint8_t data ;
	lms_spi_read( base+0, &data ) ;
	f->nint = ((uint16_t)data) << 1 ;
	lms_spi_read( base+1, &data ) ;
	f->nint |= (data&0x80)>>7 ;
     c54:	1144b03a 	or	r2,r2,r5
     c58:	8080000d 	sth	r2,0(r16)
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
     c5c:	80c00115 	stw	r3,4(r16)
	lms_spi_read( base+2, &data ) ;
     c60:	d80b883a 	mov	r5,sp
     c64:	00006d80 	call	6d8 <lms_spi_read>
	f->nfrac |= ((uint32_t)data)<<8 ;
     c68:	d8800003 	ldbu	r2,0(sp)
     c6c:	80c00117 	ldw	r3,4(r16)
	lms_spi_read( base+3, &data) ;
     c70:	890000c4 	addi	r4,r17,3
	f->nint = ((uint16_t)data) << 1 ;
	lms_spi_read( base+1, &data ) ;
	f->nint |= (data&0x80)>>7 ;
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
	lms_spi_read( base+2, &data ) ;
	f->nfrac |= ((uint32_t)data)<<8 ;
     c74:	1004923a 	slli	r2,r2,8
	lms_spi_read( base+3, &data) ;
     c78:	d80b883a 	mov	r5,sp
     c7c:	21003fcc 	andi	r4,r4,255
	f->nint = ((uint16_t)data) << 1 ;
	lms_spi_read( base+1, &data ) ;
	f->nint |= (data&0x80)>>7 ;
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
	lms_spi_read( base+2, &data ) ;
	f->nfrac |= ((uint32_t)data)<<8 ;
     c80:	1886b03a 	or	r3,r3,r2
     c84:	80c00115 	stw	r3,4(r16)
	lms_spi_read( base+3, &data) ;
     c88:	00006d80 	call	6d8 <lms_spi_read>
	f->nfrac |= data ;
     c8c:	d8c00003 	ldbu	r3,0(sp)
     c90:	80800117 	ldw	r2,4(r16)
	lms_spi_read( base+5, &data ) ;
     c94:	89000144 	addi	r4,r17,5
     c98:	21003fcc 	andi	r4,r4,255
	f->nint |= (data&0x80)>>7 ;
	f->nfrac = ((uint32_t)data&0x7f)<<16 ;
	lms_spi_read( base+2, &data ) ;
	f->nfrac |= ((uint32_t)data)<<8 ;
	lms_spi_read( base+3, &data) ;
	f->nfrac |= data ;
     c9c:	10c4b03a 	or	r2,r2,r3
     ca0:	80800115 	stw	r2,4(r16)
	lms_spi_read( base+5, &data ) ;
     ca4:	d80b883a 	mov	r5,sp
     ca8:	00006d80 	call	6d8 <lms_spi_read>
	f->freqsel = (data>>2) ;
     cac:	d8800003 	ldbu	r2,0(sp)
	f->reference = 38400000 ;
     cb0:	00c092b4 	movhi	r3,586
     cb4:	18fc0004 	addi	r3,r3,-4096
     cb8:	80c00315 	stw	r3,12(r16)
	lms_spi_read( base+2, &data ) ;
	f->nfrac |= ((uint32_t)data)<<8 ;
	lms_spi_read( base+3, &data) ;
	f->nfrac |= data ;
	lms_spi_read( base+5, &data ) ;
	f->freqsel = (data>>2) ;
     cbc:	1004d0ba 	srli	r2,r2,2
     cc0:	80800205 	stb	r2,8(r16)
	f->reference = 38400000 ;
	return ;
}
     cc4:	dfc00317 	ldw	ra,12(sp)
     cc8:	dc400217 	ldw	r17,8(sp)
     ccc:	dc000117 	ldw	r16,4(sp)
     cd0:	dec00404 	addi	sp,sp,16
     cd4:	f800283a 	ret

00000cd8 <lms_tx_disable>:
	return ;
}

// Disable the TX subsystem
void lms_tx_disable( )
{
     cd8:	defffd04 	addi	sp,sp,-12
     cdc:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     ce0:	04000144 	movi	r16,5
     ce4:	8009883a 	mov	r4,r16
     ce8:	d80b883a 	mov	r5,sp
	return ;
}

// Disable the TX subsystem
void lms_tx_disable( )
{
     cec:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     cf0:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<3) ;
     cf4:	d8800003 	ldbu	r2,0(sp)
     cf8:	00fffdc4 	movi	r3,-9
	lms_spi_write( 0x05, data ) ;
     cfc:	8009883a 	mov	r4,r16
// Disable the TX subsystem
void lms_tx_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<3) ;
     d00:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x05, data ) ;
     d04:	11403dcc 	andi	r5,r2,247
// Disable the TX subsystem
void lms_tx_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<3) ;
     d08:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     d0c:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     d10:	dfc00217 	ldw	ra,8(sp)
     d14:	dc000117 	ldw	r16,4(sp)
     d18:	dec00304 	addi	sp,sp,12
     d1c:	f800283a 	ret

00000d20 <lms_tx_enable>:
	return ;
}

// Enable the TX subsystem
void lms_tx_enable( )
{
     d20:	defffd04 	addi	sp,sp,-12
     d24:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     d28:	04000144 	movi	r16,5
     d2c:	8009883a 	mov	r4,r16
     d30:	d80b883a 	mov	r5,sp
	return ;
}

// Enable the TX subsystem
void lms_tx_enable( )
{
     d34:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     d38:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<3) ;
     d3c:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     d40:	8009883a 	mov	r4,r16
// Enable the TX subsystem
void lms_tx_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data |= (1<<3) ;
     d44:	10800214 	ori	r2,r2,8
	lms_spi_write( 0x05, data ) ;
     d48:	11403fcc 	andi	r5,r2,255
// Enable the TX subsystem
void lms_tx_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data |= (1<<3) ;
     d4c:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     d50:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     d54:	dfc00217 	ldw	ra,8(sp)
     d58:	dc000117 	ldw	r16,4(sp)
     d5c:	dec00304 	addi	sp,sp,12
     d60:	f800283a 	ret

00000d64 <lms_rx_disable>:
	return ;
}

// Disable the RX subsystem
void lms_rx_disable( )
{
     d64:	defffd04 	addi	sp,sp,-12
     d68:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     d6c:	04000144 	movi	r16,5
     d70:	8009883a 	mov	r4,r16
     d74:	d80b883a 	mov	r5,sp
	return ;
}

// Disable the RX subsystem
void lms_rx_disable( )
{
     d78:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     d7c:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<2) ;
     d80:	d8800003 	ldbu	r2,0(sp)
     d84:	00fffec4 	movi	r3,-5
	lms_spi_write( 0x05, data ) ;
     d88:	8009883a 	mov	r4,r16
// Disable the RX subsystem
void lms_rx_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<2) ;
     d8c:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x05, data ) ;
     d90:	11403ecc 	andi	r5,r2,251
// Disable the RX subsystem
void lms_rx_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<2) ;
     d94:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     d98:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     d9c:	dfc00217 	ldw	ra,8(sp)
     da0:	dc000117 	ldw	r16,4(sp)
     da4:	dec00304 	addi	sp,sp,12
     da8:	f800283a 	ret

00000dac <lms_rx_enable>:
	return ;
}

// Enable the RX subsystem
void lms_rx_enable( )
{
     dac:	defffd04 	addi	sp,sp,-12
     db0:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     db4:	04000144 	movi	r16,5
     db8:	8009883a 	mov	r4,r16
     dbc:	d80b883a 	mov	r5,sp
	return ;
}

// Enable the RX subsystem
void lms_rx_enable( )
{
     dc0:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     dc4:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<2) ;
     dc8:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     dcc:	8009883a 	mov	r4,r16
// Enable the RX subsystem
void lms_rx_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data |= (1<<2) ;
     dd0:	10800114 	ori	r2,r2,4
	lms_spi_write( 0x05, data ) ;
     dd4:	11403fcc 	andi	r5,r2,255
// Enable the RX subsystem
void lms_rx_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data |= (1<<2) ;
     dd8:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     ddc:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     de0:	dfc00217 	ldw	ra,8(sp)
     de4:	dc000117 	ldw	r16,4(sp)
     de8:	dec00304 	addi	sp,sp,12
     dec:	f800283a 	ret

00000df0 <lms_pll_disable>:
	return ;
}

// Disable the PLL of a module
void lms_pll_disable( lms_module_t mod )
{
     df0:	defffd04 	addi	sp,sp,-12
     df4:	dc000115 	stw	r16,4(sp)
     df8:	dfc00215 	stw	ra,8(sp)
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
     dfc:	04000904 	movi	r16,36
     e00:	20000126 	beq	r4,zero,e08 <lms_pll_disable+0x18>
     e04:	04000504 	movi	r16,20
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
     e08:	84003fcc 	andi	r16,r16,255
     e0c:	d80b883a 	mov	r5,sp
     e10:	8009883a 	mov	r4,r16
     e14:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<3) ;
     e18:	d8800003 	ldbu	r2,0(sp)
     e1c:	00fffdc4 	movi	r3,-9
	lms_spi_write( reg, data ) ;
     e20:	8009883a 	mov	r4,r16
void lms_pll_disable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data &= ~(1<<3) ;
     e24:	10c4703a 	and	r2,r2,r3
	lms_spi_write( reg, data ) ;
     e28:	11403dcc 	andi	r5,r2,247
void lms_pll_disable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data &= ~(1<<3) ;
     e2c:	d8800005 	stb	r2,0(sp)
	lms_spi_write( reg, data ) ;
     e30:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     e34:	dfc00217 	ldw	ra,8(sp)
     e38:	dc000117 	ldw	r16,4(sp)
     e3c:	dec00304 	addi	sp,sp,12
     e40:	f800283a 	ret

00000e44 <lms_pll_enable>:
	return ;
}

// Enable the PLL of a module
void lms_pll_enable( lms_module_t mod )
{
     e44:	defffd04 	addi	sp,sp,-12
     e48:	dc000115 	stw	r16,4(sp)
     e4c:	dfc00215 	stw	ra,8(sp)
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
     e50:	04000904 	movi	r16,36
     e54:	20000126 	beq	r4,zero,e5c <lms_pll_enable+0x18>
     e58:	04000504 	movi	r16,20
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
     e5c:	84003fcc 	andi	r16,r16,255
     e60:	d80b883a 	mov	r5,sp
     e64:	8009883a 	mov	r4,r16
     e68:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<3) ;
     e6c:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( reg, data ) ;
     e70:	8009883a 	mov	r4,r16
void lms_pll_enable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data |= (1<<3) ;
     e74:	10800214 	ori	r2,r2,8
	lms_spi_write( reg, data ) ;
     e78:	11403fcc 	andi	r5,r2,255
void lms_pll_enable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data |= (1<<3) ;
     e7c:	d8800005 	stb	r2,0(sp)
	lms_spi_write( reg, data ) ;
     e80:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     e84:	dfc00217 	ldw	ra,8(sp)
     e88:	dc000117 	ldw	r16,4(sp)
     e8c:	dec00304 	addi	sp,sp,12
     e90:	f800283a 	ret

00000e94 <lms_power_down>:
	return ;
}

// Top level power down of the LMS
void lms_power_down( )
{
     e94:	defffd04 	addi	sp,sp,-12
     e98:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     e9c:	04000144 	movi	r16,5
     ea0:	8009883a 	mov	r4,r16
     ea4:	d80b883a 	mov	r5,sp
	return ;
}

// Top level power down of the LMS
void lms_power_down( )
{
     ea8:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
     eac:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<4) ;
     eb0:	d8800003 	ldbu	r2,0(sp)
     eb4:	00fffbc4 	movi	r3,-17
	lms_spi_write( 0x05, data ) ;
     eb8:	8009883a 	mov	r4,r16
// Top level power down of the LMS
void lms_power_down( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<4) ;
     ebc:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x05, data ) ;
     ec0:	11403bcc 	andi	r5,r2,239
// Top level power down of the LMS
void lms_power_down( )
{
	uint8_t data ;
	lms_spi_read( 0x05, &data ) ;
	data &= ~(1<<4) ;
     ec4:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x05, data ) ;
     ec8:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     ecc:	dfc00217 	ldw	ra,8(sp)
     ed0:	dc000117 	ldw	r16,4(sp)
     ed4:	dec00304 	addi	sp,sp,12
     ed8:	f800283a 	ret

00000edc <lms_get_loopback_mode>:
	return ;
}

// Figure out what loopback mode we're in (if any at all!)
lms_loopback_mode_t lms_get_loopback_mode( )
{
     edc:	defffe04 	addi	sp,sp,-8
	uint8_t data ;
	lms_loopback_mode_t mode = LB_NONE ;
	lms_spi_read( 0x08, &data ) ;
     ee0:	01000204 	movi	r4,8
     ee4:	d80b883a 	mov	r5,sp
	return ;
}

// Figure out what loopback mode we're in (if any at all!)
lms_loopback_mode_t lms_get_loopback_mode( )
{
     ee8:	dfc00115 	stw	ra,4(sp)
	uint8_t data ;
	lms_loopback_mode_t mode = LB_NONE ;
	lms_spi_read( 0x08, &data ) ;
     eec:	00006d80 	call	6d8 <lms_spi_read>
	if( data == 0 )
     ef0:	d8c00003 	ldbu	r3,0(sp)
     ef4:	18001926 	beq	r3,zero,f5c <lms_get_loopback_mode+0x80>
	{
		mode = LB_NONE ;
	} else if( data&(1<<6) )
     ef8:	1880100c 	andi	r2,r3,64
     efc:	10000226 	beq	r2,zero,f08 <lms_get_loopback_mode+0x2c>
     f00:	0005883a 	mov	r2,zero
     f04:	00001606 	br	f60 <lms_get_loopback_mode+0x84>
	{
		mode = LB_BB_LPF ;
	} else if( data&(1<<5) )
     f08:	1880080c 	andi	r2,r3,32
     f0c:	10000226 	beq	r2,zero,f18 <lms_get_loopback_mode+0x3c>
     f10:	00800044 	movi	r2,1
     f14:	00001206 	br	f60 <lms_get_loopback_mode+0x84>
	{
		mode = LB_BB_VGA2 ;
	} else if( data&(1<<4) )
     f18:	1880040c 	andi	r2,r3,16
     f1c:	10000226 	beq	r2,zero,f28 <lms_get_loopback_mode+0x4c>
     f20:	00800084 	movi	r2,2
     f24:	00000e06 	br	f60 <lms_get_loopback_mode+0x84>
	{
		mode = LB_BB_OP ;
	} else if( (data&0xf) == 1 )
     f28:	18c003cc 	andi	r3,r3,15
     f2c:	00800044 	movi	r2,1
     f30:	1880021e 	bne	r3,r2,f3c <lms_get_loopback_mode+0x60>
     f34:	00800104 	movi	r2,4
     f38:	00000906 	br	f60 <lms_get_loopback_mode+0x84>
	{
		mode = LB_RF_LNA1 ;
	} else if( (data&0xf) == 2 )
     f3c:	00800084 	movi	r2,2
     f40:	1880021e 	bne	r3,r2,f4c <lms_get_loopback_mode+0x70>
     f44:	00800144 	movi	r2,5
     f48:	00000506 	br	f60 <lms_get_loopback_mode+0x84>
	{
		mode = LB_RF_LNA2 ;
	} else if( (data&0xf) == 3 )
     f4c:	008000c4 	movi	r2,3
     f50:	1880021e 	bne	r3,r2,f5c <lms_get_loopback_mode+0x80>
     f54:	00800184 	movi	r2,6
     f58:	00000106 	br	f60 <lms_get_loopback_mode+0x84>
     f5c:	008001c4 	movi	r2,7
	{
		mode = LB_RF_LNA3 ;
	}
	return mode ;
}
     f60:	dfc00117 	ldw	ra,4(sp)
     f64:	dec00204 	addi	sp,sp,8
     f68:	f800283a 	ret

00000f6c <lms_peakdetect_disable>:
	lms_spi_write( 0x44, data ) ;
	return ;
}

void lms_peakdetect_disable( )
{
     f6c:	defffd04 	addi	sp,sp,-12
     f70:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
     f74:	04001104 	movi	r16,68
     f78:	8009883a 	mov	r4,r16
     f7c:	d80b883a 	mov	r5,sp
	lms_spi_write( 0x44, data ) ;
	return ;
}

void lms_peakdetect_disable( )
{
     f80:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
     f84:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<0) ;
     f88:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( 0x44, data ) ;
     f8c:	8009883a 	mov	r4,r16

void lms_peakdetect_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
	data |= (1<<0) ;
     f90:	10800054 	ori	r2,r2,1
	lms_spi_write( 0x44, data ) ;
     f94:	11403fcc 	andi	r5,r2,255

void lms_peakdetect_disable( )
{
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
	data |= (1<<0) ;
     f98:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x44, data ) ;
     f9c:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     fa0:	dfc00217 	ldw	ra,8(sp)
     fa4:	dc000117 	ldw	r16,4(sp)
     fa8:	dec00304 	addi	sp,sp,12
     fac:	f800283a 	ret

00000fb0 <lms_peakdetect_enable>:
	lms_spi_write( 0x44, data ) ;
	return ;
}

void lms_peakdetect_enable( )
{
     fb0:	defffd04 	addi	sp,sp,-12
     fb4:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
     fb8:	04001104 	movi	r16,68
     fbc:	8009883a 	mov	r4,r16
     fc0:	d80b883a 	mov	r5,sp
	lms_spi_write( 0x44, data ) ;
	return ;
}

void lms_peakdetect_enable( )
{
     fc4:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
     fc8:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<0) ;
     fcc:	d8800003 	ldbu	r2,0(sp)
     fd0:	00ffff84 	movi	r3,-2
	lms_spi_write( 0x44, data ) ;
     fd4:	8009883a 	mov	r4,r16

void lms_peakdetect_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
	data &= ~(1<<0) ;
     fd8:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x44, data ) ;
     fdc:	11403f8c 	andi	r5,r2,254

void lms_peakdetect_enable( )
{
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
	data &= ~(1<<0) ;
     fe0:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x44, data ) ;
     fe4:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
     fe8:	dfc00217 	ldw	ra,8(sp)
     fec:	dc000117 	ldw	r16,4(sp)
     ff0:	dec00304 	addi	sp,sp,12
     ff4:	f800283a 	ret

00000ff8 <lms_pa_disable>:
	return ;
}

// Disable PA
void lms_pa_disable( lms_pa_t pa )
{
     ff8:	defffd04 	addi	sp,sp,-12
     ffc:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1000:	d80b883a 	mov	r5,sp
	return ;
}

// Disable PA
void lms_pa_disable( lms_pa_t pa )
{
    1004:	2021883a 	mov	r16,r4
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1008:	01001104 	movi	r4,68
	return ;
}

// Disable PA
void lms_pa_disable( lms_pa_t pa )
{
    100c:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1010:	00006d80 	call	6d8 <lms_spi_read>
	if( pa == PA_ALL )
    1014:	008000c4 	movi	r2,3
    1018:	8080041e 	bne	r16,r2,102c <lms_pa_disable+0x34>
	{
		data |= (1<<1) ;
		data &= ~(4<<2) ;
		data &= ~(2<<2) ;
    101c:	d8800003 	ldbu	r2,0(sp)
    1020:	10800094 	ori	r2,r2,2
    1024:	108039cc 	andi	r2,r2,231
    1028:	00000a06 	br	1054 <lms_pa_disable+0x5c>
	} else if( pa == PA_AUX )
    102c:	8000031e 	bne	r16,zero,103c <lms_pa_disable+0x44>
	{
		data |= (1<<1) ;
    1030:	d8800003 	ldbu	r2,0(sp)
    1034:	10800094 	ori	r2,r2,2
    1038:	00000606 	br	1054 <lms_pa_disable+0x5c>
	} else if( pa == PA_1 )
    103c:	00800044 	movi	r2,1
    1040:	d8c00003 	ldbu	r3,0(sp)
    1044:	8080021e 	bne	r16,r2,1050 <lms_pa_disable+0x58>
	{
		data &= ~(4<<2) ;
    1048:	18803bcc 	andi	r2,r3,239
    104c:	00000106 	br	1054 <lms_pa_disable+0x5c>
	} else { // pa == PA_2
		data &= ~(2<<2) ;
    1050:	18803dcc 	andi	r2,r3,247
    1054:	d8800005 	stb	r2,0(sp)
	}
	lms_spi_write( 0x44, data ) ;
    1058:	d9400003 	ldbu	r5,0(sp)
    105c:	01001104 	movi	r4,68
    1060:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    1064:	dfc00217 	ldw	ra,8(sp)
    1068:	dc000117 	ldw	r16,4(sp)
    106c:	dec00304 	addi	sp,sp,12
    1070:	f800283a 	ret

00001074 <lms_tx_loopback_disable>:
	return ;
}

// Disable TX loopback
void lms_tx_loopback_disable( lms_txlb_t mode )
{
    1074:	defffe04 	addi	sp,sp,-8
    1078:	2007883a 	mov	r3,r4
    107c:	dfc00115 	stw	ra,4(sp)
	uint8_t data ;
	switch(mode)
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
    1080:	d80b883a 	mov	r5,sp
    1084:	01001184 	movi	r4,70

// Disable TX loopback
void lms_tx_loopback_disable( lms_txlb_t mode )
{
	uint8_t data ;
	switch(mode)
    1088:	18000326 	beq	r3,zero,1098 <lms_tx_loopback_disable+0x24>
    108c:	00800044 	movi	r2,1
    1090:	1880181e 	bne	r3,r2,10f4 <lms_tx_loopback_disable+0x80>
    1094:	00000806 	br	10b8 <lms_tx_loopback_disable+0x44>
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
    1098:	00006d80 	call	6d8 <lms_spi_read>
			data &= ~(3<<2) ;
    109c:	d8800003 	ldbu	r2,0(sp)
    10a0:	00fffcc4 	movi	r3,-13
			lms_spi_write( 0x46, data ) ;
    10a4:	01001184 	movi	r4,70
	uint8_t data ;
	switch(mode)
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
			data &= ~(3<<2) ;
    10a8:	10c4703a 	and	r2,r2,r3
			lms_spi_write( 0x46, data ) ;
    10ac:	11403ccc 	andi	r5,r2,243
	uint8_t data ;
	switch(mode)
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
			data &= ~(3<<2) ;
    10b0:	d8800005 	stb	r2,0(sp)
    10b4:	00000e06 	br	10f0 <lms_tx_loopback_disable+0x7c>
			lms_spi_write( 0x46, data ) ;
			break ;
		case TXLB_RF:
			// Disable the AUX PA
			lms_pa_disable( PA_AUX ) ;
    10b8:	0009883a 	mov	r4,zero
    10bc:	0000ff80 	call	ff8 <lms_pa_disable>
			// Disconnect the switch
			lms_spi_read( 0x0b, &data ) ;
    10c0:	d80b883a 	mov	r5,sp
    10c4:	010002c4 	movi	r4,11
    10c8:	00006d80 	call	6d8 <lms_spi_read>
			data &= ~(1<<0) ;
    10cc:	d8800003 	ldbu	r2,0(sp)
    10d0:	00ffff84 	movi	r3,-2
			lms_spi_write( 0x0b, data ) ;
    10d4:	010002c4 	movi	r4,11
		case TXLB_RF:
			// Disable the AUX PA
			lms_pa_disable( PA_AUX ) ;
			// Disconnect the switch
			lms_spi_read( 0x0b, &data ) ;
			data &= ~(1<<0) ;
    10d8:	10c4703a 	and	r2,r2,r3
			lms_spi_write( 0x0b, data ) ;
    10dc:	11403f8c 	andi	r5,r2,254
		case TXLB_RF:
			// Disable the AUX PA
			lms_pa_disable( PA_AUX ) ;
			// Disconnect the switch
			lms_spi_read( 0x0b, &data ) ;
			data &= ~(1<<0) ;
    10e0:	d8800005 	stb	r2,0(sp)
			lms_spi_write( 0x0b, data ) ;
    10e4:	00002f00 	call	2f0 <lms_spi_write>
            // Power up the LNA's
            lms_spi_write( 0x70, 0 ) ;
    10e8:	01001c04 	movi	r4,112
    10ec:	000b883a 	mov	r5,zero
    10f0:	00002f00 	call	2f0 <lms_spi_write>
			break ;
	}
	return ;
}
    10f4:	dfc00117 	ldw	ra,4(sp)
    10f8:	dec00204 	addi	sp,sp,8
    10fc:	f800283a 	ret

00001100 <lms_pa_enable>:
	return ;
}

// Enable PA (PA_ALL is NOT valid for enabling)
void lms_pa_enable( lms_pa_t pa )
{
    1100:	defffd04 	addi	sp,sp,-12
    1104:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1108:	d80b883a 	mov	r5,sp
	return ;
}

// Enable PA (PA_ALL is NOT valid for enabling)
void lms_pa_enable( lms_pa_t pa )
{
    110c:	2021883a 	mov	r16,r4
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1110:	01001104 	movi	r4,68
	return ;
}

// Enable PA (PA_ALL is NOT valid for enabling)
void lms_pa_enable( lms_pa_t pa )
{
    1114:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x44, &data ) ;
    1118:	00006d80 	call	6d8 <lms_spi_read>
	if( pa == PA_AUX )
    111c:	8000031e 	bne	r16,zero,112c <lms_pa_enable+0x2c>
	{
		data &= ~(1<<1) ;
    1120:	d8800003 	ldbu	r2,0(sp)
    1124:	10803f4c 	andi	r2,r2,253
    1128:	00000d06 	br	1160 <lms_pa_enable+0x60>
	} else if( pa == PA_1 )
    112c:	00800044 	movi	r2,1
    1130:	8080051e 	bne	r16,r2,1148 <lms_pa_enable+0x48>
	{
		data &= ~(3<<2) ;
		data |= (2<<1) ;
    1134:	d8800003 	ldbu	r2,0(sp)
    1138:	00fffcc4 	movi	r3,-13
    113c:	10c4703a 	and	r2,r2,r3
    1140:	10800114 	ori	r2,r2,4
    1144:	00000606 	br	1160 <lms_pa_enable+0x60>
	} else if( pa == PA_2 )
    1148:	00800084 	movi	r2,2
    114c:	8080051e 	bne	r16,r2,1164 <lms_pa_enable+0x64>
	{
		data &= ~(3<<2) ;
		data |= (4<<1) ;
    1150:	d8800003 	ldbu	r2,0(sp)
    1154:	00fffcc4 	movi	r3,-13
    1158:	10c4703a 	and	r2,r2,r3
    115c:	10800214 	ori	r2,r2,8
    1160:	d8800005 	stb	r2,0(sp)
	}
	lms_spi_write( 0x44, data ) ;
    1164:	d9400003 	ldbu	r5,0(sp)
    1168:	01001104 	movi	r4,68
    116c:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    1170:	dfc00217 	ldw	ra,8(sp)
    1174:	dc000117 	ldw	r16,4(sp)
    1178:	dec00304 	addi	sp,sp,12
    117c:	f800283a 	ret

00001180 <lms_tx_loopback_enable>:
	return ;
}

// Enable TX loopback
void lms_tx_loopback_enable( lms_txlb_t mode )
{
    1180:	defffd04 	addi	sp,sp,-12
    1184:	dc000115 	stw	r16,4(sp)
    1188:	2021883a 	mov	r16,r4
    118c:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	switch(mode)
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
    1190:	d80b883a 	mov	r5,sp
    1194:	01001184 	movi	r4,70

// Enable TX loopback
void lms_tx_loopback_enable( lms_txlb_t mode )
{
	uint8_t data ;
	switch(mode)
    1198:	80000326 	beq	r16,zero,11a8 <lms_tx_loopback_enable+0x28>
    119c:	00800044 	movi	r2,1
    11a0:	80801f1e 	bne	r16,r2,1220 <lms_tx_loopback_enable+0xa0>
    11a4:	00000606 	br	11c0 <lms_tx_loopback_enable+0x40>
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
    11a8:	00006d80 	call	6d8 <lms_spi_read>
			data |= (3<<2) ;
    11ac:	d8800003 	ldbu	r2,0(sp)
			lms_spi_write( 0x46, data ) ;
    11b0:	01001184 	movi	r4,70
	uint8_t data ;
	switch(mode)
	{
		case TXLB_BB:
			lms_spi_read( 0x46, &data ) ;
			data |= (3<<2) ;
    11b4:	10800314 	ori	r2,r2,12
			lms_spi_write( 0x46, data ) ;
    11b8:	11403fcc 	andi	r5,r2,255
    11bc:	00001606 	br	1218 <lms_tx_loopback_enable+0x98>
			break ;
		case TXLB_RF:
			// Disable all the PA's first
			lms_pa_disable( PA_ALL ) ;
    11c0:	010000c4 	movi	r4,3
    11c4:	0000ff80 	call	ff8 <lms_pa_disable>
			// Connect up the switch
			lms_spi_read( 0x0b, &data ) ;
    11c8:	d80b883a 	mov	r5,sp
    11cc:	010002c4 	movi	r4,11
    11d0:	00006d80 	call	6d8 <lms_spi_read>
			data |= (1<<0) ;
    11d4:	d8800003 	ldbu	r2,0(sp)
			lms_spi_write( 0x0b, data ) ;
    11d8:	010002c4 	movi	r4,11
		case TXLB_RF:
			// Disable all the PA's first
			lms_pa_disable( PA_ALL ) ;
			// Connect up the switch
			lms_spi_read( 0x0b, &data ) ;
			data |= (1<<0) ;
    11dc:	8084b03a 	or	r2,r16,r2
			lms_spi_write( 0x0b, data ) ;
    11e0:	11403fcc 	andi	r5,r2,255
		case TXLB_RF:
			// Disable all the PA's first
			lms_pa_disable( PA_ALL ) ;
			// Connect up the switch
			lms_spi_read( 0x0b, &data ) ;
			data |= (1<<0) ;
    11e4:	d8800005 	stb	r2,0(sp)
			lms_spi_write( 0x0b, data ) ;
    11e8:	00002f00 	call	2f0 <lms_spi_write>
			// Enable the AUX PA only
			lms_pa_enable( PA_AUX ) ;
    11ec:	0009883a 	mov	r4,zero
    11f0:	00011000 	call	1100 <lms_pa_enable>
			lms_peakdetect_enable( );
    11f4:	0000fb00 	call	fb0 <lms_peakdetect_enable>
			// Make sure we're muxed over to the AUX mux
			lms_spi_read( 0x45, &data ) ;
    11f8:	01001144 	movi	r4,69
    11fc:	d80b883a 	mov	r5,sp
    1200:	00006d80 	call	6d8 <lms_spi_read>
			data &= ~(7<<0) ;
    1204:	d8800003 	ldbu	r2,0(sp)
    1208:	00fffe04 	movi	r3,-8
			lms_spi_write( 0x45, data ) ;
    120c:	01001144 	movi	r4,69
			// Enable the AUX PA only
			lms_pa_enable( PA_AUX ) ;
			lms_peakdetect_enable( );
			// Make sure we're muxed over to the AUX mux
			lms_spi_read( 0x45, &data ) ;
			data &= ~(7<<0) ;
    1210:	10c4703a 	and	r2,r2,r3
			lms_spi_write( 0x45, data ) ;
    1214:	11403e0c 	andi	r5,r2,248
			// Enable the AUX PA only
			lms_pa_enable( PA_AUX ) ;
			lms_peakdetect_enable( );
			// Make sure we're muxed over to the AUX mux
			lms_spi_read( 0x45, &data ) ;
			data &= ~(7<<0) ;
    1218:	d8800005 	stb	r2,0(sp)
			lms_spi_write( 0x45, data ) ;
    121c:	00002f00 	call	2f0 <lms_spi_write>
			break ;
	}
	return ;
}
    1220:	dfc00217 	ldw	ra,8(sp)
    1224:	dc000117 	ldw	r16,4(sp)
    1228:	dec00304 	addi	sp,sp,12
    122c:	f800283a 	ret

00001230 <lms_rxvga2_enable>:
	return ;
}

// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
    1230:	defffc04 	addi	sp,sp,-16
    1234:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    1238:	04001904 	movi	r16,100
	return ;
}

// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
    123c:	dc400215 	stw	r17,8(sp)
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    1240:	d80b883a 	mov	r5,sp
	return ;
}

// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
    1244:	2023883a 	mov	r17,r4
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    1248:	8009883a 	mov	r4,r16
	return ;
}

// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
    124c:	dfc00315 	stw	ra,12(sp)
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    1250:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<1) ;
    1254:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( 0x64, data ) ;
    1258:	8009883a 	mov	r4,r16
// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
	data |= (1<<1) ;
    125c:	10800094 	ori	r2,r2,2
	lms_spi_write( 0x64, data ) ;
    1260:	11403fcc 	andi	r5,r2,255
// Enable RXVGA2
void lms_rxvga2_enable( uint8_t gain )
{
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
	data |= (1<<1) ;
    1264:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x64, data ) ;
    1268:	00002f00 	call	2f0 <lms_spi_write>
	lms_rxvga2_set_gain( gain ) ;
    126c:	89003fcc 	andi	r4,r17,255
    1270:	00006380 	call	638 <lms_rxvga2_set_gain>
	return ;
}
    1274:	dfc00317 	ldw	ra,12(sp)
    1278:	dc400217 	ldw	r17,8(sp)
    127c:	dc000117 	ldw	r16,4(sp)
    1280:	dec00404 	addi	sp,sp,16
    1284:	f800283a 	ret

00001288 <lms_rxvga2_disable>:
	return ;
}

// Disable RXVGA2
void lms_rxvga2_disable()
{
    1288:	defffd04 	addi	sp,sp,-12
    128c:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    1290:	04001904 	movi	r16,100
    1294:	8009883a 	mov	r4,r16
    1298:	d80b883a 	mov	r5,sp
	return ;
}

// Disable RXVGA2
void lms_rxvga2_disable()
{
    129c:	dfc00215 	stw	ra,8(sp)
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
    12a0:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<1) ;
    12a4:	d8800003 	ldbu	r2,0(sp)
    12a8:	00ffff44 	movi	r3,-3
	lms_spi_write( 0x64, data ) ;
    12ac:	8009883a 	mov	r4,r16
// Disable RXVGA2
void lms_rxvga2_disable()
{
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
	data &= ~(1<<1) ;
    12b0:	10c4703a 	and	r2,r2,r3
	lms_spi_write( 0x64, data ) ;
    12b4:	11403f4c 	andi	r5,r2,253
// Disable RXVGA2
void lms_rxvga2_disable()
{
	uint8_t data ;
	lms_spi_read( 0x64, &data ) ;
	data &= ~(1<<1) ;
    12b8:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x64, data ) ;
    12bc:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    12c0:	dfc00217 	ldw	ra,8(sp)
    12c4:	dc000117 	ldw	r16,4(sp)
    12c8:	dec00304 	addi	sp,sp,12
    12cc:	f800283a 	ret

000012d0 <lms_lna_select>:
	return ;
}

// Select which LNA to enable
void lms_lna_select( lms_lna_t lna )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	dc400215 	stw	r17,8(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
    12d8:	04401d44 	movi	r17,117
	return ;
}

// Select which LNA to enable
void lms_lna_select( lms_lna_t lna )
{
    12dc:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
    12e0:	d80b883a 	mov	r5,sp
	return ;
}

// Select which LNA to enable
void lms_lna_select( lms_lna_t lna )
{
    12e4:	2021883a 	mov	r16,r4
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
    12e8:	8809883a 	mov	r4,r17
	return ;
}

// Select which LNA to enable
void lms_lna_select( lms_lna_t lna )
{
    12ec:	dfc00315 	stw	ra,12(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
	data &= ~(3<<4) ;
	data |= ((lna&3)<<4) ;
    12f0:	840000cc 	andi	r16,r16,3

// Select which LNA to enable
void lms_lna_select( lms_lna_t lna )
{
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
    12f4:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(3<<4) ;
	data |= ((lna&3)<<4) ;
    12f8:	d8800003 	ldbu	r2,0(sp)
    12fc:	8020913a 	slli	r16,r16,4
    1300:	00fff3c4 	movi	r3,-49
    1304:	10c4703a 	and	r2,r2,r3
    1308:	1404b03a 	or	r2,r2,r16
	lms_spi_write( 0x75, data ) ;
    130c:	8809883a 	mov	r4,r17
    1310:	11403fcc 	andi	r5,r2,255
void lms_lna_select( lms_lna_t lna )
{
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ; 
	data &= ~(3<<4) ;
	data |= ((lna&3)<<4) ;
    1314:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x75, data ) ;
    1318:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    131c:	dfc00317 	ldw	ra,12(sp)
    1320:	dc400217 	ldw	r17,8(sp)
    1324:	dc000117 	ldw	r16,4(sp)
    1328:	dec00404 	addi	sp,sp,16
    132c:	f800283a 	ret

00001330 <lms_loopback_enable>:
	return ;
}

// Loopback enable
void lms_loopback_enable( lms_loopback_mode_t mode )
{
    1330:	defffd04 	addi	sp,sp,-12
	uint8_t data ;
	switch(mode)
    1334:	00800184 	movi	r2,6
	return ;
}

// Loopback enable
void lms_loopback_enable( lms_loopback_mode_t mode )
{
    1338:	dc000115 	stw	r16,4(sp)
    133c:	dfc00215 	stw	ra,8(sp)
    1340:	2021883a 	mov	r16,r4
	uint8_t data ;
	switch(mode)
    1344:	11003636 	bltu	r2,r4,1420 <lms_loopback_enable+0xf0>
    1348:	2105883a 	add	r2,r4,r4
    134c:	1085883a 	add	r2,r2,r2
    1350:	00c00034 	movhi	r3,0
    1354:	18c4d904 	addi	r3,r3,4964
    1358:	10c5883a 	add	r2,r2,r3
    135c:	10800017 	ldw	r2,0(r2)
    1360:	1000683a 	jmp	r2
    1364:	00001380 	call	138 <si5338_read+0xd8>
    1368:	00001394 	movui	zero,78
    136c:	000013ac 	andhi	zero,zero,78
    1370:	00001420 	cmpeqi	zero,zero,80
    1374:	000013d0 	cmplti	zero,zero,79
    1378:	000013d0 	cmplti	zero,zero,79
    137c:	000013d0 	cmplti	zero,zero,79
	{
		case LB_BB_LPF:
			// Disable RXVGA1 first
			lms_rxvga1_disable() ;
    1380:	00006800 	call	680 <lms_rxvga1_disable>

			// Enable BB TX and RX loopback
			lms_tx_loopback_enable( TXLB_BB ) ;
    1384:	0009883a 	mov	r4,zero
    1388:	00011800 	call	1180 <lms_tx_loopback_enable>
			lms_spi_write( 0x08, 1<<6 ) ;
    138c:	01401004 	movi	r5,64
    1390:	00000d06 	br	13c8 <lms_loopback_enable+0x98>
			break ;

		case LB_BB_VGA2:
			// Disable RXLPF first
			lms_lpf_disable( RX ) ;
    1394:	0009883a 	mov	r4,zero
    1398:	00006c00 	call	6c0 <lms_lpf_disable>

			// Enable TX and RX loopback
			lms_tx_loopback_enable( TXLB_BB ) ;
    139c:	0009883a 	mov	r4,zero
    13a0:	00011800 	call	1180 <lms_tx_loopback_enable>
			lms_spi_write( 0x08, 1<<5 ) ;
    13a4:	01400804 	movi	r5,32
    13a8:	00000706 	br	13c8 <lms_loopback_enable+0x98>
			break ;

		case LB_BB_OP:
			// Disable RXLPF, RXVGA2, and RXVGA1
			lms_rxvga1_disable() ;
    13ac:	00006800 	call	680 <lms_rxvga1_disable>
			lms_rxvga2_disable() ;
    13b0:	00012880 	call	1288 <lms_rxvga2_disable>
			lms_lpf_disable( RX ) ;
    13b4:	0009883a 	mov	r4,zero
    13b8:	00006c00 	call	6c0 <lms_lpf_disable>

			// Enable TX and RX loopback
			lms_tx_loopback_enable( TXLB_BB ) ;
    13bc:	0009883a 	mov	r4,zero
    13c0:	00011800 	call	1180 <lms_tx_loopback_enable>
			lms_spi_write( 0x08, 1<<4 ) ;
    13c4:	01400404 	movi	r5,16
    13c8:	01000204 	movi	r4,8
    13cc:	00001306 	br	141c <lms_loopback_enable+0xec>

		case LB_RF_LNA1:
		case LB_RF_LNA2:
		case LB_RF_LNA3:
			// Disable all LNAs
			lms_lna_select( LNA_NONE ) ;
    13d0:	0009883a 	mov	r4,zero
    13d4:	00012d00 	call	12d0 <lms_lna_select>

			// Enable AUX PA, PD[0], and loopback
			lms_tx_loopback_enable( TXLB_RF ) ;
    13d8:	01000044 	movi	r4,1
    13dc:	00011800 	call	1180 <lms_tx_loopback_enable>
			lms_spi_read( 0x7d, &data ) ;
    13e0:	d80b883a 	mov	r5,sp
    13e4:	01001f44 	movi	r4,125
    13e8:	00006d80 	call	6d8 <lms_spi_read>
			data |= 1 ;
    13ec:	d8800003 	ldbu	r2,0(sp)
			lms_spi_write( 0x7d, data ) ;
    13f0:	01001f44 	movi	r4,125
			lms_lna_select( LNA_NONE ) ;

			// Enable AUX PA, PD[0], and loopback
			lms_tx_loopback_enable( TXLB_RF ) ;
			lms_spi_read( 0x7d, &data ) ;
			data |= 1 ;
    13f4:	10800054 	ori	r2,r2,1
			lms_spi_write( 0x7d, data ) ;
    13f8:	11403fcc 	andi	r5,r2,255
			lms_lna_select( LNA_NONE ) ;

			// Enable AUX PA, PD[0], and loopback
			lms_tx_loopback_enable( TXLB_RF ) ;
			lms_spi_read( 0x7d, &data ) ;
			data |= 1 ;
    13fc:	d8800005 	stb	r2,0(sp)
			lms_spi_write( 0x7d, data ) ;
    1400:	00002f00 	call	2f0 <lms_spi_write>

            // Choose the LNA (1 = LNA1, 2 = LNA2, 3 = LNA3)
            lms_spi_write( 0x08, (mode - LB_RF_LNA_START) ) ;
    1404:	817fff44 	addi	r5,r16,-3
    1408:	29403fcc 	andi	r5,r5,255
    140c:	01000204 	movi	r4,8
    1410:	00002f00 	call	2f0 <lms_spi_write>

            // Set magical decode test registers bit
            lms_spi_write( 0x70, (1<<1) ) ;
    1414:	01001c04 	movi	r4,112
    1418:	01400084 	movi	r5,2
    141c:	00002f00 	call	2f0 <lms_spi_write>
		case LB_NONE:
			// Weird
			break ;
	}
	return ;
}
    1420:	dfc00217 	ldw	ra,8(sp)
    1424:	dc000117 	ldw	r16,4(sp)
    1428:	dec00304 	addi	sp,sp,12
    142c:	f800283a 	ret

00001430 <lms_config_init>:
	return ;
}


int lms_config_init(xcvr_config_t *config)
{
    1430:	defffd04 	addi	sp,sp,-12
    1434:	dfc00215 	stw	ra,8(sp)
    1438:	dc400115 	stw	r17,4(sp)
    143c:	dc000015 	stw	r16,0(sp)
    1440:	2023883a 	mov	r17,r4

  lms_tx_enable() ;
  lms_rx_enable() ;

  lms_spi_write( 0x48, 0xc ) ;
    1444:	04000304 	movi	r16,12


int lms_config_init(xcvr_config_t *config)
{

  lms_tx_enable() ;
    1448:	0000d200 	call	d20 <lms_tx_enable>
  lms_rx_enable() ;
    144c:	0000dac0 	call	dac <lms_rx_enable>

  lms_spi_write( 0x48, 0xc ) ;
    1450:	800b883a 	mov	r5,r16
    1454:	01001204 	movi	r4,72
    1458:	00002f00 	call	2f0 <lms_spi_write>
  lms_spi_write( 0x49, 0xc ) ;
    145c:	800b883a 	mov	r5,r16
    1460:	01001244 	movi	r4,73
    1464:	00002f00 	call	2f0 <lms_spi_write>

  lms_set_frequency( RX,  config->rx_freq_hz ) ;
    1468:	89400117 	ldw	r5,4(r17)
    146c:	0009883a 	mov	r4,zero
    1470:	00007f00 	call	7f0 <lms_set_frequency>
  lms_set_frequency( TX,  config->tx_freq_hz ) ;
    1474:	89400017 	ldw	r5,0(r17)
    1478:	01000044 	movi	r4,1
    147c:	00007f00 	call	7f0 <lms_set_frequency>

  lms_lna_select( config->lna  ) ;
    1480:	89000317 	ldw	r4,12(r17)
    1484:	00012d00 	call	12d0 <lms_lna_select>
  lms_pa_enable( config->pa ) ;
    1488:	89000417 	ldw	r4,16(r17)
    148c:	00011000 	call	1100 <lms_pa_enable>

  lms_loopback_enable(config->loopback_mode);
    1490:	89000217 	ldw	r4,8(r17)
    1494:	00013300 	call	1330 <lms_loopback_enable>

  return 0;
}
    1498:	0005883a 	mov	r2,zero
    149c:	dfc00217 	ldw	ra,8(sp)
    14a0:	dc400117 	ldw	r17,4(sp)
    14a4:	dc000017 	ldw	r16,0(sp)
    14a8:	dec00304 	addi	sp,sp,12
    14ac:	f800283a 	ret

000014b0 <lms_lna_set_gain>:
	return ;
}

// Set the gain on the LNA
void lms_lna_set_gain( lms_lna_gain_t gain )
{
    14b0:	defffc04 	addi	sp,sp,-16
    14b4:	dc400215 	stw	r17,8(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
    14b8:	04401d44 	movi	r17,117
	return ;
}

// Set the gain on the LNA
void lms_lna_set_gain( lms_lna_gain_t gain )
{
    14bc:	dc000115 	stw	r16,4(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
    14c0:	d80b883a 	mov	r5,sp
	return ;
}

// Set the gain on the LNA
void lms_lna_set_gain( lms_lna_gain_t gain )
{
    14c4:	2021883a 	mov	r16,r4
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
    14c8:	8809883a 	mov	r4,r17
	return ;
}

// Set the gain on the LNA
void lms_lna_set_gain( lms_lna_gain_t gain )
{
    14cc:	dfc00315 	stw	ra,12(sp)
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
	data &= ~(3<<6) ;
	data |= ((gain&3)<<6) ;
    14d0:	840000cc 	andi	r16,r16,3

// Set the gain on the LNA
void lms_lna_set_gain( lms_lna_gain_t gain )
{
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
    14d4:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(3<<6) ;
	data |= ((gain&3)<<6) ;
    14d8:	d8800003 	ldbu	r2,0(sp)
    14dc:	802091ba 	slli	r16,r16,6
	lms_spi_write( 0x75, data ) ;
    14e0:	8809883a 	mov	r4,r17
void lms_lna_set_gain( lms_lna_gain_t gain )
{
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
	data &= ~(3<<6) ;
	data |= ((gain&3)<<6) ;
    14e4:	10800fcc 	andi	r2,r2,63
    14e8:	1404b03a 	or	r2,r2,r16
	lms_spi_write( 0x75, data ) ;
    14ec:	100b883a 	mov	r5,r2
void lms_lna_set_gain( lms_lna_gain_t gain )
{
	uint8_t data ;
	lms_spi_read( 0x75, &data ) ;
	data &= ~(3<<6) ;
	data |= ((gain&3)<<6) ;
    14f0:	d8800005 	stb	r2,0(sp)
	lms_spi_write( 0x75, data ) ;
    14f4:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    14f8:	dfc00317 	ldw	ra,12(sp)
    14fc:	dc400217 	ldw	r17,8(sp)
    1500:	dc000117 	ldw	r16,4(sp)
    1504:	dec00404 	addi	sp,sp,16
    1508:	f800283a 	ret

0000150c <lms_dither_disable>:
	return ;
}

// Disable dithering on the module PLL
void lms_dither_disable( lms_module_t mod )
{
    150c:	defffd04 	addi	sp,sp,-12
    1510:	dc000115 	stw	r16,4(sp)
    1514:	dfc00215 	stw	ra,8(sp)
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
    1518:	04000904 	movi	r16,36
    151c:	20000126 	beq	r4,zero,1524 <lms_dither_disable+0x18>
    1520:	04000504 	movi	r16,20
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
    1524:	84003fcc 	andi	r16,r16,255
    1528:	d80b883a 	mov	r5,sp
    152c:	8009883a 	mov	r4,r16
    1530:	00006d80 	call	6d8 <lms_spi_read>
	data &= ~(1<<7) ;
    1534:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( reg, data ) ;
    1538:	8009883a 	mov	r4,r16
void lms_dither_disable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data &= ~(1<<7) ;
    153c:	10801fcc 	andi	r2,r2,127
	lms_spi_write( reg, data ) ;
    1540:	100b883a 	mov	r5,r2
void lms_dither_disable( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data &= ~(1<<7) ;
    1544:	d8800005 	stb	r2,0(sp)
	lms_spi_write( reg, data ) ;
    1548:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    154c:	dfc00217 	ldw	ra,8(sp)
    1550:	dc000117 	ldw	r16,4(sp)
    1554:	dec00304 	addi	sp,sp,12
    1558:	f800283a 	ret

0000155c <lms_dither_enable>:
	return (lms_bw_t)data ;
}

// Enable dithering on the module PLL
void lms_dither_enable( lms_module_t mod, uint8_t nbits )
{
    155c:	defffc04 	addi	sp,sp,-16
    1560:	dc400215 	stw	r17,8(sp)
    1564:	dc000115 	stw	r16,4(sp)
    1568:	dfc00315 	stw	ra,12(sp)
	// Select the base address based on which PLL we are configuring
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
    156c:	04000904 	movi	r16,36
	return (lms_bw_t)data ;
}

// Enable dithering on the module PLL
void lms_dither_enable( lms_module_t mod, uint8_t nbits )
{
    1570:	2823883a 	mov	r17,r5
	// Select the base address based on which PLL we are configuring
	uint8_t reg = (mod == RX) ? 0x24 : 0x14 ;
    1574:	20000126 	beq	r4,zero,157c <lms_dither_enable+0x20>
    1578:	04000504 	movi	r16,20
	uint8_t data ;

	// Read what we currently have in there
	lms_spi_read( reg, &data ) ;
    157c:	84003fcc 	andi	r16,r16,255
    1580:	d80b883a 	mov	r5,sp
    1584:	8009883a 	mov	r4,r16
    1588:	00006d80 	call	6d8 <lms_spi_read>

	// Clear out the number of bits from before
	data &= ~(7<<4) ;

	// Put in the number of bits to dither
	data |= ((nbits-1)&7) ;
    158c:	d8800003 	ldbu	r2,0(sp)
    1590:	00ffe004 	movi	r3,-128
    1594:	893fffc4 	addi	r4,r17,-1
    1598:	10c4b03a 	or	r2,r2,r3
    159c:	00ffe3c4 	movi	r3,-113
    15a0:	10c4703a 	and	r2,r2,r3
    15a4:	210001cc 	andi	r4,r4,7
    15a8:	1104b03a 	or	r2,r2,r4

	// Write it out
	lms_spi_write( reg, data ) ;
    15ac:	114023cc 	andi	r5,r2,143
    15b0:	8009883a 	mov	r4,r16

	// Clear out the number of bits from before
	data &= ~(7<<4) ;

	// Put in the number of bits to dither
	data |= ((nbits-1)&7) ;
    15b4:	d8800005 	stb	r2,0(sp)

	// Write it out
	lms_spi_write( reg, data ) ;
    15b8:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    15bc:	dfc00317 	ldw	ra,12(sp)
    15c0:	dc400217 	ldw	r17,8(sp)
    15c4:	dc000117 	ldw	r16,4(sp)
    15c8:	dec00404 	addi	sp,sp,16
    15cc:	f800283a 	ret

000015d0 <lms_get_bandwidth>:
	return ;
}

// Get the bandwidth for the selected module
lms_bw_t lms_get_bandwidth( lms_module_t mod )
{
    15d0:	defffe04 	addi	sp,sp,-8
    15d4:	dfc00115 	stw	ra,4(sp)
	uint8_t data ;
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
    15d8:	00801504 	movi	r2,84
    15dc:	20000126 	beq	r4,zero,15e4 <lms_get_bandwidth+0x14>
    15e0:	00800d04 	movi	r2,52
	lms_spi_read( reg, &data ) ;
    15e4:	11003fcc 	andi	r4,r2,255
    15e8:	d80b883a 	mov	r5,sp
    15ec:	00006d80 	call	6d8 <lms_spi_read>
    15f0:	d8800003 	ldbu	r2,0(sp)
    15f4:	10800f0c 	andi	r2,r2,60
	data &= 0x3c ;
	data >>= 2 ;
	return (lms_bw_t)data ;
}
    15f8:	1004d0ba 	srli	r2,r2,2
    15fc:	dfc00117 	ldw	ra,4(sp)
    1600:	dec00204 	addi	sp,sp,8
    1604:	f800283a 	ret

00001608 <lms_lpf_bypass>:
	}
	return ;
}

void lms_lpf_bypass( lms_module_t mod )
{
    1608:	defffd04 	addi	sp,sp,-12
    160c:	dc000115 	stw	r16,4(sp)
    1610:	dfc00215 	stw	ra,8(sp)
	uint8_t reg = (mod == RX) ? 0x55 : 0x35 ;
    1614:	04001544 	movi	r16,85
    1618:	20000126 	beq	r4,zero,1620 <lms_lpf_bypass+0x18>
    161c:	04000d44 	movi	r16,53
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
    1620:	84003fcc 	andi	r16,r16,255
    1624:	d80b883a 	mov	r5,sp
    1628:	8009883a 	mov	r4,r16
    162c:	00006d80 	call	6d8 <lms_spi_read>
	data |= (1<<6) ;
    1630:	d8800003 	ldbu	r2,0(sp)
	lms_spi_write( reg, data ) ;
    1634:	8009883a 	mov	r4,r16
void lms_lpf_bypass( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x55 : 0x35 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data |= (1<<6) ;
    1638:	10801014 	ori	r2,r2,64
	lms_spi_write( reg, data ) ;
    163c:	11403fcc 	andi	r5,r2,255
void lms_lpf_bypass( lms_module_t mod )
{
	uint8_t reg = (mod == RX) ? 0x55 : 0x35 ;
	uint8_t data ;
	lms_spi_read( reg, &data ) ;
	data |= (1<<6) ;
    1640:	d8800005 	stb	r2,0(sp)
	lms_spi_write( reg, data ) ;
    1644:	00002f00 	call	2f0 <lms_spi_write>
	return ;
}
    1648:	dfc00217 	ldw	ra,8(sp)
    164c:	dc000117 	ldw	r16,4(sp)
    1650:	dec00304 	addi	sp,sp,12
    1654:	f800283a 	ret

00001658 <lms_lpf_enable>:
	return ;
}

// When enabling an LPF, we must select both the module and the filter bandwidth
void lms_lpf_enable( lms_module_t mod, lms_bw_t bw )
{
    1658:	defffb04 	addi	sp,sp,-20
    165c:	dc800315 	stw	r18,12(sp)
    1660:	dc400215 	stw	r17,8(sp)
    1664:	dfc00415 	stw	ra,16(sp)
    1668:	dc000115 	stw	r16,4(sp)
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
    166c:	04801504 	movi	r18,84
	return ;
}

// When enabling an LPF, we must select both the module and the filter bandwidth
void lms_lpf_enable( lms_module_t mod, lms_bw_t bw )
{
    1670:	2823883a 	mov	r17,r5
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
    1674:	20000126 	beq	r4,zero,167c <lms_lpf_enable+0x24>
    1678:	04800d04 	movi	r18,52
	uint8_t data ;
	// Check to see which bandwidth we have selected
	lms_spi_read( reg, &data ) ;
    167c:	94003fcc 	andi	r16,r18,255
    1680:	d80b883a 	mov	r5,sp
    1684:	8009883a 	mov	r4,r16
    1688:	00006d80 	call	6d8 <lms_spi_read>
	if( (lms_bw_t)(data&0x3c>>2) != bw )
    168c:	d9800003 	ldbu	r6,0(sp)
	{
		data &= ~0x3c ;
		data |= (bw<<2) ;
		data |= (1<<1) ;
    1690:	00bff0c4 	movi	r2,-61
    1694:	8c47883a 	add	r3,r17,r17
    1698:	3084703a 	and	r2,r6,r2
    169c:	18c7883a 	add	r3,r3,r3
    16a0:	10800094 	ori	r2,r2,2
    16a4:	1886b03a 	or	r3,r3,r2
{
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
	uint8_t data ;
	// Check to see which bandwidth we have selected
	lms_spi_read( reg, &data ) ;
	if( (lms_bw_t)(data&0x3c>>2) != bw )
    16a8:	318003cc 	andi	r6,r6,15
	{
		data &= ~0x3c ;
		data |= (bw<<2) ;
		data |= (1<<1) ;
		lms_spi_write( reg, data ) ;
    16ac:	8009883a 	mov	r4,r16
    16b0:	19403fcc 	andi	r5,r3,255
{
	uint8_t reg = (mod == RX) ? 0x54 : 0x34 ;
	uint8_t data ;
	// Check to see which bandwidth we have selected
	lms_spi_read( reg, &data ) ;
	if( (lms_bw_t)(data&0x3c>>2) != bw )
    16b4:	34400226 	beq	r6,r17,16c0 <lms_lpf_enable+0x68>
	{
		data &= ~0x3c ;
		data |= (bw<<2) ;
		data |= (1<<1) ;
    16b8:	d8c00005 	stb	r3,0(sp)
		lms_spi_write( reg, data ) ;
    16bc:	00002f00 	call	2f0 <lms_spi_write>
	}
	// Check to see if we are bypassed
	lms_spi_read( reg+1, &data ) ;
    16c0:	94000044 	addi	r16,r18,1
    16c4:	84003fcc 	andi	r16,r16,255
    16c8:	d80b883a 	mov	r5,sp
    16cc:	8009883a 	mov	r4,r16
    16d0:	00006d80 	call	6d8 <lms_spi_read>
	if( data&(1<<6) )
    16d4:	d8c00003 	ldbu	r3,0(sp)
	{
		data &= ~(1<<6) ;
    16d8:	00bfefc4 	movi	r2,-65
		lms_spi_write( reg+1, data ) ;
    16dc:	8009883a 	mov	r4,r16
	}
	// Check to see if we are bypassed
	lms_spi_read( reg+1, &data ) ;
	if( data&(1<<6) )
	{
		data &= ~(1<<6) ;
    16e0:	1884703a 	and	r2,r3,r2
		data |= (1<<1) ;
		lms_spi_write( reg, data ) ;
	}
	// Check to see if we are bypassed
	lms_spi_read( reg+1, &data ) ;
	if( data&(1<<6) )
    16e4:	18c0100c 	andi	r3,r3,64
	{
		data &= ~(1<<6) ;
		lms_spi_write( reg+1, data ) ;
    16e8:	11402fcc 	andi	r5,r2,191
		data |= (1<<1) ;
		lms_spi_write( reg, data ) ;
	}
	// Check to see if we are bypassed
	lms_spi_read( reg+1, &data ) ;
	if( data&(1<<6) )
    16ec:	18000226 	beq	r3,zero,16f8 <lms_lpf_enable+0xa0>
	{
		data &= ~(1<<6) ;
    16f0:	d8800005 	stb	r2,0(sp)
		lms_spi_write( reg+1, data ) ;
    16f4:	00002f00 	call	2f0 <lms_spi_write>
	}
	return ;
}
    16f8:	dfc00417 	ldw	ra,16(sp)
    16fc:	dc800317 	ldw	r18,12(sp)
    1700:	dc400217 	ldw	r17,8(sp)
    1704:	dc000117 	ldw	r16,4(sp)
    1708:	dec00504 	addi	sp,sp,20
    170c:	f800283a 	ret

00001710 <lms_loopback_disable>:
	return mode ;
}

// Disable loopback mode - must choose which LNA to hook up and what bandwidth you want
void lms_loopback_disable( lms_lna_t lna, lms_bw_t bw )
{
    1710:	defffc04 	addi	sp,sp,-16
    1714:	dfc00315 	stw	ra,12(sp)
    1718:	dc800215 	stw	r18,8(sp)
    171c:	dc400115 	stw	r17,4(sp)
    1720:	dc000015 	stw	r16,0(sp)
    1724:	2025883a 	mov	r18,r4
    1728:	2823883a 	mov	r17,r5
	// Read which type of loopback mode we were in
	lms_loopback_mode_t mode = lms_get_loopback_mode() ;
    172c:	0000edc0 	call	edc <lms_get_loopback_mode>

	// Disable all RX loopback modes
	lms_spi_write( 0x08, 0 ) ;
    1730:	01000204 	movi	r4,8
    1734:	000b883a 	mov	r5,zero

// Disable loopback mode - must choose which LNA to hook up and what bandwidth you want
void lms_loopback_disable( lms_lna_t lna, lms_bw_t bw )
{
	// Read which type of loopback mode we were in
	lms_loopback_mode_t mode = lms_get_loopback_mode() ;
    1738:	1021883a 	mov	r16,r2

	// Disable all RX loopback modes
	lms_spi_write( 0x08, 0 ) ;
    173c:	00002f00 	call	2f0 <lms_spi_write>

	switch(mode)
    1740:	00800184 	movi	r2,6
    1744:	14003136 	bltu	r2,r16,180c <lms_loopback_disable+0xfc>
    1748:	8405883a 	add	r2,r16,r16
    174c:	1085883a 	add	r2,r2,r2
    1750:	00c00034 	movhi	r3,0
    1754:	18c5d904 	addi	r3,r3,5988
    1758:	10c5883a 	add	r2,r2,r3
    175c:	10800017 	ldw	r2,0(r2)
    1760:	1000683a 	jmp	r2
    1764:	00001780 	call	178 <main+0x34>
    1768:	0000178c 	andi	zero,zero,94
    176c:	000017b4 	movhi	zero,94
    1770:	0000180c 	andi	zero,zero,96
    1774:	000017e8 	cmpgeui	zero,zero,95
    1778:	000017e8 	cmpgeui	zero,zero,95
    177c:	000017e8 	cmpgeui	zero,zero,95
	{
		case LB_BB_LPF:
			// Disable TX baseband loopback
			lms_tx_loopback_disable( TXLB_BB ) ;
    1780:	0009883a 	mov	r4,zero
    1784:	00010740 	call	1074 <lms_tx_loopback_disable>
    1788:	00001106 	br	17d0 <lms_loopback_disable+0xc0>
			// Enable RXVGA1
			lms_rxvga1_enable() ;
			break ;
		case LB_BB_VGA2:
			// Disable TX baseband loopback
			lms_tx_loopback_disable( TXLB_BB ) ;
    178c:	0009883a 	mov	r4,zero
    1790:	00010740 	call	1074 <lms_tx_loopback_disable>
			// Enable RXLPF
			lms_lpf_enable( RX, bw ) ;
    1794:	880b883a 	mov	r5,r17
    1798:	0009883a 	mov	r4,zero
		case LB_NONE:
			// Weird
			break ;
	}
	return ;
}
    179c:	dfc00317 	ldw	ra,12(sp)
    17a0:	dc800217 	ldw	r18,8(sp)
    17a4:	dc400117 	ldw	r17,4(sp)
    17a8:	dc000017 	ldw	r16,0(sp)
    17ac:	dec00404 	addi	sp,sp,16
			break ;
		case LB_BB_VGA2:
			// Disable TX baseband loopback
			lms_tx_loopback_disable( TXLB_BB ) ;
			// Enable RXLPF
			lms_lpf_enable( RX, bw ) ;
    17b0:	00016581 	jmpi	1658 <lms_lpf_enable>
			break ;
		case LB_BB_OP:
			// Disable TX baseband loopback
			lms_tx_loopback_disable( TXLB_BB ) ;
    17b4:	0009883a 	mov	r4,zero
    17b8:	00010740 	call	1074 <lms_tx_loopback_disable>
			// Enable RXLPF, RXVGA1 and RXVGA2
			lms_lpf_enable( RX, bw ) ;
    17bc:	880b883a 	mov	r5,r17
    17c0:	0009883a 	mov	r4,zero
    17c4:	00016580 	call	1658 <lms_lpf_enable>
			lms_rxvga2_enable( 30/3 ) ;
    17c8:	01000284 	movi	r4,10
    17cc:	00012300 	call	1230 <lms_rxvga2_enable>
		case LB_NONE:
			// Weird
			break ;
	}
	return ;
}
    17d0:	dfc00317 	ldw	ra,12(sp)
    17d4:	dc800217 	ldw	r18,8(sp)
    17d8:	dc400117 	ldw	r17,4(sp)
    17dc:	dc000017 	ldw	r16,0(sp)
    17e0:	dec00404 	addi	sp,sp,16
			// Disable TX baseband loopback
			lms_tx_loopback_disable( TXLB_BB ) ;
			// Enable RXLPF, RXVGA1 and RXVGA2
			lms_lpf_enable( RX, bw ) ;
			lms_rxvga2_enable( 30/3 ) ;
			lms_rxvga1_enable() ;
    17e4:	00006741 	jmpi	674 <lms_rxvga1_enable>
			break ;
		case LB_RF_LNA1:
		case LB_RF_LNA2:
		case LB_RF_LNA3:
			// Disable TX RF loopback
			lms_tx_loopback_disable( TXLB_RF ) ;
    17e8:	01000044 	movi	r4,1
    17ec:	00010740 	call	1074 <lms_tx_loopback_disable>
			// Enable selected LNA
			lms_lna_select( lna ) ;
    17f0:	9009883a 	mov	r4,r18
		case LB_NONE:
			// Weird
			break ;
	}
	return ;
}
    17f4:	dfc00317 	ldw	ra,12(sp)
    17f8:	dc800217 	ldw	r18,8(sp)
    17fc:	dc400117 	ldw	r17,4(sp)
    1800:	dc000017 	ldw	r16,0(sp)
    1804:	dec00404 	addi	sp,sp,16
		case LB_RF_LNA2:
		case LB_RF_LNA3:
			// Disable TX RF loopback
			lms_tx_loopback_disable( TXLB_RF ) ;
			// Enable selected LNA
			lms_lna_select( lna ) ;
    1808:	00012d01 	jmpi	12d0 <lms_lna_select>
		case LB_NONE:
			// Weird
			break ;
	}
	return ;
}
    180c:	dfc00317 	ldw	ra,12(sp)
    1810:	dc800217 	ldw	r18,8(sp)
    1814:	dc400117 	ldw	r17,4(sp)
    1818:	dc000017 	ldw	r16,0(sp)
    181c:	dec00404 	addi	sp,sp,16
    1820:	f800283a 	ret

00001824 <dac_write>:
     0x7C,
     0x7D
} ;

// Trim DAC write
void dac_write( uint16_t val ) {
    1824:	defff704 	addi	sp,sp,-36
    1828:	dc000415 	stw	r16,16(sp)
	alt_printf( "DAC Writing: %x\n", val ) ;
    182c:	243fffcc 	andi	r16,r4,65535
     0x7C,
     0x7D
} ;

// Trim DAC write
void dac_write( uint16_t val ) {
    1830:	dcc00715 	stw	r19,28(sp)
	alt_printf( "DAC Writing: %x\n", val ) ;
    1834:	800b883a 	mov	r5,r16
     0x7C,
     0x7D
} ;

// Trim DAC write
void dac_write( uint16_t val ) {
    1838:	2027883a 	mov	r19,r4
	alt_printf( "DAC Writing: %x\n", val ) ;
    183c:	01000034 	movhi	r4,0
    1840:	210c2c04 	addi	r4,r4,12464
     0x7C,
     0x7D
} ;

// Trim DAC write
void dac_write( uint16_t val ) {
    1844:	dfc00815 	stw	ra,32(sp)
    1848:	dc800615 	stw	r18,24(sp)
    184c:	dc400515 	stw	r17,20(sp)
	alt_printf( "DAC Writing: %x\n", val ) ;
	uint8_t data[3] ;
	data[0] = 0x28, data[1] = 0, data[2] = 0 ;
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0 ) ;
    1850:	048000c4 	movi	r18,3
     0x7D
} ;

// Trim DAC write
void dac_write( uint16_t val ) {
	alt_printf( "DAC Writing: %x\n", val ) ;
    1854:	0002b580 	call	2b58 <alt_printf>
	uint8_t data[3] ;
	data[0] = 0x28, data[1] = 0, data[2] = 0 ;
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0 ) ;
    1858:	044000b4 	movhi	r17,2
    185c:	8c540004 	addi	r17,r17,20480
    1860:	8809883a 	mov	r4,r17
    1864:	900d883a 	mov	r6,r18
    1868:	d9c00304 	addi	r7,sp,12
    186c:	000b883a 	mov	r5,zero

// Trim DAC write
void dac_write( uint16_t val ) {
	alt_printf( "DAC Writing: %x\n", val ) ;
	uint8_t data[3] ;
	data[0] = 0x28, data[1] = 0, data[2] = 0 ;
    1870:	00800a04 	movi	r2,40
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0 ) ;
	data[0] = 0x08, data[1] = (val>>8)&0xff, data[2] = val&0xff  ;
    1874:	8020d23a 	srli	r16,r16,8

// Trim DAC write
void dac_write( uint16_t val ) {
	alt_printf( "DAC Writing: %x\n", val ) ;
	uint8_t data[3] ;
	data[0] = 0x28, data[1] = 0, data[2] = 0 ;
    1878:	d8800305 	stb	r2,12(sp)
    187c:	d8000345 	stb	zero,13(sp)
    1880:	d8000385 	stb	zero,14(sp)
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0 ) ;
    1884:	d8000015 	stw	zero,0(sp)
    1888:	d8000115 	stw	zero,4(sp)
    188c:	d8000215 	stw	zero,8(sp)
    1890:	0002df40 	call	2df4 <alt_avalon_spi_command>
	data[0] = 0x08, data[1] = (val>>8)&0xff, data[2] = val&0xff  ;
    1894:	00800204 	movi	r2,8
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0) ;
    1898:	8809883a 	mov	r4,r17
    189c:	900d883a 	mov	r6,r18
    18a0:	000b883a 	mov	r5,zero
    18a4:	d9c00304 	addi	r7,sp,12
void dac_write( uint16_t val ) {
	alt_printf( "DAC Writing: %x\n", val ) ;
	uint8_t data[3] ;
	data[0] = 0x28, data[1] = 0, data[2] = 0 ;
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0 ) ;
	data[0] = 0x08, data[1] = (val>>8)&0xff, data[2] = val&0xff  ;
    18a8:	d8800305 	stb	r2,12(sp)
    18ac:	dc000345 	stb	r16,13(sp)
    18b0:	dcc00385 	stb	r19,14(sp)
	alt_avalon_spi_command( SPI_1_BASE, 0, 3, data, 0, 0, 0) ;
    18b4:	d8000015 	stw	zero,0(sp)
    18b8:	d8000115 	stw	zero,4(sp)
    18bc:	d8000215 	stw	zero,8(sp)
    18c0:	0002df40 	call	2df4 <alt_avalon_spi_command>
	return ;
}
    18c4:	dfc00817 	ldw	ra,32(sp)
    18c8:	dcc00717 	ldw	r19,28(sp)
    18cc:	dc800617 	ldw	r18,24(sp)
    18d0:	dc400517 	ldw	r17,20(sp)
    18d4:	dc000417 	ldw	r16,16(sp)
    18d8:	dec00904 	addi	sp,sp,36
    18dc:	f800283a 	ret

000018e0 <__udivdi3>:
    18e0:	defff104 	addi	sp,sp,-60
    18e4:	0015883a 	mov	r10,zero
    18e8:	2005883a 	mov	r2,r4
    18ec:	3011883a 	mov	r8,r6
    18f0:	df000d15 	stw	fp,52(sp)
    18f4:	dd400a15 	stw	r21,40(sp)
    18f8:	dcc00815 	stw	r19,32(sp)
    18fc:	dfc00e15 	stw	ra,56(sp)
    1900:	ddc00c15 	stw	r23,48(sp)
    1904:	dd800b15 	stw	r22,44(sp)
    1908:	dd000915 	stw	r20,36(sp)
    190c:	dc800715 	stw	r18,28(sp)
    1910:	dc400615 	stw	r17,24(sp)
    1914:	dc000515 	stw	r16,20(sp)
    1918:	da800315 	stw	r10,12(sp)
    191c:	4027883a 	mov	r19,r8
    1920:	1039883a 	mov	fp,r2
    1924:	282b883a 	mov	r21,r5
    1928:	da800415 	stw	r10,16(sp)
    192c:	3800401e 	bne	r7,zero,1a30 <__udivdi3+0x150>
    1930:	2a006536 	bltu	r5,r8,1ac8 <__udivdi3+0x1e8>
    1934:	4000b526 	beq	r8,zero,1c0c <__udivdi3+0x32c>
    1938:	00bfffd4 	movui	r2,65535
    193c:	14c0ad36 	bltu	r2,r19,1bf4 <__udivdi3+0x314>
    1940:	00803fc4 	movi	r2,255
    1944:	14c15e36 	bltu	r2,r19,1ec0 <__udivdi3+0x5e0>
    1948:	000b883a 	mov	r5,zero
    194c:	0005883a 	mov	r2,zero
    1950:	9884d83a 	srl	r2,r19,r2
    1954:	01000034 	movhi	r4,0
    1958:	210c8e04 	addi	r4,r4,12856
    195c:	01800804 	movi	r6,32
    1960:	1105883a 	add	r2,r2,r4
    1964:	10c00003 	ldbu	r3,0(r2)
    1968:	28c7883a 	add	r3,r5,r3
    196c:	30e9c83a 	sub	r20,r6,r3
    1970:	a0010a1e 	bne	r20,zero,1d9c <__udivdi3+0x4bc>
    1974:	982ed43a 	srli	r23,r19,16
    1978:	acebc83a 	sub	r21,r21,r19
    197c:	9dbfffcc 	andi	r22,r19,65535
    1980:	05000044 	movi	r20,1
    1984:	a809883a 	mov	r4,r21
    1988:	b80b883a 	mov	r5,r23
    198c:	00020880 	call	2088 <__udivsi3>
    1990:	100b883a 	mov	r5,r2
    1994:	b009883a 	mov	r4,r22
    1998:	1021883a 	mov	r16,r2
    199c:	00020980 	call	2098 <__mulsi3>
    19a0:	a809883a 	mov	r4,r21
    19a4:	b80b883a 	mov	r5,r23
    19a8:	1023883a 	mov	r17,r2
    19ac:	00020900 	call	2090 <__umodsi3>
    19b0:	1004943a 	slli	r2,r2,16
    19b4:	e006d43a 	srli	r3,fp,16
    19b8:	10c4b03a 	or	r2,r2,r3
    19bc:	1440042e 	bgeu	r2,r17,19d0 <__udivdi3+0xf0>
    19c0:	14c5883a 	add	r2,r2,r19
    19c4:	843fffc4 	addi	r16,r16,-1
    19c8:	14c00136 	bltu	r2,r19,19d0 <__udivdi3+0xf0>
    19cc:	14415c36 	bltu	r2,r17,1f40 <__udivdi3+0x660>
    19d0:	1463c83a 	sub	r17,r2,r17
    19d4:	8809883a 	mov	r4,r17
    19d8:	b80b883a 	mov	r5,r23
    19dc:	00020880 	call	2088 <__udivsi3>
    19e0:	100b883a 	mov	r5,r2
    19e4:	b009883a 	mov	r4,r22
    19e8:	102b883a 	mov	r21,r2
    19ec:	00020980 	call	2098 <__mulsi3>
    19f0:	8809883a 	mov	r4,r17
    19f4:	b80b883a 	mov	r5,r23
    19f8:	1025883a 	mov	r18,r2
    19fc:	00020900 	call	2090 <__umodsi3>
    1a00:	1004943a 	slli	r2,r2,16
    1a04:	e0ffffcc 	andi	r3,fp,65535
    1a08:	10c4b03a 	or	r2,r2,r3
    1a0c:	1480042e 	bgeu	r2,r18,1a20 <__udivdi3+0x140>
    1a10:	9885883a 	add	r2,r19,r2
    1a14:	ad7fffc4 	addi	r21,r21,-1
    1a18:	14c00136 	bltu	r2,r19,1a20 <__udivdi3+0x140>
    1a1c:	14813c36 	bltu	r2,r18,1f10 <__udivdi3+0x630>
    1a20:	8004943a 	slli	r2,r16,16
    1a24:	a009883a 	mov	r4,r20
    1a28:	a884b03a 	or	r2,r21,r2
    1a2c:	00001506 	br	1a84 <__udivdi3+0x1a4>
    1a30:	380d883a 	mov	r6,r7
    1a34:	29c06c36 	bltu	r5,r7,1be8 <__udivdi3+0x308>
    1a38:	00bfffd4 	movui	r2,65535
    1a3c:	11c06436 	bltu	r2,r7,1bd0 <__udivdi3+0x2f0>
    1a40:	00803fc4 	movi	r2,255
    1a44:	11c11836 	bltu	r2,r7,1ea8 <__udivdi3+0x5c8>
    1a48:	000b883a 	mov	r5,zero
    1a4c:	0005883a 	mov	r2,zero
    1a50:	3084d83a 	srl	r2,r6,r2
    1a54:	01000034 	movhi	r4,0
    1a58:	210c8e04 	addi	r4,r4,12856
    1a5c:	01c00804 	movi	r7,32
    1a60:	1105883a 	add	r2,r2,r4
    1a64:	10c00003 	ldbu	r3,0(r2)
    1a68:	28c7883a 	add	r3,r5,r3
    1a6c:	38edc83a 	sub	r22,r7,r3
    1a70:	b000731e 	bne	r22,zero,1c40 <__udivdi3+0x360>
    1a74:	35400136 	bltu	r6,r21,1a7c <__udivdi3+0x19c>
    1a78:	e4c05b36 	bltu	fp,r19,1be8 <__udivdi3+0x308>
    1a7c:	00800044 	movi	r2,1
    1a80:	0009883a 	mov	r4,zero
    1a84:	d8800315 	stw	r2,12(sp)
    1a88:	d9400317 	ldw	r5,12(sp)
    1a8c:	2007883a 	mov	r3,r4
    1a90:	d9000415 	stw	r4,16(sp)
    1a94:	2805883a 	mov	r2,r5
    1a98:	dfc00e17 	ldw	ra,56(sp)
    1a9c:	df000d17 	ldw	fp,52(sp)
    1aa0:	ddc00c17 	ldw	r23,48(sp)
    1aa4:	dd800b17 	ldw	r22,44(sp)
    1aa8:	dd400a17 	ldw	r21,40(sp)
    1aac:	dd000917 	ldw	r20,36(sp)
    1ab0:	dcc00817 	ldw	r19,32(sp)
    1ab4:	dc800717 	ldw	r18,28(sp)
    1ab8:	dc400617 	ldw	r17,24(sp)
    1abc:	dc000517 	ldw	r16,20(sp)
    1ac0:	dec00f04 	addi	sp,sp,60
    1ac4:	f800283a 	ret
    1ac8:	00bfffd4 	movui	r2,65535
    1acc:	12005636 	bltu	r2,r8,1c28 <__udivdi3+0x348>
    1ad0:	00803fc4 	movi	r2,255
    1ad4:	12010036 	bltu	r2,r8,1ed8 <__udivdi3+0x5f8>
    1ad8:	000b883a 	mov	r5,zero
    1adc:	0005883a 	mov	r2,zero
    1ae0:	9884d83a 	srl	r2,r19,r2
    1ae4:	01000034 	movhi	r4,0
    1ae8:	210c8e04 	addi	r4,r4,12856
    1aec:	01800804 	movi	r6,32
    1af0:	1105883a 	add	r2,r2,r4
    1af4:	10c00003 	ldbu	r3,0(r2)
    1af8:	28c7883a 	add	r3,r5,r3
    1afc:	30cbc83a 	sub	r5,r6,r3
    1b00:	28000626 	beq	r5,zero,1b1c <__udivdi3+0x23c>
    1b04:	3145c83a 	sub	r2,r6,r5
    1b08:	e084d83a 	srl	r2,fp,r2
    1b0c:	a946983a 	sll	r3,r21,r5
    1b10:	e178983a 	sll	fp,fp,r5
    1b14:	9966983a 	sll	r19,r19,r5
    1b18:	18aab03a 	or	r21,r3,r2
    1b1c:	982ed43a 	srli	r23,r19,16
    1b20:	a809883a 	mov	r4,r21
    1b24:	9cbfffcc 	andi	r18,r19,65535
    1b28:	b80b883a 	mov	r5,r23
    1b2c:	00020880 	call	2088 <__udivsi3>
    1b30:	100b883a 	mov	r5,r2
    1b34:	9009883a 	mov	r4,r18
    1b38:	1021883a 	mov	r16,r2
    1b3c:	00020980 	call	2098 <__mulsi3>
    1b40:	a809883a 	mov	r4,r21
    1b44:	b80b883a 	mov	r5,r23
    1b48:	1023883a 	mov	r17,r2
    1b4c:	00020900 	call	2090 <__umodsi3>
    1b50:	1004943a 	slli	r2,r2,16
    1b54:	e006d43a 	srli	r3,fp,16
    1b58:	10c4b03a 	or	r2,r2,r3
    1b5c:	1440042e 	bgeu	r2,r17,1b70 <__udivdi3+0x290>
    1b60:	14c5883a 	add	r2,r2,r19
    1b64:	843fffc4 	addi	r16,r16,-1
    1b68:	14c00136 	bltu	r2,r19,1b70 <__udivdi3+0x290>
    1b6c:	1440ea36 	bltu	r2,r17,1f18 <__udivdi3+0x638>
    1b70:	1463c83a 	sub	r17,r2,r17
    1b74:	8809883a 	mov	r4,r17
    1b78:	b80b883a 	mov	r5,r23
    1b7c:	00020880 	call	2088 <__udivsi3>
    1b80:	100b883a 	mov	r5,r2
    1b84:	9009883a 	mov	r4,r18
    1b88:	102b883a 	mov	r21,r2
    1b8c:	00020980 	call	2098 <__mulsi3>
    1b90:	8809883a 	mov	r4,r17
    1b94:	b80b883a 	mov	r5,r23
    1b98:	1025883a 	mov	r18,r2
    1b9c:	00020900 	call	2090 <__umodsi3>
    1ba0:	1004943a 	slli	r2,r2,16
    1ba4:	e0ffffcc 	andi	r3,fp,65535
    1ba8:	10c4b03a 	or	r2,r2,r3
    1bac:	1480042e 	bgeu	r2,r18,1bc0 <__udivdi3+0x2e0>
    1bb0:	9885883a 	add	r2,r19,r2
    1bb4:	ad7fffc4 	addi	r21,r21,-1
    1bb8:	14c00136 	bltu	r2,r19,1bc0 <__udivdi3+0x2e0>
    1bbc:	1480d936 	bltu	r2,r18,1f24 <__udivdi3+0x644>
    1bc0:	8004943a 	slli	r2,r16,16
    1bc4:	0009883a 	mov	r4,zero
    1bc8:	a884b03a 	or	r2,r21,r2
    1bcc:	003fad06 	br	1a84 <__udivdi3+0x1a4>
    1bd0:	00804034 	movhi	r2,256
    1bd4:	10bfffc4 	addi	r2,r2,-1
    1bd8:	11c0b636 	bltu	r2,r7,1eb4 <__udivdi3+0x5d4>
    1bdc:	01400404 	movi	r5,16
    1be0:	2805883a 	mov	r2,r5
    1be4:	003f9a06 	br	1a50 <__udivdi3+0x170>
    1be8:	0005883a 	mov	r2,zero
    1bec:	0009883a 	mov	r4,zero
    1bf0:	003fa406 	br	1a84 <__udivdi3+0x1a4>
    1bf4:	00804034 	movhi	r2,256
    1bf8:	10bfffc4 	addi	r2,r2,-1
    1bfc:	14c0b336 	bltu	r2,r19,1ecc <__udivdi3+0x5ec>
    1c00:	01400404 	movi	r5,16
    1c04:	2805883a 	mov	r2,r5
    1c08:	003f5106 	br	1950 <__udivdi3+0x70>
    1c0c:	01000044 	movi	r4,1
    1c10:	000b883a 	mov	r5,zero
    1c14:	00020880 	call	2088 <__udivsi3>
    1c18:	1027883a 	mov	r19,r2
    1c1c:	00bfffd4 	movui	r2,65535
    1c20:	14fff436 	bltu	r2,r19,1bf4 <__udivdi3+0x314>
    1c24:	003f4606 	br	1940 <__udivdi3+0x60>
    1c28:	00804034 	movhi	r2,256
    1c2c:	10bfffc4 	addi	r2,r2,-1
    1c30:	1200ac36 	bltu	r2,r8,1ee4 <__udivdi3+0x604>
    1c34:	01400404 	movi	r5,16
    1c38:	2805883a 	mov	r2,r5
    1c3c:	003fa806 	br	1ae0 <__udivdi3+0x200>
    1c40:	3d85c83a 	sub	r2,r7,r22
    1c44:	3588983a 	sll	r4,r6,r22
    1c48:	9886d83a 	srl	r3,r19,r2
    1c4c:	a8a2d83a 	srl	r17,r21,r2
    1c50:	e084d83a 	srl	r2,fp,r2
    1c54:	20eeb03a 	or	r23,r4,r3
    1c58:	b824d43a 	srli	r18,r23,16
    1c5c:	ad86983a 	sll	r3,r21,r22
    1c60:	8809883a 	mov	r4,r17
    1c64:	900b883a 	mov	r5,r18
    1c68:	1886b03a 	or	r3,r3,r2
    1c6c:	d8c00115 	stw	r3,4(sp)
    1c70:	bc3fffcc 	andi	r16,r23,65535
    1c74:	00020880 	call	2088 <__udivsi3>
    1c78:	100b883a 	mov	r5,r2
    1c7c:	8009883a 	mov	r4,r16
    1c80:	1029883a 	mov	r20,r2
    1c84:	00020980 	call	2098 <__mulsi3>
    1c88:	900b883a 	mov	r5,r18
    1c8c:	8809883a 	mov	r4,r17
    1c90:	102b883a 	mov	r21,r2
    1c94:	00020900 	call	2090 <__umodsi3>
    1c98:	d9400117 	ldw	r5,4(sp)
    1c9c:	1004943a 	slli	r2,r2,16
    1ca0:	9da6983a 	sll	r19,r19,r22
    1ca4:	2806d43a 	srli	r3,r5,16
    1ca8:	10c4b03a 	or	r2,r2,r3
    1cac:	1540032e 	bgeu	r2,r21,1cbc <__udivdi3+0x3dc>
    1cb0:	15c5883a 	add	r2,r2,r23
    1cb4:	a53fffc4 	addi	r20,r20,-1
    1cb8:	15c0912e 	bgeu	r2,r23,1f00 <__udivdi3+0x620>
    1cbc:	1563c83a 	sub	r17,r2,r21
    1cc0:	8809883a 	mov	r4,r17
    1cc4:	900b883a 	mov	r5,r18
    1cc8:	00020880 	call	2088 <__udivsi3>
    1ccc:	100b883a 	mov	r5,r2
    1cd0:	8009883a 	mov	r4,r16
    1cd4:	102b883a 	mov	r21,r2
    1cd8:	00020980 	call	2098 <__mulsi3>
    1cdc:	8809883a 	mov	r4,r17
    1ce0:	900b883a 	mov	r5,r18
    1ce4:	1021883a 	mov	r16,r2
    1ce8:	00020900 	call	2090 <__umodsi3>
    1cec:	da800117 	ldw	r10,4(sp)
    1cf0:	1004943a 	slli	r2,r2,16
    1cf4:	50ffffcc 	andi	r3,r10,65535
    1cf8:	10c6b03a 	or	r3,r2,r3
    1cfc:	1c00032e 	bgeu	r3,r16,1d0c <__udivdi3+0x42c>
    1d00:	1dc7883a 	add	r3,r3,r23
    1d04:	ad7fffc4 	addi	r21,r21,-1
    1d08:	1dc0792e 	bgeu	r3,r23,1ef0 <__udivdi3+0x610>
    1d0c:	a004943a 	slli	r2,r20,16
    1d10:	982ed43a 	srli	r23,r19,16
    1d14:	9cffffcc 	andi	r19,r19,65535
    1d18:	a8a4b03a 	or	r18,r21,r2
    1d1c:	947fffcc 	andi	r17,r18,65535
    1d20:	902ad43a 	srli	r21,r18,16
    1d24:	8809883a 	mov	r4,r17
    1d28:	980b883a 	mov	r5,r19
    1d2c:	1c21c83a 	sub	r16,r3,r16
    1d30:	00020980 	call	2098 <__mulsi3>
    1d34:	8809883a 	mov	r4,r17
    1d38:	b80b883a 	mov	r5,r23
    1d3c:	1029883a 	mov	r20,r2
    1d40:	00020980 	call	2098 <__mulsi3>
    1d44:	980b883a 	mov	r5,r19
    1d48:	a809883a 	mov	r4,r21
    1d4c:	1023883a 	mov	r17,r2
    1d50:	00020980 	call	2098 <__mulsi3>
    1d54:	a809883a 	mov	r4,r21
    1d58:	b80b883a 	mov	r5,r23
    1d5c:	1027883a 	mov	r19,r2
    1d60:	00020980 	call	2098 <__mulsi3>
    1d64:	1009883a 	mov	r4,r2
    1d68:	a004d43a 	srli	r2,r20,16
    1d6c:	8ce3883a 	add	r17,r17,r19
    1d70:	1447883a 	add	r3,r2,r17
    1d74:	1cc0022e 	bgeu	r3,r19,1d80 <__udivdi3+0x4a0>
    1d78:	00800074 	movhi	r2,1
    1d7c:	2089883a 	add	r4,r4,r2
    1d80:	1804d43a 	srli	r2,r3,16
    1d84:	2085883a 	add	r2,r4,r2
    1d88:	80804436 	bltu	r16,r2,1e9c <__udivdi3+0x5bc>
    1d8c:	80803e26 	beq	r16,r2,1e88 <__udivdi3+0x5a8>
    1d90:	9005883a 	mov	r2,r18
    1d94:	0009883a 	mov	r4,zero
    1d98:	003f3a06 	br	1a84 <__udivdi3+0x1a4>
    1d9c:	9d26983a 	sll	r19,r19,r20
    1da0:	3505c83a 	sub	r2,r6,r20
    1da4:	a8a2d83a 	srl	r17,r21,r2
    1da8:	982ed43a 	srli	r23,r19,16
    1dac:	e084d83a 	srl	r2,fp,r2
    1db0:	ad06983a 	sll	r3,r21,r20
    1db4:	8809883a 	mov	r4,r17
    1db8:	b80b883a 	mov	r5,r23
    1dbc:	1886b03a 	or	r3,r3,r2
    1dc0:	d8c00015 	stw	r3,0(sp)
    1dc4:	9dbfffcc 	andi	r22,r19,65535
    1dc8:	00020880 	call	2088 <__udivsi3>
    1dcc:	100b883a 	mov	r5,r2
    1dd0:	b009883a 	mov	r4,r22
    1dd4:	d8800215 	stw	r2,8(sp)
    1dd8:	00020980 	call	2098 <__mulsi3>
    1ddc:	8809883a 	mov	r4,r17
    1de0:	b80b883a 	mov	r5,r23
    1de4:	102b883a 	mov	r21,r2
    1de8:	00020900 	call	2090 <__umodsi3>
    1dec:	d9000017 	ldw	r4,0(sp)
    1df0:	1004943a 	slli	r2,r2,16
    1df4:	2006d43a 	srli	r3,r4,16
    1df8:	10c4b03a 	or	r2,r2,r3
    1dfc:	1540052e 	bgeu	r2,r21,1e14 <__udivdi3+0x534>
    1e00:	d9400217 	ldw	r5,8(sp)
    1e04:	14c5883a 	add	r2,r2,r19
    1e08:	297fffc4 	addi	r5,r5,-1
    1e0c:	d9400215 	stw	r5,8(sp)
    1e10:	14c0462e 	bgeu	r2,r19,1f2c <__udivdi3+0x64c>
    1e14:	1563c83a 	sub	r17,r2,r21
    1e18:	8809883a 	mov	r4,r17
    1e1c:	b80b883a 	mov	r5,r23
    1e20:	00020880 	call	2088 <__udivsi3>
    1e24:	100b883a 	mov	r5,r2
    1e28:	b009883a 	mov	r4,r22
    1e2c:	1025883a 	mov	r18,r2
    1e30:	00020980 	call	2098 <__mulsi3>
    1e34:	8809883a 	mov	r4,r17
    1e38:	b80b883a 	mov	r5,r23
    1e3c:	1021883a 	mov	r16,r2
    1e40:	00020900 	call	2090 <__umodsi3>
    1e44:	da800017 	ldw	r10,0(sp)
    1e48:	1004943a 	slli	r2,r2,16
    1e4c:	50ffffcc 	andi	r3,r10,65535
    1e50:	10c6b03a 	or	r3,r2,r3
    1e54:	1c00062e 	bgeu	r3,r16,1e70 <__udivdi3+0x590>
    1e58:	1cc7883a 	add	r3,r3,r19
    1e5c:	94bfffc4 	addi	r18,r18,-1
    1e60:	1cc00336 	bltu	r3,r19,1e70 <__udivdi3+0x590>
    1e64:	1c00022e 	bgeu	r3,r16,1e70 <__udivdi3+0x590>
    1e68:	94bfffc4 	addi	r18,r18,-1
    1e6c:	1cc7883a 	add	r3,r3,r19
    1e70:	d9000217 	ldw	r4,8(sp)
    1e74:	e538983a 	sll	fp,fp,r20
    1e78:	1c2bc83a 	sub	r21,r3,r16
    1e7c:	2004943a 	slli	r2,r4,16
    1e80:	90a8b03a 	or	r20,r18,r2
    1e84:	003ebf06 	br	1984 <__udivdi3+0xa4>
    1e88:	1804943a 	slli	r2,r3,16
    1e8c:	e588983a 	sll	r4,fp,r22
    1e90:	a0ffffcc 	andi	r3,r20,65535
    1e94:	10c5883a 	add	r2,r2,r3
    1e98:	20bfbd2e 	bgeu	r4,r2,1d90 <__udivdi3+0x4b0>
    1e9c:	90bfffc4 	addi	r2,r18,-1
    1ea0:	0009883a 	mov	r4,zero
    1ea4:	003ef706 	br	1a84 <__udivdi3+0x1a4>
    1ea8:	01400204 	movi	r5,8
    1eac:	2805883a 	mov	r2,r5
    1eb0:	003ee706 	br	1a50 <__udivdi3+0x170>
    1eb4:	01400604 	movi	r5,24
    1eb8:	2805883a 	mov	r2,r5
    1ebc:	003ee406 	br	1a50 <__udivdi3+0x170>
    1ec0:	01400204 	movi	r5,8
    1ec4:	2805883a 	mov	r2,r5
    1ec8:	003ea106 	br	1950 <__udivdi3+0x70>
    1ecc:	01400604 	movi	r5,24
    1ed0:	2805883a 	mov	r2,r5
    1ed4:	003e9e06 	br	1950 <__udivdi3+0x70>
    1ed8:	01400204 	movi	r5,8
    1edc:	2805883a 	mov	r2,r5
    1ee0:	003eff06 	br	1ae0 <__udivdi3+0x200>
    1ee4:	01400604 	movi	r5,24
    1ee8:	2805883a 	mov	r2,r5
    1eec:	003efc06 	br	1ae0 <__udivdi3+0x200>
    1ef0:	1c3f862e 	bgeu	r3,r16,1d0c <__udivdi3+0x42c>
    1ef4:	1dc7883a 	add	r3,r3,r23
    1ef8:	ad7fffc4 	addi	r21,r21,-1
    1efc:	003f8306 	br	1d0c <__udivdi3+0x42c>
    1f00:	157f6e2e 	bgeu	r2,r21,1cbc <__udivdi3+0x3dc>
    1f04:	a53fffc4 	addi	r20,r20,-1
    1f08:	15c5883a 	add	r2,r2,r23
    1f0c:	003f6b06 	br	1cbc <__udivdi3+0x3dc>
    1f10:	ad7fffc4 	addi	r21,r21,-1
    1f14:	003ec206 	br	1a20 <__udivdi3+0x140>
    1f18:	843fffc4 	addi	r16,r16,-1
    1f1c:	14c5883a 	add	r2,r2,r19
    1f20:	003f1306 	br	1b70 <__udivdi3+0x290>
    1f24:	ad7fffc4 	addi	r21,r21,-1
    1f28:	003f2506 	br	1bc0 <__udivdi3+0x2e0>
    1f2c:	157fb92e 	bgeu	r2,r21,1e14 <__udivdi3+0x534>
    1f30:	297fffc4 	addi	r5,r5,-1
    1f34:	14c5883a 	add	r2,r2,r19
    1f38:	d9400215 	stw	r5,8(sp)
    1f3c:	003fb506 	br	1e14 <__udivdi3+0x534>
    1f40:	843fffc4 	addi	r16,r16,-1
    1f44:	14c5883a 	add	r2,r2,r19
    1f48:	003ea106 	br	19d0 <__udivdi3+0xf0>

00001f4c <udivmodsi4>:
    1f4c:	29001b2e 	bgeu	r5,r4,1fbc <udivmodsi4+0x70>
    1f50:	28001a16 	blt	r5,zero,1fbc <udivmodsi4+0x70>
    1f54:	00800044 	movi	r2,1
    1f58:	0007883a 	mov	r3,zero
    1f5c:	01c007c4 	movi	r7,31
    1f60:	00000306 	br	1f70 <udivmodsi4+0x24>
    1f64:	19c01326 	beq	r3,r7,1fb4 <udivmodsi4+0x68>
    1f68:	18c00044 	addi	r3,r3,1
    1f6c:	28000416 	blt	r5,zero,1f80 <udivmodsi4+0x34>
    1f70:	294b883a 	add	r5,r5,r5
    1f74:	1085883a 	add	r2,r2,r2
    1f78:	293ffa36 	bltu	r5,r4,1f64 <udivmodsi4+0x18>
    1f7c:	10000d26 	beq	r2,zero,1fb4 <udivmodsi4+0x68>
    1f80:	0007883a 	mov	r3,zero
    1f84:	21400236 	bltu	r4,r5,1f90 <udivmodsi4+0x44>
    1f88:	2149c83a 	sub	r4,r4,r5
    1f8c:	1886b03a 	or	r3,r3,r2
    1f90:	1004d07a 	srli	r2,r2,1
    1f94:	280ad07a 	srli	r5,r5,1
    1f98:	103ffa1e 	bne	r2,zero,1f84 <udivmodsi4+0x38>
    1f9c:	30000226 	beq	r6,zero,1fa8 <udivmodsi4+0x5c>
    1fa0:	2005883a 	mov	r2,r4
    1fa4:	f800283a 	ret
    1fa8:	1809883a 	mov	r4,r3
    1fac:	2005883a 	mov	r2,r4
    1fb0:	f800283a 	ret
    1fb4:	0007883a 	mov	r3,zero
    1fb8:	003ff806 	br	1f9c <udivmodsi4+0x50>
    1fbc:	00800044 	movi	r2,1
    1fc0:	0007883a 	mov	r3,zero
    1fc4:	003fef06 	br	1f84 <udivmodsi4+0x38>

00001fc8 <__divsi3>:
    1fc8:	defffe04 	addi	sp,sp,-8
    1fcc:	dc000015 	stw	r16,0(sp)
    1fd0:	dfc00115 	stw	ra,4(sp)
    1fd4:	0021883a 	mov	r16,zero
    1fd8:	20000c16 	blt	r4,zero,200c <__divsi3+0x44>
    1fdc:	000d883a 	mov	r6,zero
    1fe0:	28000e16 	blt	r5,zero,201c <__divsi3+0x54>
    1fe4:	0001f4c0 	call	1f4c <udivmodsi4>
    1fe8:	1007883a 	mov	r3,r2
    1fec:	8005003a 	cmpeq	r2,r16,zero
    1ff0:	1000011e 	bne	r2,zero,1ff8 <__divsi3+0x30>
    1ff4:	00c7c83a 	sub	r3,zero,r3
    1ff8:	1805883a 	mov	r2,r3
    1ffc:	dfc00117 	ldw	ra,4(sp)
    2000:	dc000017 	ldw	r16,0(sp)
    2004:	dec00204 	addi	sp,sp,8
    2008:	f800283a 	ret
    200c:	0109c83a 	sub	r4,zero,r4
    2010:	04000044 	movi	r16,1
    2014:	000d883a 	mov	r6,zero
    2018:	283ff20e 	bge	r5,zero,1fe4 <__divsi3+0x1c>
    201c:	014bc83a 	sub	r5,zero,r5
    2020:	8021003a 	cmpeq	r16,r16,zero
    2024:	003fef06 	br	1fe4 <__divsi3+0x1c>

00002028 <__modsi3>:
    2028:	deffff04 	addi	sp,sp,-4
    202c:	dfc00015 	stw	ra,0(sp)
    2030:	01800044 	movi	r6,1
    2034:	2807883a 	mov	r3,r5
    2038:	20000416 	blt	r4,zero,204c <__modsi3+0x24>
    203c:	28000c16 	blt	r5,zero,2070 <__modsi3+0x48>
    2040:	dfc00017 	ldw	ra,0(sp)
    2044:	dec00104 	addi	sp,sp,4
    2048:	0001f4c1 	jmpi	1f4c <udivmodsi4>
    204c:	0109c83a 	sub	r4,zero,r4
    2050:	28000b16 	blt	r5,zero,2080 <__modsi3+0x58>
    2054:	180b883a 	mov	r5,r3
    2058:	01800044 	movi	r6,1
    205c:	0001f4c0 	call	1f4c <udivmodsi4>
    2060:	0085c83a 	sub	r2,zero,r2
    2064:	dfc00017 	ldw	ra,0(sp)
    2068:	dec00104 	addi	sp,sp,4
    206c:	f800283a 	ret
    2070:	014bc83a 	sub	r5,zero,r5
    2074:	dfc00017 	ldw	ra,0(sp)
    2078:	dec00104 	addi	sp,sp,4
    207c:	0001f4c1 	jmpi	1f4c <udivmodsi4>
    2080:	0147c83a 	sub	r3,zero,r5
    2084:	003ff306 	br	2054 <__modsi3+0x2c>

00002088 <__udivsi3>:
    2088:	000d883a 	mov	r6,zero
    208c:	0001f4c1 	jmpi	1f4c <udivmodsi4>

00002090 <__umodsi3>:
    2090:	01800044 	movi	r6,1
    2094:	0001f4c1 	jmpi	1f4c <udivmodsi4>

00002098 <__mulsi3>:
    2098:	20000a26 	beq	r4,zero,20c4 <__mulsi3+0x2c>
    209c:	0007883a 	mov	r3,zero
    20a0:	2080004c 	andi	r2,r4,1
    20a4:	1005003a 	cmpeq	r2,r2,zero
    20a8:	2008d07a 	srli	r4,r4,1
    20ac:	1000011e 	bne	r2,zero,20b4 <__mulsi3+0x1c>
    20b0:	1947883a 	add	r3,r3,r5
    20b4:	294b883a 	add	r5,r5,r5
    20b8:	203ff91e 	bne	r4,zero,20a0 <__mulsi3+0x8>
    20bc:	1805883a 	mov	r2,r3
    20c0:	f800283a 	ret
    20c4:	0007883a 	mov	r3,zero
    20c8:	1805883a 	mov	r2,r3
    20cc:	f800283a 	ret

000020d0 <printf>:
    20d0:	defffb04 	addi	sp,sp,-20
    20d4:	dfc00115 	stw	ra,4(sp)
    20d8:	d9400215 	stw	r5,8(sp)
    20dc:	d9800315 	stw	r6,12(sp)
    20e0:	d9c00415 	stw	r7,16(sp)
    20e4:	00800034 	movhi	r2,0
    20e8:	108d0a04 	addi	r2,r2,13352
    20ec:	11400017 	ldw	r5,0(r2)
    20f0:	d8800204 	addi	r2,sp,8
    20f4:	d8800015 	stw	r2,0(sp)
    20f8:	29c00217 	ldw	r7,8(r5)
    20fc:	100d883a 	mov	r6,r2
    2100:	00800034 	movhi	r2,0
    2104:	108a5b04 	addi	r2,r2,10604
    2108:	200b883a 	mov	r5,r4
    210c:	38800115 	stw	r2,4(r7)
    2110:	3809883a 	mov	r4,r7
    2114:	00029480 	call	2948 <__vfprintf_internal>
    2118:	dfc00117 	ldw	ra,4(sp)
    211c:	dec00504 	addi	sp,sp,20
    2120:	f800283a 	ret

00002124 <_printf_r>:
    2124:	defffc04 	addi	sp,sp,-16
    2128:	dfc00115 	stw	ra,4(sp)
    212c:	d9800215 	stw	r6,8(sp)
    2130:	d9c00315 	stw	r7,12(sp)
    2134:	22000217 	ldw	r8,8(r4)
    2138:	d8800204 	addi	r2,sp,8
    213c:	d8800015 	stw	r2,0(sp)
    2140:	100f883a 	mov	r7,r2
    2144:	00800034 	movhi	r2,0
    2148:	108a5b04 	addi	r2,r2,10604
    214c:	280d883a 	mov	r6,r5
    2150:	40800115 	stw	r2,4(r8)
    2154:	400b883a 	mov	r5,r8
    2158:	00022ac0 	call	22ac <___vfprintf_internal_r>
    215c:	dfc00117 	ldw	ra,4(sp)
    2160:	dec00404 	addi	sp,sp,16
    2164:	f800283a 	ret

00002168 <_puts_r>:
    2168:	defffd04 	addi	sp,sp,-12
    216c:	dc000015 	stw	r16,0(sp)
    2170:	2021883a 	mov	r16,r4
    2174:	2809883a 	mov	r4,r5
    2178:	dfc00215 	stw	ra,8(sp)
    217c:	dc400115 	stw	r17,4(sp)
    2180:	2823883a 	mov	r17,r5
    2184:	000220c0 	call	220c <strlen>
    2188:	80c00217 	ldw	r3,8(r16)
    218c:	02000034 	movhi	r8,0
    2190:	420a5b04 	addi	r8,r8,10604
    2194:	880d883a 	mov	r6,r17
    2198:	100f883a 	mov	r7,r2
    219c:	8009883a 	mov	r4,r16
    21a0:	180b883a 	mov	r5,r3
    21a4:	1a000115 	stw	r8,4(r3)
    21a8:	403ee83a 	callr	r8
    21ac:	047fffc4 	movi	r17,-1
    21b0:	8009883a 	mov	r4,r16
    21b4:	01800034 	movhi	r6,0
    21b8:	318c0304 	addi	r6,r6,12300
    21bc:	01c00044 	movi	r7,1
    21c0:	1440071e 	bne	r2,r17,21e0 <_puts_r+0x78>
    21c4:	00ffffc4 	movi	r3,-1
    21c8:	1805883a 	mov	r2,r3
    21cc:	dfc00217 	ldw	ra,8(sp)
    21d0:	dc400117 	ldw	r17,4(sp)
    21d4:	dc000017 	ldw	r16,0(sp)
    21d8:	dec00304 	addi	sp,sp,12
    21dc:	f800283a 	ret
    21e0:	81400217 	ldw	r5,8(r16)
    21e4:	28c00117 	ldw	r3,4(r5)
    21e8:	183ee83a 	callr	r3
    21ec:	0007883a 	mov	r3,zero
    21f0:	147ff51e 	bne	r2,r17,21c8 <_puts_r+0x60>
    21f4:	003ff306 	br	21c4 <_puts_r+0x5c>

000021f8 <puts>:
    21f8:	00800034 	movhi	r2,0
    21fc:	108d0a04 	addi	r2,r2,13352
    2200:	200b883a 	mov	r5,r4
    2204:	11000017 	ldw	r4,0(r2)
    2208:	00021681 	jmpi	2168 <_puts_r>

0000220c <strlen>:
    220c:	20800007 	ldb	r2,0(r4)
    2210:	10000526 	beq	r2,zero,2228 <strlen+0x1c>
    2214:	2007883a 	mov	r3,r4
    2218:	18c00044 	addi	r3,r3,1
    221c:	18800007 	ldb	r2,0(r3)
    2220:	103ffd1e 	bne	r2,zero,2218 <strlen+0xc>
    2224:	1905c83a 	sub	r2,r3,r4
    2228:	f800283a 	ret

0000222c <print_repeat>:
    222c:	defffb04 	addi	sp,sp,-20
    2230:	dc800315 	stw	r18,12(sp)
    2234:	dc400215 	stw	r17,8(sp)
    2238:	dc000115 	stw	r16,4(sp)
    223c:	dfc00415 	stw	ra,16(sp)
    2240:	2025883a 	mov	r18,r4
    2244:	2823883a 	mov	r17,r5
    2248:	3821883a 	mov	r16,r7
    224c:	d9800005 	stb	r6,0(sp)
    2250:	9009883a 	mov	r4,r18
    2254:	880b883a 	mov	r5,r17
    2258:	d80d883a 	mov	r6,sp
    225c:	01c00044 	movi	r7,1
    2260:	04000b0e 	bge	zero,r16,2290 <print_repeat+0x64>
    2264:	88c00117 	ldw	r3,4(r17)
    2268:	843fffc4 	addi	r16,r16,-1
    226c:	183ee83a 	callr	r3
    2270:	103ff726 	beq	r2,zero,2250 <print_repeat+0x24>
    2274:	00bfffc4 	movi	r2,-1
    2278:	dfc00417 	ldw	ra,16(sp)
    227c:	dc800317 	ldw	r18,12(sp)
    2280:	dc400217 	ldw	r17,8(sp)
    2284:	dc000117 	ldw	r16,4(sp)
    2288:	dec00504 	addi	sp,sp,20
    228c:	f800283a 	ret
    2290:	0005883a 	mov	r2,zero
    2294:	dfc00417 	ldw	ra,16(sp)
    2298:	dc800317 	ldw	r18,12(sp)
    229c:	dc400217 	ldw	r17,8(sp)
    22a0:	dc000117 	ldw	r16,4(sp)
    22a4:	dec00504 	addi	sp,sp,20
    22a8:	f800283a 	ret

000022ac <___vfprintf_internal_r>:
    22ac:	deffe304 	addi	sp,sp,-116
    22b0:	df001b15 	stw	fp,108(sp)
    22b4:	ddc01a15 	stw	r23,104(sp)
    22b8:	dd001715 	stw	r20,92(sp)
    22bc:	dc801515 	stw	r18,84(sp)
    22c0:	dc001315 	stw	r16,76(sp)
    22c4:	dfc01c15 	stw	ra,112(sp)
    22c8:	dd801915 	stw	r22,100(sp)
    22cc:	dd401815 	stw	r21,96(sp)
    22d0:	dcc01615 	stw	r19,88(sp)
    22d4:	dc401415 	stw	r17,80(sp)
    22d8:	d9001015 	stw	r4,64(sp)
    22dc:	2829883a 	mov	r20,r5
    22e0:	d9c01115 	stw	r7,68(sp)
    22e4:	3025883a 	mov	r18,r6
    22e8:	0021883a 	mov	r16,zero
    22ec:	d8000f15 	stw	zero,60(sp)
    22f0:	d8000e15 	stw	zero,56(sp)
    22f4:	0039883a 	mov	fp,zero
    22f8:	d8000915 	stw	zero,36(sp)
    22fc:	d8000d15 	stw	zero,52(sp)
    2300:	d8000c15 	stw	zero,48(sp)
    2304:	d8000b15 	stw	zero,44(sp)
    2308:	002f883a 	mov	r23,zero
    230c:	91400003 	ldbu	r5,0(r18)
    2310:	01c00044 	movi	r7,1
    2314:	94800044 	addi	r18,r18,1
    2318:	29003fcc 	andi	r4,r5,255
    231c:	2100201c 	xori	r4,r4,128
    2320:	213fe004 	addi	r4,r4,-128
    2324:	20001526 	beq	r4,zero,237c <___vfprintf_internal_r+0xd0>
    2328:	81c03526 	beq	r16,r7,2400 <___vfprintf_internal_r+0x154>
    232c:	3c002016 	blt	r7,r16,23b0 <___vfprintf_internal_r+0x104>
    2330:	803ff61e 	bne	r16,zero,230c <___vfprintf_internal_r+0x60>
    2334:	00800944 	movi	r2,37
    2338:	2081501e 	bne	r4,r2,287c <___vfprintf_internal_r+0x5d0>
    233c:	073fffc4 	movi	fp,-1
    2340:	00800284 	movi	r2,10
    2344:	d9c00c15 	stw	r7,48(sp)
    2348:	d8000f15 	stw	zero,60(sp)
    234c:	d8000e15 	stw	zero,56(sp)
    2350:	df000915 	stw	fp,36(sp)
    2354:	d8800d15 	stw	r2,52(sp)
    2358:	d8000b15 	stw	zero,44(sp)
    235c:	91400003 	ldbu	r5,0(r18)
    2360:	3821883a 	mov	r16,r7
    2364:	94800044 	addi	r18,r18,1
    2368:	29003fcc 	andi	r4,r5,255
    236c:	2100201c 	xori	r4,r4,128
    2370:	213fe004 	addi	r4,r4,-128
    2374:	01c00044 	movi	r7,1
    2378:	203feb1e 	bne	r4,zero,2328 <___vfprintf_internal_r+0x7c>
    237c:	b805883a 	mov	r2,r23
    2380:	dfc01c17 	ldw	ra,112(sp)
    2384:	df001b17 	ldw	fp,108(sp)
    2388:	ddc01a17 	ldw	r23,104(sp)
    238c:	dd801917 	ldw	r22,100(sp)
    2390:	dd401817 	ldw	r21,96(sp)
    2394:	dd001717 	ldw	r20,92(sp)
    2398:	dcc01617 	ldw	r19,88(sp)
    239c:	dc801517 	ldw	r18,84(sp)
    23a0:	dc401417 	ldw	r17,80(sp)
    23a4:	dc001317 	ldw	r16,76(sp)
    23a8:	dec01d04 	addi	sp,sp,116
    23ac:	f800283a 	ret
    23b0:	00800084 	movi	r2,2
    23b4:	80801726 	beq	r16,r2,2414 <___vfprintf_internal_r+0x168>
    23b8:	008000c4 	movi	r2,3
    23bc:	80bfd31e 	bne	r16,r2,230c <___vfprintf_internal_r+0x60>
    23c0:	2c7ff404 	addi	r17,r5,-48
    23c4:	88c03fcc 	andi	r3,r17,255
    23c8:	00800244 	movi	r2,9
    23cc:	10c02136 	bltu	r2,r3,2454 <___vfprintf_internal_r+0x1a8>
    23d0:	d8c00917 	ldw	r3,36(sp)
    23d4:	18012716 	blt	r3,zero,2874 <___vfprintf_internal_r+0x5c8>
    23d8:	d9000917 	ldw	r4,36(sp)
    23dc:	01400284 	movi	r5,10
    23e0:	00020980 	call	2098 <__mulsi3>
    23e4:	1007883a 	mov	r3,r2
    23e8:	88803fcc 	andi	r2,r17,255
    23ec:	1080201c 	xori	r2,r2,128
    23f0:	10bfe004 	addi	r2,r2,-128
    23f4:	1887883a 	add	r3,r3,r2
    23f8:	d8c00915 	stw	r3,36(sp)
    23fc:	003fc306 	br	230c <___vfprintf_internal_r+0x60>
    2400:	00800c04 	movi	r2,48
    2404:	2080b326 	beq	r4,r2,26d4 <___vfprintf_internal_r+0x428>
    2408:	00800944 	movi	r2,37
    240c:	20812726 	beq	r4,r2,28ac <___vfprintf_internal_r+0x600>
    2410:	04000084 	movi	r16,2
    2414:	2c7ff404 	addi	r17,r5,-48
    2418:	88c03fcc 	andi	r3,r17,255
    241c:	00800244 	movi	r2,9
    2420:	10c00a36 	bltu	r2,r3,244c <___vfprintf_internal_r+0x1a0>
    2424:	e000b416 	blt	fp,zero,26f8 <___vfprintf_internal_r+0x44c>
    2428:	e009883a 	mov	r4,fp
    242c:	01400284 	movi	r5,10
    2430:	00020980 	call	2098 <__mulsi3>
    2434:	1007883a 	mov	r3,r2
    2438:	88803fcc 	andi	r2,r17,255
    243c:	1080201c 	xori	r2,r2,128
    2440:	10bfe004 	addi	r2,r2,-128
    2444:	18b9883a 	add	fp,r3,r2
    2448:	003fb006 	br	230c <___vfprintf_internal_r+0x60>
    244c:	00800b84 	movi	r2,46
    2450:	2080a326 	beq	r4,r2,26e0 <___vfprintf_internal_r+0x434>
    2454:	00801b04 	movi	r2,108
    2458:	2080a326 	beq	r4,r2,26e8 <___vfprintf_internal_r+0x43c>
    245c:	d8c00917 	ldw	r3,36(sp)
    2460:	1800a716 	blt	r3,zero,2700 <___vfprintf_internal_r+0x454>
    2464:	d8000f15 	stw	zero,60(sp)
    2468:	28bfea04 	addi	r2,r5,-88
    246c:	10803fcc 	andi	r2,r2,255
    2470:	00c00804 	movi	r3,32
    2474:	18802836 	bltu	r3,r2,2518 <___vfprintf_internal_r+0x26c>
    2478:	1085883a 	add	r2,r2,r2
    247c:	1085883a 	add	r2,r2,r2
    2480:	00c00034 	movhi	r3,0
    2484:	18c92504 	addi	r3,r3,9364
    2488:	10c5883a 	add	r2,r2,r3
    248c:	11000017 	ldw	r4,0(r2)
    2490:	2000683a 	jmp	r4
    2494:	00002520 	cmpeqi	zero,zero,148
    2498:	00002518 	cmpnei	zero,zero,148
    249c:	00002518 	cmpnei	zero,zero,148
    24a0:	00002518 	cmpnei	zero,zero,148
    24a4:	00002518 	cmpnei	zero,zero,148
    24a8:	00002518 	cmpnei	zero,zero,148
    24ac:	00002518 	cmpnei	zero,zero,148
    24b0:	00002518 	cmpnei	zero,zero,148
    24b4:	00002518 	cmpnei	zero,zero,148
    24b8:	00002518 	cmpnei	zero,zero,148
    24bc:	00002518 	cmpnei	zero,zero,148
    24c0:	0000274c 	andi	zero,zero,157
    24c4:	00002534 	movhi	zero,148
    24c8:	00002518 	cmpnei	zero,zero,148
    24cc:	00002518 	cmpnei	zero,zero,148
    24d0:	00002518 	cmpnei	zero,zero,148
    24d4:	00002518 	cmpnei	zero,zero,148
    24d8:	00002534 	movhi	zero,148
    24dc:	00002518 	cmpnei	zero,zero,148
    24e0:	00002518 	cmpnei	zero,zero,148
    24e4:	00002518 	cmpnei	zero,zero,148
    24e8:	00002518 	cmpnei	zero,zero,148
    24ec:	00002518 	cmpnei	zero,zero,148
    24f0:	000027b4 	movhi	zero,158
    24f4:	00002518 	cmpnei	zero,zero,148
    24f8:	00002518 	cmpnei	zero,zero,148
    24fc:	00002518 	cmpnei	zero,zero,148
    2500:	000027c4 	movi	zero,159
    2504:	00002518 	cmpnei	zero,zero,148
    2508:	00002698 	cmpnei	zero,zero,154
    250c:	00002518 	cmpnei	zero,zero,148
    2510:	00002518 	cmpnei	zero,zero,148
    2514:	00002690 	cmplti	zero,zero,154
    2518:	0021883a 	mov	r16,zero
    251c:	003f7b06 	br	230c <___vfprintf_internal_r+0x60>
    2520:	00c00404 	movi	r3,16
    2524:	00800044 	movi	r2,1
    2528:	d8c00d15 	stw	r3,52(sp)
    252c:	d8000c15 	stw	zero,48(sp)
    2530:	d8800b15 	stw	r2,44(sp)
    2534:	d8c00e17 	ldw	r3,56(sp)
    2538:	1805003a 	cmpeq	r2,r3,zero
    253c:	10005a1e 	bne	r2,zero,26a8 <___vfprintf_internal_r+0x3fc>
    2540:	d8800c17 	ldw	r2,48(sp)
    2544:	1000781e 	bne	r2,zero,2728 <___vfprintf_internal_r+0x47c>
    2548:	d8801117 	ldw	r2,68(sp)
    254c:	d8000a15 	stw	zero,40(sp)
    2550:	14400017 	ldw	r17,0(r2)
    2554:	11c00104 	addi	r7,r2,4
    2558:	d9c01115 	stw	r7,68(sp)
    255c:	88005a26 	beq	r17,zero,26c8 <___vfprintf_internal_r+0x41c>
    2560:	d8c00b17 	ldw	r3,44(sp)
    2564:	dcc00044 	addi	r19,sp,1
    2568:	05800244 	movi	r22,9
    256c:	182b003a 	cmpeq	r21,r3,zero
    2570:	dcc01215 	stw	r19,72(sp)
    2574:	00000506 	br	258c <___vfprintf_internal_r+0x2e0>
    2578:	21000c04 	addi	r4,r4,48
    257c:	99000005 	stb	r4,0(r19)
    2580:	9cc00044 	addi	r19,r19,1
    2584:	80000f26 	beq	r16,zero,25c4 <___vfprintf_internal_r+0x318>
    2588:	8023883a 	mov	r17,r16
    258c:	d9400d17 	ldw	r5,52(sp)
    2590:	8809883a 	mov	r4,r17
    2594:	00020880 	call	2088 <__udivsi3>
    2598:	d9000d17 	ldw	r4,52(sp)
    259c:	100b883a 	mov	r5,r2
    25a0:	1021883a 	mov	r16,r2
    25a4:	00020980 	call	2098 <__mulsi3>
    25a8:	8889c83a 	sub	r4,r17,r2
    25ac:	b13ff20e 	bge	r22,r4,2578 <___vfprintf_internal_r+0x2cc>
    25b0:	a8009f1e 	bne	r21,zero,2830 <___vfprintf_internal_r+0x584>
    25b4:	21000dc4 	addi	r4,r4,55
    25b8:	99000005 	stb	r4,0(r19)
    25bc:	9cc00044 	addi	r19,r19,1
    25c0:	803ff11e 	bne	r16,zero,2588 <___vfprintf_internal_r+0x2dc>
    25c4:	d8801217 	ldw	r2,72(sp)
    25c8:	98a3c83a 	sub	r17,r19,r2
    25cc:	d8c00917 	ldw	r3,36(sp)
    25d0:	1c4bc83a 	sub	r5,r3,r17
    25d4:	0140130e 	bge	zero,r5,2624 <___vfprintf_internal_r+0x378>
    25d8:	d8c00044 	addi	r3,sp,1
    25dc:	18800804 	addi	r2,r3,32
    25e0:	9880102e 	bgeu	r19,r2,2624 <___vfprintf_internal_r+0x378>
    25e4:	00800c04 	movi	r2,48
    25e8:	28ffffc4 	addi	r3,r5,-1
    25ec:	98800005 	stb	r2,0(r19)
    25f0:	99000044 	addi	r4,r19,1
    25f4:	00c0080e 	bge	zero,r3,2618 <___vfprintf_internal_r+0x36c>
    25f8:	d8c00044 	addi	r3,sp,1
    25fc:	18800804 	addi	r2,r3,32
    2600:	2080052e 	bgeu	r4,r2,2618 <___vfprintf_internal_r+0x36c>
    2604:	00800c04 	movi	r2,48
    2608:	20800005 	stb	r2,0(r4)
    260c:	21000044 	addi	r4,r4,1
    2610:	9945883a 	add	r2,r19,r5
    2614:	20bff81e 	bne	r4,r2,25f8 <___vfprintf_internal_r+0x34c>
    2618:	d8801217 	ldw	r2,72(sp)
    261c:	2027883a 	mov	r19,r4
    2620:	20a3c83a 	sub	r17,r4,r2
    2624:	d8c00a17 	ldw	r3,40(sp)
    2628:	1c45883a 	add	r2,r3,r17
    262c:	e0a1c83a 	sub	r16,fp,r2
    2630:	d8800f17 	ldw	r2,60(sp)
    2634:	10008026 	beq	r2,zero,2838 <___vfprintf_internal_r+0x58c>
    2638:	1805003a 	cmpeq	r2,r3,zero
    263c:	1000ae26 	beq	r2,zero,28f8 <___vfprintf_internal_r+0x64c>
    2640:	0400a516 	blt	zero,r16,28d8 <___vfprintf_internal_r+0x62c>
    2644:	b805883a 	mov	r2,r23
    2648:	0440950e 	bge	zero,r17,28a0 <___vfprintf_internal_r+0x5f4>
    264c:	102f883a 	mov	r23,r2
    2650:	1461883a 	add	r16,r2,r17
    2654:	00000206 	br	2660 <___vfprintf_internal_r+0x3b4>
    2658:	bdc00044 	addi	r23,r23,1
    265c:	85ffae26 	beq	r16,r23,2518 <___vfprintf_internal_r+0x26c>
    2660:	9cffffc4 	addi	r19,r19,-1
    2664:	98800003 	ldbu	r2,0(r19)
    2668:	a0c00117 	ldw	r3,4(r20)
    266c:	d9001017 	ldw	r4,64(sp)
    2670:	d8800005 	stb	r2,0(sp)
    2674:	a00b883a 	mov	r5,r20
    2678:	d80d883a 	mov	r6,sp
    267c:	01c00044 	movi	r7,1
    2680:	183ee83a 	callr	r3
    2684:	103ff426 	beq	r2,zero,2658 <___vfprintf_internal_r+0x3ac>
    2688:	05ffffc4 	movi	r23,-1
    268c:	003f3b06 	br	237c <___vfprintf_internal_r+0xd0>
    2690:	00c00404 	movi	r3,16
    2694:	d8c00d15 	stw	r3,52(sp)
    2698:	d8000c15 	stw	zero,48(sp)
    269c:	d8c00e17 	ldw	r3,56(sp)
    26a0:	1805003a 	cmpeq	r2,r3,zero
    26a4:	103fa626 	beq	r2,zero,2540 <___vfprintf_internal_r+0x294>
    26a8:	d8c00c17 	ldw	r3,48(sp)
    26ac:	1800171e 	bne	r3,zero,270c <___vfprintf_internal_r+0x460>
    26b0:	d8c01117 	ldw	r3,68(sp)
    26b4:	d8000a15 	stw	zero,40(sp)
    26b8:	1c400017 	ldw	r17,0(r3)
    26bc:	19c00104 	addi	r7,r3,4
    26c0:	d9c01115 	stw	r7,68(sp)
    26c4:	883fa61e 	bne	r17,zero,2560 <___vfprintf_internal_r+0x2b4>
    26c8:	dcc00044 	addi	r19,sp,1
    26cc:	dcc01215 	stw	r19,72(sp)
    26d0:	003fbe06 	br	25cc <___vfprintf_internal_r+0x320>
    26d4:	04000084 	movi	r16,2
    26d8:	d9c00f15 	stw	r7,60(sp)
    26dc:	003f0b06 	br	230c <___vfprintf_internal_r+0x60>
    26e0:	040000c4 	movi	r16,3
    26e4:	003f0906 	br	230c <___vfprintf_internal_r+0x60>
    26e8:	00800044 	movi	r2,1
    26ec:	040000c4 	movi	r16,3
    26f0:	d8800e15 	stw	r2,56(sp)
    26f4:	003f0506 	br	230c <___vfprintf_internal_r+0x60>
    26f8:	0007883a 	mov	r3,zero
    26fc:	003f4e06 	br	2438 <___vfprintf_internal_r+0x18c>
    2700:	00800044 	movi	r2,1
    2704:	d8800915 	stw	r2,36(sp)
    2708:	003f5706 	br	2468 <___vfprintf_internal_r+0x1bc>
    270c:	d8801117 	ldw	r2,68(sp)
    2710:	14400017 	ldw	r17,0(r2)
    2714:	10800104 	addi	r2,r2,4
    2718:	d8801115 	stw	r2,68(sp)
    271c:	88000716 	blt	r17,zero,273c <___vfprintf_internal_r+0x490>
    2720:	d8000a15 	stw	zero,40(sp)
    2724:	003f8d06 	br	255c <___vfprintf_internal_r+0x2b0>
    2728:	d8c01117 	ldw	r3,68(sp)
    272c:	1c400017 	ldw	r17,0(r3)
    2730:	18c00104 	addi	r3,r3,4
    2734:	d8c01115 	stw	r3,68(sp)
    2738:	883ff90e 	bge	r17,zero,2720 <___vfprintf_internal_r+0x474>
    273c:	00800044 	movi	r2,1
    2740:	0463c83a 	sub	r17,zero,r17
    2744:	d8800a15 	stw	r2,40(sp)
    2748:	003f8406 	br	255c <___vfprintf_internal_r+0x2b0>
    274c:	04000044 	movi	r16,1
    2750:	8700080e 	bge	r16,fp,2774 <___vfprintf_internal_r+0x4c8>
    2754:	d9001017 	ldw	r4,64(sp)
    2758:	a00b883a 	mov	r5,r20
    275c:	01800804 	movi	r6,32
    2760:	e1ffffc4 	addi	r7,fp,-1
    2764:	000222c0 	call	222c <print_repeat>
    2768:	103fc71e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    276c:	e5c5883a 	add	r2,fp,r23
    2770:	15ffffc4 	addi	r23,r2,-1
    2774:	d8c01117 	ldw	r3,68(sp)
    2778:	d9001017 	ldw	r4,64(sp)
    277c:	800f883a 	mov	r7,r16
    2780:	18800017 	ldw	r2,0(r3)
    2784:	a0c00117 	ldw	r3,4(r20)
    2788:	a00b883a 	mov	r5,r20
    278c:	d8800005 	stb	r2,0(sp)
    2790:	d80d883a 	mov	r6,sp
    2794:	183ee83a 	callr	r3
    2798:	103fbb1e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    279c:	d8801117 	ldw	r2,68(sp)
    27a0:	bdc00044 	addi	r23,r23,1
    27a4:	0021883a 	mov	r16,zero
    27a8:	10800104 	addi	r2,r2,4
    27ac:	d8801115 	stw	r2,68(sp)
    27b0:	003ed606 	br	230c <___vfprintf_internal_r+0x60>
    27b4:	00800204 	movi	r2,8
    27b8:	d8800d15 	stw	r2,52(sp)
    27bc:	d8000c15 	stw	zero,48(sp)
    27c0:	003fb606 	br	269c <___vfprintf_internal_r+0x3f0>
    27c4:	d8c01117 	ldw	r3,68(sp)
    27c8:	1cc00017 	ldw	r19,0(r3)
    27cc:	9809883a 	mov	r4,r19
    27d0:	000220c0 	call	220c <strlen>
    27d4:	e0a1c83a 	sub	r16,fp,r2
    27d8:	1023883a 	mov	r17,r2
    27dc:	0400070e 	bge	zero,r16,27fc <___vfprintf_internal_r+0x550>
    27e0:	d9001017 	ldw	r4,64(sp)
    27e4:	a00b883a 	mov	r5,r20
    27e8:	01800804 	movi	r6,32
    27ec:	800f883a 	mov	r7,r16
    27f0:	000222c0 	call	222c <print_repeat>
    27f4:	103fa41e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    27f8:	bc2f883a 	add	r23,r23,r16
    27fc:	a0c00117 	ldw	r3,4(r20)
    2800:	d9001017 	ldw	r4,64(sp)
    2804:	980d883a 	mov	r6,r19
    2808:	a00b883a 	mov	r5,r20
    280c:	880f883a 	mov	r7,r17
    2810:	183ee83a 	callr	r3
    2814:	103f9c1e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    2818:	d8801117 	ldw	r2,68(sp)
    281c:	bc6f883a 	add	r23,r23,r17
    2820:	0021883a 	mov	r16,zero
    2824:	10800104 	addi	r2,r2,4
    2828:	d8801115 	stw	r2,68(sp)
    282c:	003eb706 	br	230c <___vfprintf_internal_r+0x60>
    2830:	210015c4 	addi	r4,r4,87
    2834:	003f5106 	br	257c <___vfprintf_internal_r+0x2d0>
    2838:	04003b16 	blt	zero,r16,2928 <___vfprintf_internal_r+0x67c>
    283c:	d8c00a17 	ldw	r3,40(sp)
    2840:	1805003a 	cmpeq	r2,r3,zero
    2844:	103f7f1e 	bne	r2,zero,2644 <___vfprintf_internal_r+0x398>
    2848:	a0c00117 	ldw	r3,4(r20)
    284c:	d9001017 	ldw	r4,64(sp)
    2850:	00800b44 	movi	r2,45
    2854:	d8800005 	stb	r2,0(sp)
    2858:	a00b883a 	mov	r5,r20
    285c:	d80d883a 	mov	r6,sp
    2860:	01c00044 	movi	r7,1
    2864:	183ee83a 	callr	r3
    2868:	103f871e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    286c:	b8800044 	addi	r2,r23,1
    2870:	003f7506 	br	2648 <___vfprintf_internal_r+0x39c>
    2874:	0007883a 	mov	r3,zero
    2878:	003edb06 	br	23e8 <___vfprintf_internal_r+0x13c>
    287c:	a0c00117 	ldw	r3,4(r20)
    2880:	d9001017 	ldw	r4,64(sp)
    2884:	d9400005 	stb	r5,0(sp)
    2888:	d80d883a 	mov	r6,sp
    288c:	a00b883a 	mov	r5,r20
    2890:	183ee83a 	callr	r3
    2894:	103f7c1e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    2898:	bdc00044 	addi	r23,r23,1
    289c:	003e9b06 	br	230c <___vfprintf_internal_r+0x60>
    28a0:	102f883a 	mov	r23,r2
    28a4:	0021883a 	mov	r16,zero
    28a8:	003e9806 	br	230c <___vfprintf_internal_r+0x60>
    28ac:	a0c00117 	ldw	r3,4(r20)
    28b0:	d9000005 	stb	r4,0(sp)
    28b4:	d9001017 	ldw	r4,64(sp)
    28b8:	a00b883a 	mov	r5,r20
    28bc:	d80d883a 	mov	r6,sp
    28c0:	800f883a 	mov	r7,r16
    28c4:	183ee83a 	callr	r3
    28c8:	103f6f1e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    28cc:	bc2f883a 	add	r23,r23,r16
    28d0:	0021883a 	mov	r16,zero
    28d4:	003e8d06 	br	230c <___vfprintf_internal_r+0x60>
    28d8:	d9001017 	ldw	r4,64(sp)
    28dc:	a00b883a 	mov	r5,r20
    28e0:	01800c04 	movi	r6,48
    28e4:	800f883a 	mov	r7,r16
    28e8:	000222c0 	call	222c <print_repeat>
    28ec:	103f661e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    28f0:	bc05883a 	add	r2,r23,r16
    28f4:	003f5406 	br	2648 <___vfprintf_internal_r+0x39c>
    28f8:	a0c00117 	ldw	r3,4(r20)
    28fc:	d9001017 	ldw	r4,64(sp)
    2900:	00800b44 	movi	r2,45
    2904:	d8800005 	stb	r2,0(sp)
    2908:	a00b883a 	mov	r5,r20
    290c:	d80d883a 	mov	r6,sp
    2910:	01c00044 	movi	r7,1
    2914:	183ee83a 	callr	r3
    2918:	103f5b1e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    291c:	bdc00044 	addi	r23,r23,1
    2920:	043f480e 	bge	zero,r16,2644 <___vfprintf_internal_r+0x398>
    2924:	003fec06 	br	28d8 <___vfprintf_internal_r+0x62c>
    2928:	d9001017 	ldw	r4,64(sp)
    292c:	a00b883a 	mov	r5,r20
    2930:	01800804 	movi	r6,32
    2934:	800f883a 	mov	r7,r16
    2938:	000222c0 	call	222c <print_repeat>
    293c:	103f521e 	bne	r2,zero,2688 <___vfprintf_internal_r+0x3dc>
    2940:	bc2f883a 	add	r23,r23,r16
    2944:	003fbd06 	br	283c <___vfprintf_internal_r+0x590>

00002948 <__vfprintf_internal>:
    2948:	00800034 	movhi	r2,0
    294c:	108d0a04 	addi	r2,r2,13352
    2950:	2013883a 	mov	r9,r4
    2954:	11000017 	ldw	r4,0(r2)
    2958:	2805883a 	mov	r2,r5
    295c:	300f883a 	mov	r7,r6
    2960:	480b883a 	mov	r5,r9
    2964:	100d883a 	mov	r6,r2
    2968:	00022ac1 	jmpi	22ac <___vfprintf_internal_r>

0000296c <__sfvwrite_small_dev>:
    296c:	2880000b 	ldhu	r2,0(r5)
    2970:	defffa04 	addi	sp,sp,-24
    2974:	dcc00315 	stw	r19,12(sp)
    2978:	1080020c 	andi	r2,r2,8
    297c:	dc800215 	stw	r18,8(sp)
    2980:	dc400115 	stw	r17,4(sp)
    2984:	dfc00515 	stw	ra,20(sp)
    2988:	dd000415 	stw	r20,16(sp)
    298c:	dc000015 	stw	r16,0(sp)
    2990:	2825883a 	mov	r18,r5
    2994:	2027883a 	mov	r19,r4
    2998:	3023883a 	mov	r17,r6
    299c:	10002026 	beq	r2,zero,2a20 <__sfvwrite_small_dev+0xb4>
    29a0:	2940008f 	ldh	r5,2(r5)
    29a4:	28000f16 	blt	r5,zero,29e4 <__sfvwrite_small_dev+0x78>
    29a8:	01c01b0e 	bge	zero,r7,2a18 <__sfvwrite_small_dev+0xac>
    29ac:	3821883a 	mov	r16,r7
    29b0:	05010004 	movi	r20,1024
    29b4:	00000206 	br	29c0 <__sfvwrite_small_dev+0x54>
    29b8:	0400170e 	bge	zero,r16,2a18 <__sfvwrite_small_dev+0xac>
    29bc:	9140008f 	ldh	r5,2(r18)
    29c0:	880d883a 	mov	r6,r17
    29c4:	9809883a 	mov	r4,r19
    29c8:	800f883a 	mov	r7,r16
    29cc:	a400010e 	bge	r20,r16,29d4 <__sfvwrite_small_dev+0x68>
    29d0:	01c10004 	movi	r7,1024
    29d4:	0002a280 	call	2a28 <_write_r>
    29d8:	88a3883a 	add	r17,r17,r2
    29dc:	80a1c83a 	sub	r16,r16,r2
    29e0:	00bff516 	blt	zero,r2,29b8 <__sfvwrite_small_dev+0x4c>
    29e4:	9080000b 	ldhu	r2,0(r18)
    29e8:	00ffffc4 	movi	r3,-1
    29ec:	10801014 	ori	r2,r2,64
    29f0:	9080000d 	sth	r2,0(r18)
    29f4:	1805883a 	mov	r2,r3
    29f8:	dfc00517 	ldw	ra,20(sp)
    29fc:	dd000417 	ldw	r20,16(sp)
    2a00:	dcc00317 	ldw	r19,12(sp)
    2a04:	dc800217 	ldw	r18,8(sp)
    2a08:	dc400117 	ldw	r17,4(sp)
    2a0c:	dc000017 	ldw	r16,0(sp)
    2a10:	dec00604 	addi	sp,sp,24
    2a14:	f800283a 	ret
    2a18:	0007883a 	mov	r3,zero
    2a1c:	003ff506 	br	29f4 <__sfvwrite_small_dev+0x88>
    2a20:	00ffffc4 	movi	r3,-1
    2a24:	003ff306 	br	29f4 <__sfvwrite_small_dev+0x88>

00002a28 <_write_r>:
    2a28:	defffd04 	addi	sp,sp,-12
    2a2c:	dc000015 	stw	r16,0(sp)
    2a30:	04000034 	movhi	r16,0
    2a34:	840d5004 	addi	r16,r16,13632
    2a38:	dc400115 	stw	r17,4(sp)
    2a3c:	80000015 	stw	zero,0(r16)
    2a40:	2023883a 	mov	r17,r4
    2a44:	2809883a 	mov	r4,r5
    2a48:	300b883a 	mov	r5,r6
    2a4c:	380d883a 	mov	r6,r7
    2a50:	dfc00215 	stw	ra,8(sp)
    2a54:	0002d240 	call	2d24 <write>
    2a58:	1007883a 	mov	r3,r2
    2a5c:	00bfffc4 	movi	r2,-1
    2a60:	18800626 	beq	r3,r2,2a7c <_write_r+0x54>
    2a64:	1805883a 	mov	r2,r3
    2a68:	dfc00217 	ldw	ra,8(sp)
    2a6c:	dc400117 	ldw	r17,4(sp)
    2a70:	dc000017 	ldw	r16,0(sp)
    2a74:	dec00304 	addi	sp,sp,12
    2a78:	f800283a 	ret
    2a7c:	80800017 	ldw	r2,0(r16)
    2a80:	103ff826 	beq	r2,zero,2a64 <_write_r+0x3c>
    2a84:	88800015 	stw	r2,0(r17)
    2a88:	1805883a 	mov	r2,r3
    2a8c:	dfc00217 	ldw	ra,8(sp)
    2a90:	dc400117 	ldw	r17,4(sp)
    2a94:	dc000017 	ldw	r16,0(sp)
    2a98:	dec00304 	addi	sp,sp,12
    2a9c:	f800283a 	ret

00002aa0 <alt_load_section>:

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    2aa0:	2900051e 	bne	r5,r4,2ab8 <alt_load_section+0x18>
    2aa4:	f800283a 	ret
  {
    while( to != end )
    {
      *to++ = *from++;
    2aa8:	20800017 	ldw	r2,0(r4)
    2aac:	21000104 	addi	r4,r4,4
    2ab0:	28800015 	stw	r2,0(r5)
    2ab4:	29400104 	addi	r5,r5,4
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    2ab8:	29bffb1e 	bne	r5,r6,2aa8 <alt_load_section+0x8>
    2abc:	f800283a 	ret

00002ac0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    2ac0:	deffff04 	addi	sp,sp,-4
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    2ac4:	01000034 	movhi	r4,0
    2ac8:	210d0f04 	addi	r4,r4,13372
    2acc:	01400034 	movhi	r5,0
    2ad0:	294cce04 	addi	r5,r5,13112
    2ad4:	01800034 	movhi	r6,0
    2ad8:	318d0f04 	addi	r6,r6,13372
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    2adc:	dfc00015 	stw	ra,0(sp)
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    2ae0:	0002aa00 	call	2aa0 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    2ae4:	01000034 	movhi	r4,0
    2ae8:	21000804 	addi	r4,r4,32
    2aec:	01400034 	movhi	r5,0
    2af0:	29400804 	addi	r5,r5,32
    2af4:	01800034 	movhi	r6,0
    2af8:	31800804 	addi	r6,r6,32
    2afc:	0002aa00 	call	2aa0 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    2b00:	01000034 	movhi	r4,0
    2b04:	210bba04 	addi	r4,r4,12008
    2b08:	01400034 	movhi	r5,0
    2b0c:	294bba04 	addi	r5,r5,12008
    2b10:	01800034 	movhi	r6,0
    2b14:	318cce04 	addi	r6,r6,13112
    2b18:	0002aa00 	call	2aa0 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    2b1c:	0002ed80 	call	2ed8 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    2b20:	dfc00017 	ldw	ra,0(sp)
    2b24:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    2b28:	0002edc1 	jmpi	2edc <alt_icache_flush_all>

00002b2c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    2b2c:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    2b30:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    2b34:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    2b38:	0002da00 	call	2da0 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    2b3c:	0002d9c0 	call	2d9c <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    2b40:	d1204b17 	ldw	r4,-32468(gp)
    2b44:	d1604c17 	ldw	r5,-32464(gp)
    2b48:	d1a04d17 	ldw	r6,-32460(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    2b4c:	dfc00017 	ldw	ra,0(sp)
    2b50:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    2b54:	00001441 	jmpi	144 <main>

00002b58 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
    2b58:	defff804 	addi	sp,sp,-32
    2b5c:	dfc00415 	stw	ra,16(sp)
    2b60:	dc800315 	stw	r18,12(sp)
    2b64:	dc400215 	stw	r17,8(sp)
    2b68:	dc000115 	stw	r16,4(sp)
    2b6c:	d9400515 	stw	r5,20(sp)
    2b70:	d9800615 	stw	r6,24(sp)
    2b74:	d9c00715 	stw	r7,28(sp)
	va_list args;
	va_start(args, fmt);
    2b78:	d8800504 	addi	r2,sp,20
    2b7c:	2025883a 	mov	r18,r4
    2b80:	d8800015 	stw	r2,0(sp)
    2b84:	00003d06 	br	2c7c <alt_printf+0x124>
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
    2b88:	00800944 	movi	r2,37
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
    2b8c:	94800044 	addi	r18,r18,1
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
    2b90:	18800226 	beq	r3,r2,2b9c <alt_printf+0x44>
        {
            alt_putchar(c);
    2b94:	1809883a 	mov	r4,r3
    2b98:	00000a06 	br	2bc4 <alt_printf+0x6c>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
    2b9c:	91000007 	ldb	r4,0(r18)
    2ba0:	94800044 	addi	r18,r18,1
    2ba4:	20003726 	beq	r4,zero,2c84 <alt_printf+0x12c>
            {
                if (c == '%')
    2ba8:	20c00626 	beq	r4,r3,2bc4 <alt_printf+0x6c>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
    2bac:	008018c4 	movi	r2,99
    2bb0:	2080061e 	bne	r4,r2,2bcc <alt_printf+0x74>
                {
                    int v = va_arg(args, int);
    2bb4:	d8800017 	ldw	r2,0(sp)
                    alt_putchar(v);
    2bb8:	11000017 	ldw	r4,0(r2)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
    2bbc:	10800104 	addi	r2,r2,4
    2bc0:	d8800015 	stw	r2,0(sp)
                    alt_putchar(v);
    2bc4:	0002c9c0 	call	2c9c <alt_putchar>
    2bc8:	00002c06 	br	2c7c <alt_printf+0x124>
                }
                else if (c == 'x')
    2bcc:	00801e04 	movi	r2,120
    2bd0:	20801e1e 	bne	r4,r2,2c4c <alt_printf+0xf4>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
    2bd4:	d8800017 	ldw	r2,0(sp)
    2bd8:	14400017 	ldw	r17,0(r2)
    2bdc:	10800104 	addi	r2,r2,4
    2be0:	d8800015 	stw	r2,0(sp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
    2be4:	88000226 	beq	r17,zero,2bf0 <alt_printf+0x98>
    2be8:	04000704 	movi	r16,28
    2bec:	00000306 	br	2bfc <alt_printf+0xa4>
                    {
                        alt_putchar('0');
    2bf0:	01000c04 	movi	r4,48
    2bf4:	003ff306 	br	2bc4 <alt_printf+0x6c>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;
    2bf8:	843fff04 	addi	r16,r16,-4
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
    2bfc:	008003c4 	movi	r2,15
    2c00:	1404983a 	sll	r2,r2,r16
    2c04:	8884703a 	and	r2,r17,r2
    2c08:	103ffb26 	beq	r2,zero,2bf8 <alt_printf+0xa0>
    2c0c:	00000b06 	br	2c3c <alt_printf+0xe4>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
    2c10:	8884703a 	and	r2,r17,r2
    2c14:	1406d83a 	srl	r3,r2,r16
                        if (digit <= 9)
    2c18:	00800244 	movi	r2,9
                            c = '0' + digit;
    2c1c:	19000c04 	addi	r4,r3,48

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
                        if (digit <= 9)
    2c20:	10c0012e 	bgeu	r2,r3,2c28 <alt_printf+0xd0>
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
    2c24:	190015c4 	addi	r4,r3,87
                        alt_putchar(c);
    2c28:	21003fcc 	andi	r4,r4,255
    2c2c:	2100201c 	xori	r4,r4,128
    2c30:	213fe004 	addi	r4,r4,-128
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
    2c34:	843fff04 	addi	r16,r16,-4
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
                        if (digit <= 9)
                            c = '0' + digit;
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
    2c38:	0002c9c0 	call	2c9c <alt_putchar>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
    2c3c:	008003c4 	movi	r2,15
    2c40:	1404983a 	sll	r2,r2,r16
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
    2c44:	803ff20e 	bge	r16,zero,2c10 <alt_printf+0xb8>
    2c48:	00000c06 	br	2c7c <alt_printf+0x124>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
    2c4c:	00801cc4 	movi	r2,115
    2c50:	20800a1e 	bne	r4,r2,2c7c <alt_printf+0x124>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
    2c54:	d8800017 	ldw	r2,0(sp)
    2c58:	14000017 	ldw	r16,0(r2)
    2c5c:	10800104 	addi	r2,r2,4
    2c60:	d8800015 	stw	r2,0(sp)
    2c64:	00000106 	br	2c6c <alt_printf+0x114>

                    while(*s)
                      alt_putchar(*s++);
    2c68:	0002c9c0 	call	2c9c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
    2c6c:	80800007 	ldb	r2,0(r16)
                      alt_putchar(*s++);
    2c70:	84000044 	addi	r16,r16,1
    2c74:	1009883a 	mov	r4,r2
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
    2c78:	103ffb1e 	bne	r2,zero,2c68 <alt_printf+0x110>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
    2c7c:	90c00007 	ldb	r3,0(r18)
    2c80:	183fc11e 	bne	r3,zero,2b88 <alt_printf+0x30>
            {
                break;
            }
        }
    }
}
    2c84:	dfc00417 	ldw	ra,16(sp)
    2c88:	dc800317 	ldw	r18,12(sp)
    2c8c:	dc400217 	ldw	r17,8(sp)
    2c90:	dc000117 	ldw	r16,4(sp)
    2c94:	dec00804 	addi	sp,sp,32
    2c98:	f800283a 	ret

00002c9c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
    2c9c:	defffd04 	addi	sp,sp,-12
    2ca0:	dc000115 	stw	r16,4(sp)
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
    2ca4:	d80b883a 	mov	r5,sp
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
    2ca8:	2021883a 	mov	r16,r4
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
    2cac:	01800044 	movi	r6,1
    2cb0:	01000034 	movhi	r4,0
    2cb4:	210d0c04 	addi	r4,r4,13360
    2cb8:	000f883a 	mov	r7,zero
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
    2cbc:	dfc00215 	stw	ra,8(sp)
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);
    2cc0:	dc000005 	stb	r16,0(sp)

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
    2cc4:	0002dc00 	call	2dc0 <altera_avalon_jtag_uart_write>
    2cc8:	1009883a 	mov	r4,r2
    2ccc:	00bfffc4 	movi	r2,-1
    2cd0:	2080011e 	bne	r4,r2,2cd8 <alt_putchar+0x3c>
    2cd4:	2021883a 	mov	r16,r4
    }
    return c;
#else
    return putchar(c);
#endif
}
    2cd8:	8005883a 	mov	r2,r16
    2cdc:	dfc00217 	ldw	ra,8(sp)
    2ce0:	dc000117 	ldw	r16,4(sp)
    2ce4:	dec00304 	addi	sp,sp,12
    2ce8:	f800283a 	ret

00002cec <alt_putstr>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided fputs() routine.
 */
int 
alt_putstr(const char* str)
{
    2cec:	defffe04 	addi	sp,sp,-8
    2cf0:	dc000015 	stw	r16,0(sp)
    2cf4:	dfc00115 	stw	ra,4(sp)
    2cf8:	2021883a 	mov	r16,r4
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
    2cfc:	000220c0 	call	220c <strlen>
    2d00:	800b883a 	mov	r5,r16
    2d04:	100d883a 	mov	r6,r2
    2d08:	01000034 	movhi	r4,0
    2d0c:	210d0c04 	addi	r4,r4,13360
    2d10:	000f883a 	mov	r7,zero
#else
    return fputs(str, stdout);
#endif
}
    2d14:	dfc00117 	ldw	ra,4(sp)
    2d18:	dc000017 	ldw	r16,0(sp)
    2d1c:	dec00204 	addi	sp,sp,8
int 
alt_putstr(const char* str)
{
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, str, strlen(str), 0);
    2d20:	0002dc01 	jmpi	2dc0 <altera_avalon_jtag_uart_write>

00002d24 <write>:
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    2d24:	deffff04 	addi	sp,sp,-4
    2d28:	2007883a 	mov	r3,r4
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    2d2c:	00800044 	movi	r2,1
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    2d30:	dfc00015 	stw	ra,0(sp)
#endif

    switch (file) {
#ifdef ALT_STDOUT_PRESENT
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
    2d34:	000f883a 	mov	r7,zero
    2d38:	01000034 	movhi	r4,0
    2d3c:	210d0c04 	addi	r4,r4,13360
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    2d40:	18800526 	beq	r3,r2,2d58 <write+0x34>
    2d44:	00800084 	movi	r2,2
    2d48:	1880061e 	bne	r3,r2,2d64 <write+0x40>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    2d4c:	01000034 	movhi	r4,0
    2d50:	210d0c04 	addi	r4,r4,13360
    2d54:	000f883a 	mov	r7,zero
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
        return -1;
    }
}
    2d58:	dfc00017 	ldw	ra,0(sp)
    2d5c:	dec00104 	addi	sp,sp,4
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    2d60:	0002dc01 	jmpi	2dc0 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    2d64:	00800034 	movhi	r2,0
    2d68:	108d0e04 	addi	r2,r2,13368
    2d6c:	10800017 	ldw	r2,0(r2)
    2d70:	00c00034 	movhi	r3,0
    2d74:	18cd5004 	addi	r3,r3,13632
    2d78:	10000226 	beq	r2,zero,2d84 <write+0x60>
    2d7c:	103ee83a 	callr	r2
    2d80:	1007883a 	mov	r3,r2
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    2d84:	00801444 	movi	r2,81
    2d88:	18800015 	stw	r2,0(r3)
        return -1;
    }
}
    2d8c:	00bfffc4 	movi	r2,-1
    2d90:	dfc00017 	ldw	ra,0(sp)
    2d94:	dec00104 	addi	sp,sp,4
    2d98:	f800283a 	ret

00002d9c <alt_sys_init>:
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
    ALTERA_AVALON_SPI_INIT ( SPI_1, spi_1);
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
}
    2d9c:	f800283a 	ret

00002da0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    2da0:	deffff04 	addi	sp,sp,-4
    2da4:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
    2da8:	0002ee00 	call	2ee0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    2dac:	00800044 	movi	r2,1
    2db0:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    2db4:	dfc00017 	ldw	ra,0(sp)
    2db8:	dec00104 	addi	sp,sp,4
    2dbc:	f800283a 	ret

00002dc0 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    2dc0:	21000017 	ldw	r4,0(r4)

  const char * end = ptr + count;
    2dc4:	298f883a 	add	r7,r5,r6
    2dc8:	20c00104 	addi	r3,r4,4
    2dcc:	00000606 	br	2de8 <altera_avalon_jtag_uart_write+0x28>

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    2dd0:	18800037 	ldwio	r2,0(r3)
    2dd4:	10bfffec 	andhi	r2,r2,65535
    2dd8:	10000326 	beq	r2,zero,2de8 <altera_avalon_jtag_uart_write+0x28>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    2ddc:	28800007 	ldb	r2,0(r5)
    2de0:	29400044 	addi	r5,r5,1
    2de4:	20800035 	stwio	r2,0(r4)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    2de8:	29fff936 	bltu	r5,r7,2dd0 <altera_avalon_jtag_uart_write+0x10>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
}
    2dec:	3005883a 	mov	r2,r6
    2df0:	f800283a 	ret

00002df4 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
    2df4:	db000017 	ldw	r12,0(sp)
    2df8:	da000117 	ldw	r8,4(sp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
    2dfc:	00c00044 	movi	r3,1
    2e00:	194a983a 	sll	r5,r3,r5

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
    2e04:	dbc00217 	ldw	r15,8(sp)
  const alt_u8 * write_end = write_data + write_length;
    2e08:	399d883a 	add	r14,r7,r6
  alt_u8 * read_end = read_data + read_length;
    2e0c:	431b883a 	add	r13,r8,r12
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
    2e10:	21400535 	stwio	r5,20(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
    2e14:	7880008c 	andi	r2,r15,2
    2e18:	1000021e 	bne	r2,zero,2e24 <alt_avalon_spi_command+0x30>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
    2e1c:	00810004 	movi	r2,1024
    2e20:	20800335 	stwio	r2,12(r4)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
    2e24:	20800037 	ldwio	r2,0(r4)
    2e28:	180b883a 	mov	r5,r3
    2e2c:	6013883a 	mov	r9,r12
    2e30:	22c00204 	addi	r11,r4,8
    2e34:	00000106 	br	2e3c <alt_avalon_spi_command+0x48>
    2e38:	000d883a 	mov	r6,zero
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    2e3c:	5a800037 	ldwio	r10,0(r11)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
    2e40:	5080100c 	andi	r2,r10,64
    2e44:	1007003a 	cmpeq	r3,r2,zero
    2e48:	1800011e 	bne	r3,zero,2e50 <alt_avalon_spi_command+0x5c>
    2e4c:	2800031e 	bne	r5,zero,2e5c <alt_avalon_spi_command+0x68>
    2e50:	5080200c 	andi	r2,r10,128
    2e54:	103ff926 	beq	r2,zero,2e3c <alt_avalon_spi_command+0x48>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
    2e58:	18000e1e 	bne	r3,zero,2e94 <alt_avalon_spi_command+0xa0>
    2e5c:	01400b0e 	bge	zero,r5,2e8c <alt_avalon_spi_command+0x98>
    {
      credits--;
    2e60:	297fffc4 	addi	r5,r5,-1

      if (write_data < write_end)
    2e64:	3b80042e 	bgeu	r7,r14,2e78 <alt_avalon_spi_command+0x84>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
    2e68:	38800003 	ldbu	r2,0(r7)
    2e6c:	39c00044 	addi	r7,r7,1
    2e70:	20800135 	stwio	r2,4(r4)
    2e74:	00000506 	br	2e8c <alt_avalon_spi_command+0x98>
      else if (write_zeros > 0)
    2e78:	4800021e 	bne	r9,zero,2e84 <alt_avalon_spi_command+0x90>
    2e7c:	017f0004 	movi	r5,-1024
    2e80:	00000206 	br	2e8c <alt_avalon_spi_command+0x98>
      {
        write_zeros--;
    2e84:	4a7fffc4 	addi	r9,r9,-1
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
    2e88:	20000135 	stwio	zero,4(r4)
      }
      else
        credits = -1024;
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
    2e8c:	5080200c 	andi	r2,r10,128
    2e90:	103fea26 	beq	r2,zero,2e3c <alt_avalon_spi_command+0x48>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
    2e94:	20800037 	ldwio	r2,0(r4)
    2e98:	29400044 	addi	r5,r5,1

      if (read_ignore > 0)
    2e9c:	30000326 	beq	r6,zero,2eac <alt_avalon_spi_command+0xb8>
        read_ignore--;
    2ea0:	31bfffc4 	addi	r6,r6,-1
      else
        *read_data++ = (alt_u8)rxdata;
      credits++;

      if (read_ignore == 0 && read_data == read_end)
    2ea4:	30000326 	beq	r6,zero,2eb4 <alt_avalon_spi_command+0xc0>
    2ea8:	003fe406 	br	2e3c <alt_avalon_spi_command+0x48>
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);

      if (read_ignore > 0)
        read_ignore--;
      else
        *read_data++ = (alt_u8)rxdata;
    2eac:	40800005 	stb	r2,0(r8)
    2eb0:	42000044 	addi	r8,r8,1
      credits++;

      if (read_ignore == 0 && read_data == read_end)
    2eb4:	437fe01e 	bne	r8,r13,2e38 <alt_avalon_spi_command+0x44>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    2eb8:	58800037 	ldwio	r2,0(r11)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
    2ebc:	1080080c 	andi	r2,r2,32
    2ec0:	103ffd26 	beq	r2,zero,2eb8 <alt_avalon_spi_command+0xc4>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
    2ec4:	7880004c 	andi	r2,r15,1
    2ec8:	1000011e 	bne	r2,zero,2ed0 <alt_avalon_spi_command+0xdc>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
    2ecc:	20000335 	stwio	zero,12(r4)

  return read_length;
}
    2ed0:	6005883a 	mov	r2,r12
    2ed4:	f800283a 	ret

00002ed8 <alt_dcache_flush_all>:
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    2ed8:	f800283a 	ret

00002edc <alt_icache_flush_all>:
void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    2edc:	f800283a 	ret

00002ee0 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    2ee0:	000170fa 	wrctl	ienable,zero
}
    2ee4:	f800283a 	ret
