{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693346936876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693346936897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 19:08:56 2023 " "Processing started: Tue Aug 29 19:08:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693346936897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346936897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES " "Command: quartus_map --read_settings_files=on --write_settings_files=off TESTES -c TESTES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346936905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693346938298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693346938298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.v 1 1 " "Found 1 design units, including 1 entities, in source file testes.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTES " "Found entity 1: TESTES" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "associado.v 1 1 " "Found 1 design units, including 1 entities, in source file associado.v" { { "Info" "ISGN_ENTITY_NAME" "1 associado " "Found entity 1: associado" {  } { { "associado.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/associado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorfun.v 1 1 " "Found 1 design units, including 1 entities, in source file seletorfun.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletorFUN " "Found entity 1: seletorFUN" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_perfil_binario.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_perfil_binario.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_perfil_binario " "Found entity 1: conversor_perfil_binario" {  } { { "conversor_perfil_binario.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/conversor_perfil_binario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorprioridade.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorprioridade.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorPrioridade " "Found entity 1: controladorPrioridade" {  } { { "controladorPrioridade.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/controladorPrioridade.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_FUN " "Found entity 1: comp_FUN" {  } { { "comp_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/comp_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selec_fun2.v 1 1 " "Found 1 design units, including 1 entities, in source file selec_fun2.v" { { "Info" "ISGN_ENTITY_NAME" "1 selec_FUN2 " "Found entity 1: selec_FUN2" {  } { { "selec_FUN2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/selec_FUN2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_FUN " "Found entity 1: enc_FUN" {  } { { "enc_FUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/enc_FUN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trat_perfil.v 0 0 " "Found 0 design units, including 0 entities, in source file trat_perfil.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file contr_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_7SEG " "Found entity 1: contr_7SEG" {  } { { "contr_7SEG.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/contr_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fil_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file fil_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv_prio.v 1 1 " "Found 1 design units, including 1 entities, in source file atv_prio.v" { { "Info" "ISGN_ENTITY_NAME" "1 atv_PRIO " "Found entity 1: atv_PRIO" {  } { { "atv_PRIO.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/atv_PRIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fun2_p_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file fun2_p_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FUN2_P_S " "Found entity 1: FUN2_P_S" {  } { { "FUN2_P_S.sv" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/FUN2_P_S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/tristate_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693346949215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED0 TESTES.v(49) " "Verilog HDL Implicit Net warning at TESTES.v(49): created implicit net for \"M_LED0\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED1 TESTES.v(50) " "Verilog HDL Implicit Net warning at TESTES.v(50): created implicit net for \"M_LED1\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED2 TESTES.v(51) " "Verilog HDL Implicit Net warning at TESTES.v(51): created implicit net for \"M_LED2\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED3 TESTES.v(52) " "Verilog HDL Implicit Net warning at TESTES.v(52): created implicit net for \"M_LED3\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED4 TESTES.v(53) " "Verilog HDL Implicit Net warning at TESTES.v(53): created implicit net for \"M_LED4\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_LED5 TESTES.v(54) " "Verilog HDL Implicit Net warning at TESTES.v(54): created implicit net for \"M_LED5\"" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_not seletorFUN.v(12) " "Verilog HDL Implicit Net warning at seletorFUN.v(12): created implicit net for \"D_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E_not seletorFUN.v(13) " "Verilog HDL Implicit Net warning at seletorFUN.v(13): created implicit net for \"E_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_not seletorFUN.v(14) " "Verilog HDL Implicit Net warning at seletorFUN.v(14): created implicit net for \"F_not\"" {  } { { "seletorFUN.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/seletorFUN.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693346949219 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED0 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED0\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED1 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED1\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED2 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED2\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED3 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED3\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED4 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED4\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "M_LED5 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"M_LED5\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949230 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "M_LED6 TESTES.v(2) " "Verilog HDL error at TESTES.v(2): object \"M_LED6\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693346949231 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "MCOL_LED0 TESTES.v(2) " "Verilog HDL Module Declaration error at TESTES.v(2): port \"MCOL_LED0\" is not declared as port" {  } { { "TESTES.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/Zona_Testes/TESTES.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1693346949231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693346949510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 29 19:09:09 2023 " "Processing ended: Tue Aug 29 19:09:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693346949510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693346949510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693346949510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346949510 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693346952645 ""}
