INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_2/sim/bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/bram_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU
INFO: [VRFC 10-311] analyzing module bram_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sources_1/new/sasta_softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OUTPUT_PASS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/project_bram/project_bram/project_bram.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
