#TEMPLATE
inductance cancelling circuit

#PARAMS
v1_phase,0
v1_mag,1e-9
v1_freq,5e7

rin_mag,1
rout_mag,10

l1_mag,5e-8
l2_mag,0

c1_mag,2.2507907903927656e-08

tran_step,1e-12
tran_stop,1e-9
tran_start,0e-9
maxdata,1024000
filename,IndCancel

#MEASURABLES
i(l1) v(1)-v(0) v(2)-v(0) v(4)-v(3)


#CIRCUIT
Impedance matching circuit

v1 0 1 ac sin({v1_phase} {v1_mag} {v1_freq})
rin 0 2 {rin_mag}
l1 1 3 {l1_mag}
l2 2 4 {l2_mag}
rout 3 4 {rout_mag}

.tran {tran_step} {tran_stop} {tran_start} uic 
.control
devload all
set maxdata={maxdata}
run
write {filename}.txt {measurables}
.endc


#VARIATIONS
var;series_rlc
remove;l2
add;c1 2 4 {c1_mag}
end

var;basic_match
add;c1 3 4 {c1_mag}
end

#NOTES
Splitting this out to make a concise inductance cancel circuit.
"straight_voltage_source" is the original circuit that showed that inductance could be cancelled.
"add_jj_r" connects a resistor in parallel to the JJ for study purposes.
"add_jj_c" connects a capacitor in parallel to the JJ for study purposes.
"add_jj_rc" adds both in parallel.
