
---------- Begin Simulation Statistics ----------
final_tick                                 6916281500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728188                       # Number of bytes of host memory used
host_op_rate                                   105548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   151.75                       # Real time elapsed on the host
host_tick_rate                               45577332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006916                       # Number of seconds simulated
sim_ticks                                  6916281500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9696225                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8800965                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.383256                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.383256                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1016043                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   538479                       # number of floating regfile writes
system.cpu.idleCycles                          134951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               160329                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1455929                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.442312                       # Inst execution rate
system.cpu.iew.exec_refs                      4856387                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1600249                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1515595                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3951010                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6354                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1680752                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23411545                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3256138                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            348565                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19950877                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10252                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2331367                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 136935                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2345503                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            362                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        86889                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          73440                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25885092                       # num instructions consuming a value
system.cpu.iew.wb_count                      19703042                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575369                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14893481                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.424396                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19818197                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31110891                       # number of integer regfile reads
system.cpu.int_regfile_writes                16116670                       # number of integer regfile writes
system.cpu.ipc                               0.722932                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.722932                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            219105      1.08%      1.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14634611     72.09%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  186      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48417      0.24%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              134831      0.66%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1491      0.01%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9149      0.05%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39217      0.19%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20700      0.10%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              258283      1.27%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6344      0.03%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7860      0.04%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3536      0.02%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3253156     16.03%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1252794      6.17%     97.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44165      0.22%     98.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         365594      1.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20299445                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  959475                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1887707                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       897453                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1107088                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      281345                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013860                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  134361     47.76%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    168      0.06%     47.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    947      0.34%     48.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29522     10.49%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   40      0.01%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103208     36.68%     95.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10774      3.83%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               708      0.25%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1613      0.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19402210                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52722816                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18805589                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29699599                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23410151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20299445                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7394807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32678                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14275256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13697613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.481970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.107284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7613516     55.58%     55.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1315509      9.60%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1133735      8.28%     73.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1161926      8.48%     81.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              799118      5.83%     87.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              632141      4.61%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              621481      4.54%     96.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              216871      1.58%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              203316      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13697613                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.467511                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            256740                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94244                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3951010                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1680752                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8399461                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13832564                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          147                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        62079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       125225                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            890                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2938667                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2421545                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            136566                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1505990                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1486135                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.681598                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  193503                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12811                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2093                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7388386                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            135705                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12703998                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.260758                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.115008                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7466974     58.78%     58.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1747181     13.75%     72.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1122400      8.84%     81.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          871635      6.86%     88.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          223397      1.76%     89.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          434925      3.42%     93.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          134021      1.05%     94.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           90273      0.71%     95.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          613192      4.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12703998                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        613192                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3760891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3760891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3760891                       # number of overall hits
system.cpu.dcache.overall_hits::total         3760891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106671                       # number of overall misses
system.cpu.dcache.overall_misses::total        106671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5703842995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5703842995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5703842995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5703842995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3867562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3867562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3867562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3867562                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53471.355804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53471.355804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53471.355804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53471.355804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29697                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               761                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.023653                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.458333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43201                       # number of writebacks
system.cpu.dcache.writebacks::total             43201                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60364                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60364                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3481507495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3481507495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3481507495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3481507495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015608                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57675.228530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57675.228530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57675.228530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57675.228530                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2342569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2342569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3050371500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3050371500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2412300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2412300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43744.840889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43744.840889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    865456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    865456500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36926.931775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36926.931775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418322                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418322                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2653471495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2653471495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71831.930022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71831.930022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616050995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616050995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70843.853955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70843.853955                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.520318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3821255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.317178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.520318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7795475                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7795475                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1369581                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8632994                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2700618                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                857485                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 136935                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1375902                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1931                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25611609                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9014                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3254685                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1600264                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3214                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16722                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1474917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15890036                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2938667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1691073                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12073762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  277556                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1169                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8957                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1342582                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 24040                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13697613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.977619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.142126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9180223     67.02%     67.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   163107      1.19%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   494949      3.61%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   365496      2.67%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   332910      2.43%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282629      2.06%     78.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   375676      2.74%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   180662      1.32%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2321961     16.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13697613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212446                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.148741                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1338995                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1338995                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1338995                       # number of overall hits
system.cpu.icache.overall_hits::total         1338995                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3585                       # number of overall misses
system.cpu.icache.overall_misses::total          3585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    207768500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207768500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207768500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207768500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1342580                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1342580                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1342580                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1342580                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57954.951185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57954.951185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57954.951185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57954.951185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2233                       # number of writebacks
system.cpu.icache.writebacks::total              2233                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          796                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          796                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          796                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          796                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2789                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2789                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2789                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2789                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165476000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165476000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59331.660093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59331.660093                       # average overall mshr miss latency
system.cpu.icache.replacements                   2233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1338995                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1338995                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1342580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1342580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57954.951185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57954.951185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          796                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          796                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59331.660093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.351689                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1341784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            481.098602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.351689                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2687949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2687949                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1344158                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1917                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      840565                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1255791                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2182                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 362                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 225483                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6916281500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 136935                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1734188                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4077191                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12988                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3129810                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4606501                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24819877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10837                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 803334                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 699621                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3056388                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              85                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31853483                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67782129                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39904144                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1135115                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10424605                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     748                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4088777                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35483332                       # The number of ROB reads
system.cpu.rob.writes                        47805653                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15407                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15990                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 583                       # number of overall hits
system.l2.overall_hits::.cpu.data               15407                       # number of overall hits
system.l2.overall_hits::total                   15990                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44944                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2148                       # number of overall misses
system.l2.overall_misses::.cpu.data             44944                       # number of overall misses
system.l2.overall_misses::total                 47092                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    154911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3226900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3381811500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    154911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3226900500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3381811500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60351                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60351                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.744710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.746520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.744710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72118.715084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71798.248932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71812.866304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72118.715084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71798.248932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71812.866304                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28267                       # number of writebacks
system.l2.writebacks::total                     28267                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47092                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132965750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2767171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2900136750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132965750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2767171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2900136750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.744710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746520                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.744710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746520                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61569.308473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61584.488873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61569.308473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61584.488873                       # average overall mshr miss latency
system.l2.replacements                          39319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1137                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35778                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2548365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2548365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71227.164738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71227.164738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182116000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182116000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60990.441053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60990.441053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    154911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72118.715084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72118.715084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132965750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132965750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61902.118250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.391108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74027.383810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74027.383810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.391108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63828.823914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63828.823914                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7750.986720                       # Cycle average of tags in use
system.l2.tags.total_refs                      125137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.633853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.422181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       270.119694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7425.444846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.906426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1048615                       # Number of tag accesses
system.l2.tags.data_accesses                  1048615                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001711490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              122111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28267                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47092                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28267                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.843786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.181607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.411059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.46%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.502082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     95.32%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      3.59%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.80%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3013888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1809088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    435.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6902505000                       # Total gap between requests
system.mem_ctrls.avgGap                      91594.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       137472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2876096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19876576.741418056190                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 415844265.448131322861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 261384386.971525073051                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44944                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28267                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62078750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1284062250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 154476210500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28900.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28570.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5464895.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       137472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2876416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3013888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       137472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       137472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1809088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1809088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44944                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47092                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19876577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    415890533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        435767110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19876577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19876577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    261569458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       261569458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    261569458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19876577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    415890533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       697336567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47087                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28247                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               463259750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1346141000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9838.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28588.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40080                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25667                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   502.907687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   292.216637                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.970523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2672     27.87%     27.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1506     15.71%     43.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          738      7.70%     51.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          374      3.90%     55.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          291      3.04%     58.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          350      3.65%     61.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          263      2.74%     64.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          259      2.70%     67.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3134     32.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3013568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              435.720842                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              261.384387                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35578620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18910485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174144600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75924900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 545800320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1604746650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1304486880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3759592455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.585806                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3362533250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    230880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3322868250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32872560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17472180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      162056580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71524440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 545800320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1598629980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1309637760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3737993820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.462938                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3376878250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    230880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3308523250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28267                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10208                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35778                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11314                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4822976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4822976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4822976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47092                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49658750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58865000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             26225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36915                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2789                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23436                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180567                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                188320                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       317696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6627328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6945024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39377                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1812800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101435     98.99%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1037      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102472                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6916281500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          108046500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4184498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90533499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
