Analysis & Synthesis report for final
Mon May 04 09:45:36 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_top|game_logic:logic_instance|curr_state
 12. State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next
 13. State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state
 14. State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next
 15. State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state
 16. State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 24. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 29. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated
 34. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram
 35. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll
 36. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3
 37. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 41. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 42. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 43. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 44. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 45. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 46. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 47. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 48. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 49. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 50. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 51. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 52. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001
 63. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated
 68. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated
 69. Source assignments for Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated
 70. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 71. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 72. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a
 73. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b
 75. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 77. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram
 78. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 83. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy
 84. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0
 85. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 87. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 88. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 89. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 90. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 92. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 93. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 94. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 95. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
 96. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
 97. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
 98. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
 99. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
100. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
101. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
102. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
103. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
104. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
107. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
110. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
113. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
116. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
119. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
123. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
126. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
129. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
132. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
135. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
138. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
141. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
173. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
174. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
175. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
176. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
177. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
178. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
179. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
180. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
181. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
185. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
186. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
187. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
188. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
189. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
190. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
191. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
192. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
193. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
194. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
195. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
196. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
197. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
198. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
199. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
200. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
201. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller
202. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
203. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
204. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001
205. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
206. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
207. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002
208. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
209. Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
210. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
211. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
212. Parameter Settings for User Entity Instance: stickman:my_stickman
213. Parameter Settings for User Entity Instance: stickman:my_stickman|stickman_rom:my_stickman_rom
214. Parameter Settings for User Entity Instance: background:my_background
215. Parameter Settings for User Entity Instance: score:my_score
216. Parameter Settings for User Entity Instance: score:my_score|digits_rom:my_digits
217. Parameter Settings for User Entity Instance: color_mapper:color_instance|cover_rom:my_cover
218. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component
219. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component
221. Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component
222. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div5
223. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div4
224. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div2
225. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div0
226. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Mod0
227. Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div1
228. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult5
229. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult6
230. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult3
231. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult4
232. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult0
233. Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult1
234. scfifo Parameter Settings by Entity Instance
235. altsyncram Parameter Settings by Entity Instance
236. altpll Parameter Settings by Entity Instance
237. lpm_mult Parameter Settings by Entity Instance
238. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst"
239. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst"
240. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst"
241. Port Connectivity Checks: "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"
242. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
243. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002"
244. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
245. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001"
246. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
247. Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller"
248. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
249. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
250. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
251. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
252. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
253. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
254. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
255. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
256. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
257. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
258. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode"
259. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
261. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
263. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
265. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
267. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
268. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
269. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
271. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
273. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
274. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
275. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
276. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
278. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
279. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
280. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
281. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
282. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
283. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
284. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
286. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
287. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
288. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
289. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
290. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
291. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
292. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
293. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
294. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
295. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
296. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
297. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
298. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
299. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
300. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
301. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
302. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
303. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"
304. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll"
305. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module"
306. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0"
307. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy"
308. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
309. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
310. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib"
311. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
312. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
313. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
314. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
315. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
316. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug"
317. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci"
318. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench"
319. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0"
320. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"
321. Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0"
322. Port Connectivity Checks: "lab8_soc:m_lab8_soc"
323. Post-Synthesis Netlist Statistics for Top Partition
324. Elapsed Time Per Partition
325. Analysis & Synthesis Messages
326. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 04 09:45:36 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; final                                       ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,699                                      ;
;     Total combinational functions  ; 11,726                                      ;
;     Dedicated logic registers      ; 2,321                                       ;
; Total registers                    ; 2321                                        ;
; Total pins                         ; 170                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,260,752                                   ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_top          ; final              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; final_top.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv                                                                                  ;             ;
; Sound_Top.v                                                                                   ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v                                                                                   ;             ;
; USB_Clock_PLL.v                                                                               ; yes             ; User Wizard-Generated File                   ; D:/0Xinyi/final/ECE385_FinalProject/final/USB_Clock_PLL.v                                                                               ;             ;
; I2C_Protocol.v                                                                                ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/I2C_Protocol.v                                                                                ;             ;
; sprites_rom.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv                                                                                ;             ;
; score.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/score.sv                                                                                      ;             ;
; background.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/background.sv                                                                                 ;             ;
; game_logic.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/game_logic.sv                                                                                 ;             ;
; stickman.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/stickman.sv                                                                                   ;             ;
; lab8_soc/synthesis/lab8_soc.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v                                                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; lab8_soc    ;
; VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/VGA_controller.sv                                                                             ;             ;
; vga_clk.v                                                                                     ; yes             ; User Wizard-Generated File                   ; D:/0Xinyi/final/ECE385_FinalProject/final/vga_clk.v                                                                                     ;             ;
; hpi_io_intf.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/hpi_io_intf.sv                                                                                ;             ;
; HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/HexDriver.sv                                                                                  ;             ;
; Color_Mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; D:/0Xinyi/final/ECE385_FinalProject/final/Color_Mapper.sv                                                                               ;             ;
; SoundROM_coin.v                                                                               ; yes             ; User Wizard-Generated File                   ; D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_coin.v                                                                               ;             ;
; SoundROM_win.v                                                                                ; yes             ; User Wizard-Generated File                   ; D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_win.v                                                                                ;             ;
; SoundROM_gameover.v                                                                           ; yes             ; User Wizard-Generated File                   ; D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_gameover.v                                                                           ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;             ;
; aglobal180.inc                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                   ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; db/altsyncram_sqg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_sqg1.tdf                                                                        ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf                                                                       ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;             ;
; db/vga_clk_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/vga_clk_altpll.v                                                                           ;             ;
; db/usb_clock_pll_altpll.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/usb_clock_pll_altpll.v                                                                     ;             ;
; db/altsyncram_l2d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_l2d1.tdf                                                                        ;             ;
; mono_coin_hex_rom.mif                                                                         ; yes             ; Auto-Found Memory Initialization File        ; D:/0Xinyi/final/ECE385_FinalProject/final/mono_coin_hex_rom.mif                                                                         ;             ;
; db/decode_jsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_jsa.tdf                                                                             ;             ;
; db/mux_iob.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_iob.tdf                                                                                ;             ;
; db/altsyncram_80d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_80d1.tdf                                                                        ;             ;
; mono_win_hex_rom.mif                                                                          ; yes             ; Auto-Found Memory Initialization File        ; D:/0Xinyi/final/ECE385_FinalProject/final/mono_win_hex_rom.mif                                                                          ;             ;
; db/decode_qsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_qsa.tdf                                                                             ;             ;
; db/mux_pob.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_pob.tdf                                                                                ;             ;
; db/altsyncram_dgd1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_dgd1.tdf                                                                        ;             ;
; mono_gameover_hex_rom.mif                                                                     ; yes             ; Auto-Found Memory Initialization File        ; D:/0Xinyi/final/ECE385_FinalProject/final/mono_gameover_hex_rom.mif                                                                     ;             ;
; db/decode_lsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_lsa.tdf                                                                             ;             ;
; db/mux_kob.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_kob.tdf                                                                                ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sld72322c81/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                   ;             ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/abs_divider.inc                                                                  ;             ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                              ;             ;
; db/lpm_divide_uim.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_uim.tdf                                                                         ;             ;
; db/sign_div_unsign_mlh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_mlh.tdf                                                                    ;             ;
; db/alt_u_div_07f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_07f.tdf                                                                          ;             ;
; db/add_sub_7pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/add_sub_7pc.tdf                                                                            ;             ;
; db/add_sub_8pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/add_sub_8pc.tdf                                                                            ;             ;
; db/lpm_divide_1jm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_1jm.tdf                                                                         ;             ;
; db/sign_div_unsign_plh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_plh.tdf                                                                    ;             ;
; db/alt_u_div_37f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_37f.tdf                                                                          ;             ;
; db/lpm_divide_m9m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_m9m.tdf                                                                         ;             ;
; db/sign_div_unsign_bkh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_bkh.tdf                                                                    ;             ;
; db/alt_u_div_a4f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf                                                                          ;             ;
; db/lpm_divide_jhm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_jhm.tdf                                                                         ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                     ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/multcore.inc                                                                     ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/bypassff.inc                                                                     ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altshift.inc                                                                     ;             ;
; db/mult_v5t.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/mult_v5t.tdf                                                                               ;             ;
; db/mult_p5t.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/mult_p5t.tdf                                                                               ;             ;
; SoundROM_win.vhd                                                                              ; yes             ; User Wizard-Generated File                   ; SoundROM_win.vhd                                                                                                                        ;             ;
; db/altsyncram_bts3.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_bts3.tdf                                                                        ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimated Total logic elements              ; 12,699                                              ;
;                                             ;                                                     ;
; Total combinational functions               ; 11726                                               ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 8467                                                ;
;     -- 3 input functions                    ; 1974                                                ;
;     -- <=2 input functions                  ; 1285                                                ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 11023                                               ;
;     -- arithmetic mode                      ; 703                                                 ;
;                                             ;                                                     ;
; Total registers                             ; 2321                                                ;
;     -- Dedicated logic registers            ; 2321                                                ;
;     -- I/O registers                        ; 0                                                   ;
;                                             ;                                                     ;
; I/O pins                                    ; 170                                                 ;
; Total memory bits                           ; 1260752                                             ;
;                                             ;                                                     ;
; Embedded Multiplier 9-bit elements          ; 12                                                  ;
;                                             ;                                                     ;
; Total PLLs                                  ; 3                                                   ;
;     -- PLLs                                 ; 3                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; VGA_controller:vga_controller_instance|v_counter[1] ;
; Maximum fan-out                             ; 1718                                                ;
; Total fan-out                               ; 55047                                               ;
; Average fan-out                             ; 3.72                                                ;
+---------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |final_top                                                                                                                              ; 11726 (2)           ; 2321 (1)                  ; 1260752     ; 12           ; 0       ; 6         ; 170  ; 0            ; |final_top                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_top                                        ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                        ; work         ;
;    |Sound_Top:Sound_Top_inst|                                                                                                           ; 329 (166)           ; 121 (83)                  ; 1249360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst                                                                                                                                                                                                                                                                                                                                                                                            ; Sound_Top                                        ; work         ;
;       |I2C_Protocol:I2C|                                                                                                                ; 52 (52)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C                                                                                                                                                                                                                                                                                                                                                                           ; I2C_Protocol                                     ; work         ;
;       |SoundROM_coin:SoundROM_coin_inst|                                                                                                ; 18 (0)              ; 3 (0)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst                                                                                                                                                                                                                                                                                                                                                           ; SoundROM_coin                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 18 (0)              ; 3 (0)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;             |altsyncram_l2d1:auto_generated|                                                                                            ; 18 (0)              ; 3 (3)                     ; 161504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated                                                                                                                                                                                                                                                                                            ; altsyncram_l2d1                                  ; work         ;
;                |decode_jsa:rden_decode|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|decode_jsa:rden_decode                                                                                                                                                                                                                                                                     ; decode_jsa                                       ; work         ;
;                |mux_iob:mux2|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|mux_iob:mux2                                                                                                                                                                                                                                                                               ; mux_iob                                          ; work         ;
;       |SoundROM_gameover:SoundROM_gameover_inst|                                                                                        ; 3 (0)               ; 5 (0)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst                                                                                                                                                                                                                                                                                                                                                   ; SoundROM_gameover                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 3 (0)               ; 5 (0)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;             |altsyncram_dgd1:auto_generated|                                                                                            ; 3 (0)               ; 5 (5)                     ; 275136      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_dgd1                                  ; work         ;
;                |decode_lsa:rden_decode|                                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|decode_lsa:rden_decode                                                                                                                                                                                                                                                             ; decode_lsa                                       ; work         ;
;       |SoundROM_win:SoundROM_win_inst|                                                                                                  ; 90 (0)              ; 7 (0)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst                                                                                                                                                                                                                                                                                                                                                             ; SoundROM_win                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 90 (0)              ; 7 (0)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;             |altsyncram_80d1:auto_generated|                                                                                            ; 90 (0)              ; 7 (7)                     ; 812720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_80d1                                  ; work         ;
;                |decode_qsa:rden_decode|                                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|decode_qsa:rden_decode                                                                                                                                                                                                                                                                       ; decode_qsa                                       ; work         ;
;                |mux_pob:mux2|                                                                                                           ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|mux_pob:mux2                                                                                                                                                                                                                                                                                 ; mux_pob                                          ; work         ;
;       |USB_Clock_PLL:USB_Clock_PLL_inst|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst                                                                                                                                                                                                                                                                                                                                                           ; USB_Clock_PLL                                    ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                   ; altpll                                           ; work         ;
;             |USB_Clock_PLL_altpll:auto_generated|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                               ; USB_Clock_PLL_altpll                             ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                              ; VGA_controller                                   ; work         ;
;    |background:my_background|                                                                                                           ; 352 (352)           ; 13 (13)                   ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |final_top|background:my_background                                                                                                                                                                                                                                                                                                                                                                                            ; background                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_v5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_v5t                                         ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                         ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_v5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult3|mult_v5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_v5t                                         ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult4|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                         ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_v5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult5|mult_v5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_v5t                                         ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;          |mult_p5t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |final_top|background:my_background|lpm_mult:Mult6|mult_p5t:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; mult_p5t                                         ; work         ;
;    |color_mapper:color_instance|                                                                                                        ; 6301 (489)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                         ; color_mapper                                     ; work         ;
;       |cover_rom:my_cover|                                                                                                              ; 5812 (5812)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|color_mapper:color_instance|cover_rom:my_cover                                                                                                                                                                                                                                                                                                                                                                      ; cover_rom                                        ; work         ;
;    |game_logic:logic_instance|                                                                                                          ; 143 (143)           ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|game_logic:logic_instance                                                                                                                                                                                                                                                                                                                                                                                           ; game_logic                                       ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                             ; hpi_io_intf                                      ; work         ;
;    |lab8_soc:m_lab8_soc|                                                                                                                ; 2378 (0)            ; 2004 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc                                                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc                                         ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |lab8_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 142 (39)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0                             ; lab8_soc     ;
;          |alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_r                    ; lab8_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_w                    ; lab8_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab8_soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_keycode                                 ; lab8_soc     ;
;       |lab8_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 740 (0)             ; 893 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_mm_interconnect_0                       ; lab8_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 190 (190)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 13 (13)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab8_soc_mm_interconnect_0_cmd_demux             ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_cmd_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 14 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                           ; 48 (44)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                           ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router:router|                                                                                     ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab8_soc_mm_interconnect_0_router                ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_001            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_003:router_007|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_003            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab8_soc_mm_interconnect_0_rsp_mux               ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_rsp_mux_001           ; lab8_soc     ;
;       |lab8_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1051 (0)            ; 587 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_nios2_gen2_0                            ; lab8_soc     ;
;          |lab8_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1051 (760)          ; 587 (318)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab8_soc_nios2_gen2_0_cpu                        ; lab8_soc     ;
;             |lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 291 (36)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_nios2_oci              ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab8_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab8_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab8_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab8_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab8_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab8_soc_onchip_memory2_0                        ; lab8_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_sqg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_sqg1                                  ; work         ;
;       |lab8_soc_otg_hpi_address:otg_hpi_address|                                                                                        ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_otg_hpi_address                         ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_reset|                                                                                               ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                               ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_r|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_w|                                                                                                   ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_data:otg_hpi_data|                                                                                              ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_otg_hpi_data                            ; lab8_soc     ;
;       |lab8_soc_sdram:sdram|                                                                                                            ; 375 (303)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram                                   ; lab8_soc     ;
;          |lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|                                                      ; 72 (72)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_input_efifo_module                ; lab8_soc     ;
;       |lab8_soc_sdram_pll:sdram_pll|                                                                                                    ; 10 (9)              ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll                               ; lab8_soc     ;
;          |lab8_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab8_soc_sdram_pll_altpll_lqa2                   ; lab8_soc     ;
;          |lab8_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram_pll_stdsync_sv6                   ; lab8_soc     ;
;             |lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll_dffpipe_l2c                   ; lab8_soc     ;
;    |score:my_score|                                                                                                                     ; 599 (85)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score                                                                                                                                                                                                                                                                                                                                                                                                      ; score                                            ; work         ;
;       |digits_rom:my_digits|                                                                                                            ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|digits_rom:my_digits                                                                                                                                                                                                                                                                                                                                                                                 ; digits_rom                                       ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_1jm:auto_generated|                                                                                                ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_1jm                                   ; work         ;
;             |sign_div_unsign_plh:divider|                                                                                               ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_plh                              ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_37f                                    ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_jhm:auto_generated|                                                                                                ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_jhm                                   ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_bkh                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                                                  ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_a4f                                    ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_uim:auto_generated|                                                                                                ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_uim                                   ; work         ;
;             |sign_div_unsign_mlh:divider|                                                                                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_mlh                              ; work         ;
;                |alt_u_div_07f:divider|                                                                                                  ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_07f                                    ; work         ;
;       |lpm_divide:Div4|                                                                                                                 ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_uim:auto_generated|                                                                                                ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div4|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_uim                                   ; work         ;
;             |sign_div_unsign_mlh:divider|                                                                                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_mlh                              ; work         ;
;                |alt_u_div_07f:divider|                                                                                                  ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div4|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_07f                                    ; work         ;
;       |lpm_divide:Div5|                                                                                                                 ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_uim:auto_generated|                                                                                                ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div5|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_uim                                   ; work         ;
;             |sign_div_unsign_mlh:divider|                                                                                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div5|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_mlh                              ; work         ;
;                |alt_u_div_07f:divider|                                                                                                  ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Div5|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_07f                                    ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                       ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                                                ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; lpm_divide_m9m                                   ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 61 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                                                                            ; sign_div_unsign_bkh                              ; work         ;
;                |alt_u_div_a4f:divider|                                                                                                  ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                                                                                                      ; alt_u_div_a4f                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                    ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                            ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                          ; sld_shadow_jsm                                   ; altera_sld   ;
;    |stickman:my_stickman|                                                                                                               ; 1361 (194)          ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|stickman:my_stickman                                                                                                                                                                                                                                                                                                                                                                                                ; stickman                                         ; work         ;
;       |stickman_rom:my_stickman_rom|                                                                                                    ; 1167 (1167)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|stickman:my_stickman|stickman_rom:my_stickman_rom                                                                                                                                                                                                                                                                                                                                                                   ; stickman_rom                                     ; work         ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                            ; vga_clk                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                    ; altpll                                           ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                      ; vga_clk_altpll                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; M9K  ; ROM              ; 10094        ; 16           ; --           ; --           ; 161504 ; mono_coin_hex_rom.mif         ;
; Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; M9K  ; ROM              ; 17196        ; 16           ; --           ; --           ; 275136 ; mono_gameover_hex_rom.mif     ;
; Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                             ; M9K  ; ROM              ; 50795        ; 16           ; --           ; --           ; 812720 ; mono_win_hex_rom.mif          ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; lab8_soc_onchip_memory2_0.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File     ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; ROM: 1-PORT                              ; 18.0    ; N/A          ; N/A          ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst                                                                                                                                                                                                           ; SoundROM_coin.v     ;
; Altera ; ROM: 1-PORT                              ; 18.0    ; N/A          ; N/A          ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst                                                                                                                                                                                                   ; SoundROM_gameover.v ;
; Altera ; ROM: 1-PORT                              ; 18.0    ; N/A          ; N/A          ; |final_top|Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst                                                                                                                                                                                                             ; SoundROM_win.v      ;
; Altera ; ALTPLL                                   ; 17.0    ; N/A          ; N/A          ; |final_top|Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst                                                                                                                                                                                                           ; USB_Clock_PLL.v     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc                                                                                                                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                  ; lab8_soc.qsys       ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode                                                                                                                                                                                                                        ; lab8_soc.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                            ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                          ; lab8_soc.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                       ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                  ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                           ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                            ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                       ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                            ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                          ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                       ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                  ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                              ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                       ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                  ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                           ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                     ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                             ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                           ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                           ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                 ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                         ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                              ; lab8_soc.qsys       ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                ; lab8_soc.qsys       ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                        ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                  ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                              ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                               ; lab8_soc.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                   ; lab8_soc.qsys       ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                          ; lab8_soc.qsys       ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                      ; lab8_soc.qsys       ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram                                                                                                                                                                                                                            ; lab8_soc.qsys       ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                    ; lab8_soc.qsys       ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                              ; lab8_soc.qsys       ;
; Altera ; ALTPLL                                   ; 15.0    ; N/A          ; N/A          ; |final_top|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v           ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|game_logic:logic_instance|curr_state                                                ;
+--------------------+-----------------+----------------+-----------------+-----------------+--------------------+
; Name               ; curr_state.LOSE ; curr_state.WIN ; curr_state.PLAY ; curr_state.WAIT ; curr_state.PREWAIT ;
+--------------------+-----------------+----------------+-----------------+-----------------+--------------------+
; curr_state.WAIT    ; 0               ; 0              ; 0               ; 0               ; 0                  ;
; curr_state.PLAY    ; 0               ; 0              ; 1               ; 1               ; 0                  ;
; curr_state.WIN     ; 0               ; 1              ; 0               ; 1               ; 0                  ;
; curr_state.LOSE    ; 1               ; 0              ; 0               ; 1               ; 0                  ;
; curr_state.PREWAIT ; 0               ; 0              ; 0               ; 1               ; 1                  ;
+--------------------+-----------------+----------------+-----------------+-----------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_state                                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000             ;
+------------+------------+------------+------------+------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                      ;
+------------+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|start_condition                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,5,8,9,12,16..19,23,24,29,31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; Sound_Top:Sound_Top_inst|MUX_input[7,8,13..15]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; stickman:my_stickman|frame_clk_delayed                                                                                                                                                                                                                                                                                                                              ; Merged with background:my_background|frame_clk_delayed                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Motion[1..9]                                                                                                                                                                                                                                                                                                                                 ; Merged with stickman:my_stickman|X_Motion[0]                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                   ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                   ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,4,6,7,10,11,13..15,20..22,25..28]                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; stickman:my_stickman|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                          ; Merged with background:my_background|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                         ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                           ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                   ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                   ; Merged with lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ;
; Sound_Top:Sound_Top_inst|MUX_input[3]                                                                                                                                                                                                                                                                                                                               ; Merged with Sound_Top:Sound_Top_inst|MUX_input[2]                                                                                                                                                                                                                                                                                                                               ;
; background:my_background|frame_counter[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Motion[0]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Pos[0,1]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Pos[2]                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Pos[3,4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Pos[5,6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; stickman:my_stickman|X_Pos[7..9]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; game_logic:logic_instance|curr_state~2                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; game_logic:logic_instance|curr_state~3                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; game_logic:logic_instance|curr_state~5                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; game_logic:logic_instance|curr_state~6                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; Sound_Top:Sound_Top_inst|DAC_LR_CLK_counter[0]                                                                                                                                                                                                                                                                                                                      ; Merged with Sound_Top:Sound_Top_inst|ROM_output_mux_counter[0]                                                                                                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 977                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ;
; stickman:my_stickman|X_Motion[0]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; stickman:my_stickman|X_Pos[3], stickman:my_stickman|X_Pos[4],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; stickman:my_stickman|X_Pos[5], stickman:my_stickman|X_Pos[6],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; stickman:my_stickman|X_Pos[7], stickman:my_stickman|X_Pos[8],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; stickman:my_stickman|X_Pos[9]                                                                                                                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ;                           ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                   ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                 ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                     ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2321  ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 250   ;
; Number of registers using Asynchronous Clear ; 1276  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1226  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                               ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 210     ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                     ; 34      ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                             ; 11      ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 404     ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ; 4       ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                   ; 5       ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                     ; 11      ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                             ; 5       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                    ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                     ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                     ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                     ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                          ; 11      ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                              ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                             ; 9       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                           ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                           ; 4       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                              ; 2       ;
; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                              ; 3       ;
; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                       ; 2       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                              ; 1       ;
; lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                     ; 3       ;
; lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                          ; 2       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_top|game_logic:logic_instance|CoinStatus[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_top|stickman:my_stickman|Y_Pos[3]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|counter[4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|I2C_Protocol:I2C|tick_counter[1]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|read_counter_coin[1]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|read_counter_win[17]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|read_counter_gameover[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_top|stickman:my_stickman|page_cnt[6]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                    ;
; 16:1               ; 10 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; Yes        ; |final_top|Sound_Top:Sound_Top_inst|MUX_input[6]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |final_top|stickman:my_stickman|Y_Motion[2]                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |final_top|stickman:my_stickman|Y_Motion[9]                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|active_addr[7]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_top|score:my_score|sprite_adress[2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_top|score:my_score|Scaled_X[0]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_top|VGA_controller:vga_controller_instance|v_counter_in[1]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_logic_result[22]                                                                                                                                                                                                                                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |final_top|color_mapper:color_instance|Mux8                                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |final_top|color_mapper:color_instance|Selector6                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |final_top|game_logic:logic_instance|curr_state                                                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_top|game_logic:logic_instance|curr_state                                                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_top|lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------------+
; Assignment     ; Value ; From ; To                                      ;
+----------------+-------+------+-----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                              ;
+----------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                 ;
+-------------------+-------+------+----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]             ;
+-------------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                       ;
+----------------+-------------------------------+------------------------------------------------------------+
; INIT_FILE      ; lab8_soc_onchip_memory2_0.hex ; String                                                     ;
+----------------+-------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                             ;
+------------------------------------+-------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                          ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 2                             ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 4                             ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                          ;
; WIDTH_B                            ; 1                             ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                          ;
; INIT_FILE                          ; lab8_soc_onchip_memory2_0.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 4                             ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_sqg1               ; Untyped                                                          ;
+------------------------------------+-------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stickman:my_stickman ;
+----------------+------------+-------------------------------------+
; Parameter Name ; Value      ; Type                                ;
+----------------+------------+-------------------------------------+
; X_TopLeft      ; 0001100100 ; Unsigned Binary                     ;
; Y_TopLeft      ; 0011111010 ; Unsigned Binary                     ;
; Y_Min          ; 0000001010 ; Unsigned Binary                     ;
; Y_Step         ; 0000001000 ; Unsigned Binary                     ;
; Height         ; 0001010000 ; Unsigned Binary                     ;
; Width          ; 0000111000 ; Unsigned Binary                     ;
+----------------+------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stickman:my_stickman|stickman_rom:my_stickman_rom                     ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ROM_LENGTH     ; 720                                                                              ; Signed Integer ;
; DATA_WIDTH     ; 56                                                                               ; Signed Integer ;
; ROM            ; (00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ; Array/Record   ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000100000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111100000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000001111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000001111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111100000000000000000,00000000000000000000000000111111111111000000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000011100000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111110000111110000000000,000000000000000000000000000111111110 ;                ;
; ROM            ; 00000111110000000000,00000000000000000000000011111111100000001111110000000000,00 ;                ;
; ROM            ; 000000000000000000011111111111100000001111100000000000,0000000000000000000111111 ;                ;
; ROM            ; 1111111110000011111100000000000,000000000000000011111111111111111110000111110000 ;                ;
; ROM            ; 00000000,00000000000000001111111111111111111100111111000000000000,00000000000000 ;                ;
; ROM            ; 011111111110011111111100111110000000000000,0000000000000001111111000001111111111 ;                ;
; ROM            ; 1111110000000000000,00000000000000011111000000011111111111111100000000000000,000 ;                ;
; ROM            ; 00000000000011111000000011111111111111100000000000000,00000000000000011111000000 ;                ;
; ROM            ; 011111011111111000000000000000,0000000000000001111100000001111100111111100000000 ;                ;
; ROM            ; 0000000,00000000000000111110000000011110001111110000000000000000,000000000000001 ;                ;
; ROM            ; 11110000000011110000111110000000000000000,00000000000000111110000000111110000111 ;                ;
; ROM            ; 100000000000000000,00000000000000111110000000111110000001000000000000000000,0000 ;                ;
; ROM            ; 0000000000111110000000111110000000000000000000000000,000000000000001111000000001 ;                ;
; ROM            ; 11110000000000000000000000000,00000000000001111100000000111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000001111100000000111110000000000000000000000000,0000000000000111 ;                ;
; ROM            ; 1100000000111110000000000000000000000000,000000000000001111000000011111100000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000001111111000000000000000000000000,00000 ;                ;
; ROM            ; 000000000000000000001111111111000000000000000000000,0000000000000000000000000111 ;                ;
; ROM            ; 1111111111100000000000000000,000000000000000000000000111111111111111111100000000 ;                ;
; ROM            ; 00000,00000000000000000000000011111111111111111111110000000000,00000000000000000 ;                ;
; ROM            ; 000000011111001111111111111111000000000,0000000000000000000000011111100000011111 ;                ;
; ROM            ; 1111111000000000,00000000000000000000000111110000000000011111111000000000,000000 ;                ;
; ROM            ; 00000000000000001111110000000000001111110000000000,00000000000000000000001111100 ;                ;
; ROM            ; 000000000001111100000000000,0000000000000000000000111110000000000001111110000000 ;                ;
; ROM            ; 0000,00000000000000000000011111100000000000111111000000000000,000000000000000000 ;                ;
; ROM            ; 00011111000000000000111111000000000000,00000000000000000000111111000000000001111 ;                ;
; ROM            ; 110000000000000,00000000000000000000111110000000000001111100000000000000,0000000 ;                ;
; ROM            ; 0000000000000111110000000000011111100000000000000,000000000000000000011111000000 ;                ;
; ROM            ; 00000111111000000000000000,00000000000000000011111100000000000111110000000000000 ;                ;
; ROM            ; 000,00000000000000000111111100000000001111110000000000000000,0000000000000001111 ;                ;
; ROM            ; 1111000000000011111100000000000000000,000000000000001111111100000000000111111000 ;                ;
; ROM            ; 00000000000000,00000000000001111111100000000000011111110000000000000000,00000000 ;                ;
; ROM            ; 000011111111000000000000011111110000000000000000,0000000000011111110000000000000 ;                ;
; ROM            ; 0000111110000000000000000,000000000111111110000000000000000000111100000000000000 ;                ;
; ROM            ; 00,00000000111111110000000000000000000001100000000000000000,00000001111111000000 ;                ;
; ROM            ; 000000000000000000000000000000000000,0000001111111000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,00000111111100000000000000000000000000000000000000000000,000001111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000,00000011111000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000001111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,00000011111000000000000000000000000000000000000000000000,000000011110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000100000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000011111000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000001111111110000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000011111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000000111111111111100111100000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111101111100000000000,00000000000000000000000000111111111111001111100 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111110001111100000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111100001111100000000000,000000000000000000000000000111111100 ;                ;
; ROM            ; 00011111000000000000,00000000000000000000000011111111110000011111000000000000,00 ;                ;
; ROM            ; 000000000000000000001111111111111000011111000000000000,0000000000000000000111111 ;                ;
; ROM            ; 1111111111100011111000000000000,000000000000000001111111111111111111101111110000 ;                ;
; ROM            ; 00000000,00000000000000001111111111111111111111111110000000000000,00000000000000 ;                ;
; ROM            ; 001111111110011111111111111110000000000000,0000000000000000111111100001111101111 ;                ;
; ROM            ; 1111110000000000000,00000000000000001111000000011111001111111110000000000000,000 ;                ;
; ROM            ; 00000000000011111000000011111000111111110000000000000,00000000000000011111000000 ;                ;
; ROM            ; 011111000011111100000000000000,0000000000000001111100000001111000000111110000000 ;                ;
; ROM            ; 0000000,00000000000000011111000000011110000000111000000000000000,000000000000000 ;                ;
; ROM            ; 11111000000111110000000000000000000000000,00000000000000011111000000111110000000 ;                ;
; ROM            ; 000000000000000000,00000000000000011111000000111110000000000000000000000000,0000 ;                ;
; ROM            ; 0000000000111111000000111110000000000000000000000000,000000000000001111100000001 ;                ;
; ROM            ; 11110000000000000000000000000,00000000000000111110000000111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000000111110000000111110000000000000000000000000,0000000000000011 ;                ;
; ROM            ; 1110000000111110000000000000000000000000,000000000000001111100000011111000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000011100000001111111100000000000000000000000,00000 ;                ;
; ROM            ; 000000000000000000001111111111110000000000000000000,0000000000000000000000001111 ;                ;
; ROM            ; 1111111111110000000000000000,000000000000000000000000111111111111111111111000000 ;                ;
; ROM            ; 00000,00000000000000000000000111111111111111111111110000000000,00000000000000000 ;                ;
; ROM            ; 000001111110000111111111111111000000000,0000000000000000000000111110000000001111 ;                ;
; ROM            ; 1111111000000000,00000000000000000000011111100000000000001111111000000000,000000 ;                ;
; ROM            ; 00000000000000111111000000000000000011111000000000,00000000000000000000111110000 ;                ;
; ROM            ; 000000000000111110000000000,0000000000000000000111111000000000000000011111000000 ;                ;
; ROM            ; 0000,00000000000000000011111100000000000000000111110000000000,000000000000000000 ;                ;
; ROM            ; 11111100000000000000000111110000000000,00000000000000000111111000000000000000000 ;                ;
; ROM            ; 111110000000000,00000000000000001111110000000000000000000111110000000000,0000000 ;                ;
; ROM            ; 0000000011111100000000000000000001111100000000000,000000000000011111111000000000 ;                ;
; ROM            ; 00000000001111100000000000,00000000000011111111000000000000000000001111100000000 ;                ;
; ROM            ; 000,00000000000111111110000000000000000000001111100000000000,0000000001111111110 ;                ;
; ROM            ; 0000000000000000000001111100000000000,000000001111111100000000000000000000000011 ;                ;
; ROM            ; 11100000000000,00000011111111100000000000000000000000011111000000000000,00000111 ;                ;
; ROM            ; 111110000000000000000000000000011111100000000000,0001111111110000000000000000000 ;                ;
; ROM            ; 0000000011111110000000000,001111111110000000000000000000000000000011111110000000 ;                ;
; ROM            ; 00,00111111100000000000000000000000000000000111111000000000,00111111000000000000 ;                ;
; ROM            ; 000000000000000000000001110000000000,0011111000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,00111110000000000000000000000000000000000000000000000000,001111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000,00011110000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,00000000000000000000000000000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000111111000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000001111111110000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111111000000000000000000,0000000000000000000000000011111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000001111111111111100000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111101000000000000000,00000000000000000000000001111111111111111100000000000000,0 ;                ;
; ROM            ; 0000000000000000000000000111111111111111110000000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111111110000000000000,00000000000000000000000000011111111111111110000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111110111110000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111100111110000000000000,000000000000000000000000000111111100 ;                ;
; ROM            ; 00111110000000000000,00000000000000000000000001111111110000111110000000000000,00 ;                ;
; ROM            ; 000000000000000000000111111111111000111110000000000000,0000000000000000000001111 ;                ;
; ROM            ; 1111111111110111110000000000000,000000000000000000011111111111111111111111100000 ;                ;
; ROM            ; 00000000,00000000000000000011111111111111111111111110000000000000,00000000000000 ;                ;
; ROM            ; 001111111111011111011111111110000000000000,0000000000000000111111110001111100111 ;                ;
; ROM            ; 1111110000000000000,00000000000000001111110000011111000111111110000000000000,000 ;                ;
; ROM            ; 00000000000001111100000011111000011111110000000000000,00000000000000001111100000 ;                ;
; ROM            ; 011111000000111110000000000000,0000000000000000111110000001111000000001110000000 ;                ;
; ROM            ; 0000000,00000000000000000111100000011110000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00111110000111110000000000000000000000000,00000000000000000111110000111110000000 ;                ;
; ROM            ; 000000000000000000,00000000000000000111110000111110000000000000000000000000,0000 ;                ;
; ROM            ; 0000000000000111110000111110000000000000000000000000,000000000000000001111100001 ;                ;
; ROM            ; 11110000000000000000000000000,00000000000000000111110000111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000000000111110000111110000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 0111110000111110000000000000000000000000,000000000000000001111100011111000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000111110001111111100000000000000000000000,00000 ;                ;
; ROM            ; 000000000000011100001111111111100000000000000000000,0000000000000000000000000111 ;                ;
; ROM            ; 1111111111100000000000000000,000000000000000000000000011111111111111111100000000 ;                ;
; ROM            ; 00000,00000000000000000000000011111111111111111111100000000000,00000000000000000 ;                ;
; ROM            ; 000000011111000011111111111110000000000,0000000000000000000000011111100000011111 ;                ;
; ROM            ; 1111111000000000,00000000000000000000000111110000000000011111111000000000,000000 ;                ;
; ROM            ; 00000000000000000111110000000000000011111000000000,00000000000000000000001111100 ;                ;
; ROM            ; 000000000000011111000000000,0000000000000000000000111110000000000000001111100000 ;                ;
; ROM            ; 0000,00000000000000000000001111100000000000000011111000000000,000000000000000000 ;                ;
; ROM            ; 00011111100000000000000001111000000000,00000000000000000000011111000000000000000 ;                ;
; ROM            ; 001111100000000,00000000000000000000011111000000000000000001111100000000,0000000 ;                ;
; ROM            ; 0000000000000111110000000000000000001111100000000,000000000000000111111111100000 ;                ;
; ROM            ; 00000000000001111100000000,00000000011111111111111110000000000000000001111100000 ;                ;
; ROM            ; 000,00001111111111111111111110000000000000000001111100000000,0001111111111111111 ;                ;
; ROM            ; 1111100000000000000000000111100000000,000111111111111111111000000000000000000000 ;                ;
; ROM            ; 00111110000000,00111111111111110000000000000000000000000000111110000000,00111111 ;                ;
; ROM            ; 000000000000000000000000000000000000111111110000,0011111000000000000000000000000 ;                ;
; ROM            ; 0000000000000111111110000,001111000000000000000000000000000000000000001111111100 ;                ;
; ROM            ; 00,00111100000000000000000000000000000000000000011111110000,00000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000001000000,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,00000000000000000000000000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000,00000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,00000000000000000000000000000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111100000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000001111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000000111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000000111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111100000000000000000,00000000000000000000000000111111111111000000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111110000000000000000000,000000000000000000000000000011111111 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000011111100000000000000000000000,00 ;                ;
; ROM            ; 000000000000000000000000011111100000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 0111111100000000000000000000000,000000000000000000000000011111111000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000011111111100000000000000000000000,00000000000000 ;                ;
; ROM            ; 000000000111111111110000000000000000000000,0000000000000000000000111111111111000 ;                ;
; ROM            ; 0000000000000000000,00000000000000000000011111111111110000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000111111111111110000000000111000000000,00000000000000000000111111 ;                ;
; ROM            ; 011111110000011111111100000000,0000000000000000000111111001111111101111111111110 ;                ;
; ROM            ; 0000000,00000000000000000001111100011111111111111111111100000000,000000000000000 ;                ;
; ROM            ; 00001111100111111111111111111111000000000,00000000000000000000111100111111111111 ;                ;
; ROM            ; 111111000000000000,00000000000000000000111110111111111111110000000000000000,0000 ;                ;
; ROM            ; 0000000000000000111110111111111100000000000000000000,000000000000000000001111101 ;                ;
; ROM            ; 11110000000000000000000000000,00000000000000000000111110111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000000000000111110111110000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 0000111110111110000000000000000000000000,000000000000000000001111101111000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000011111111100000000000000000000000000,00000 ;                ;
; ROM            ; 000000000000000011111111110000000000000000000000000,0000000000000000000001111111 ;                ;
; ROM            ; 1111000000000000000000000000,000000000000000000000111111111111000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000011111111111110000000000000000000000,00000000000000000 ;                ;
; ROM            ; 000001111111111111000000000000000000000,0000000000000000000000000111111111110000 ;                ;
; ROM            ; 0000000000000000,00000000000000000000000011111011111110000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000011111001111111000000000000000000,00000000000000000000000011111 ;                ;
; ROM            ; 000111111110000000000000000,0000000000000000000000001111100001111111100000000000 ;                ;
; ROM            ; 0000,00000000000000000000000011111000000111111100000000000000,000000000000000000 ;                ;
; ROM            ; 00000011111000000011111110000000000000,00000000000000000000000011110000000001111 ;                ;
; ROM            ; 110000000000000,00000011111100000000000111110000000000111110000000000000,0000011 ;                ;
; ROM            ; 1111111111100000111110000000000011111000000000000,000011111111111111111111111100 ;                ;
; ROM            ; 00000000011111000000000000,00001111111111111111111111110000000000011111100000000 ;                ;
; ROM            ; 000,00011111111111111111111111110000000000001111100000000000,0000111100000111111 ;                ;
; ROM            ; 1111111100000000000001111110000000000,000001100000000000111111111000000000000001 ;                ;
; ROM            ; 11110000000000,00000000000000000000000111000000000000000111110000000000,00000000 ;                ;
; ROM            ; 000000000000000000000000000000000111111000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 0000000000011111000000000,000000000000000000000000000000000000000000111110000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000001111100000000,00000000000000000000 ;                ;
; ROM            ; 000000000000000000000001111100000000,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 1111100000000,00000000000000000000000000000000000000000000111111110000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111110000,00000000000000000000000000000000 ;                ;
; ROM            ; 000000000000111111110000,0000000000000000000000000000000000000000000001111111000 ;                ;
; ROM            ; 0,00000000000000000000000000000000000000000000000010000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111100000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000001111111110000000000000000000,0000000000000000000000000001111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000000111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000000111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000000111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111100000000000000000,00000000000000000000000000111111111111100000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111111000000000000000000,000000000000000000000000000011111111 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000001111100000000000000000000000,00 ;                ;
; ROM            ; 000000000000000000000000001111100000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 0011111100000000000000000000000,000000000000000000000000000111110000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000011111000000000000000000000000,00000000000000 ;                ;
; ROM            ; 000000000000111111000000000000000000000000,0000000000000000000000000011111100000 ;                ;
; ROM            ; 0000000000000000000,00000000000000000000000000111111000000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000111111000000000000000000000000,00000000000000000000000001 ;                ;
; ROM            ; 111111000000000000000000000000,0000000000000000000000000111111100000000000000000 ;                ;
; ROM            ; 0000000,00000000000000000000000001111110000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000001111111110000000000000000000000,00000000000000000000000011111111111111 ;                ;
; ROM            ; 110000000000000000,00000000000000000000000011111111111111111111000000000000,0000 ;                ;
; ROM            ; 0000000000000000000011111111111111111111000000000000,000000000000000000000000011 ;                ;
; ROM            ; 11111111111111111000000000000,00000000000000000000000001111110011111111111000000 ;                ;
; ROM            ; 000000,00000000000000000000000001111110000000000110000000000000,0000000000000000 ;                ;
; ROM            ; 0000000001111110000000000000000000000000,000000000000000000000000011111100000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000001111100000000000000000000000000,00000 ;                ;
; ROM            ; 000000000000000000001111100000000000000000000000000,0000000000000000000000000111 ;                ;
; ROM            ; 1110000000000000000000000000,000000000000000000000000011111110000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000001111111100000000000000000000000,00000000000000000 ;                ;
; ROM            ; 000000001111111110000000000000000000000,0000000000000000000000000111111111100000 ;                ;
; ROM            ; 0000000000000000,00000000000000000000000001111111111100000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000111111111110000000000000000000,00000000000000000000000000111 ;                ;
; ROM            ; 111111111000000000000000000,0000000000000000000000000011110001111111000000000000 ;                ;
; ROM            ; 0000,00000000111111000000000000111110011111110000000000000000,000000011111111110 ;                ;
; ROM            ; 00000000111110001111111000000000000000,00000001111111111110000000111110000111111 ;                ;
; ROM            ; 100000000000000,00000001111111111111110000111110000001111110000000000000,0000000 ;                ;
; ROM            ; 0111111111111111100111110000001111110000000000000,000000000000001111111111111111 ;                ;
; ROM            ; 10000000111111000000000000,00000000000000001111111111111110000000011111000000000 ;                ;
; ROM            ; 000,00000000000000000011111111111110000000011111000000000000,0000000000000000000 ;                ;
; ROM            ; 0011111111110000000011111100000000000,000000000000000000000000111111100000000011 ;                ;
; ROM            ; 11100000000000,00000000000000000000000000111100000000001111100000000000,00000000 ;                ;
; ROM            ; 000000000000000000000000000000000111110000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 0000000000111110000000000,000000000000000000000000000000000000000001111100000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000011111000000000,00000000000000000000 ;                ;
; ROM            ; 000000000000000000000011111000000000,0000000000000000000000000000000000000000001 ;                ;
; ROM            ; 1111100000000,00000000000000000000000000000000000000000001111111100000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111111110000,00000000000000000000000000000000 ;                ;
; ROM            ; 000000000001111111110000,0000000000000000000000000000000000000000000011111110000 ;                ;
; ROM            ; 0,00000000000000000000000000000000000000000000011111000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111100000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000001111111110000000000000000000,0000000000000000000000000001111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000011111111111100000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000000111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000000111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000000111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00111111111111100000000000000000,00000000000000000000000000011111111111100000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000001111111111000000000000000000,000000000000000000000000000011111111 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000001111100000000000000000000000,00 ;                ;
; ROM            ; 000000000000000000000000001111100000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 0011111100000000000000000000000,000000000000000000000000000111111000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000011111100000000000000000000000,00000000000000 ;                ;
; ROM            ; 000000000000011111100000000000000000000000,0000000000000000000000000011111110000 ;                ;
; ROM            ; 0000000000000000000,00000000000000000000000000111111100000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000111111000000000000000000000000,00000000000000000000000000 ;                ;
; ROM            ; 111111100000000000000000000000,0000000000000000000000000111111100000000000000000 ;                ;
; ROM            ; 0000000,00000000000000000000000001111111000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000001111111000000000000000000000000,00000000000000000000000001111111000000 ;                ;
; ROM            ; 000000000000000000,00000000000000000000000001111111100000000000000000000000,0000 ;                ;
; ROM            ; 0000000000000000000001111111100000000000000000000000,000000000000000000000000001 ;                ;
; ROM            ; 11111111000000000000000000000,00000000000000000000000000111111111100000000000000 ;                ;
; ROM            ; 000000,00000000000000000000000000111111111111000000000000000000,0000000000000000 ;                ;
; ROM            ; 0000000000111111111111100000000000000000,000000000000000000000000001111111111111 ;                ;
; ROM            ; 10000000000000000,00000000000000000000000001111111111111111000000000000000,00000 ;                ;
; ROM            ; 000000000000000000001111101111111111000000000000000,0000000000000000000000000111 ;                ;
; ROM            ; 1111111111111000000000000000,000000000000000000000000011111111111100000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000111111111110000000000000000000,00000000000000000 ;                ;
; ROM            ; 000000000111111111111000000000000000000,0000000000000000000000000011111111111100 ;                ;
; ROM            ; 0000000000000000,00000000000000000000000000111111111110000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000011111111100000000000000000000,00000000000000000000000000011 ;                ;
; ROM            ; 111111100000000000000000000,0000000000011111111000000001111111111000000000000000 ;                ;
; ROM            ; 0000,00000000000111111111100000011111111110000000000000000000,000000000001111111 ;                ;
; ROM            ; 11111000001111111111000000000000000000,00000000000111111111111110001111111111100 ;                ;
; ROM            ; 000000000000000,00000000000011111111111111101111111111110000000000000000,0000000 ;                ;
; ROM            ; 0000000000011111111111111101111110000000000000000,000000000000000000001111111111 ;                ;
; ROM            ; 11110111111000000000000000,00000000000000000000001111111111110011111000000000000 ;                ;
; ROM            ; 000,00000000000000000000000011111111110011111000000000000000,0000000000000000000 ;                ;
; ROM            ; 0000000111111110011111000000000000000,000000000000000000000000000011111100011111 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000001100001111100000000000000,00000000 ;                ;
; ROM            ; 000000000000000000000000000001111100000000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 0000001111110000000000000,000000000000000000000000000000000000001111100000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000111110000000000000,00000000000000000000 ;                ;
; ROM            ; 000000000000000000111111000000000000,0000000000000000000000000000000000000001111 ;                ;
; ROM            ; 1000000000000,00000000000000000000000000000000000000011111000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111000000000000,00000000000000000000000000000000 ;                ;
; ROM            ; 000000001111100000000000,0000000000000000000000000000000000000000111111110000000 ;                ;
; ROM            ; 0,00000000000000000000000000000000000000001111111100000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111100000000,00000000000000000000000000000000000000000111 ;                ;
; ROM            ; 111100000000,00000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000001111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000001111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 01111111111111100000000000000000,00000000000000000000000000111111111111000000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000011111111110000000000000000000,000000000000000000000000000011111111 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000001111100000000000000000000000,00 ;                ;
; ROM            ; 000000000000000000000000011111100000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 0011111100000000000000000000000,000000000000000000000000000111111000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000111111100000000000000000000000,00000000000000 ;                ;
; ROM            ; 000000000000111111100000000000000000000000,0000000000000000000000000111111110000 ;                ;
; ROM            ; 0000000000000000000,00000000000000000000000001111111100000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000001111111100000000000000000000000,00000000000000000000000011 ;                ;
; ROM            ; 111111100000000000000000000000,0000000000000000000000001111111100000000000000000 ;                ;
; ROM            ; 0000000,00000000000000000000000011111111000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000111111111000000000000000000000000,00000000000000000000000111111111110000 ;                ;
; ROM            ; 000000000000000000,00000000000000000000000111111111111100000000000000000000,0000 ;                ;
; ROM            ; 0000000000000000000111111111111111100000000000000000,000000000000000000000001111 ;                ;
; ROM            ; 11111111111111000000000000000,00000000000000000000000111111111111111111111000000 ;                ;
; ROM            ; 000000,00000000000000000000000111111110011111111111100000000000,0000000000000000 ;                ;
; ROM            ; 0000000011111110000011111111100000000000,000000000000000000000000111111100000001 ;                ;
; ROM            ; 11111100000000000,00000000000000000000000011111100000000000111000000000000,00000 ;                ;
; ROM            ; 000000000000000000011111100000000000000000000000000,0000000000000000000000001111 ;                ;
; ROM            ; 1110000000000000000000000000,000000000000000000000000111111100000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000011111111000000000000000000000000,00000000000000000 ;                ;
; ROM            ; 000000011111111000000000000000000000000,0000000000000000000000001111111110000000 ;                ;
; ROM            ; 0000000000000000,00000000000000000000000001111111100000000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000111111110000000000000000000000,00000000000000000000000000011 ;                ;
; ROM            ; 111111000000000000000000000,0000000000000000000000000001111111100000000000000000 ;                ;
; ROM            ; 0000,00000000000000000001100000011111111100000000000000000000,000000000000000001 ;                ;
; ROM            ; 11111111011111111100000000000000000000,00000000000000001111111111111111111110000 ;                ;
; ROM            ; 000000000000000,00000000000000011111111111111111111111000000000000000000,0000000 ;                ;
; ROM            ; 0000000011111111111111111111111000000000000000000,000000000000000111110011111111 ;                ;
; ROM            ; 11111111100000000000000000,00000000000000011110000000111111111111100000000000000 ;                ;
; ROM            ; 000,00000000000000000000000000000111111111100000000000000000,0000000000000000000 ;                ;
; ROM            ; 0000000000111110110000000000000000000,000000000000000000000000000001111100000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000111110000000000000000000000,00000000 ;                ;
; ROM            ; 000000000000000000000111100000000000000000000000,0000000000000000000000000000111 ;                ;
; ROM            ; 1100000000000000000000000,000000000000000000000000000011111000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000001111100000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 000000001111100000000000000000000000,0000000000000000000000000000111110000000000 ;                ;
; ROM            ; 0000000000000,00000000000000000000000000001111100000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000001111100000000000000000000000,00000000000000000000000000001111 ;                ;
; ROM            ; 100000000000000000000000,0000000000000000000000000000111100000000000000000000000 ;                ;
; ROM            ; 0,00000000000000000000000000011111000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000011111000000000000000000000000,00000000000000000000000000011111110000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000000000011111111000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000000000011111111000000000000000000000,000000000000000000000000000111111 ;                ;
; ROM            ; 11000000000000000000000,00000000000000000000000000001111110000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000111111000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000011111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000001111111111111000000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000001111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 01111111111111100000000000000000,00000000000000000000000000111111111111000000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000111111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000011111111110000000000000000000,000000000000000000000000000011111110 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000001111100000000000000000000000,00 ;                ;
; ROM            ; 000000000000000000000000011111100000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 0111111100000000000000000000000,000000000000000000000000011111111000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000011111111100000000000000000000000,00000000000000 ;                ;
; ROM            ; 000000000111111111100000000000000000000000,0000000000000000000000011111111110000 ;                ;
; ROM            ; 0000000000000000000,00000000000000000000001111111111100000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000011111111111100000000000000000000000,00000000000000000000111111 ;                ;
; ROM            ; 011111100000000111110000000000,0000000000000000000011111101111110000111111111100 ;                ;
; ROM            ; 0000000,00000000000000000001111110011111111111111111111000000000,000000000000000 ;                ;
; ROM            ; 00001111100011111111111111111110000000000,00000000000000000001111100111111111111 ;                ;
; ROM            ; 111111100000000000,00000000000000000011111000111111111111111000000000000000,0000 ;                ;
; ROM            ; 0000000000000011111000111111111110000000000000000000,000000000000000000111110001 ;                ;
; ROM            ; 11111100000000000000000000000,00000000000000000011111000111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000000000111110000111110000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 0111110000111110000000000000000000000000,000000000000000001111100011111100000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000111110001111100000000000000000000000000,00000 ;                ;
; ROM            ; 000000000001111100001111110000000000000000000000000,0000000000000000111110000111 ;                ;
; ROM            ; 1111000000000000000000000000,000000000000000011111000011111111100000000000000000 ;                ;
; ROM            ; 00000,00000000000000001111100001111111111000000000000000000000,00000000000000001 ;                ;
; ROM            ; 111000001111111111110000000000000000000,0000000000000000000000000111111111111100 ;                ;
; ROM            ; 0000000000000000,00000000000000000000000001111101111111110000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000111100111111111000000000000000,00000000000000000000000001111 ;                ;
; ROM            ; 100001111111110000000000000,0000000000000000000000000011111000001111111100000000 ;                ;
; ROM            ; 0000,00000000000000000000000000111111111111111111000000000000,000000000000000000 ;                ;
; ROM            ; 00000000111111111111111111000000000000,00000000000000000000000011111111111111111 ;                ;
; ROM            ; 111000000000000,00000000000000000000000111111111111111111100000000000000,0000000 ;                ;
; ROM            ; 0000000000000000111111111111110000000000000000000,000000000000000000000011111111 ;                ;
; ROM            ; 11000000000000000000000000,00000000000000000000001111111110000000000000000000000 ;                ;
; ROM            ; 000,00000000000000000000001111111110000000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 0000111111110000000000000000000000000,000000000000000000000000111111100000000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000001111100000000000000000000000000,00000000 ;                ;
; ROM            ; 000000000000000001111100000000000000000000000000,0000000000000000000000000111110 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000000000111110000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000011111000000000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 000111110000000000000000000000000000,0000000000000000000000011111000000000000000 ;                ;
; ROM            ; 0000000000000,00000000000000000000000111110000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000001111100000000000000000000000000000,00000000000000000000001111100000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000111110000000000000000000000000000 ;                ;
; ROM            ; 0,00000000000000000000011111000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000,00000000000000000000111111100000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000000000111111110000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000000000111111110000000000000000000000000000,000000000000000000001111111100000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000111000000000000000000000000000000 ;                ;
; ROM            ; ,00000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,00000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000001111111100000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 000011111111110000000000000000000,0000000000000000000000000011111111111100000000 ;                ;
; ROM            ; 0000000000,00000000000000000000000000111111111111000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000001111111111111100000000000000000,00000000000000000000000001111111111 ;                ;
; ROM            ; 111100000000000000000,00000000000000000000000001111111111111100000000000000000,0 ;                ;
; ROM            ; 0000000000000000000000001111111111111100000000000000000,000000000000000000000000 ;                ;
; ROM            ; 01111111111111000000000000000000,00000000000000000000000000111111111111000000000 ;                ;
; ROM            ; 000000000,00000000000000000000000000011111111111000000000000000000,0000000000000 ;                ;
; ROM            ; 0000000000000011111111110000000000000000000,000000000000000000000000000011111110 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000111111100000000000011000000000,00 ;                ;
; ROM            ; 000000000000000000000001111111100000000000111100000000,0000000000000000000000011 ;                ;
; ROM            ; 1111111110000000001111110000000,000000000000000000000111111111111100000000111111 ;                ;
; ROM            ; 00000000,00000000000000000001111111111111111000000111111100000000,00000000000000 ;                ;
; ROM            ; 000111111111111111111000001111111000000000,0000000000000000111111111001111111110 ;                ;
; ROM            ; 0011111110000000000,00000000000000001111111100011111111100111111100000000000,000 ;                ;
; ROM            ; 00000000000001111110000011111111111111111000000000000,00000000000000001111100000 ;                ;
; ROM            ; 011111111111111110000000000000,0000000000000000111110000001111101111111110000000 ;                ;
; ROM            ; 0000000,00000000000000001111100000011111011111111000000000000000,000000000000000 ;                ;
; ROM            ; 01111100000011110001111110000000000000000,00000000000000001111000000111110001111 ;                ;
; ROM            ; 100000000000000000,00000000000000001111000000111110000111000000000000000000,0000 ;                ;
; ROM            ; 0000000000011111000000111110000000000000000000000000,000000000000000111110000001 ;                ;
; ROM            ; 11110000000000000000000000000,00000000000000011111000000111110000000000000000000 ;                ;
; ROM            ; 000000,00000000000000011111000000111110000000000000000000000000,0000000000000001 ;                ;
; ROM            ; 1111000000111110000000000000000000000000,000000000000000111110000011111000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000011111000001111100000000000000000000000000,00000 ;                ;
; ROM            ; 000000000011110000001111111100000000000000000000000,0000000000000000110000000111 ;                ;
; ROM            ; 1111111100000000000000000000,000000000000000000000000011111111111111000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000001111111111111111100000000000000,00000000000000000 ;                ;
; ROM            ; 000000001111111111111111111100000000000,0000000000000000000000000111110001111111 ;                ;
; ROM            ; 1111110000000000,00000000000000000000000001111100000011111111110000000000,000000 ;                ;
; ROM            ; 00000000000000000001111100000000111111110000000000,00000000000000000000000001111 ;                ;
; ROM            ; 000000000111111110000000000,0000000000000000000000001111100000000111111100000000 ;                ;
; ROM            ; 0000,00000000000000000000000011111000000111111110000000000000,000000000000000000 ;                ;
; ROM            ; 00000011111000001111111100000000000000,00000000000000000000000011111000011111111 ;                ;
; ROM            ; 000000000000000,00000000000000000000000011111000111111100000000000000000,0000000 ;                ;
; ROM            ; 0000000000000000011111011111111000000000000000000,000000000000000000000000111111 ;                ;
; ROM            ; 11111110000000000000000000,00000000000000000000000011111111111100000000000000000 ;                ;
; ROM            ; 000,00000000000000000000000111111111110000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 0000111111111111000000000000000000000,000000000000000000000011111101111110000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000011111100011111000000000000000000000,00000000 ;                ;
; ROM            ; 000000000000111111000001110000000000000000000000,0000000000000000000011111100000 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000011111100000000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000011111100000000000000000000000000000000,00000000000000000111 ;                ;
; ROM            ; 111000000000000000000000000000000000,0000000000000000111111100000000000000000000 ;                ;
; ROM            ; 0000000000000,00000000000000011111110000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000011111100000000000000000000000000000000000,00000000000000111111000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000111111000000000000000000000000000000000000 ;                ;
; ROM            ; 0,00000000000001111110000000000000000000000000000000000000,000000000000011111100 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000001111111000000000000000000000000 ;                ;
; ROM            ; 000000000000,00000000000000111111000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 0000011111000000000000000000000000000000000000,000000000000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
;                ; )                                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:my_background ;
+-------------------+---------------+-----------------------------------+
; Parameter Name    ; Value         ; Type                              ;
+-------------------+---------------+-----------------------------------+
; frame_counter_max ; 0110000010111 ; Unsigned Binary                   ;
; screen_Xmax       ; 1001111111    ; Unsigned Binary                   ;
; stickman_X        ; 0001111000    ; Unsigned Binary                   ;
; ground_height     ; 0101101000    ; Unsigned Binary                   ;
; upstair_height    ; 0100101100    ; Unsigned Binary                   ;
; downstair_height  ; 0110100100    ; Unsigned Binary                   ;
; pitfall_height    ; 0111011111    ; Unsigned Binary                   ;
; obstacle_height   ; 0101010100    ; Unsigned Binary                   ;
; Coin_Size         ; 0000001010    ; Unsigned Binary                   ;
; Coin_height       ; 0001111000    ; Unsigned Binary                   ;
; Coin_Number       ; 011           ; Unsigned Binary                   ;
+-------------------+---------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score:my_score ;
+----------------+------------+-------------------------------+
; Parameter Name ; Value      ; Type                          ;
+----------------+------------+-------------------------------+
; Score1_X_Pos   ; 1000111010 ; Unsigned Binary               ;
; Score1_Y_Pos   ; 0000001010 ; Unsigned Binary               ;
; Score2_X_Pos   ; 1001011000 ; Unsigned Binary               ;
; Score2_Y_Pos   ; 0000001010 ; Unsigned Binary               ;
; Text_Height    ; 10000      ; Unsigned Binary               ;
; Text_Width     ; 1000       ; Unsigned Binary               ;
; unit_distance  ; 00011110   ; Unsigned Binary               ;
+----------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score:my_score|digits_rom:my_digits                                   ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ROM_LENGTH     ; 160                                                                              ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,01111100,11000110,11000110,11001110,11011110,11110110,1110011 ; Array/Record   ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00011000,00111000,01111000,00011000,00011000,00011000,00011000,00011000,00011 ;                ;
; ROM            ; 000,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,00000110,00001100,00011000,00110000,01100000,11000000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,00000110,00 ;                ;
; ROM            ; 000110,00111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00001100,00011100,00111100,01101100,11001100, ;                ;
; ROM            ; 11111110,00001100,00001100,00001100,00011110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000000,11000000,11000000,11111100,00000110,0000011 ;                ;
; ROM            ; 0,00000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111000,01100000,11000000,11000000,11111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,11111110,1100 ;                ;
; ROM            ; 0110,00000110,00000110,00001100,00011000,00110000,00110000,00110000,00110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 000110,01111100,11000110,11000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,01111110, ;                ;
; ROM            ; 00000110,00000110,00000110,00001100,01111000,00000000,00000000,00000000,00000000 ;                ;
;                ; )                                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|cover_rom:my_cover                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ROM_LENGTH     ; 480                                                                              ; Signed Integer ;
; DATA_WIDTH     ; 640                                                                              ; Signed Integer ;
; ROM            ; (0000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Array/Record   ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000,0000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000,000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000,0000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000,000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000,0000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000,000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,0000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000,0000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000,000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001000000000000000000000000000000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000,0000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111111000000000000000000000000000000000000111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000,000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111111111000000000000000000000000000000000111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111111111111000000000000000000000000000000011110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000,0000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111110001111111000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000001111110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000011111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000111111000000000000000000000000000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000001111111000000000000000000000111111111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000,00000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000000001111111000000000000000000111111111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000,0000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000000000011111110000000000000000011111111111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000,000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000000000000111111110000000000000001110000001111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000,00000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111100000000000000000000000111111111000000000000111000000111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000,0000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111100000000000000000000000000111111110000000000011100000011110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000,000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000111111100000000001110000001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000,00000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000111111100000000111000000111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000,0000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000001111111000000011100000011110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000011111111000001111000001111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000011111111000111100000111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000111111110011110000011110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000,000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000111111101111000001111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000,00000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000111111111100000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000,0000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000001111111110000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000,000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000000011111111000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000,00000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000011111110000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000,0000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000111111000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000,000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000001111110000111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000,00000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000011111000011110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000000000000000001111100001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000011110000111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000,00000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000010000011 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000,000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000,00000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00110111111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000,0000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001111110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000,000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001111100000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000,00000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111111111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000,000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111111111110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000,00000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01110000000011000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111111111110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111000011111110000000000001111111111111111111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011111000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011111111111111100000000011111111111111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000,00000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001111111111111110000000001111111111111111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000,0000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000111111111111100000000000111111111111111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001100000111100000000000011111111111111111111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011111111111111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000001111000000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001110001111111111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111000000000000111100000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111100000111111111110100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011100000000000011110000000000000011110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000,00000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000000011111111111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000001111000000000000001111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000,0000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111000000000011111111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111100000000000111100000000000000111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111111111100000000000000001111111000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111100000000000011111110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000011110000000000000011110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111111111111100000000001111111111111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000,00000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111110000000000000111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111000000000001111000000000000000111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111100000111111000000001111111111111111000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000,0000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111000000000000011111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111100000000000111110000000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000001111100000001111111110111111110000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111100000000000001111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000001111000000000000001111000000000000000000 ;                ;
; ROM            ; 00000000000000000011000000000000001110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000001111000001111111000000011111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000,00 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111110000000000000111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111000000000001111100000000000000111100000000000000000 ;                ;
; ROM            ; 00000001111111111111110000000000000111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000111100011111110000000000011111000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000,0 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111110000000000000001111111111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111100000000000111111111111111111111110000000000000000 ;                ;
; ROM            ; 00000000111111111111111000000000000011100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111111111111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111100000000001111111111100000000000000111110000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011111000000000000000001111111111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111111111111110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011110000000000011111111111111111111111100000000000000 ;                ;
; ROM            ; 00000000111111111111111100000000000001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111111111111111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000011111111100000000000000001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,0000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111100000000000000000000001111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011101111111111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000001111111111111111111111110000000000000 ;                ;
; ROM            ; 00000000011111100000011110000000000000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111110000011111111110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000001111111000000000000000000011110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111110000000000000000000000001111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001110001111111111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011100000000000011111111111111111111111000000000000 ;                ;
; ROM            ; 00000000000111100000000111000000000000011100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111000000000011111111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000000000111111000000000000000000001111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011111000000000000000000000000001111110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111000000011111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000001110000000000000010000000011111111111000000000000 ;                ;
; ROM            ; 00000000000011110000000011100000000000001110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000000011111111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111111110011100000000000001111000000000000000000000011110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000,0000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111100000000000000000000000000011111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011100000000111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111000000001110000000000000111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000000000001111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000001111111111111111110000000000000111100000000000000000000001111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000,000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111110000000000000000000000001111111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011100000000111111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111100000001111000000000000011100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001111100000011110000000000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 00000000011111111111111111110000000000000011111000000000000000000000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111000000000000000000000001111111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001110000000011111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000111100000000000001110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111111111100011110000000000000000111000011111000000000000000000000000000 ;                ;
; ROM            ; 00000000011111111100000011111000000000000011111110000000000000000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000,0000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111000000000000000000000000111111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000000001111111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111000000001110000000000000111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111111111111111111000000000000001111111001111100000000000000000000000000 ;                ;
; ROM            ; 00000000011111110000000000011110000000000011111111110000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 0000000,000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111100000000000000000000000011111110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111111000000001111110000 ;                ;
; ROM            ; 00000000000000000000000000000000000001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111100000000111100000000000011100000000000000000000000000000000 ;                ;
; ROM            ; 00000001111111111111111111100000000000000111111110011111000000000000000000000000 ;                ;
; ROM            ; 00000000011111100000000000000111100000000011111111111110000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111100000000000000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111110000000000000000000000000011111111000000000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000000000000000000011111100000000011111110 ;                ;
; ROM            ; 00000000000000000000000000000000000000111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000000011110000000000001110000000000000000000000000000000 ;                ;
; ROM            ; 00000001111100000001111111100000000000000011111111001111100000000000000000000000 ;                ;
; ROM            ; 00000000011111000000000000000011100000000011110000011111000000000000000011110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111111100000000000000000000000 ;                ;
; ROM            ; 000000000,0000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111111000000000000000000000000111111111000000 ;                ;
; ROM            ; 00000000000000000000000111111111000000000000000000000000001111110000000000111111 ;                ;
; ROM            ; 11000000000000000000000000000000000000011110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111100000001111000000000000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000111100000000001111100000000000000001111011110011110000000000000000000000 ;                ;
; ROM            ; 00000000001111000000000000000000000000000001111000000011110000000000000001111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011110011111100000000000000000000 ;                ;
; ROM            ; 0000000000,000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111111100000000000000000000000001111111110000 ;                ;
; ROM            ; 00000000000000000000000011111111110000000000000000000000000111110000000000000111 ;                ;
; ROM            ; 11110000000000000000000000000000000000001111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000111110000000000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000111110000000000000000000000000000001111101111001111000000000000000000000 ;                ;
; ROM            ; 00000000001111000000000000000000000000000001111000000000111000000000000000111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001110000111110000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111110000000000000000000000000001111111111 ;                ;
; ROM            ; 00000000000000000000000001111111111111111100000000000000000001111000000000000001 ;                ;
; ROM            ; 11111110000000000000000000000000000000000111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111000000011111000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000011110000000000000000000000000000000111100011100111110000000000000000000 ;                ;
; ROM            ; 00000000000111100000000000000000000000000000111000000000011100000000000000011100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000001111110000000000000000 ;                ;
; ROM            ; 000000000000,0000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111000000000000000000000000000001111111 ;                ;
; ROM            ; 11100000000000000000000000111000111111111111000000000000000000111000000000000000 ;                ;
; ROM            ; 00111111111000000000000000000000000000000011110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111100000000111100000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000011111000000000000000000000000000000011110001110001111000000000000000000 ;                ;
; ROM            ; 00000000000111100000000000000000000000000000001000000000001110000000000000011110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000011111110000000000000 ;                ;
; ROM            ; 0000000000000,000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111111100000000000000000000000000000001111 ;                ;
; ROM            ; 11111110000000000000000000011100000011111111100000000000000000111100000000000000 ;                ;
; ROM            ; 00011111111110000000000000000000000000000001111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000011110000000000011110000000000000000000000000 ;                ;
; ROM            ; 00000000001111000000000000000000000000000000001111111111000111100000000000000000 ;                ;
; ROM            ; 00000000000011110000000000000000000000000000000000000000001110000000000000011110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000011111100000000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011110000000000000000000000000000000000 ;                ;
; ROM            ; 11111111110000000000000000001110000000011111110000000000000000011110000000000000 ;                ;
; ROM            ; 00111111111111000000000000000000000000000000111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111100000001111000000000001111000000000000000000000000 ;                ;
; ROM            ; 00000000000111100000000000000000000000000000000111111111100011110000000000000000 ;                ;
; ROM            ; 00000000000001111000000000000000000000000000000000000000000111000000000000001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000000011111000000000 ;                ;
; ROM            ; 000000000000000,0000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111000000000000000000000000000000000 ;                ;
; ROM            ; 00011111111100000000000000000111000000011111110000000000000000001110000000000000 ;                ;
; ROM            ; 00111111111111000000000000000000000000000000011110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111110000000111100000000000111100000000000000000000000 ;                ;
; ROM            ; 00000000000011110000000000000000000000000000000011111111110001111000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000000000000011100000000000001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000000000111110000000 ;                ;
; ROM            ; 0000000000000000,000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000000000000000000000000000000000 ;                ;
; ROM            ; 00000011111111100000000000000111100000001111111100000000000000001111000000000000 ;                ;
; ROM            ; 11111111111111000000000000000000000000000000001111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111000000011110000000000011110000000000000000000000 ;                ;
; ROM            ; 00000000000001111100000000000000000000000000000000111111110000111100000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000000000000000011100000001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000000000001111100000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100111100000000000000000000000000 ;                ;
; ROM            ; 00000000011111111100000000000011110000000011111111100000000000000111101111111000 ;                ;
; ROM            ; 01111111100000000000000000000000000000000000000011100000000000000000000000000000 ;                ;
; ROM            ; 00000001111111111111111111111111111111111111111111111011111000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000001110000011110000000000000 ;                ;
; ROM            ; 00000000000000000111100000000000000000000000000000000000000000000011110000111111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000001111000000000000000000011111000 ;                ;
; ROM            ; 000000000000000000,0000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001110111110000000000000000000000000 ;                ;
; ROM            ; 00000000000011111111000000000001111110000000011111111100000000000011111111111110 ;                ;
; ROM            ; 01111110000000000000000000000000000000000000000001111000000000000000000000011111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111110000000000000 ;                ;
; ROM            ; 00000000000000001111110000000000000000000000000000000000000000001111000000000000 ;                ;
; ROM            ; 00000000000000000001111000000000000000000000000000000000000000000000111100011111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000111100000111100000000000111111 ;                ;
; ROM            ; 0000000000000000000,000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111111111000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111110000000000111111100000000011111111100000000001111111111111 ;                ;
; ROM            ; 00011110000000000000000000000000000000000000000000111100000000000000000001111111 ;                ;
; ROM            ; 11111111111000000000000000000000000000000001110000000111111111111111111000000000 ;                ;
; ROM            ; 00000000000000000011111111111100000000000000000000000000000000000011111100000000 ;                ;
; ROM            ; 00000000000000000000111100000000100000000000000000000000000000000000011111001111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000111100000111110000000000001111 ;                ;
; ROM            ; 11000000000000000000,00000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111111000000000000000000000000 ;                ;
; ROM            ; 00000000000001111111110000000000011111110000000000011111111000000000111111000111 ;                ;
; ROM            ; 11001111000000000000000000000000000000000000000000011110000000000111111111111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000110000000011111111111 ;                ;
; ROM            ; 10000000000000000000111111111111100000000000000000000000000000000001111111000000 ;                ;
; ROM            ; 00000000000000000000001111000011111100000000000000000000000000000000000111110001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000111100000111111100000000000001 ;                ;
; ROM            ; 111100000000000000000,0000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111111110000000000000000000000 ;                ;
; ROM            ; 00000000000011111111110000000000001111111000000000000011111111100000011111000001 ;                ;
; ROM            ; 11100011100000000000000000000000000000000000000000001111001111111111111111100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111111 ;                ;
; ROM            ; 11111111110000000000000111111111111111111000000000000000000000000000011111111000 ;                ;
; ROM            ; 00000011110000000000000011100111111111100000000000000000000000000000000001111000 ;                ;
; ROM            ; 00111100000000000000000000000000000000000000000000111100000111111111100000000000 ;                ;
; ROM            ; 0111110000000000000000,000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111111111000000000000000000000 ;                ;
; ROM            ; 00000000000111111111000000000000001111111100000000000000011111111000000111000000 ;                ;
; ROM            ; 11110001111000000000000000000000000000000000000000001111111111111110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111111111111111100000000000001111111111111111000000000000000000000000011111111 ;                ;
; ROM            ; 00000111111000000000000000000111111111100000000000000000000000000000000000111100 ;                ;
; ROM            ; 00001111000000000000000000000000000000000000000000111100000011100111111000000000 ;                ;
; ROM            ; 00011111000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111110111100000000000000000000 ;                ;
; ROM            ; 00000000001111111100000000000000000111111110000000000000000111111100000000000000 ;                ;
; ROM            ; 00111100111100000000000000000000000000000000000011111111111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111111111111110000000011111111111111111110000000000000000000000011111 ;                ;
; ROM            ; 11100111111100000000000000000011111000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 00000111100000000000000000000000000000000000000000111100000011110000111100000000 ;                ;
; ROM            ; 000001111100000000000000,0000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001100011110000000000000000000 ;                ;
; ROM            ; 00000000001111111000000000000000000011100111000000000000000011111110000000000000 ;                ;
; ROM            ; 00011110001111000000000000000000000000000000000111111111111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111111100000001111111111111111111111100000000000000000000011 ;                ;
; ROM            ; 11110011111100000000000000000001111000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 10000001110000000000000000000000000000000000000000111100000011110000011111000000 ;                ;
; ROM            ; 0000000111110000000000000,000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111000000000000000000 ;                ;
; ROM            ; 00000000011111111000000000000000000000000011100000000000000011111110000000000000 ;                ;
; ROM            ; 00000111100111100000000000000000000000000011111111000000011000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111111110111111111000111111111111100000000000000000000 ;                ;
; ROM            ; 01111100011000000000000000000001111000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11000000111000000000000000000000000000000000000000111100000011110000001111000000 ;                ;
; ROM            ; 00000000011111000000000000,00000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111100000000000000000 ;                ;
; ROM            ; 00000000001111110000000000000000000000000001110000000000001111111110000000000000 ;                ;
; ROM            ; 00000011110011111000000000000000000000111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111111111111000000001111111111111100000000000000 ;                ;
; ROM            ; 00011110000000000000000000000000111100000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11000000011100000000000000000000000000000000000000111110000011110000001111100000 ;                ;
; ROM            ; 000000000001111100000000000,0000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011110000000000000000 ;                ;
; ROM            ; 00000000001111110000000000000000000000000000111000000000001111111100000000000000 ;                ;
; ROM            ; 00000000111000111100000000000000001111111111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111111110000000000011111111111100000000000 ;                ;
; ROM            ; 00001111000000000000000000000000011110000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11100000001110000000000000000000000000000000000000111110000001111000001111100000 ;                ;
; ROM            ; 0000000000000111110000000000,000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111000000000000000 ;                ;
; ROM            ; 00000000001111110000000000000000000000000000011100000110000111111100000000000000 ;                ;
; ROM            ; 00000000011110011111000000000001111111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001111111111100000000000111111111110000000 ;                ;
; ROM            ; 00000111100011100000000000000000001111000000000000000000000000000000000001111111 ;                ;
; ROM            ; 11100000000111000000000000000000000000000000000000011110000000111000001111100000 ;                ;
; ROM            ; 00000000000000011111100000000,00000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111100000000000000 ;                ;
; ROM            ; 00000000000111100000000000000000000000000000001110000111100011111000000000000000 ;                ;
; ROM            ; 00000000001111100111100000000001111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111111000000000000001111111100000 ;                ;
; ROM            ; 00000011110011111000000000000000000111100000000000000000000000000000000000111111 ;                ;
; ROM            ; 11000000000011100000000000000000000000000000000000011110000000011110000111100000 ;                ;
; ROM            ; 000000000000000000111100000000,0000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011110000000000000 ;                ;
; ROM            ; 00000000000011110000000000000000000000000000000111001111111000111110000000000000 ;                ;
; ROM            ; 00000000000011110011111000011111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111110000000000011111111111 ;                ;
; ROM            ; 00000011111000111110000000000000000001110000000000000000000000000000000000011111 ;                ;
; ROM            ; 11000000000011110000000000000000000000000000000000011110000000001111100111100000 ;                ;
; ROM            ; 0000000000000000000011110000000,000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000011101111111100011111000000000000 ;                ;
; ROM            ; 00000000000001111000111111111111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111111110000000001111111 ;                ;
; ROM            ; 11110001111000011110000000000000000000111000000000000000000000000000000000001111 ;                ;
; ROM            ; 11000000000001111000000000000000000000000000000000011111000000000011111111100000 ;                ;
; ROM            ; 00000000111100000000001111000000,00000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111100000000000 ;                ;
; ROM            ; 00000001100000011111000000000000000000000000000001111111111111000111110000000000 ;                ;
; ROM            ; 00000000000000011110011111111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111111000000001111 ;                ;
; ROM            ; 11111111111100110000000000000000000000011110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111000000000000000000000000000000000011111000000000000111111110000 ;                ;
; ROM            ; 000000001111110000000000111110000,0000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111100000000000 ;                ;
; ROM            ; 00111101111000000111110000000000000000000000000000111111100111100011111000000000 ;                ;
; ROM            ; 00000000000000001111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111111000000001 ;                ;
; ROM            ; 11111111111100111100000000000000000000001111100000000000000011000000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000011111000000000000001111111000 ;                ;
; ROM            ; 0000000011111111000000000011111000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011110000000000 ;                ;
; ROM            ; 00111111111110000011111000000000000000000000000000011111100001111000111110000000 ;                ;
; ROM            ; 00000000000000000011111100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111100001 ;                ;
; ROM            ; 11111111111110011110000000000000000000000011110000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000001111000000000000000001100000 ;                ;
; ROM            ; 00000000111111111100000000001111000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111000000000 ;                ;
; ROM            ; 01111111001111000000111110000000000000000000000000011111100000111110001111000000 ;                ;
; ROM            ; 00000000000000001111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 11111111111110000111000000000000000000000001111110000000000001110000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000001111000000000000000000000000 ;                ;
; ROM            ; 000000001111100111100000000000111100,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111100000000 ;                ;
; ROM            ; 01111110000111110000001111000000000000000000000000000111100000011111000111110000 ;                ;
; ROM            ; 00000000000000111111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11111111111110000011100000000000000000000000011111100000000001111000000000000000 ;                ;
; ROM            ; 00000001111111111110000000000000000000000000000000001111100000111111000000000000 ;                ;
; ROM            ; 0000000001111000011110000000000011110,000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011110000000 ;                ;
; ROM            ; 11111110000001111000000111110000000000000000000000000011100000000111110001111100 ;                ;
; ROM            ; 00000000000011111110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01111111110000000000110000000000000000000000000111111111100001111000000000000000 ;                ;
; ROM            ; 00000000111111111100000000000000000000000000000000001111100000011111100000000000 ;                ;
; ROM            ; 00000000011110000011110000000000011111,00000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111000000 ;                ;
; ROM            ; 11111110000000011110000001111100000000000000000000000000000000000011111000111110 ;                ;
; ROM            ; 00000000000111111000000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001111111000000000000000000000000000000000000000111111110000111100000100000000 ;                ;
; ROM            ; 00000000011111111100000000000000000000000000000000001111100000011111111000000000 ;                ;
; ROM            ; 000000000111100000011110000000000001111,0000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111100000 ;                ;
; ROM            ; 11111100000000001111000000111110000000000000000000000000000000000000111110001111 ;                ;
; ROM            ; 10000000001111000000000000000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011111111000000000000000000000000000000000000000111111000111100000111000000 ;                ;
; ROM            ; 00000000000111100000000000000000000000000000000000001111100000001111011110000000 ;                ;
; ROM            ; 0000000001111000000011110000000000001111,000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 11111100000000000011111000001111100000000000000000000000000000000000001111000011 ;                ;
; ROM            ; 11100001111111000000000000000000000000000000000000000000000000000011111111111111 ;                ;
; ROM            ; 11111111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111100000000000000000000000000000000000000000000011110000111000000 ;                ;
; ROM            ; 00000000000011110000000000000000000000000000000000000111100000001111001111110000 ;                ;
; ROM            ; 00000000001111000000111100000000000001111,00000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111001 ;                ;
; ROM            ; 11111100000000000001111100000111111000000000000000000000000000000000000111110001 ;                ;
; ROM            ; 11111011111100000000000000000000000000000000000000000000000000001111111111111111 ;                ;
; ROM            ; 11111111111100000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111111000000000000000000000000000000000000000011110000111100000 ;                ;
; ROM            ; 00000000000001111000000000000000000000000000000000000111100000000111000011111000 ;                ;
; ROM            ; 000000000011110000001111100000000000011111,0000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111101 ;                ;
; ROM            ; 11111100000000000000011111000001111100000000000000000000000000000000000001111000 ;                ;
; ROM            ; 01111111110000000000000000000000000000000000000000000000000000111111111111111111 ;                ;
; ROM            ; 11111111111111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111000000000000000000000000000000000000011111000011100000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000000111110000000111000000111100 ;                ;
; ROM            ; 0000000000011110000011111000000000000011110,000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 11111000000000000000000111100000011111000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00111111000000000000000000000000000000000000000000000000000000111111111111111111 ;                ;
; ROM            ; 11111111111111110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000000000000000000000000000001111000011110000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000111110000000111100000111100 ;                ;
; ROM            ; 00000000000011110000111110000000000000111100,00000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 11111000000000000000000011111000000111100000000000000000000000000000000000001111 ;                ;
; ROM            ; 10111111000000000000000000000000000000000000000000000000000001111111111111111111 ;                ;
; ROM            ; 11111111111111111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111000000000000000000000000000000001111000011110000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000011110000000111100000111100 ;                ;
; ROM            ; 000000000000011111001111000000000000001111000,0000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11111000000000000000000000111100000011111000000000000000000000000000000000000011 ;                ;
; ROM            ; 11111110000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111100000000000000000000000000001111100001111000 ;                ;
; ROM            ; 00000000000000000111100000000000000000000000000000000011110000000111100000111100 ;                ;
; ROM            ; 0000000000000001111111111000000000000011110000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11111000000000000000000000011111000000111110000000000000000000000000000000000011 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000010000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111100000000000000000000000000111100001111000 ;                ;
; ROM            ; 00000000000000000011110000000000000000000000000000000011110000000111110000111100 ;                ;
; ROM            ; 00000000000000000111111110000000000000111110000,00000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000111100000011111100000000000000000000000000000000111 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111110000000000000000000000111110001111100 ;                ;
; ROM            ; 00111000000000000011110000000000000000000000000000000011111000000011110000111100 ;                ;
; ROM            ; 000000000000000000001111100000000000001111100000,0000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111000000111111000000000000000000000000000000111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111100000000000000000000011110000111100 ;                ;
; ROM            ; 00011110000000000111110000000000000000000000000000000011111000000000111111111100 ;                ;
; ROM            ; 0000000000000000000000110000000000000011111000000,000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111110000001111100000000000000000000000000001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111100000000000000000011111000111100 ;                ;
; ROM            ; 00001111100000000111110000000000000000000000000000000001111000000000001111111110 ;                ;
; ROM            ; 00000000001110000000000000000000000000011110000000,00000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111100000011111000000000000000000000000111111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111110000000000000001111000011110 ;                ;
; ROM            ; 00000011111111111111111000000000000000000000000000000001111000000000000011111110 ;                ;
; ROM            ; 000000000011111110000000000000000000000111100000000,0000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111000001111110000000000000000000001111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111110000000000001111000011110 ;                ;
; ROM            ; 00000001111111111111110000000000000000000000000000000001111100000000000000011110 ;                ;
; ROM            ; 0000000000111111111000000000000000000001111100000000,000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111100000011111000000000000000000011111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11111110000011111111111111111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111110000000001111100011110 ;                ;
; ROM            ; 00000000011111111111100000000000000000000000000000000001111100000000000000000000 ;                ;
; ROM            ; 00000000001111001111100000000000000000011111000000000,00000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011110000000111110000000000000000111110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111111111111111111 ;                ;
; ROM            ; 11100000000000011111111111111110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111110000000111100001111 ;                ;
; ROM            ; 00000000000001111110000000000000000000000000000000000000111100000011100000000000 ;                ;
; ROM            ; 000000000011110000111110000000000000000111110000000000,0000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001111100000001111100000000000001111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111111111111111111 ;                ;
; ROM            ; 11000000000000000001111111111111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011110000111100001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111100000011111000000000 ;                ;
; ROM            ; 0000000000111100000011110000000000000001111100000000000,000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011110000000111110000000000011111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111111111111111111 ;                ;
; ROM            ; 10000000000000000000011111111111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111111111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111110011110000111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000111110000011111111000000 ;                ;
; ROM            ; 00000000001111000000011110000000000000011111000000000000,00000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111100000001111100000000111110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111111111111111111 ;                ;
; ROM            ; 00000000000000000000001111111111111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111111111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111111110000111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000111110000011111111110000 ;                ;
; ROM            ; 000000000011111000000111100000000000000111110000000000000,0000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011111000000111111000001111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111111111111111111 ;                ;
; ROM            ; 10000000000000000000000111111111111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111111111111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111000011 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000111110000011111001111000 ;                ;
; ROM            ; 0000000000111110000001111100000000000001111100000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111100000001111100001111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111111111111111111 ;                ;
; ROM            ; 11000000000000000000000011111111111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111111111111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000111100011 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000011110000011111000011100 ;                ;
; ROM            ; 00000000000111100000001111000000000000011111000000000000000,00000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111000000011111011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111111111111111111 ;                ;
; ROM            ; 11100000000000000000000001111111111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111111111 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000011111111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000011110000001111000011110 ;                ;
; ROM            ; 000000000000111110000011110000000000000011110000000000000000,0000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111110000000111111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111111111111111111 ;                ;
; ROM            ; 11100000000000000000000000111111111111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111111111 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000011111000001111000001111 ;                ;
; ROM            ; 0000000000000011111100011100000000000000111100000000000000000,000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011111100000011111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011111111111111111 ;                ;
; ROM            ; 11110000000000000000000000011111111111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000011111000001111100001111 ;                ;
; ROM            ; 00000000000000001111111111100000000000001111100000000000000000,00000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111110000011111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011111111111111111 ;                ;
; ROM            ; 11111000000000000000000000001111111111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11111100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111110000000000000000000000000000000000000000000000000001111000000111100001111 ;                ;
; ROM            ; 100000000000000000011111111000000000000011111000000000000000000,0000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111100011111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111111111111111 ;                ;
; ROM            ; 11111100000000000000000000000111111111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111111111 ;                ;
; ROM            ; 11111110000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01110111100000000000000000000000000000000000000000000000001111000000111100000111 ;                ;
; ROM            ; 1000000000000000000000111110000000000000111110000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111111111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111111111111111 ;                ;
; ROM            ; 11111110000000000000000000000111111111111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111111111 ;                ;
; ROM            ; 11111111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111100000000000000000000000000000000000000000000001111000000111100000111 ;                ;
; ROM            ; 10000000000111100000000011110000000000001111100000000000000000000,00000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111111111111 ;                ;
; ROM            ; 11111110000000000000000000000011111111111110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111111111 ;                ;
; ROM            ; 11111111110000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001111100000000000000000000000000000000000000000001111100000011110000111 ;                ;
; ROM            ; 100000000001111110000000001100000000000011111000000000000000000000,0000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111111111 ;                ;
; ROM            ; 11111111000000000000000000000001111111111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111111111 ;                ;
; ROM            ; 11111111111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111100000000000000000000000000000000000000001111100000001111111111 ;                ;
; ROM            ; 1000000000011111111000000000000000000000011110000000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11111111100000000000000000000001111111111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111111111 ;                ;
; ROM            ; 11111111111100000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000000001111100000000011111111 ;                ;
; ROM            ; 11000000000111111111000000000000000000000111110000000000000000000000,00000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100000000000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111111011 ;                ;
; ROM            ; 11111111110000000000000000000000111111111111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111111 ;                ;
; ROM            ; 11111111111110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000000000000000000000000000000111100000000000001111 ;                ;
; ROM            ; 110000000000111100111100000000000000000001111100000000000000000000000,0000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111000000000000000000111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111111001 ;                ;
; ROM            ; 11111111111000000000000000000000111111111111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111111 ;                ;
; ROM            ; 11111111111111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000000111100000000000000011 ;                ;
; ROM            ; 1000000000001111000111111000000000000000011111000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111110000000000000001111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111111000 ;                ;
; ROM            ; 11111111111100000000000000000000011111111111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 11111111111111100000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000000000000000000000000111100000000111000000 ;                ;
; ROM            ; 00000000000011110000011111000000000000000111110000000000000000000000000,00000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111000111111100000000000011111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111111000 ;                ;
; ROM            ; 11111111111110000000000000000000011111111111111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 11111111111111110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111110000000000000000000000000000111110000001111110000 ;                ;
; ROM            ; 000000000000111110000001111000000000000001111100000000000000000000000000,0000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111110011111111000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111111000 ;                ;
; ROM            ; 01111111111111000000000000000000011111111111111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 11111111111111110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111100000000000000000000000000111110000001111111100 ;                ;
; ROM            ; 0000000000001111100000001111000000000000011111000000000000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111111101111111110000000011100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00111111111111100000000000000000001111111111111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 11111111111111111000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000000000000000011110000001111011110 ;                ;
; ROM            ; 00000000000001111000000011110000000000000011110000000000000000000000000000,00000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111111111111111000000111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011111111111110000000000000000001111111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11111111111111111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000011111000001111100111 ;                ;
; ROM            ; 100000000000011110000000111100000000000000111100000000000000000000000000000,0000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111111110111110001111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001111111111111001111000000000001111111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 11111111111111111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111000000000000000000011111000001111100011 ;                ;
; ROM            ; 1100000000000111111000001111000000000000001111100000000000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111110001111111111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000111111111111101111110000000000111111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111111111111111110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011110000000000000000011111000000111100001 ;                ;
; ROM            ; 11100000000000111111100011110000000000000011111000000000000000000000000000000,00 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111111111000111111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011111111111111111111100000000111111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111111111111111110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100000000000000011111000000111100000 ;                ;
; ROM            ; 111000000000000001111110111100000000000000111110000000000000000000000000000000,0 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000111110000000001111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001111111111111111111111000000111111111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000000000000000000000000000000000 ;                ;
; ROM            ; 11111111111111111111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100000000000001111000000111100000 ;                ;
; ROM            ; 1111000000000000000011111111000000000000000111100000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111110 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111000000000111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111111111111111111111100000111111111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011111111100000000000000000000000000000 ;                ;
; ROM            ; 01111111111111111111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111100000000011111100000011110000 ;                ;
; ROM            ; 11110000000000000000001111111000000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; ,0000000000000000000000000000000000000000000000000000000000000000000000001111111 ;                ;
; ROM            ; 00000000000000000000000000000000000111111111000000000111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011111111111111111111111000011111111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111111111000000000000000000000000000 ;                ;
; ROM            ; 00111111111111111111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000001111100000011111000 ;                ;
; ROM            ; 11111000000000111000000011111000000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; 0,000000000000000000000000000000000000000000000000000000000000000000000001111111 ;                ;
; ROM            ; 11000000000000000000000000000000000111111111100000001111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001111111111111111111111110011111111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111111111110000000000000000000000000 ;                ;
; ROM            ; 00011111111111111111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111000001111100000001111110 ;                ;
; ROM            ; 11110000000000111110000000111100000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 11110000000000000000000000000001100011111111100000001111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111111111111111111111111111111111111111110000000000000000111110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111111111100000000000000000000000 ;                ;
; ROM            ; 00001111111111111111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011110001111100000000011111 ;                ;
; ROM            ; 11110000000000111111100000000000000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; 000,0000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00111100000000000000000000000001111001111111000000001110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011111111111111111111111111111111111111110000000000000000011111100000 ;                ;
; ROM            ; 00000000000000000110000000000000000000000000000011111111111000000000000000000000 ;                ;
; ROM            ; 00000111111111111111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011101111100000000000011 ;                ;
; ROM            ; 11110000000000111111110000000000000000000001111100000000000000000000000000000000 ;                ;
; ROM            ; 0000,000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00011111000000000000000000000000111111111111000000011110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111111111111111111111111111111111111111000000000000000011111110000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000001111111110000000000000000000 ;                ;
; ROM            ; 00000011111111111111111100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111110000000000000 ;                ;
; ROM            ; 11111000000000111101111100000000000000000001111110000000000000000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000000000000000000000000000000000000000000011111100 ;                ;
; ROM            ; 00000111110000000000000000000000111111111111110000011110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111111111111111111111111111111111111000000000000000001111111000 ;                ;
; ROM            ; 00000000000000000111111000000000000000011111111111110011111111100000000000000000 ;                ;
; ROM            ; 00000001111111111111111100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111110000000000000 ;                ;
; ROM            ; 00000000000000111100011111100000000000000001111110000000000000000000000000000000 ;                ;
; ROM            ; 000000,0000000000000000000000000000000000000000000000000000000000000000011111100 ;                ;
; ROM            ; 00000001111100000000000000000000011111111111111100011100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011111111111111111111111111111111111111000000000000000000111111100 ;                ;
; ROM            ; 00000000000000000011111100000000000000111111111111111110111111111000000000000000 ;                ;
; ROM            ; 00000000111111111111111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111110000000000000 ;                ;
; ROM            ; 00000000000000111100000111111000000000000000111110000000000000000000000000000000 ;                ;
; ROM            ; 0000000,000000000000000000000000000000000000000000000000000000000000000011111100 ;                ;
; ROM            ; 00000000011110000000000000000000000111111110111110011100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111111111111101111111111111111111111000000000000000000111111110 ;                ;
; ROM            ; 00000000000000000001111110000000000000111111111111111111101111111110000000000000 ;                ;
; ROM            ; 00000000011111111111111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011111100000000000 ;                ;
; ROM            ; 00000000000000111100000001111000000000000000111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000000000000000000000000000000000000000001111000 ;                ;
; ROM            ; 00000000000111100000000000000000000011110000001111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111111111111110011111111111111111111000000000000000000011111111 ;                ;
; ROM            ; 00000000000000000000111111000000000000111111111111111111111011111111000000000000 ;                ;
; ROM            ; 00000000001111111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111011100000000 ;                ;
; ROM            ; 00000000000000011100000000111100000000000000111110000000000000000000000000000000 ;                ;
; ROM            ; 000000000,0000000000000000000000000000000000000000000000000000000000000011111000 ;                ;
; ROM            ; 00111000000001111000000000000001111001111000000011111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011111111111111000111111111111111111100000000000000000001111111 ;                ;
; ROM            ; 10000000000000000000011111100000000000111111111111111111111111111111110000000000 ;                ;
; ROM            ; 00000000000111111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000111000000 ;                ;
; ROM            ; 00000000000000011110000000111110000000000000111110000000000000000000000000000000 ;                ;
; ROM            ; 0000000000,000000000000000000000000000000000000000000000000000000000000011111100 ;                ;
; ROM            ; 00111110000000111110000000000000111111111100000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111111111111100111111111111111111100000000000000000000111111 ;                ;
; ROM            ; 11000000000000000000001111110000000000011111111111111111111111111111111100000000 ;                ;
; ROM            ; 00000000000011111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000001111100000111110000000000000111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00111111100000001111100000000000011111111110000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111111111111110111111111111111111100000000000000000000011111 ;                ;
; ROM            ; 11100000000000000000000111111100000000011111111111111111111111111111111110000000 ;                ;
; ROM            ; 00000000000001111111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011100 ;                ;
; ROM            ; 00000000000000000111111100111110000000000000011111000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,0000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00111111110000000011111000000000000111111110000000111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111111111111111111111111111111110000000000000000000001111 ;                ;
; ROM            ; 11111000000000000000000011111110000000001111111111111111111111111101111111000000 ;                ;
; ROM            ; 00000000000000111111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 10000000000000000000111111111110000000000000011111000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00111111111000000000111110000000000001111100000001110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111111111111111111111111111111100000000000000000000111 ;                ;
; ROM            ; 11111100000000000000000011111111000000001111111111111111111111111111111111100000 ;                ;
; ROM            ; 00000000000000001111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11100000000000000000001111111110000000000000001111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000000000000000000000000000000000111100 ;                ;
; ROM            ; 00111111011110000000001111100000000000111111000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111111111111111111111111111111111111000000000000000000011 ;                ;
; ROM            ; 11111110000000000000000001111111100000000111111111110000001111111111101111110000 ;                ;
; ROM            ; 00000000000000000111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111100000000000000000001111110000000000000001111000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000,0000000000000000000000000000000000000000000000000000000000111100 ;                ;
; ROM            ; 00011111001111000000000011110000000000001111110011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011111111111111111111111111111111111110000000000000000001 ;                ;
; ROM            ; 11111111000000000000000000111111110000000011111111110000000001111111110011111000 ;                ;
; ROM            ; 00000000000000000011111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001111000000000000000000011111000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000,000000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00001111111111000000000001111100000000000011111011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111111111111111111111111111111111111100000000000000000 ;                ;
; ROM            ; 11111111100000000000000000011111111000000001111111110000000000011111111100111000 ;                ;
; ROM            ; 00000000000000000001111111110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011110000000000000000000111000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000011111111000000000000011111000000000000111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111111111111111111111111111111111111111000000000000000 ;                ;
; ROM            ; 01111111110000000000000000001111111100000001111111111000000000001111111110000000 ;                ;
; ROM            ; 00000000000000000000011111110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011100000000000000000000000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000,0000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000000111111000000000000000111110000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011111111111111111111111111111111111111110000000000000 ;                ;
; ROM            ; 00111111111000000000000000000111111110000000111111111000000000000011111111100000 ;                ;
; ROM            ; 00000000000000000000001111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111000000000000000000000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000,000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000000001111000000000000000001111100000000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111111111111111111111111111111111111111110000000000 ;                ;
; ROM            ; 00011111111100000000000000000011111111000000011111111100000000000001111111110000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111000000000000000000000000000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000000000001000000000000000000011111100000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111111111111111111000011111111111111111100000000 ;                ;
; ROM            ; 00001111111110000000000000000001111111100000011111111100000000000000011111111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000111100000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000,0000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00111110000000000000000000000000000111111000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111111111111111100000000111111111111111111000000 ;                ;
; ROM            ; 00000011111111000000000000000000111111110000001111111110000000000000001111111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111100000000000000000000000000111110000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00111111000000000000000000000000000011111100000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111111111111110000000000001111111111111111110000 ;                ;
; ROM            ; 00000001111111110000000000000000011111111000000111111110000000000000000111111110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000011110 ;                ;
; ROM            ; 00111111110000000000000000000000000011111110000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111111111111000000000000111111111111111111100 ;                ;
; ROM            ; 00000000111111111000000000000000011111111100000011111111000000000000000011111111 ;                ;
; ROM            ; 10000000000000000000000011111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00111111111000000000000000000000000011111111000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111111111111100000000000001111111111111111111 ;                ;
; ROM            ; 00000000011111111110000000000000001111111110000001111111100000000000000001111111 ;                ;
; ROM            ; 11000000000000000000000011111111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000000000011111000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000000000000000000000000000000000011110 ;                ;
; ROM            ; 00011111011111000000000000000000000011111100000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111111111110000000000000011111111111111111 ;                ;
; ROM            ; 11000000001111111111100000000000000111111110000000111111110000000000000000011111 ;                ;
; ROM            ; 11100000000000000000000011111111111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111000000000000000000011111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000,00000000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00011111000111100000000000000000000011111100000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111111111000000000000001111111111111111 ;                ;
; ROM            ; 11110000000011111111110000000000000011111111000000111111111000000000000000001111 ;                ;
; ROM            ; 11110000000000000000000011111111111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000110000000000000000011111000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000,0000000000000000000000000000000000000000000000011110 ;                ;
; ROM            ; 00001111100111110000000000000000000011111100000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111111111100000000000000011111111111111 ;                ;
; ROM            ; 11111100000001111111111100000000000011111111100000011111111000000000000000000011 ;                ;
; ROM            ; 11111000000000000000000001111111111111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001100000000000000001111000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000,000000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000111110111111000000000000000000001111111001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111111111111000000000000000111111111111 ;                ;
; ROM            ; 11111111000000111111111111000000000011111111110000001111111100000000000000000001 ;                ;
; ROM            ; 11111100000000000000000001111111111111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000,00000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000011111111111000000000000000000011111111101110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001111111111111100000000000000011111111111 ;                ;
; ROM            ; 11111111110000011111111111110000000001111111111000000111111110000000000000000000 ;                ;
; ROM            ; 11111110000000000000000000111111111111111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000001111100000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000,0000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000000111111111000000000000000000011111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111111111111110000000000000000111111111 ;                ;
; ROM            ; 11111111111000001111111111111100000011111111111100000011111111000000000000000000 ;                ;
; ROM            ; 01111111000000000000000000011111111111111110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011110000000001111100000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000,000000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000000001111111000000000000000000011111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011111111111111000000000000000001111111 ;                ;
; ROM            ; 11111111111110000011111111111111111111111111111110000001111111100000000000000000 ;                ;
; ROM            ; 00111111100000000000000000001111111111111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011100000001111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000,00000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000000000011111000000000000000000011111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111111111111100000000000000000011111 ;                ;
; ROM            ; 11111111111111100001111111111111111111111111111110000000111111110000000000000000 ;                ;
; ROM            ; 00011111110000000000000000001111111111111111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111000000111100000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000,0000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00010000000000111000000000000000000011111101111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111111111111110000000000000000001111 ;                ;
; ROM            ; 11111111111111111000111111111111111111111111111111000000011111111000000000000000 ;                ;
; ROM            ; 00001111111000000000000000000111111111111111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001110000111110000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00111110000000000000000000000000000011111100011110000000000000000000000011111111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111100000000000000011111111111111000000000000000000011 ;                ;
; ROM            ; 11111111111111111110001111111111111111111111111111100000001111111100000000000000 ;                ;
; ROM            ; 00000111111100000000000000000011111111111111111000000000001111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111000000000000000000000000000000000011100111110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00111111100000000000000000000000000011111100001110000000000000000000000011111111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111111000000000000001111111111111100000000000000000001 ;                ;
; ROM            ; 11111111111111111111000111111111111111111111111111100000000111111100000000000000 ;                ;
; ROM            ; 00000011111110000000000000000001111111111111111100000000001111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111110000000000000000000000000000000000111111110000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000,0000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00011111111000000000000000000000000011111100001110000000000000000000000000001111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111111000000000000000111111111111111000000000000000000 ;                ;
; ROM            ; 01111111111111111111110001111111111111111111111111110000000011111110000000000000 ;                ;
; ROM            ; 00000001111111000000000000000000011111111111111110000000000011111111111111111111 ;                ;
; ROM            ; 11111111111111111111111111111111111111111111111111111111111111111111111111111111 ;                ;
; ROM            ; 11111111111100000000000000000000000000000000000001111110000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000,000000000000000000000000000000000000011111 ;                ;
; ROM            ; 00011111111110000000000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111111111111100000000000000000 ;                ;
; ROM            ; 00011111111111111111110000011111111111111111111111110000000001111111000000000000 ;                ;
; ROM            ; 00000000111111100000000000000000001111111111111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000,00000000000000000000000000000000000011111 ;                ;
; ROM            ; 00001111001111100000000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111111111111110000000000000000 ;                ;
; ROM            ; 00001111111111111111111000000111111111111111111111110000000000111111000000000000 ;                ;
; ROM            ; 00000000011111110000000000000000000111111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111100000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000,0000000000000000000000000000000000011111 ;                ;
; ROM            ; 00001111100011110000000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011111111111111000000000000000 ;                ;
; ROM            ; 00000011111111111111111000000001111111111111111111110000000000001111000000000000 ;                ;
; ROM            ; 00000000000111110000000000000000000001111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001110000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000,000000000000000000000000000000000011111 ;                ;
; ROM            ; 00000111110011111000000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111111111111100000000000000 ;                ;
; ROM            ; 00000000111111111111111000000000001111111111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000001110000000000000000000000011111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000,00000000000000000000000000000000001111 ;                ;
; ROM            ; 00000011111111111100000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111111110000000000000 ;                ;
; ROM            ; 00000000001111111111111000000000000011111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011111110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000,0000000000000000000000000000000001111 ;                ;
; ROM            ; 00000000111111111100000000000000000001111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011111111111111000000000000 ;                ;
; ROM            ; 00000000000011111111111000000000000000001111111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001110000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000,000000000000000000000000000000001111 ;                ;
; ROM            ; 10000000001111111100000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111111111111100000000000 ;                ;
; ROM            ; 00000000000000011111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000,00000000000000000000000000000001111 ;                ;
; ROM            ; 10000000000011111100000000000000000011111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011111111111110000000000 ;                ;
; ROM            ; 00000000000000000110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000000001 ;                ;
; ROM            ; 111000000000000000000000000000000000000000000,0000000000000000000000000000001111 ;                ;
; ROM            ; 10000000000000011100000000000000000001111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111111111111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001110000000001 ;                ;
; ROM            ; 1111000000000000000000000000000000000000000000,000000000000000000000000000001111 ;                ;
; ROM            ; 10000000000000000000000000000000000001111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111111111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011100000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000,00000000000000000000000000001111 ;                ;
; ROM            ; 10000111100000000000000000000000000001111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 111111100000011000000000000000000000000000000000,0000000000000000000000000000111 ;                ;
; ROM            ; 10000011111000000000000000000000000001111100000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 1111111100111111100000000000000000000000000000000,000000000000000000000000000111 ;                ;
; ROM            ; 11000011111111000000000000000000000001111110001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111000 ;                ;
; ROM            ; 11111111111111111100000000000000000000000000000000,00000000000000000000000000111 ;                ;
; ROM            ; 11000011111111110000000000000000000001111100001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 111111111111111111100000000000000000000000000000000,0000000000000000000000000111 ;                ;
; ROM            ; 10000001111011111000000000000000000001111110000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 1111110011111111111100000000000000000000000000000000,000000000000000000000000011 ;                ;
; ROM            ; 11000001111000111100000000000000000000111110000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111100001111001111000000000000000000000000000000000,00000000000000000000000011 ;                ;
; ROM            ; 11000000111110111100000000000000000000111110000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000110000001000000000000000100000000000000000110000011111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 001111000000000001111000000000000000000000000000000000,0000000000000000000000001 ;                ;
; ROM            ; 11100000001111111110000000000000000000111110000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111000001111111000000000111000000000000001111100011111 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000111000000000011111000000000000000000000000000000000,000000000000000000000000 ;                ;
; ROM            ; 01111000000011111110000000000000000000111110000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111100000 ;                ;
; ROM            ; 00010000000011000000000001111100000111111110000000011100000000000011111110000111 ;                ;
; ROM            ; 11100000000000000000000000000111100000000000000000110000000000000000000110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011100000000011111000001100000000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 00111110000000011110000000000000000000111110000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111110000011111110000011111110000 ;                ;
; ROM            ; 01111100000111100000000001111000000011100111100000011111000000000111110000000011 ;                ;
; ROM            ; 00000000000011111111111100001111111100000000000001111011111111111110000011000000 ;                ;
; ROM            ; 00111111110011111111111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000001110000000011111000011110000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 00001111110000000111000000000000000000111111000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111111110001111111100001111111000 ;                ;
; ROM            ; 01111100000111110000000000110000000001110001110000001111110000000111100000000001 ;                ;
; ROM            ; 10000000000001111111111110011111111111000000000011111101111111111111000011110000 ;                ;
; ROM            ; 00011111111101111111111111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000111000000011111111111110000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000011111100000000000000000000000000011111000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011100111000111001111000111000000 ;                ;
; ROM            ; 01111000000111000000000000111100000000111000111000001110111000000011100000000000 ;                ;
; ROM            ; 11000000000000000001110000001110000001110000000001110000000001110000000001111000 ;                ;
; ROM            ; 00000110001110000001110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111100000001111111111110000000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 00000000111111000000000000000000000000011111000011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001110001100011100011100011100000 ;                ;
; ROM            ; 00111000000011100000000000001111000000011100011100000111001110000011100000000000 ;                ;
; ROM            ; 01100000000000000000111000001110000000111000000001111000000000111000000001111110 ;                ;
; ROM            ; 00000011000111000000111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000011100000000111111111110000000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 00000000001111111000000000000000000000011111000011000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111001110001110011100001110000 ;                ;
; ROM            ; 00011110000001111000000000000111111000001110011100000111000111000001110000000000 ;                ;
; ROM            ; 00111111000000000000011100000111000000001110000000011110000000011100000000110011 ;                ;
; ROM            ; 10000001100011100000011100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000001110000000011111111100000000000000000000000000,000000000000000000 ;                ;
; ROM            ; 00000000000001111110000000000000000000011111000011000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011100111000111011110000111111 ;                ;
; ROM            ; 10000111110000111110000000000000111110000111011110000011101111110000111000000000 ;                ;
; ROM            ; 00011111100000000000001110000011000000000111000000001111100000001110000000111001 ;                ;
; ROM            ; 11000000110011100000001110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111000000111111111100000000000000000000000000,00000000000000000 ;                ;
; ROM            ; 00000000000000111111100000000000000000011111100011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111111000011111110000011111 ;                ;
; ROM            ; 11000001111100000111110000000000000111000011111110000011111111111000011100000000 ;                ;
; ROM            ; 00001100000000000000000111000011100000000011100000000001111000000111000000011111 ;                ;
; ROM            ; 11110000011011100000000111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000011100001111110111100001111100000000000000000,0000000000000000 ;                ;
; ROM            ; 00000000000000000111111000000000000000011111100011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111000001110111000001110 ;                ;
; ROM            ; 00000000001110000000111000000000000011100001111100000001111111111110001110000000 ;                ;
; ROM            ; 00000110000000000000000011100001110000000001100000000000011110000011100000011111 ;                ;
; ROM            ; 11111000001101111000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000001110011111100111111111111100000000000000000,000000000000000 ;                ;
; ROM            ; 00000000000000000001111110000000000000011111100011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011110000000111001110000111 ;                ;
; ROM            ; 00000000000011000000011100000000000001110000111000000001110000000111000111100000 ;                ;
; ROM            ; 00000011000000000000000001110000011100000001110000000000000111000001110000001111 ;                ;
; ROM            ; 11111110000110011110000001110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000110011111000011111111111100000000000000000,00000000000000 ;                ;
; ROM            ; 00000000000000000000011111100000000000011111100001110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001110000000011100011100011 ;                ;
; ROM            ; 10000000000011100000011110000000000001111000011100000000111000000001110001111000 ;                ;
; ROM            ; 00000001100000000000000000111000001111000001110000000000000111000000111000001110 ;                ;
; ROM            ; 00000111100011000111100000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000111111110000011111111111100000000000000000,0000000000000 ;                ;
; ROM            ; 00000000000000000000000111111000000000011111111001110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000000001110001111001 ;                ;
; ROM            ; 11111100001111100000111110000000000111111000001110000000111000000000111100011111 ;                ;
; ROM            ; 11111000111111100000000000011100000011111111111000000000011111100000011100001110 ;                ;
; ROM            ; 00000001110001100001111000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000011111100000001111111111000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000000000000001111110000000011111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011100000000111000011100 ;                ;
; ROM            ; 11111111000111100000111100000000000011110000000111000000011100000000001110000111 ;                ;
; ROM            ; 11111100011111110000000000001110000000111111111000000000001111000000001110000111 ;                ;
; ROM            ; 00000000011000110000011100001110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001110000000000000011111000000000000000000,00000000000 ;                ;
; ROM            ; 00000000000000000000000000011111110000011111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000100 ;                ;
; ROM            ; 00001111000010000000001000000000000000100000000000000000000100000000000100000000 ;                ;
; ROM            ; 01111100000011111000000000000000000000000111100000000000000010000000000000000001 ;                ;
; ROM            ; 00000000001000000000001000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000111000000000000011110000000000000000000,0000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111100001111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000011000000000000111110000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111111001111011111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001100000000000111100000000000000000000,00000000 ;                ;
; ROM            ; 00000000000000000000000000000000011111111111100111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000001110000000000111100000000000000000000,0000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111100011111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000111000000001111111110000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111100000011000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011100000000111111110000000000000000,00000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111110000011000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000001100000000111111110000000000000000,0000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000110000000011111110000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000000111111100000000000000000,00 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000011100001111111000000000000000000,0 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000011100111111110000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001110111111000000000000000000000 ;                ;
; ROM            ; ,0000000000000000000000000000000000000000000000000001110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011111111000000000000000000000 ;                ;
; ROM            ; 0,000000000000000000000000000000000000000000000000000110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000000000000110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011100000000000000000000000 ;                ;
; ROM            ; 000,0000000000000000000000000000000000000000000000000111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000000000000000000000 ;                ;
; ROM            ; 0000,000000000000000000000000000000001111000000000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001100000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000000001111110000000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011000000000000000000 ;                ;
; ROM            ; 000000,0000000000000000000000000000000111111111000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001110000000000000000 ;                ;
; ROM            ; 0000000,000000000000000000000000111100011111111110000001100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011100000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000111111111111111111110001100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000110000000000000 ;                ;
; ROM            ; 000000000,0000000000000000000000011111111111111111111101100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111111111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001100000000000 ;                ;
; ROM            ; 0000000000,000000000000000000000000111111111111101111111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111111111100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000001111111111100011111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111111111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001100000000 ;                ;
; ROM            ; 000000000000,0000000000000000000000000011111111110000011111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111111111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 0000000000000,000000000000000000000000001111000000000000111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111111111111001000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000111100000000000011000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111111111111111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011000 ;                ;
; ROM            ; 000000000000000,0000000000000000000000111111110000000000011000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001111111111111111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000110 ;                ;
; ROM            ; 0000000000000000,000000000000000000000111111111000000000011100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111111111111111111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 10000000000000000,00000000000000000000011111111000000000001100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111111111111111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 110000000000000000,0000000000000000000001111111100000000001110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111111111111110111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0111000000000000000,000000000000000000000111111111000000001110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111111111110011110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011000000000000000,00000000000000000000001111111111000000110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111111110001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000001100000000000000,0000000000000000000000011111111110000111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111111111001111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000001110000000000000,000000000000000000000000011111111111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111111110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000000000000,00000000000000000000000001111111111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011111111111111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000011000000000000,0000000000000000000000000111101111111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111111111111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000011100000000000,000000000000001110000000011110001111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011111111111110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001100000000000,00000000000001111111100000111000001110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000001110000000000,0000000000000111111111111111110000110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000110000000000,000000000000011111111111111111000110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111000000000,00000000000000011111111111111000111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111111111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000011100000000,0000000000000000111111111111100011000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111110011110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000001100000000,000000000000000001111100000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011110001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000,00000000000000000111111000000001100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111000111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000110000000,0000000000000000001111100000001110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111100011110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000111000000,000000000000000000011110000000110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111100001111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011000000,00000000000000000000111100000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011110001111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000011100000,0000000000000000000011110000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111000111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000001100000,000000000000000000011111000011000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111100011111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000110000,00000000000000000011111000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011100001111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000111000,0000000000000000011111100001100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000011000,000000000000001111111100001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111111111 ;                ;
; ROM            ; 11111100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100,00000000000011111111100000110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111111111 ;                ;
; ROM            ; 11111111000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000001100,0000000000001111111000000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111111111 ;                ;
; ROM            ; 11111111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000001110,000000000000111111000000011000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111110000 ;                ;
; ROM            ; 00000011111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000110,00000000000011111110000001100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111110000 ;                ;
; ROM            ; 00000001111100000000000000000000000011111111111111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000111,0000000000000111111111001100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 00000000111110000000000000111111111111111111111111111111111111111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000011,000000000000000111111111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 00000000001111000000011111111111111111111111111111111111111111111111111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011,00000000000000001111111110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 00000000000111111011111111111111111100000000000000000001111111111111111111111110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000001,0000000000000000001111111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111111000 ;                ;
; ROM            ; 00000000000001111111111110000000000000000000000000000000000000000000111111111111 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000,000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 00000000000000111111100000000000000000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 11111111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000,00000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111000 ;                ;
; ROM            ; 00000000000000011111110000000000000000111111111111111111111111100000000000000000 ;                ;
; ROM            ; 00111111111111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000,0000000000000000000001100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111000 ;                ;
; ROM            ; 00000000000000000111110000000111111111111111111111111111111111111111111100000000 ;                ;
; ROM            ; 00000000111111111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000,000000000000000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111100 ;                ;
; ROM            ; 00000000000000000000000011111111111100000000000000000000111111111011111111111110 ;                ;
; ROM            ; 00000000000011111111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000,00000000000000000000110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00000000000000000001111111111000000000000000000000000000111111000000000000011111 ;                ;
; ROM            ; 11111000000000000111111111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000,0000000000000000000011000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001111100 ;                ;
; ROM            ; 00000000000000001111111100000000000000000000000000000001111100000000000000000000 ;                ;
; ROM            ; 00111111111000000000001111111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000,000000000000000000011000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111110 ;                ;
; ROM            ; 00000000000001111111100000000000000000000000000000000001111100000000000000000000 ;                ;
; ROM            ; 00000000111111110000000000111111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000,00000000000000000011000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 00000000001111111000000000000000000000000000000000000001111100000000000000000000 ;                ;
; ROM            ; 00000000000001111111000000000111111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000,0000000000000000001100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011111111 ;                ;
; ROM            ; 11000000111111100000000000000000000000000000000000000011111000000000000000000000 ;                ;
; ROM            ; 00000000000000000011111100000000011111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000,000000000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111111001 ;                ;
; ROM            ; 11000011111100000000000000000000000000000000000000000011111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111110000000001111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000,00000000000000000110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001111110000 ;                ;
; ROM            ; 00001111110000000000000000000000000000000000000000000111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111111000000001111111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000,0000000000000000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111100000 ;                ;
; ROM            ; 00011111000000000000000000000000000000000000000000000111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111100000000111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000,000000000000000011 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111000000 ;                ;
; ROM            ; 01111100000000000000000000000000000000000000000000001111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111110000000111111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000,00000000000000001 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011111110000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000001111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111110000000111111100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000,0000000000000001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111111100000011 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000011111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111110000000111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000,000000000000000 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111111000000111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000111111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011111000000111111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000,00000000000000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111110000001111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000001111110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111000000111111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000,0000000000000 ;                ;
; ROM            ; 01100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011111100000011111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011111000000111111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000,000000000000 ;                ;
; ROM            ; 01100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111111000000111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000111111111111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011111000000111111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 00110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111110000001111000 ;                ;
; ROM            ; 00000000000000000000000000000000000011111111111111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011111000001111110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 00111000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111110000011111000 ;                ;
; ROM            ; 00000000000000000000000000000000000111111110000111110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011110000001111110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00011000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001111100000111110000 ;                ;
; ROM            ; 00000000000000000000000000000000001111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011110000001111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000,00000000 ;                ;
; ROM            ; 00001100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111000000111100000 ;                ;
; ROM            ; 00000000000000000000000000000000011111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011110000011111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000,0000000 ;                ;
; ROM            ; 00001110000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011111000001111000000 ;                ;
; ROM            ; 00000000000000000000000000000000111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111110000011 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000,000000 ;                ;
; ROM            ; 00000110000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111110000011110000000 ;                ;
; ROM            ; 00000000000000000000000000000001111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111100000 ;                ;
; ROM            ; 01111100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000,00000 ;                ;
; ROM            ; 00000011000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111110000011110000000 ;                ;
; ROM            ; 00000000000000000000000000000001111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111100 ;                ;
; ROM            ; 00011111000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000,0000 ;                ;
; ROM            ; 00000011100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111100000111100000000 ;                ;
; ROM            ; 00000000000000000000000000000011111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 00000011111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000,000 ;                ;
; ROM            ; 00000001100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111100000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11100000111110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000,00 ;                ;
; ROM            ; 00000001110000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111000001111000000000 ;                ;
; ROM            ; 00000000000000000000000000000011110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111000001111100000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000,0 ;                ;
; ROM            ; 00000000110000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111000001110000000000 ;                ;
; ROM            ; 00000000000000000000000011111011110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001111000001111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011110000011110000000000 ;                ;
; ROM            ; 00000000000000000000000111111111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001110000011111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,0000000011000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011110000011110000000000 ;                ;
; ROM            ; 00000000000000000000001111110111110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011110000011110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,000000001100000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011110000011100000000000 ;                ;
; ROM            ; 00000000000000000001111111100001100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111100000111100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00,00000001110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011100000111100000000000 ;                ;
; ROM            ; 00000000000000111111111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111000001111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000,0000000110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011100000111100000000000 ;                ;
; ROM            ; 00000000000000011111110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111000001110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000,000000011000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011100000111000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000,00000011100000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111100001111000000000000 ;                ;
; ROM            ; 00000000000000001110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011100000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000,0000001100000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001111000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000,000000110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001110000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111000001100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000,00000011000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001110000000000000 ;                ;
; ROM            ; 00000000000000001111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000,0000011000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001110000000000000 ;                ;
; ROM            ; 00000000000000111111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011111111111111111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000,000001100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001110000000000000 ;                ;
; ROM            ; 00000000000111111111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011111111001111111111111111111111110111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00001100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000001110000000000000 ;                ;
; ROM            ; 00000000001111111110001111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111111111111110000011100000000111111110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,0000110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000011110000000000000 ;                ;
; ROM            ; 00000000011111110000001111111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111111111111000000000000000000001111111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,000111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000011110000000000000 ;                ;
; ROM            ; 00000000111111000000001110001111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111110000000000000000000000000000000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000,00011000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000011110000000000000 ;                ;
; ROM            ; 00000001111110000000001110000011100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111100000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000,0001100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000011110000000000000 ;                ;
; ROM            ; 00000001111110000000001110000001111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011111000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000,000110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000011111000000000000 ;                ;
; ROM            ; 00000011111100000000000111000000111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111111111111111000000000000000000000000000000000000000000111100 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000,00010000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000011111100000000000 ;                ;
; ROM            ; 00000111111000000000000011100000000001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111111111111111110000000000000000000000000000000000000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000001111111000001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000,0001000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000011111100000000000 ;                ;
; ROM            ; 00001111110000000000000001100000000000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111100001111111000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11100000000000000000000000000000000111111111111111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000,000100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000011111110000000000 ;                ;
; ROM            ; 00011111100000000000000000110000000011111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000000000000110000000000000000001 ;                ;
; ROM            ; 11111100000000001110000001111000000011101111111111111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000,00010000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000011110111000000000 ;                ;
; ROM            ; 01111111100000000000000000011000000111111110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111100000000000000000000000000000000000000011111111000000000000000 ;                ;
; ROM            ; 00011111100000000111110111111110000001110000000000001110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000,0000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000001110011100000000 ;                ;
; ROM            ; 01111110000000000000000000001100000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011100000000000000000000000000000000000000001111011110000000000000 ;                ;
; ROM            ; 00000001111000000111111111111111100000111000000000000011100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000001110011110000000 ;                ;
; ROM            ; 01111000000000000000000000000110000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000000001110000111000000000000 ;                ;
; ROM            ; 00000000111000000011101111110001111000011100000000000000111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001000001110001110000000 ;                ;
; ROM            ; 11111000000000000000000000000011001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000000000111000011100000000000 ;                ;
; ROM            ; 00000000111100000001100000000000011111101110000000000000001110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001000001110000111000001 ;                ;
; ROM            ; 11110000000000000000000000000001111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011111111110000000000000000000000000000000001111100111100001110000000000 ;                ;
; ROM            ; 00000000011100000001110000000000000111111111000000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001000001110000011100001 ;                ;
; ROM            ; 11100000000000000000000000000000111110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111111111110000000000000000000000000000000011111111111100001110000000000 ;                ;
; ROM            ; 00000000011110000000111000000000000000011111000000000000000001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000,00000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001110000001110001 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001111100000000000000000000000000000000000000011111111111110001111000000000 ;                ;
; ROM            ; 00000000001110000000011100000000000000000111100000000000000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000,0000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001110000000111011 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011111000000000000000000000000000000000000000001110000000000001111000000000 ;                ;
; ROM            ; 00000000000111000000001110000000000000000000000000000000000000000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000,000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000011111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011110000000000000000000000000000000000000000000111000000000001111000000000 ;                ;
; ROM            ; 00000000000011100000111110000000000000000000000000000000000000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000,00000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000001111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011110000000000000000000000000000000000000000000011100000000001111100000000 ;                ;
; ROM            ; 00000000000001111111111110000000000000000000000000000000000000000000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000,0000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000000111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001110000000000000000000000000000000000000000000001110000000000111100000000 ;                ;
; ROM            ; 00000000000000011111111000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000,000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000000011 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001110000000000000000000000000000000000000000000000111000000000111100000000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000,00000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000000000000000000000000000000000000000000000011100000000111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000,0000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000000000000000000000000000000000000000000000011110000000111100000000 ;                ;
; ROM            ; 11111000000000000000000000000000000000000000000000000000000000000000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011100000000000000000000000000000000000000000000011110000000111100000000 ;                ;
; ROM            ; 11111100000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011110000000000000000000000000000000000000000000111110000000111110000000 ;                ;
; ROM            ; 01101110000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001110000000000000000000000000000000000000000111111110000000011111111110 ;                ;
; ROM            ; 00111111000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000,000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111000000000000000000000000000000000000000111111110000000001111111111 ;                ;
; ROM            ; 00011111100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000,00000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011100000000000000000000000000000000000000111100000000000000000000011 ;                ;
; ROM            ; 10000011100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000110000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000,0000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001111000000000000000000000000000000000000011100000000000000000000011 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000,000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000001110000000000000000000111 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000,00000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111000000000000000000000000000000000001111000000000000000000111 ;                ;
; ROM            ; 10000000000000000000000000001111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001100000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000,0000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000000000000000000000000000111000000000000000000111 ;                ;
; ROM            ; 00000000000011111100000000000111111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000,000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000000000000000000000000000011100000000000000000011 ;                ;
; ROM            ; 10000000000001111111000000000011001110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000,00000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000001110000000000000000001 ;                ;
; ROM            ; 11000000000000111011110000000001110111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000000000000000000000000000000111000000000000000000 ;                ;
; ROM            ; 11100000000000011110111100000000111111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000011111100000000000111100000000000000000 ;                ;
; ROM            ; 01110000000000000111100111100000001111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000,00000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001110000000000000011111111000000000011100000000000000000 ;                ;
; ROM            ; 00111000000000000001111001110000000011110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001110000111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111011111000000011110011110000000001110000000000000000 ;                ;
; ROM            ; 00011100000000000000011110011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000,000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001110000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111111111000001110000111100000000111000000001111100 ;                ;
; ROM            ; 00001110000000000000000111111110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000,00000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001110000001111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111110111111001111000001111111111111100000011111111 ;                ;
; ROM            ; 00000111000000000000000011111110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000,0000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111000000111000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011110000011111111000000011111111111100000011110001 ;                ;
; ROM            ; 11000011100000000000000000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000,000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111111000111000000001110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011110000000000011111111000000011110000 ;                ;
; ROM            ; 01110001111000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000,00000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111111110011100000000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00111000111100000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100111101110000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00011110011110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001110011111111000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111000 ;                ;
; ROM            ; 00000111001111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000111000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111000111111100000000111100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011100 ;                ;
; ROM            ; 00000011111111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111100011111111000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011100 ;                ;
; ROM            ; 00000000011111000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111100001111011100000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111100000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011111100001111101110000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111111000000000001111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111000000111100111000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111011100000000000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000,000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111000000111100111000000000011100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011100110000000011111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000,00000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011100000011110011100000000001100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011110011100000011111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000001110000001111001110000000000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001110001110000011111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000001110000000111000111000000000011 ;                ;
; ROM            ; 10000000000000000001111100000000000000000000000000000000000000111000111000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000,00000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000111000001111100011100000000001 ;                ;
; ROM            ; 11000000000000000001111111000000000000000000000000000000000000011100001110000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000,0000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000111100001111100001110000000001 ;                ;
; ROM            ; 11000000000000000001110011100000111110000000000000000000000000001110000111000011 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000011111111111100000111000000000 ;                ;
; ROM            ; 11100000000000000001111001110001111111100000000000000000000000001111000011100011 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01110000000000000000000000000000000000000000000000011111111111000000011000000000 ;                ;
; ROM            ; 01110000000000000000111000111111111000111000000000000000000000000111000001111001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00110000000000000000000000000000000000000000000000011111111110000000011100000000 ;                ;
; ROM            ; 00011100000000000000111000001111110000011100111000000000000000000011100000011100 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111000000000000000000000000000000000000000000000001111110000000000011110000000 ;                ;
; ROM            ; 00001110000000000000011100000111100000001110111111100000000000000011110000000111 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000,00000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011000000000000000000000000000000000000000000000000111000000000000011110000000 ;                ;
; ROM            ; 00000111000000000000011100000000000000000111111011111111000000000011110000000011 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000,0000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001100000000000000000000000000000000000000000000000000000000000000011110000000 ;                ;
; ROM            ; 00000001110000000000001110000000000000000011111000001111111111000111110000000000 ;                ;
; ROM            ; 11110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001110000000000000000000000000000000000000000000000000000000000000011110000000 ;                ;
; ROM            ; 00000000111000000000001110000000000000000000111100000000111111111111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000,00000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000110000000000000000000000000000000000000000000000000000000000000011110000000 ;                ;
; ROM            ; 00000000001100000000000111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000,0000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000111000000000000000000000000000000000000000000000000000000000000001110000000 ;                ;
; ROM            ; 00000000000110000000000111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011100000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000111000000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000,00 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001100000000000000000000000000000000000000000000000000000000000000111100000 ;                ;
; ROM            ; 00000000000111100000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000,0 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001110000000000000000000000000000000000000000000000000000000000000111100000 ;                ;
; ROM            ; 00000000000111100000000011100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000000000000000000000000000000000000000000000000000000000000111100000 ;                ;
; ROM            ; 00000000000111100000000011110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; ,0000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000001111000000000011110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0,000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000011100000000000000000000000000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000001111000000000001110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000111000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00,00000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001110000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000011111000000000000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111111000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000,0000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000110000000000000000000000000000000000000000000000000000000000000110000 ;                ;
; ROM            ; 00000000011110000000000000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111011100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000,000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011000000000000000000000000000000000000000000000000000000000000011000 ;                ;
; ROM            ; 00000011011110000000000000111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011101111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000,00000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011100000000000000000000000000000000000000000000000000000000000001100 ;                ;
; ROM            ; 00001111111110000000000000011100000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11111110000000000001110011110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000,0000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001110000000000000000000000000000000000000000000000000000000000000110 ;                ;
; ROM            ; 00001111111110000000000000011100000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 11111111100000000000111000111111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000,000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000110000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 00011111000000000000111111111100000000000000000000000000000000000000000000001111 ;                ;
; ROM            ; 11100001110000000000011100001111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000,00000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11011111000000000001111111111100000000000000000000000000000000000000000000111111 ;                ;
; ROM            ; 00000000011100000000001110000011111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000,0000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11111110000000000001111000000000000000000000000000000000000000000000000000111100 ;                ;
; ROM            ; 00000000001110000000000111100000011110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000,000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111100000000000000110000000000000000000000000000000000000000000000000001111000 ;                ;
; ROM            ; 00000000000111000000000001110000000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000,00000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111000000000000000000000000000000000111100000000000111111000 ;                ;
; ROM            ; 00000000000011100000000000111100000001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 01110000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000,0000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111000000000000000000000000000000001111111111111111111110000 ;                ;
; ROM            ; 00000000000001110000000000001111000000111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00111000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000,000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000000000000000000000000000111011111111111110000000 ;                ;
; ROM            ; 00000000000000111000000000000011110000001111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001100000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000,00000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011111000000000000000000000000000000000111100011111000000000000 ;                ;
; ROM            ; 00000000000000011100000000000000111000000011100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000111000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000,0000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111111000000000000000000000000000000000011100000000000000000000 ;                ;
; ROM            ; 00000000000000001110000000000000011110000001111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011100000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000,000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111111000000000000000000000000000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000111000000000000000111100000011110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001110000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000,00000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011111100000000000000000000000000000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000000000000001111000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111000011000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000,0000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000000000011110000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000001100001100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000,000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000000111110000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000000000111000000011110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111000110000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000,00000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011110000000000000000000000000000000000001111110000000000000000000 ;                ;
; ROM            ; 00111110000000000000000111100000000000000011100000001111110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000011100011100000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000,0000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001110000000000000000000000000000000000001111100000000000000000000 ;                ;
; ROM            ; 00011111000000000000000001111000000000000001110000000001111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000001110001110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000,000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000001111000000000000000000000 ;                ;
; ROM            ; 00011111100000000000000000011110000000001111111000000000011111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111000011000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000,00000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111000000000000000000000000000000000001111000000000000000000000 ;                ;
; ROM            ; 00001101111000000000000000000111100000001111111000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011100001100000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000,0000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000011111000000000000000000000000000000000011111000000000000000000000 ;                ;
; ROM            ; 00000110011100000000000000000001111000001111111000000000000001110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000110000110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000,000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000011111111111111000000000000000000000000000000000011110000000000000000000000 ;                ;
; ROM            ; 00000011101110000000000000000000011110000111000000000000000000111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011100011000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000,00000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000001111111111110000000000000000000000000000000000111110000000000000000000000 ;                ;
; ROM            ; 00000001110111000000000000000000000111100111100000000000000000111100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110001110000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000,0000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000111111111100000000000000000000000000000000000111110000000000000000000000 ;                ;
; ROM            ; 00000000111011100000000000000000000001110011110000000000000000011110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000,000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111110000000000000000000000000000000000001111100000000000000000000000 ;                ;
; ROM            ; 00000000011111110000000000000000000000111001111000000000000000001111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011100011100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000,00000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000111110000000000000000000000011111100011111000000000000000000000000 ;                ;
; ROM            ; 00000000000111110000000000000000000000011100011100000000000000000111100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000,0000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000001111100000000000000000011111111111111111000000000000000000000000 ;                ;
; ROM            ; 00000000000001111000000000000000000000001110001110000000000000000011110000000000 ;                ;
; ROM            ; 00000011110000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000011000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000,000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001111000000000000001111111111111111110000000000000000000000000 ;                ;
; ROM            ; 00000000000000011100000000000000000000000111000111000000000000000001111000000000 ;                ;
; ROM            ; 00000011111110000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011100001100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000,00000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111110000011111111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100011100000000000000000111100000000 ;                ;
; ROM            ; 00000001111111110000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000110000110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000,0000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011111111111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100001110000000000000000011111000000 ;                ;
; ROM            ; 00000000111000111100000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011000011100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000,000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111100000000000000000000000000000000000000011111 ;                ;
; ROM            ; 11110000000000000000000000000000000000000001110000111000000000000000000111110000 ;                ;
; ROM            ; 00000000111100001111000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001110001110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000,00000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001111111111111 ;                ;
; ROM            ; 11111111111000000000000000000000000000000001111000011100000000000000000001111100 ;                ;
; ROM            ; 00000000011110000011110000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000,0000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111111111111111 ;                ;
; ROM            ; 11111111111111110000000000000000000000000000111000000111000000000000000000011111 ;                ;
; ROM            ; 00000000001111000000111110000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011100011100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000,000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111111110000000000000000000000001111111111110000000 ;                ;
; ROM            ; 00000000111111111110000000000000000000000000111100000011100000000000000000000111 ;                ;
; ROM            ; 11000000000111100000001111100000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001110001110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000,00000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111100111110000000000000000000111111111100000000000 ;                ;
; ROM            ; 00000000000000011111110000000000000000000000111100000001110000000000000000000001 ;                ;
; ROM            ; 11100000000011110000000001111000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000,0000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011100000001111110000000000001111111111100000000000000 ;                ;
; ROM            ; 00000000000000000011111110000000000000000000011100000000111000000000000000000000 ;                ;
; ROM            ; 11110000000001111000000000011111100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011100011100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000,000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011110000000001111111111111111111111100000000000000000 ;                ;
; ROM            ; 00000000000000000000001111100000000000000000011110000000011100000000000000000000 ;                ;
; ROM            ; 00111000000000111000000000000111111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001110000110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000,00000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001110000000000001111111111111111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011111000000000000000001110000000000110000000000000000000 ;                ;
; ROM            ; 00011110000000011100000000000000111111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111000011000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000,0000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000001111000000000000000111111001000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011110000000000000001111000000000011100000000000000000 ;                ;
; ROM            ; 00001111000000001111000000000000000011110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100001100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000,000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111100000000000000111001111100001110000000000000000 ;                ;
; ROM            ; 00000111100000000111100000000000000001111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001110000110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000,00000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011100000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001110000000000000011111111111100111000000000000000 ;                ;
; ROM            ; 00000001111000000011110000000000000000111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111000011000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000,0000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000001111110001110011100000000000000 ;                ;
; ROM            ; 00000000111110000001110000000000000000011100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011100001100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000,000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001110000000000000001000000011101110000000000000 ;                ;
; ROM            ; 00000000001111100000111000000000000000011110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001110000110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000,00000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111000000000000000000000001111110000000000000 ;                ;
; ROM            ; 00000000000011111111111100000000000000001110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111000011000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000,0000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011100000000000000000000000011111000000000000 ;                ;
; ROM            ; 00000000000000111111111110000000000000001111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100001100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000,000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001110000000000000000000000000111000000000000 ;                ;
; ROM            ; 00000000000000000111111110000000000000000111100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001110000110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000,00000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000011000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000,0000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011111100000111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100001100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000,000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111111110111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001110000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001110000110000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000,00000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011111111111111111110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000001111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111000011000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000,0000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111000111111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011111110000000000000000001111100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011100001100000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000,000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111111100000111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000011100000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111111111110000000000011111111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001110000110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000,00000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111111111111110000111111111 ;                ;
; ROM            ; 10000000000000000000000000000000000000000000000000111000011000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000,0000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111100000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011111111111110111111001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000000011100001100000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000,000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011110000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011110000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001111111111100000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000000001110000110000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000,00000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000001110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011111110000 ;                ;
; ROM            ; 01110000000000000000000000000000000000000000000000000111000111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000,0000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000011110000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111110000 ;                ;
; ROM            ; 00111100000000000000000000000000000000000000000000000011000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000,000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000001111000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000100000 ;                ;
; ROM            ; 00011111111111000000000000000000000000000000000000000001100001110000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000,00000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000001110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000111111111111100000000000000000000000000000000000000110000111000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000,0000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000011000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000011110000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000111111111000000000000000000000000000000000000111000011100000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000,000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000001100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111100000000000000000000000000000000000011100001110000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000,00000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000001111000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000000000001110000111000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000,0000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000011000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000000000000111000011100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000,000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000001100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000011110000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000111110000000000000000000000000000000000000011100001100000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000,00000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000001111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000000000000000000000000000000000000001110000110000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000,0000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000111100000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000111100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000011110000000000000000000000000000000000000000110000011000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000,000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000011111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000011100000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000001110000000000000000000000000000000000000000111000011100000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000,00000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000011000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000001111000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111000000000000000000000000000000000000000011100001110000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000,0000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000001100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000001111000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000011110000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000111100000000000000000000000000000000000000001110000111000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000,000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000011100000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000001111000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000011110000000000000000000000000000000000000000111000011100000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000,00000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000011 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000001111000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000111100000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111111000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000001110000000000000000000000000000000000000000011100001110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000,0000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000001 ;                ;
; ROM            ; 11000000000000000000000000000000000000000000000111100000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000011110000000000000000000 ;                ;
; ROM            ; 00000000000000000000001111111111111100000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000000000000000000000000000000000000000001100000110000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000,000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 11100000000000000000000000000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000001111000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111000011111111100000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000111100000000000000000000000000000000000000001110000011000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000,00 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00110000000000000000000000000000000000000000000011110000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000111100000000000000000 ;                ;
; ROM            ; 00000000000000000000000111100000001111111000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000000000000000000000000000000000111000011100 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000,0 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00011000000000000000000000000000000000000000000001111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000011100000000000000000 ;                ;
; ROM            ; 00000000000000000000000011110000000000111111000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000001111000000000000000000000000000000000000000011100001110 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000, ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00001100000000000000000000000000000000000000000000111000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000111000000000001111110000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000011100000000000000000000000000000000000000001110000111 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
; ROM            ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                ;
;                ; )                                                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                         ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=USB_Clock_PLL ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                      ;
; LOCK_LOW                      ; 1                               ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                      ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                      ;
; BANDWIDTH                     ; 0                               ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 8021                            ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 6                               ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1562500                         ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 25                              ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                      ;
; VCO_MIN                       ; 0                               ; Untyped                                                      ;
; VCO_MAX                       ; 0                               ; Untyped                                                      ;
; VCO_CENTER                    ; 0                               ; Untyped                                                      ;
; PFD_MIN                       ; 0                               ; Untyped                                                      ;
; PFD_MAX                       ; 0                               ; Untyped                                                      ;
; M_INITIAL                     ; 0                               ; Untyped                                                      ;
; M                             ; 0                               ; Untyped                                                      ;
; N                             ; 1                               ; Untyped                                                      ;
; M2                            ; 1                               ; Untyped                                                      ;
; N2                            ; 1                               ; Untyped                                                      ;
; SS                            ; 1                               ; Untyped                                                      ;
; C0_HIGH                       ; 0                               ; Untyped                                                      ;
; C1_HIGH                       ; 0                               ; Untyped                                                      ;
; C2_HIGH                       ; 0                               ; Untyped                                                      ;
; C3_HIGH                       ; 0                               ; Untyped                                                      ;
; C4_HIGH                       ; 0                               ; Untyped                                                      ;
; C5_HIGH                       ; 0                               ; Untyped                                                      ;
; C6_HIGH                       ; 0                               ; Untyped                                                      ;
; C7_HIGH                       ; 0                               ; Untyped                                                      ;
; C8_HIGH                       ; 0                               ; Untyped                                                      ;
; C9_HIGH                       ; 0                               ; Untyped                                                      ;
; C0_LOW                        ; 0                               ; Untyped                                                      ;
; C1_LOW                        ; 0                               ; Untyped                                                      ;
; C2_LOW                        ; 0                               ; Untyped                                                      ;
; C3_LOW                        ; 0                               ; Untyped                                                      ;
; C4_LOW                        ; 0                               ; Untyped                                                      ;
; C5_LOW                        ; 0                               ; Untyped                                                      ;
; C6_LOW                        ; 0                               ; Untyped                                                      ;
; C7_LOW                        ; 0                               ; Untyped                                                      ;
; C8_LOW                        ; 0                               ; Untyped                                                      ;
; C9_LOW                        ; 0                               ; Untyped                                                      ;
; C0_INITIAL                    ; 0                               ; Untyped                                                      ;
; C1_INITIAL                    ; 0                               ; Untyped                                                      ;
; C2_INITIAL                    ; 0                               ; Untyped                                                      ;
; C3_INITIAL                    ; 0                               ; Untyped                                                      ;
; C4_INITIAL                    ; 0                               ; Untyped                                                      ;
; C5_INITIAL                    ; 0                               ; Untyped                                                      ;
; C6_INITIAL                    ; 0                               ; Untyped                                                      ;
; C7_INITIAL                    ; 0                               ; Untyped                                                      ;
; C8_INITIAL                    ; 0                               ; Untyped                                                      ;
; C9_INITIAL                    ; 0                               ; Untyped                                                      ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                      ;
; C0_PH                         ; 0                               ; Untyped                                                      ;
; C1_PH                         ; 0                               ; Untyped                                                      ;
; C2_PH                         ; 0                               ; Untyped                                                      ;
; C3_PH                         ; 0                               ; Untyped                                                      ;
; C4_PH                         ; 0                               ; Untyped                                                      ;
; C5_PH                         ; 0                               ; Untyped                                                      ;
; C6_PH                         ; 0                               ; Untyped                                                      ;
; C7_PH                         ; 0                               ; Untyped                                                      ;
; C8_PH                         ; 0                               ; Untyped                                                      ;
; C9_PH                         ; 0                               ; Untyped                                                      ;
; L0_HIGH                       ; 1                               ; Untyped                                                      ;
; L1_HIGH                       ; 1                               ; Untyped                                                      ;
; G0_HIGH                       ; 1                               ; Untyped                                                      ;
; G1_HIGH                       ; 1                               ; Untyped                                                      ;
; G2_HIGH                       ; 1                               ; Untyped                                                      ;
; G3_HIGH                       ; 1                               ; Untyped                                                      ;
; E0_HIGH                       ; 1                               ; Untyped                                                      ;
; E1_HIGH                       ; 1                               ; Untyped                                                      ;
; E2_HIGH                       ; 1                               ; Untyped                                                      ;
; E3_HIGH                       ; 1                               ; Untyped                                                      ;
; L0_LOW                        ; 1                               ; Untyped                                                      ;
; L1_LOW                        ; 1                               ; Untyped                                                      ;
; G0_LOW                        ; 1                               ; Untyped                                                      ;
; G1_LOW                        ; 1                               ; Untyped                                                      ;
; G2_LOW                        ; 1                               ; Untyped                                                      ;
; G3_LOW                        ; 1                               ; Untyped                                                      ;
; E0_LOW                        ; 1                               ; Untyped                                                      ;
; E1_LOW                        ; 1                               ; Untyped                                                      ;
; E2_LOW                        ; 1                               ; Untyped                                                      ;
; E3_LOW                        ; 1                               ; Untyped                                                      ;
; L0_INITIAL                    ; 1                               ; Untyped                                                      ;
; L1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G0_INITIAL                    ; 1                               ; Untyped                                                      ;
; G1_INITIAL                    ; 1                               ; Untyped                                                      ;
; G2_INITIAL                    ; 1                               ; Untyped                                                      ;
; G3_INITIAL                    ; 1                               ; Untyped                                                      ;
; E0_INITIAL                    ; 1                               ; Untyped                                                      ;
; E1_INITIAL                    ; 1                               ; Untyped                                                      ;
; E2_INITIAL                    ; 1                               ; Untyped                                                      ;
; E3_INITIAL                    ; 1                               ; Untyped                                                      ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                      ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                      ;
; L0_PH                         ; 0                               ; Untyped                                                      ;
; L1_PH                         ; 0                               ; Untyped                                                      ;
; G0_PH                         ; 0                               ; Untyped                                                      ;
; G1_PH                         ; 0                               ; Untyped                                                      ;
; G2_PH                         ; 0                               ; Untyped                                                      ;
; G3_PH                         ; 0                               ; Untyped                                                      ;
; E0_PH                         ; 0                               ; Untyped                                                      ;
; E1_PH                         ; 0                               ; Untyped                                                      ;
; E2_PH                         ; 0                               ; Untyped                                                      ;
; E3_PH                         ; 0                               ; Untyped                                                      ;
; M_PH                          ; 0                               ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                      ;
; CBXI_PARAMETER                ; USB_Clock_PLL_altpll            ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                               ;
+-------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                      ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                   ;
; WIDTH_A                            ; 16                    ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 14                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 10094                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                   ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; INIT_FILE                          ; mono_coin_hex_rom.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_l2d1       ; Untyped                                                                   ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 50795                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; mono_win_hex_rom.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_80d1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                          ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                       ;
; WIDTH_A                            ; 16                        ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 17196                     ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                       ;
; WIDTH_B                            ; 1                         ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                       ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                       ;
; INIT_FILE                          ; mono_gameover_hex_rom.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_dgd1           ; Untyped                                                                       ;
+------------------------------------+---------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                               ;
; LPM_WIDTHD             ; 5              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score:my_score|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 15           ; Untyped                  ;
; LPM_WIDTHB                                     ; 15           ; Untyped                  ;
; LPM_WIDTHP                                     ; 30           ; Untyped                  ;
; LPM_WIDTHR                                     ; 30           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 15           ; Untyped                  ;
; LPM_WIDTHB                                     ; 15           ; Untyped                  ;
; LPM_WIDTHP                                     ; 30           ; Untyped                  ;
; LPM_WIDTHR                                     ; 30           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 15           ; Untyped                  ;
; LPM_WIDTHB                                     ; 15           ; Untyped                  ;
; LPM_WIDTHP                                     ; 30           ; Untyped                  ;
; LPM_WIDTHR                                     ; 30           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:my_background|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                  ;
; LPM_WIDTHB                                     ; 11           ; Untyped                  ;
; LPM_WIDTHP                                     ; 22           ; Untyped                  ;
; LPM_WIDTHR                                     ; 22           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 10094                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 50795                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 17196                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                  ;
+---------------------------------------+-----------------------------------------+
; Name                                  ; Value                                   ;
+---------------------------------------+-----------------------------------------+
; Number of entity instances            ; 6                                       ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 15                                      ;
;     -- LPM_WIDTHB                     ; 15                                      ;
;     -- LPM_WIDTHP                     ; 30                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 11                                      ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 22                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 15                                      ;
;     -- LPM_WIDTHB                     ; 15                                      ;
;     -- LPM_WIDTHP                     ; 30                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                                      ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 22                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                      ;
;     -- LPM_WIDTHB                     ; 15                                      ;
;     -- LPM_WIDTHP                     ; 30                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; background:my_background|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                      ;
;     -- LPM_WIDTHB                     ; 11                                      ;
;     -- LPM_WIDTHP                     ; 22                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
+---------------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst"                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (15 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst"                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst"                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C"                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "ACK[2..1]" have no fanouts ;
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected              ;
; scandataout        ; Output ; Info     ; Explicitly unconnected              ;
; areset             ; Input  ; Info     ; Stuck at GND                        ;
; locked             ; Output ; Info     ; Explicitly unconnected              ;
; phasedone          ; Output ; Info     ; Explicitly unconnected              ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                        ;
+--------------------+--------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:m_lab8_soc" ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 209                         ;
; cycloneiii_ff         ; 2236                        ;
;     CLR               ; 638                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 616                         ;
;     ENA CLR           ; 449                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 76                          ;
;     SCLR              ; 34                          ;
;     SLD               ; 11                          ;
;     plain             ; 247                         ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 11584                       ;
;     arith             ; 695                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 363                         ;
;         3 data inputs ; 329                         ;
;     normal            ; 10889                       ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 754                         ;
;         3 data inputs ; 1607                        ;
;         4 data inputs ; 8398                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 336                         ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 10.52                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon May 04 09:43:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file final_top.sv
    Info (12023): Found entity 1: final_top File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sound_top.v
    Info (12023): Found entity 1: Sound_Top File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file usb_clock_pll.v
    Info (12023): Found entity 1: USB_Clock_PLL File: D:/0Xinyi/final/ECE385_FinalProject/final/USB_Clock_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file i2c_protocol.v
    Info (12023): Found entity 1: I2C_Protocol File: D:/0Xinyi/final/ECE385_FinalProject/final/I2C_Protocol.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file sprites_rom.sv
    Info (12023): Found entity 1: digits_rom File: D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv Line: 1
    Info (12023): Found entity 2: stickman_rom File: D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv Line: 187
    Info (12023): Found entity 3: cover_rom File: D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv Line: 941
Info (12021): Found 1 design units, including 1 entities, in source file score.sv
    Info (12023): Found entity 1: score File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file background.sv
    Info (12023): Found entity 1: background File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file game_logic.sv
    Info (12023): Found entity 1: game_logic File: D:/0Xinyi/final/ECE385_FinalProject/final/game_logic.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file stickman.sv
    Info (12023): Found entity 1: stickman File: D:/0Xinyi/final/ECE385_FinalProject/final/stickman.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v
    Info (12023): Found entity 1: lab8_soc File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab8_soc_irq_mapper File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_003 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_002 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_001 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab8_soc_sysid_qsys_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
    Info (12023): Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab8_soc_sdram_pll_stdsync_sv6 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab8_soc_sdram_pll_altpll_lqa2 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab8_soc_sdram_pll File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v
    Info (12023): Found entity 1: lab8_soc_sdram_input_efifo_module File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab8_soc_sdram File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_data File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_cs File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_address File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab8_soc_onchip_memory2_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab8_soc_nios2_gen2_0_cpu File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v
    Info (12023): Found entity 1: lab8_soc_keycode File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab8_soc_jtag_uart_0_scfifo_w File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab8_soc_jtag_uart_0_scfifo_r File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab8_soc_jtag_uart_0 File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: D:/0Xinyi/final/ECE385_FinalProject/final/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: D:/0Xinyi/final/ECE385_FinalProject/final/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: D:/0Xinyi/final/ECE385_FinalProject/final/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/0Xinyi/final/ECE385_FinalProject/final/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/0Xinyi/final/ECE385_FinalProject/final/Color_Mapper.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: D:/0Xinyi/final/ECE385_FinalProject/final/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_coin.v
    Info (12023): Found entity 1: SoundROM_coin File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_coin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_win.v
    Info (12023): Found entity 1: SoundROM_win File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_win.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file soundrom_gameover.v
    Info (12023): Found entity 1: SoundROM_gameover File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_gameover.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Sound_Top.v(42): created implicit net for "ACK" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 42
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 682
Info (12127): Elaborating entity "final_top" for the top level hierarchy
Warning (10034): Output port "LEDR[17..3]" at final_top.sv(42) has no driver File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 91
Info (12128): Elaborating entity "lab8_soc" for hierarchy "lab8_soc:m_lab8_soc" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 115
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 134
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_w" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/0Xinyi/final/ECE385_FinalProject/final/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_r" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_keycode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_keycode:keycode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 145
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 174
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_onchip_memory2_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab8_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf
    Info (12023): Found entity 1: altsyncram_sqg1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_sqg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sqg1" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_otg_hpi_address" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_address:otg_hpi_address" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 199
Info (12128): Elaborating entity "lab8_soc_otg_hpi_cs" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 210
Info (12128): Elaborating entity "lab8_soc_otg_hpi_data" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_otg_hpi_data:otg_hpi_data" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 222
Info (12128): Elaborating entity "lab8_soc_sdram" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 278
Info (12128): Elaborating entity "lab8_soc_sdram_input_efifo_module" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab8_soc_sdram_pll" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 302
Info (12128): Elaborating entity "lab8_soc_sdram_pll_stdsync_sv6" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab8_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab8_soc_sdram_pll_altpll_lqa2" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab8_soc_sysid_qsys_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_sysid_qsys_0:sysid_qsys_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 309
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 402
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1233
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1361
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1489
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1553
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2018
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2099
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2224
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2849
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2890
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3781
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3797
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3813
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3829
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4094
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4135
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4152
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4175
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4403
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4426
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4726
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4767
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4801
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4932
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab8_soc_irq_mapper" for hierarchy "lab8_soc:m_lab8_soc|lab8_soc_irq_mapper:irq_mapper" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 409
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 472
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_001" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 535
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:m_lab8_soc|altera_reset_controller:rst_controller_002" File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/lab8_soc.v Line: 598
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/vga_clk.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/vga_clk.v Line: 91
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/vga_clk.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: D:/0Xinyi/final/ECE385_FinalProject/final/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 127
Info (12128): Elaborating entity "stickman" for hierarchy "stickman:my_stickman" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 138
Warning (10230): Verilog HDL assignment warning at stickman.sv(131): truncated value with size 32 to match size of target (10) File: D:/0Xinyi/final/ECE385_FinalProject/final/stickman.sv Line: 131
Info (12128): Elaborating entity "stickman_rom" for hierarchy "stickman:my_stickman|stickman_rom:my_stickman_rom" File: D:/0Xinyi/final/ECE385_FinalProject/final/stickman.sv Line: 132
Info (12128): Elaborating entity "background" for hierarchy "background:my_background" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 143
Info (12128): Elaborating entity "score" for hierarchy "score:my_score" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 147
Warning (10230): Verilog HDL assignment warning at score.sv(30): truncated value with size 12 to match size of target (8) File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 30
Warning (10230): Verilog HDL assignment warning at score.sv(52): truncated value with size 32 to match size of target (8) File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 52
Warning (10230): Verilog HDL assignment warning at score.sv(60): truncated value with size 32 to match size of target (8) File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 60
Warning (10230): Verilog HDL assignment warning at score.sv(67): truncated value with size 10 to match size of target (8) File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 67
Info (12128): Elaborating entity "digits_rom" for hierarchy "score:my_score|digits_rom:my_digits" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 72
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 149
Info (10264): Verilog HDL Case Statement information at Color_Mapper.sv(33): all case item expressions in this case statement are onehot File: D:/0Xinyi/final/ECE385_FinalProject/final/Color_Mapper.sv Line: 33
Info (12128): Elaborating entity "cover_rom" for hierarchy "color_mapper:color_instance|cover_rom:my_cover" File: D:/0Xinyi/final/ECE385_FinalProject/final/Color_Mapper.sv Line: 24
Warning (10202): Verilog HDL Declaration warning at sprites_rom.sv(948): vector has more than 2**16 bits File: D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv Line: 948
Warning (10202): Verilog HDL Declaration warning at sprites_rom.sv(950): vector has more than 2**16 bits File: D:/0Xinyi/final/ECE385_FinalProject/final/sprites_rom.sv Line: 950
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:logic_instance" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 154
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 158
Info (12128): Elaborating entity "Sound_Top" for hierarchy "Sound_Top:Sound_Top_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 176
Info (10264): Verilog HDL Case Statement information at Sound_Top.v(55): all case item expressions in this case statement are onehot File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 55
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(108): truncated value with size 32 to match size of target (18) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 108
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(119): truncated value with size 32 to match size of target (18) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 119
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(128): truncated value with size 32 to match size of target (18) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 128
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(144): truncated value with size 32 to match size of target (4) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 144
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(153): truncated value with size 32 to match size of target (5) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 153
Warning (10230): Verilog HDL assignment warning at Sound_Top.v(203): truncated value with size 32 to match size of target (4) File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 203
Warning (10034): Output port "ACK_LEDR" at Sound_Top.v(19) has no driver File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 19
Info (12128): Elaborating entity "I2C_Protocol" for hierarchy "Sound_Top:Sound_Top_inst|I2C_Protocol:I2C" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 42
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14) File: D:/0Xinyi/final/ECE385_FinalProject/final/I2C_Protocol.v Line: 36
Warning (10230): Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5) File: D:/0Xinyi/final/ECE385_FinalProject/final/I2C_Protocol.v Line: 50
Info (12128): Elaborating entity "USB_Clock_PLL" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/USB_Clock_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/USB_Clock_PLL.v Line: 95
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/USB_Clock_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1562500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8021"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=USB_Clock_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v
    Info (12023): Found entity 1: USB_Clock_PLL_altpll File: D:/0Xinyi/final/ECE385_FinalProject/final/db/usb_clock_pll_altpll.v Line: 29
Info (12128): Elaborating entity "USB_Clock_PLL_altpll" for hierarchy "Sound_Top:Sound_Top_inst|USB_Clock_PLL:USB_Clock_PLL_inst|altpll:altpll_component|USB_Clock_PLL_altpll:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SoundROM_coin" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_coin.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_coin.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_coin.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_coin_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10094"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2d1.tdf
    Info (12023): Found entity 1: altsyncram_l2d1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_l2d1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_l2d1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 10094 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_coin_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_coin_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|decode_jsa:rden_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_l2d1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_iob.tdf Line: 22
Info (12128): Elaborating entity "mux_iob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_coin:SoundROM_coin_inst|altsyncram:altsyncram_component|altsyncram_l2d1:auto_generated|mux_iob:mux2" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_l2d1.tdf Line: 43
Info (12128): Elaborating entity "SoundROM_win" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_win.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_win.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_win.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_win_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50795"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80d1.tdf
    Info (12023): Found entity 1: altsyncram_80d1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_80d1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_80d1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 50795 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_win_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_win_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|decode_qsa:rden_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_80d1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pob.tdf
    Info (12023): Found entity 1: mux_pob File: D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_pob.tdf Line: 22
Info (12128): Elaborating entity "mux_pob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_win:SoundROM_win_inst|altsyncram:altsyncram_component|altsyncram_80d1:auto_generated|mux_pob:mux2" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_80d1.tdf Line: 43
Info (12128): Elaborating entity "SoundROM_gameover" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst" File: D:/0Xinyi/final/ECE385_FinalProject/final/Sound_Top.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_gameover.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_gameover.v Line: 84
Info (12133): Instantiated megafunction "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/SoundROM_gameover.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mono_gameover_hex_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "17196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgd1.tdf
    Info (12023): Found entity 1: altsyncram_dgd1 File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_dgd1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dgd1" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated" File: d:/intelfpga_lite_18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 1 out of 17196 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_gameover_hex_rom.mif Line: 1
    Warning (113026): Memory Initialization File Address 0 is not initialized File: D:/0Xinyi/final/ECE385_FinalProject/final/mono_gameover_hex_rom.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: D:/0Xinyi/final/ECE385_FinalProject/final/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|decode_lsa:rden_decode" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_dgd1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: D:/0Xinyi/final/ECE385_FinalProject/final/db/mux_kob.tdf Line: 22
Info (12128): Elaborating entity "mux_kob" for hierarchy "Sound_Top:Sound_Top_inst|SoundROM_gameover:SoundROM_gameover_inst|altsyncram:altsyncram_component|altsyncram_dgd1:auto_generated|mux_kob:mux2" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/altsyncram_dgd1.tdf Line: 43
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.04.09:44:00 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/0Xinyi/final/ECE385_FinalProject/final/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab8_soc:m_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Div5" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Div4" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Div2" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Div0" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Mod0" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score:my_score|Div1" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult5" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult6" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult3" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult4" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult0" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:my_background|Mult1" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
Info (12130): Elaborated megafunction instantiation "score:my_score|lpm_divide:Div5" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 59
Info (12133): Instantiated megafunction "score:my_score|lpm_divide:Div5" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_uim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_07f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/0Xinyi/final/ECE385_FinalProject/final/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/0Xinyi/final/ECE385_FinalProject/final/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "score:my_score|lpm_divide:Div4" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 58
Info (12133): Instantiated megafunction "score:my_score|lpm_divide:Div4" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "score:my_score|lpm_divide:Div0" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 30
Info (12133): Instantiated megafunction "score:my_score|lpm_divide:Div0" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf
    Info (12023): Found entity 1: alt_u_div_37f File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_37f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "score:my_score|lpm_divide:Mod0" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 34
Info (12133): Instantiated megafunction "score:my_score|lpm_divide:Mod0" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_m9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/0Xinyi/final/ECE385_FinalProject/final/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "score:my_score|lpm_divide:Div1" File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 33
Info (12133): Instantiated megafunction "score:my_score|lpm_divide:Div1" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/score.sv Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: D:/0Xinyi/final/ECE385_FinalProject/final/db/lpm_divide_jhm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "background:my_background|lpm_mult:Mult5" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
Info (12133): Instantiated megafunction "background:my_background|lpm_mult:Mult5" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: D:/0Xinyi/final/ECE385_FinalProject/final/db/mult_v5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "background:my_background|lpm_mult:Mult6" File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
Info (12133): Instantiated megafunction "background:my_background|lpm_mult:Mult6" with the following parameter: File: D:/0Xinyi/final/ECE385_FinalProject/final/background.sv Line: 144
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: D:/0Xinyi/final/ECE385_FinalProject/final/db/mult_p5t.tdf Line: 28
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/0Xinyi/final/ECE385_FinalProject/final/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 35
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 41
    Info (17048): Logic cell "score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 46
    Info (17048): Logic cell "score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 51
    Info (17048): Logic cell "score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 56
    Info (17048): Logic cell "score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[0]~8" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 41
    Info (17048): Logic cell "score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 46
    Info (17048): Logic cell "score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 51
    Info (17048): Logic cell "score:my_score|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 61
    Info (17048): Logic cell "score:my_score|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10" File: D:/0Xinyi/final/ECE385_FinalProject/final/db/alt_u_div_a4f.tdf Line: 56
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/0Xinyi/final/ECE385_FinalProject/final/final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 9
    Warning (15610): No output dependent on input pin "OTG_INT" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
    Warning (15610): No output dependent on input pin "SW[17]" File: D:/0Xinyi/final/ECE385_FinalProject/final/final_top.sv Line: 41
Info (21057): Implemented 13397 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 49 bidirectional pins
    Info (21061): Implemented 12871 logic cells
    Info (21064): Implemented 336 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 929 megabytes
    Info: Processing ended: Mon May 04 09:45:36 2020
    Info: Elapsed time: 00:02:03
    Info: Total CPU time (on all processors): 00:02:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/0Xinyi/final/ECE385_FinalProject/final/final.map.smsg.


