Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 21:52:25 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0                34778        0.014        0.000                      0                34778        3.020        0.000                       0                 21542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.082        0.000                      0                34778        0.014        0.000                      0                34778        3.020        0.000                       0                 21542  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 my_dp_formant/phi_func/to_acos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 7.642ns (77.146%)  route 2.264ns (22.854%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, routed)       1.543     5.051    my_dp_formant/phi_func/clk_100mhz_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  my_dp_formant/phi_func/to_acos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.569 f  my_dp_formant/phi_func/to_acos_reg[11]/Q
                         net (fo=1, routed)           0.510     6.079    my_dp_formant/phi_func/acos_calc/Q[10]
    SLICE_X14Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.203 r  my_dp_formant/phi_func/acos_calc/arbr_i_30__0/O
                         net (fo=1, routed)           0.770     6.973    my_dp_formant/phi_func/acos_calc/mult_min/A[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    11.009 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr/PCOUT[47]
                         net (fo=1, routed)           0.002    11.011    my_dp_formant/phi_func/acos_calc/mult_min/arbr_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.529 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr__0/P[6]
                         net (fo=2, routed)           0.973    13.502    my_dp_formant/phi_func/acos_calc/P[0]
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    13.626 r  my_dp_formant/phi_func/acos_calc/acos_out[11]_i_15/O
                         net (fo=1, routed)           0.000    13.626    my_dp_formant_n_159
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.158 r  phi_func/acos_calc/acos_out_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.158    phi_func/acos_calc/acos_out_reg[11]_i_7_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  phi_func/acos_calc/acos_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.272    phi_func/acos_calc/acos_out_reg[11]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  phi_func/acos_calc/acos_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    phi_func/acos_calc/acos_out_reg[11]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  phi_func/acos_calc/acos_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.509    phi_func/acos_calc/acos_out_reg[15]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  phi_func/acos_calc/acos_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.623    my_dp_formant/phi_func/acos_calc/CO[0]
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.957 r  my_dp_formant/phi_func/acos_calc/acos_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.957    my_dp_formant/phi_func/acos_calc/p_0_in[21]
    SLICE_X11Y76         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, routed)       1.426    14.755    my_dp_formant/phi_func/acos_calc/clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/C
                         clock pessimism              0.257    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.038    my_dp_formant/phi_func/acos_calc/acos_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 reordered_flipflops_reg[101][5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart_420_packets_reg[261][5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.553%)  route 0.182ns (49.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, routed)       0.562     1.430    clk_100mhz_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  reordered_flipflops_reg[101][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  reordered_flipflops_reg[101][5]/Q
                         net (fo=1, routed)           0.182     1.753    reordered_flipflops_reg_n_0_[101][5]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  uart_420_packets[261][5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_420_packets[261][5]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  uart_420_packets_reg[261][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, routed)       0.829     1.943    clk_100mhz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  uart_420_packets_reg[261][5]/C
                         clock pessimism             -0.250     1.693    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.784    uart_420_packets_reg[261][5]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y29  my_dp_formant/t_func/cos_mult_1/arbr__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X2Y17  audio_pc_buffer_reg[128][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X2Y17  audio_pc_buffer_reg[128][0]_srl32/CLK



