Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "regbank.v" in library work
Module <regbank> compiled
Module <regfile> compiled
Module <specreg> compiled
Module <flagff> compiled
Module <zerodet> compiled
Module <rgtr8> compiled
Module <dff> compiled
Module <buffer16> compiled
Compiling verilog file "datapath.v" in library work
Module <dec> compiled
Module <datapath> compiled
Module <alu> compiled
Module <ygenmod> compiled
Module <ccgen> compiled
Compiling verilog file "controller.v" in library work
Module <signxtenbuf> compiled
Compiling verilog file "top.v" in library work
Module <controller> compiled
Module <top> compiled
Module <memory> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <memory> in library <work>.

Analyzing hierarchy for module <ccgen> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <flagff> in library <work>.

Analyzing hierarchy for module <specreg> in library <work>.

Analyzing hierarchy for module <regbank> in library <work>.

Analyzing hierarchy for module <ygenmod> in library <work>.

Analyzing hierarchy for module <buffer16> in library <work>.

Analyzing hierarchy for module <signxtenbuf> in library <work>.

Analyzing hierarchy for module <zerodet> in library <work>.

Analyzing hierarchy for module <dec> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <buffer16> in library <work>.

Analyzing hierarchy for module <rgtr8> in library <work>.

Analyzing hierarchy for module <buffer16> in library <work>.

Analyzing hierarchy for module <dff> in library <work>.

Analyzing hierarchy for module <buffer16> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
Module <controller> is correct for synthesis.
 
Analyzing module <datapath> in library <work>.
Module <datapath> is correct for synthesis.
 
Analyzing module <ccgen> in library <work>.
Module <ccgen> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <flagff> in library <work>.
Module <flagff> is correct for synthesis.
 
Analyzing module <zerodet> in library <work>.
Module <zerodet> is correct for synthesis.
 
Analyzing module <specreg> in library <work>.
Module <specreg> is correct for synthesis.
 
Analyzing module <regbank> in library <work>.
Module <regbank> is correct for synthesis.
 
Analyzing module <dec> in library <work>.
Module <dec> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <rgtr8> in library <work>.
Module <rgtr8> is correct for synthesis.
 
Analyzing module <dff> in library <work>.
Module <dff> is correct for synthesis.
 
Analyzing module <ygenmod> in library <work>.
Module <ygenmod> is correct for synthesis.
 
Analyzing module <buffer16> in library <work>.
Module <buffer16> is correct for synthesis.
 
Analyzing module <signxtenbuf> in library <work>.
Module <signxtenbuf> is correct for synthesis.
 
Analyzing module <memory> in library <work>.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:647 - Input <isr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <control<3>> equivalent to <control<19>> has been removed
    Register <control<9>> equivalent to <control<23>> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 27                                             |
    | Inputs             | 5                                              |
    | Outputs            | 18                                             |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <control<24:10>>.
    Found 5-bit register for signal <control<8:4>>.
    Found 3-bit register for signal <control<2:0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
Unit <controller> synthesized.


Synthesizing Unit <memory>.
    Related source file is "top.v".
WARNING:Xst:647 - Input <marval<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <memory> synthesized.


Synthesizing Unit <ccgen>.
    Related source file is "datapath.v".
Unit <ccgen> synthesized.


Synthesizing Unit <alu>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <funsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <z>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <ygenmod>.
    Related source file is "datapath.v".
    Found 16-bit register for signal <y>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ygenmod> synthesized.


Synthesizing Unit <buffer16>.
    Related source file is "regbank.v".
    Found 16-bit tristate buffer for signal <dout>.
    Summary:
	inferred  16 Tristate(s).
Unit <buffer16> synthesized.


Synthesizing Unit <zerodet>.
    Related source file is "regbank.v".
Unit <zerodet> synthesized.


Synthesizing Unit <dec>.
    Related source file is "regbank.v".
Unit <dec> synthesized.


Synthesizing Unit <dff>.
    Related source file is "regbank.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <flagff>.
    Related source file is "regbank.v".
    Found 1-bit register for signal <rc>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rv>.
    Found 1-bit xor2 for signal <rv$xor0000> created at line 104.
    Found 1-bit register for signal <rz>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <flagff> synthesized.


Synthesizing Unit <specreg>.
    Related source file is "regbank.v".
    Found 16-bit register for signal <value>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <specreg> synthesized.


Synthesizing Unit <signxtenbuf>.
    Related source file is "datapath.v".
WARNING:Xst:647 - Input <isr<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <signxtenbuf> synthesized.


Synthesizing Unit <rgtr8>.
    Related source file is "regbank.v".
Unit <rgtr8> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regbank.v".
Unit <regfile> synthesized.


Synthesizing Unit <regbank>.
    Related source file is "regbank.v".
Unit <regbank> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
Unit <datapath> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit single-port RAM                           : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 161
 1-bit register                                        : 155
 16-bit register                                       : 6
# Tristates                                            : 304
 1-bit tristate buffer                                 : 304
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <con/state/FSM> on signal <state[1:18]> with one-hot encoding.
-----------------------------
 State | Encoding
-----------------------------
 00000 | 000000000000000001
 00001 | 000000000000000010
 00010 | 000000000000000100
 00011 | 000000000000001000
 00100 | 000000001000000000
 00101 | 000000010000000000
 00110 | 000000000000010000
 00111 | 000000000000100000
 01000 | 000001000000000000
 01001 | 000000000001000000
 01010 | 000100000000000000
 01011 | 001000000000000000
 01100 | 000010000000000000
 01101 | 000000000100000000
 01110 | 000000100000000000
 01111 | 010000000000000000
 10000 | 000000000010000000
 10001 | 100000000000000000
-----------------------------
WARNING:Xst:1290 - Hierarchical block <con> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dat> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mem> is unconnected in block <top>.
   It will be removed from the design.

Synthesizing (advanced) Unit <top>.
INFO:Xst:3225 - The RAM <mem/Mram_mem> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <mrw>           | high     |
    |     addrA          | connected to signal <marval>        |          |
    |     diA            | connected to signal <mdrval>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dat/marin>     |          |
    |     doB            | connected to signal <memout>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x16-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 269
 Flip-Flops                                            : 269
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit buffer16: 16 internal tristates are replaced by logic (pull-up yes): dout<0>, dout<10>, dout<11>, dout<12>, dout<13>, dout<14>, dout<15>, dout<1>, dout<2>, dout<3>, dout<4>, dout<5>, dout<6>, dout<7>, dout<8>, dout<9>.
WARNING:Xst:2677 - Node <dat/mar/value_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dat/mar/value_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dat/mar/value_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dat/mar/value_15> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <controller> ...

Optimizing unit <ygenmod> ...
WARNING:Xst:2677 - Node <con/control_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <con/control_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <con/control_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 6.
FlipFlop con/control_10 has been replicated 1 time(s)
FlipFlop con/control_12 has been replicated 1 time(s)
FlipFlop con/control_18 has been replicated 1 time(s)
FlipFlop con/control_19 has been replicated 3 time(s)
FlipFlop con/control_20 has been replicated 1 time(s)
FlipFlop con/control_21 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 270
 Flip-Flops                                            : 270

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 322
#      GND                         : 5
#      LUT2                        : 19
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 27
#      LUT4                        : 187
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 15
#      MUXF5                       : 35
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 270
#      FDR_1                       : 20
#      FDRE                        : 224
#      FDRS_1                      : 19
#      FDRSE_1                     : 6
#      FDS_1                       : 1
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      195  out of   3584     5%  
 Number of Slice Flip Flops:            270  out of   7168     3%  
 Number of 4 input LUTs:                250  out of   7168     3%  
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    141     1%  
 Number of BRAMs:                         4  out of     16    25%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 274   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 26.248ns (Maximum Frequency: 38.098MHz)
   Minimum input arrival time before clock: 5.063ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.248ns (frequency: 38.098MHz)
  Total number of paths / destination ports: 103414 / 631
-------------------------------------------------------------------------
Delay:               13.124ns (Levels of Logic = 12)
  Source:            con/control_22 (FF)
  Destination:       dat/flagff0/rz (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: con/control_22 to dat/flagff0/rz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS_1:C->Q          18   0.720   1.443  con/control_22 (con/control_22)
     LUT4:I3->O            1   0.551   0.996  dat/x<0>LogicTrst9 (dat/x<0>LogicTrst9)
     LUT4:I1->O            1   0.551   0.827  dat/x<0>LogicTrst39 (dat/x<0>LogicTrst39)
     LUT4:I3->O            2   0.551   1.072  dat/x<0>LogicTrst188 (dat/x<0>)
     LUT2:I1->O            1   0.551   0.000  dat/alu0/Madd_z_lut<0> (dat/alu0/Madd_z_lut<0>)
     MUXCY:S->O            1   0.500   0.000  dat/alu0/Madd_z_cy<0> (dat/alu0/Madd_z_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  dat/alu0/Madd_z_cy<1> (dat/alu0/Madd_z_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  dat/alu0/Madd_z_cy<2> (dat/alu0/Madd_z_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  dat/alu0/Madd_z_cy<3> (dat/alu0/Madd_z_cy<3>)
     XORCY:CI->O          12   0.904   1.457  dat/alu0/Madd_z_xor<4> (dat/z<4>)
     LUT2_L:I0->LO         1   0.551   0.126  dat/flagff0/zd0/cz_cmp_eq00003 (dat/flagff0/zd0/cz_cmp_eq00003)
     LUT4:I3->O            1   0.551   0.827  dat/flagff0/zd0/cz_cmp_eq000017 (dat/flagff0/zd0/cz_cmp_eq000017)
     LUT4:I3->O            1   0.551   0.000  dat/flagff0/zd0/cz_cmp_eq000088 (dat/flagff0/cz)
     FDRE:D                    0.203          dat/flagff0/rz
    ----------------------------------------
    Total                     13.124ns (6.376ns logic, 6.748ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 270 / 270
-------------------------------------------------------------------------
Offset:              5.063ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       dat/sp/value_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to dat/sp/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           270   0.821   3.216  reset_IBUF (reset_IBUF)
     FDRE:R                    1.026          dat/sp/value_0
    ----------------------------------------
    Total                      5.063ns (1.847ns logic, 3.216ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.39 secs
 
--> 

Total memory usage is 273632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    3 (   0 filtered)

