<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3443" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3443{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3443{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3443{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3443{left:70px;bottom:1084px;}
#t5_3443{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3443{left:274px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3443{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3443{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t9_3443{left:96px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3443{left:96px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tb_3443{left:96px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3443{left:96px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#td_3443{left:96px;bottom:970px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#te_3443{left:96px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3443{left:96px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_3443{left:96px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#th_3443{left:96px;bottom:897px;letter-spacing:-0.15px;word-spacing:-1.49px;}
#ti_3443{left:96px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_3443{left:96px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tk_3443{left:334px;bottom:863px;letter-spacing:-0.09px;}
#tl_3443{left:349px;bottom:863px;letter-spacing:-0.2px;word-spacing:-0.59px;}
#tm_3443{left:70px;bottom:837px;}
#tn_3443{left:96px;bottom:840px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_3443{left:255px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tp_3443{left:96px;bottom:823px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3443{left:96px;bottom:807px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tr_3443{left:96px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#ts_3443{left:96px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3443{left:96px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tu_3443{left:96px;bottom:739px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tv_3443{left:70px;bottom:713px;}
#tw_3443{left:96px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tx_3443{left:230px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#ty_3443{left:96px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3443{left:96px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_3443{left:96px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t11_3443{left:96px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_3443{left:96px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t13_3443{left:96px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#t14_3443{left:96px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3443{left:96px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t16_3443{left:96px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_3443{left:96px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_3443{left:70px;bottom:522px;}
#t19_3443{left:96px;bottom:525px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1a_3443{left:284px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_3443{left:96px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1c_3443{left:96px;bottom:492px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1d_3443{left:96px;bottom:475px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1e_3443{left:70px;bottom:451px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1f_3443{left:70px;bottom:434px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t1g_3443{left:78px;bottom:400px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1h_3443{left:164px;bottom:400px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1i_3443{left:299px;bottom:379px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1j_3443{left:78px;bottom:356px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1k_3443{left:285px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_3443{left:285px;bottom:341px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t1m_3443{left:596px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_3443{left:596px;bottom:341px;letter-spacing:-0.12px;}
#t1o_3443{left:732px;bottom:356px;letter-spacing:-0.12px;}
#t1p_3443{left:732px;bottom:341px;letter-spacing:-0.13px;}
#t1q_3443{left:78px;bottom:316px;letter-spacing:-0.12px;}
#t1r_3443{left:285px;bottom:316px;letter-spacing:-0.13px;}
#t1s_3443{left:596px;bottom:316px;letter-spacing:-0.13px;}
#t1t_3443{left:732px;bottom:316px;letter-spacing:-0.14px;}
#t1u_3443{left:78px;bottom:292px;letter-spacing:-0.11px;}
#t1v_3443{left:285px;bottom:292px;letter-spacing:-0.14px;}
#t1w_3443{left:596px;bottom:292px;letter-spacing:-0.13px;}
#t1x_3443{left:732px;bottom:292px;letter-spacing:-0.13px;}
#t1y_3443{left:78px;bottom:267px;letter-spacing:-0.12px;}
#t1z_3443{left:285px;bottom:267px;letter-spacing:-0.11px;}
#t20_3443{left:596px;bottom:267px;letter-spacing:-0.13px;}
#t21_3443{left:732px;bottom:267px;letter-spacing:-0.13px;}
#t22_3443{left:78px;bottom:243px;letter-spacing:-0.12px;}
#t23_3443{left:285px;bottom:243px;letter-spacing:-0.13px;}
#t24_3443{left:596px;bottom:243px;letter-spacing:-0.13px;}
#t25_3443{left:732px;bottom:243px;letter-spacing:-0.14px;}
#t26_3443{left:78px;bottom:218px;letter-spacing:-0.12px;}
#t27_3443{left:285px;bottom:218px;letter-spacing:-0.13px;}
#t28_3443{left:596px;bottom:218px;letter-spacing:-0.12px;}
#t29_3443{left:732px;bottom:218px;letter-spacing:-0.13px;}
#t2a_3443{left:78px;bottom:194px;letter-spacing:-0.12px;}
#t2b_3443{left:285px;bottom:194px;letter-spacing:-0.13px;}
#t2c_3443{left:596px;bottom:194px;letter-spacing:-0.13px;}
#t2d_3443{left:732px;bottom:194px;letter-spacing:-0.1px;}
#t2e_3443{left:78px;bottom:169px;letter-spacing:-0.15px;}
#t2f_3443{left:78px;bottom:150px;}
#t2g_3443{left:93px;bottom:150px;letter-spacing:-0.11px;}
#t2h_3443{left:580px;bottom:150px;letter-spacing:-0.08px;}
#t2i_3443{left:592px;bottom:150px;letter-spacing:-0.12px;}

.s1_3443{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3443{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3443{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3443{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3443{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3443{font-size:14px;font-family:Arial_b5v;color:#000;}
.s7_3443{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3443{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3443{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3443{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3443{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3443" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3443Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3443" style="-webkit-user-select: none;"><object width="935" height="1210" data="3443/3443.svg" type="image/svg+xml" id="pdf3443" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3443" class="t s1_3443">Vol. 3A </span><span id="t2_3443" class="t s1_3443">12-7 </span>
<span id="t3_3443" class="t s2_3443">MEMORY CACHE CONTROL </span>
<span id="t4_3443" class="t s3_3443">• </span><span id="t5_3443" class="t s4_3443">Write Combining (WC) </span><span id="t6_3443" class="t s5_3443">— System memory locations are not cached (as with uncacheable memory) and </span>
<span id="t7_3443" class="t s5_3443">coherency is not enforced by the processor’s bus coherency protocol. Speculative reads are allowed. Writes </span>
<span id="t8_3443" class="t s5_3443">may be delayed and combined in the write combining buffer (WC buffer) to reduce memory accesses. If the WC </span>
<span id="t9_3443" class="t s5_3443">buffer is partially filled, the writes may be delayed until the next occurrence of a serializing event; such as an </span>
<span id="ta_3443" class="t s5_3443">SFENCE or MFENCE instruction, CPUID or other serializing instruction, a read or write to uncached memory, an </span>
<span id="tb_3443" class="t s5_3443">interrupt occurrence, or an execution of a LOCK instruction (including one with an XACQUIRE or XRELEASE </span>
<span id="tc_3443" class="t s5_3443">prefix). In addition, an execution of the XEND instruction (to end a transactional region) evicts any writes that </span>
<span id="td_3443" class="t s5_3443">were buffered before the corresponding execution of the XBEGIN instruction (to begin the transactional region) </span>
<span id="te_3443" class="t s5_3443">before evicting any writes that were performed inside the transactional region. </span>
<span id="tf_3443" class="t s5_3443">This type of cache-control is appropriate for video frame buffers, where the order of writes is unimportant as </span>
<span id="tg_3443" class="t s5_3443">long as the writes update memory so they can be seen on the graphics display. See Section 12.3.1, “Buffering </span>
<span id="th_3443" class="t s5_3443">of Write Combining Memory Locations,” for more information about caching the WC memory type. This memory </span>
<span id="ti_3443" class="t s5_3443">type is available in the Pentium Pro and Pentium II processors by programming the MTRRs; or in processor </span>
<span id="tj_3443" class="t s5_3443">families starting from the Pentium </span><span id="tk_3443" class="t s6_3443">III </span><span id="tl_3443" class="t s5_3443">processors by programming the MTRRs or by selecting it through the PAT. </span>
<span id="tm_3443" class="t s3_3443">• </span><span id="tn_3443" class="t s4_3443">Write-through (WT) </span><span id="to_3443" class="t s5_3443">— Writes and reads to and from system memory are cached. Reads come from cache </span>
<span id="tp_3443" class="t s5_3443">lines on cache hits; read misses cause cache fills. Speculative reads are allowed. All writes are written to a </span>
<span id="tq_3443" class="t s5_3443">cache line (when possible) and through to system memory. When writing through to memory, invalid cache </span>
<span id="tr_3443" class="t s5_3443">lines are never filled, and valid cache lines are either filled or invalidated. Write combining is allowed. This type </span>
<span id="ts_3443" class="t s5_3443">of cache-control is appropriate for frame buffers or when there are devices on the system bus that access </span>
<span id="tt_3443" class="t s5_3443">system memory, but do not perform snooping of memory accesses. It enforces coherency between caches in </span>
<span id="tu_3443" class="t s5_3443">the processors and system memory. </span>
<span id="tv_3443" class="t s3_3443">• </span><span id="tw_3443" class="t s4_3443">Write-back (WB) </span><span id="tx_3443" class="t s5_3443">— Writes and reads to and from system memory are cached. Reads come from cache lines </span>
<span id="ty_3443" class="t s5_3443">on cache hits; read misses cause cache fills. Speculative reads are allowed. Write misses cause cache line fills </span>
<span id="tz_3443" class="t s5_3443">(in processor families starting with the P6 family processors), and writes are performed entirely in the cache, </span>
<span id="t10_3443" class="t s5_3443">when possible. Write combining is allowed. The write-back memory type reduces bus traffic by eliminating </span>
<span id="t11_3443" class="t s5_3443">many unnecessary writes to system memory. Writes to a cache line are not immediately forwarded to system </span>
<span id="t12_3443" class="t s5_3443">memory; instead, they are accumulated in the cache. The modified cache lines are written to system memory </span>
<span id="t13_3443" class="t s5_3443">later, when a write-back operation is performed. Write-back operations are triggered when cache lines need to </span>
<span id="t14_3443" class="t s5_3443">be deallocated, such as when new cache lines are being allocated in a cache that is already full. They also are </span>
<span id="t15_3443" class="t s5_3443">triggered by the mechanisms used to maintain cache consistency. This type of cache-control provides the best </span>
<span id="t16_3443" class="t s5_3443">performance, but it requires that all devices that access system memory on the system bus be able to snoop </span>
<span id="t17_3443" class="t s5_3443">memory accesses to ensure system memory and cache coherency. </span>
<span id="t18_3443" class="t s3_3443">• </span><span id="t19_3443" class="t s4_3443">Write protected (WP) — </span><span id="t1a_3443" class="t s5_3443">Reads come from cache lines when possible, and read misses cause cache fills. </span>
<span id="t1b_3443" class="t s5_3443">Writes are propagated to the system bus and cause corresponding cache lines on all processors on the bus to </span>
<span id="t1c_3443" class="t s5_3443">be invalidated. Speculative reads are allowed. This memory type is available in processor families starting from </span>
<span id="t1d_3443" class="t s5_3443">the P6 family processors by programming the MTRRs (see Table 12-6). </span>
<span id="t1e_3443" class="t s5_3443">Table 12-3 shows which of these caching methods are available in the Pentium, P6 Family, Pentium 4, and Intel </span>
<span id="t1f_3443" class="t s5_3443">Xeon processors. </span>
<span id="t1g_3443" class="t s7_3443">Table 12-3. </span><span id="t1h_3443" class="t s7_3443">Methods of Caching Available in Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, </span>
<span id="t1i_3443" class="t s7_3443">Intel Xeon, P6 Family, and Pentium Processors </span>
<span id="t1j_3443" class="t s8_3443">Memory Type </span><span id="t1k_3443" class="t s8_3443">Intel Core 2 Duo, Intel Atom, Intel Core Duo, </span>
<span id="t1l_3443" class="t s8_3443">Pentium M, Pentium 4 and Intel Xeon Processors </span>
<span id="t1m_3443" class="t s8_3443">P6 Family </span>
<span id="t1n_3443" class="t s8_3443">Processors </span>
<span id="t1o_3443" class="t s8_3443">Pentium </span>
<span id="t1p_3443" class="t s8_3443">Processor </span>
<span id="t1q_3443" class="t s9_3443">Strong Uncacheable (UC) </span><span id="t1r_3443" class="t s9_3443">Yes </span><span id="t1s_3443" class="t s9_3443">Yes </span><span id="t1t_3443" class="t s9_3443">Yes </span>
<span id="t1u_3443" class="t s9_3443">Uncacheable (UC-) </span><span id="t1v_3443" class="t s9_3443">Yes </span><span id="t1w_3443" class="t s9_3443">Yes* </span><span id="t1x_3443" class="t s9_3443">No </span>
<span id="t1y_3443" class="t s9_3443">Write Combining (WC) </span><span id="t1z_3443" class="t s9_3443">Yes </span><span id="t20_3443" class="t s9_3443">Yes </span><span id="t21_3443" class="t s9_3443">No </span>
<span id="t22_3443" class="t s9_3443">Write Through (WT) </span><span id="t23_3443" class="t s9_3443">Yes </span><span id="t24_3443" class="t s9_3443">Yes </span><span id="t25_3443" class="t s9_3443">Yes </span>
<span id="t26_3443" class="t s9_3443">Write Back (WB) </span><span id="t27_3443" class="t s9_3443">Yes </span><span id="t28_3443" class="t s9_3443">Yes </span><span id="t29_3443" class="t s9_3443">Yes </span>
<span id="t2a_3443" class="t s9_3443">Write Protected (WP) </span><span id="t2b_3443" class="t s9_3443">Yes </span><span id="t2c_3443" class="t s9_3443">Yes </span><span id="t2d_3443" class="t s9_3443">No </span>
<span id="t2e_3443" class="t sa_3443">NOTE: </span>
<span id="t2f_3443" class="t s9_3443">* </span><span id="t2g_3443" class="t s9_3443">Introduced in the Pentium III processor; not available in the Pentium Pro or Pentium </span><span id="t2h_3443" class="t sb_3443">II </span><span id="t2i_3443" class="t s9_3443">processors </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
