

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_s'
================================================================
* Date:           Wed Jul  5 23:25:40 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51456|    51456|  0.515 ms|  0.515 ms|  51456|  51456|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108             |STDCpt_2048_3_double_Pipeline_loop_2             |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1    |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111  |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1    |     2196|     2196|  21.960 us|  21.960 us|   2196|   2196|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112  |     2196|     2196|  21.960 us|  21.960 us|   2196|   2196|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1    |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113  |    14340|    14340|   0.143 ms|   0.143 ms|  14340|  14340|       no|
        |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1    |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214             |STDCpt_2048_3_double_Pipeline_loop_3             |     2050|     2050|  20.500 us|  20.500 us|   2050|   2050|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       30|   73|   16846|  13034|    -|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1052|    -|
|Register         |        -|    -|     357|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       78|   73|   17203|  14092|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       27|   33|      16|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1    |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111  |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1    |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113  |        0|   0|    215|   140|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1    |        0|   0|    640|    94|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163  |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112  |        0|   0|    640|    94|    0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206    |STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1    |        0|   0|     14|    51|    0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108             |STDCpt_2048_3_double_Pipeline_loop_2             |        0|   0|     27|    84|    0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214             |STDCpt_2048_3_double_Pipeline_loop_3             |        0|   0|     15|    84|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U156                     |dadddsub_64ns_64ns_64_7_full_dsp_1               |        0|   3|    630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U157                     |dadddsub_64ns_64ns_64_7_full_dsp_1               |        0|   3|    630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U152                          |dmul_64ns_64ns_64_7_max_dsp_1                    |        0|  11|    342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U153                          |dmul_64ns_64ns_64_7_max_dsp_1                    |        0|  11|    342|   586|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U154                         |dsqrt_64ns_64ns_64_57_no_dsp_1                   |        0|   0|      0|     0|    0|
    |dsqrt_64ns_64ns_64_57_no_dsp_1_U155                         |dsqrt_64ns_64ns_64_57_no_dsp_1                   |        0|   0|      0|     0|    0|
    |grp_pow_generic_double_s_fu_332                             |pow_generic_double_s                             |       30|  45|  12706|  8613|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                       |                                                 |       30|  73|  16846| 13034|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RRi_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RRo_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RIi_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |RIo_U               |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |deviation_list_R_U  |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    |deviation_list_I_U  |STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                          |       48|  0|   0|    0| 12288|  384|     6|       786432|
    +--------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |RIi_address0                                                    |   20|          4|   11|         44|
    |RIi_ce0                                                         |   20|          4|    1|          4|
    |RIi_we0                                                         |    9|          2|    1|          2|
    |RIo_address0                                                    |   14|          3|   11|         33|
    |RIo_ce0                                                         |   14|          3|    1|          3|
    |RIo_we0                                                         |    9|          2|    1|          2|
    |RRi_address0                                                    |   20|          4|   11|         44|
    |RRi_ce0                                                         |   20|          4|    1|          4|
    |RRi_we0                                                         |    9|          2|    1|          2|
    |RRo_address0                                                    |   14|          3|   11|         33|
    |RRo_ce0                                                         |   14|          3|    1|          3|
    |RRo_we0                                                         |    9|          2|    1|          2|
    |ap_NS_fsm                                                       |  462|         92|    1|         92|
    |ap_done                                                         |    9|          2|    1|          2|
    |deviation_list_I_address0                                       |   14|          3|   11|         33|
    |deviation_list_I_ce0                                            |   14|          3|    1|          3|
    |deviation_list_I_we0                                            |    9|          2|    1|          2|
    |deviation_list_R_address0                                       |   14|          3|   11|         33|
    |deviation_list_R_ce0                                            |   14|          3|    1|          3|
    |deviation_list_R_we0                                            |    9|          2|    1|          2|
    |grp_fu_224_p0                                                   |   25|          5|   64|        320|
    |grp_fu_224_p1                                                   |   14|          3|   64|        192|
    |grp_fu_231_p0                                                   |   14|          3|   64|        192|
    |grp_fu_231_p1                                                   |   14|          3|   64|        192|
    |grp_fu_238_ce                                                   |   14|          3|    1|          3|
    |grp_fu_238_p0                                                   |   14|          3|   64|        192|
    |grp_fu_238_p1                                                   |   20|          4|   64|        256|
    |grp_fu_324_ce                                                   |   14|          3|    1|          3|
    |grp_fu_324_opcode                                               |   14|          3|    2|          6|
    |grp_fu_324_p0                                                   |   14|          3|   64|        192|
    |grp_fu_324_p1                                                   |   14|          3|   64|        192|
    |grp_fu_328_ce                                                   |   25|          5|    1|          5|
    |grp_fu_328_opcode                                               |   25|          5|    2|         10|
    |grp_fu_328_p0                                                   |   25|          5|   64|        320|
    |grp_fu_328_p1                                                   |   25|          5|   64|        320|
    |grp_pow_generic_double_s_fu_332_ap_start                        |   14|          3|    1|          3|
    |grp_pow_generic_double_s_fu_332_base_r                          |   14|          3|   64|        192|
    |stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read      |    9|          2|    1|          2|
    |stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read  |    9|          2|    1|          2|
    |stream_STD_Computation_std_I_o_Brd_STD_I_in_write               |    9|          2|    1|          2|
    |stream_STD_Computation_std_R_o_Brd_STD_R_in_write               |    9|          2|    1|          2|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           | 1052|        216|  796|       2944|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  91|   0|   91|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg    |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg             |   1|   0|    1|          0|
    |grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg             |   1|   0|    1|          0|
    |reg_248                                                                  |  64|   0|   64|          0|
    |reg_256                                                                  |  64|   0|   64|          0|
    |tmp_7_i_reg_314                                                          |  64|   0|   64|          0|
    |tmp_8_i_reg_319                                                          |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 357|   0|  357|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_continue                                                        |   in|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                    STDCpt<2048, 3, double>|  return value|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout     |   in|   64|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n  |   in|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read     |  out|    1|     ap_fifo|  stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout         |   in|   64|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n      |   in|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read         |  out|    1|     ap_fifo|      stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_din                    |  out|   64|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_R_o_Brd_STD_R_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_R_o_Brd_STD_R_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_din                    |  out|   64|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n                 |   in|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
|stream_STD_Computation_std_I_o_Brd_STD_I_in_write                  |  out|    1|     ap_fifo|                stream_STD_Computation_std_I_o_Brd_STD_I_in|       pointer|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 92 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 93 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 94 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 95 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%RRi = alloca i64 1" [../include/stdCpt.hpp:46]   --->   Operation 96 'alloca' 'RRi' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%RRo = alloca i64 1" [../include/stdCpt.hpp:47]   --->   Operation 97 'alloca' 'RRo' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%RIi = alloca i64 1" [../include/stdCpt.hpp:48]   --->   Operation 98 'alloca' 'RIi' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%RIo = alloca i64 1" [../include/stdCpt.hpp:49]   --->   Operation 99 'alloca' 'RIo' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%deviation_list_R = alloca i64 1" [../include/stdCpt.hpp:60]   --->   Operation 100 'alloca' 'deviation_list_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%deviation_list_I = alloca i64 1" [../include/stdCpt.hpp:62]   --->   Operation 101 'alloca' 'deviation_list_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 102 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_loop_2, i64 %RRi, i64 %RIi, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_loop_2, i64 %RRi, i64 %RIi, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_315 = wait i32 @_ssdm_op_Wait"   --->   Operation 105 'wait' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1, i64 %RRi, i64 %sum_loc"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111, i64 %RIi, i64 %sum_2_loc"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1, i64 %RRi, i64 %sum_loc"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111, i64 %RIi, i64 %sum_2_loc"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 110 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [7/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 111 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 112 [6/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 112 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i64 %sum_2_loc"   --->   Operation 113 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [5/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 114 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [7/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 115 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 116 [4/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 116 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [6/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 117 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 118 [3/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 118 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [5/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 119 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 120 [2/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 120 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [4/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 121 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 122 [1/7] (6.71ns)   --->   "%average_R = dmul i64 %sum_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 122 'dmul' 'average_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln25 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1, i64 %RRi, i64 %average_R, i64 %deviation_list_R, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:25]   --->   Operation 123 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 124 [3/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 124 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln25 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1, i64 %RRi, i64 %average_R, i64 %deviation_list_R, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:25]   --->   Operation 125 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 126 [2/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 126 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 127 [1/7] (6.71ns)   --->   "%av_i = dmul i64 %sum_2_loc_load, i64 0.000488281" [../include/stdCpt.hpp:25]   --->   Operation 127 'dmul' 'av_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln25 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112, i64 %RIi, i64 %av_i, i64 %deviation_list_I, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:25]   --->   Operation 128 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1, i64 %deviation_list_R, i64 %sum_4_loc"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln25 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112, i64 %RIi, i64 %av_i, i64 %deviation_list_I, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../include/stdCpt.hpp:25]   --->   Operation 130 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1, i64 %deviation_list_R, i64 %sum_4_loc"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113, i64 %deviation_list_I, i64 %sum_6_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113, i64 %deviation_list_I, i64 %sum_6_loc"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i64 %sum_4_loc"   --->   Operation 134 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i64 %sum_6_loc"   --->   Operation 135 'load' 'sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [7/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 136 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [7/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 137 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 138 [6/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 138 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [6/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 139 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 140 [5/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 140 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [5/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 141 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 142 [4/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 142 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [4/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 143 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.71>
ST_21 : Operation 144 [3/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 144 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [3/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 145 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.71>
ST_22 : Operation 146 [2/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 146 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [2/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 147 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.71>
ST_23 : Operation 148 [1/7] (6.71ns)   --->   "%variance_R = dmul i64 %sum_4_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 148 'dmul' 'variance_R' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/7] (6.71ns)   --->   "%variance_I = dmul i64 %sum_6_loc_load, i64 0.000488281" [../include/stdCpt.hpp:36]   --->   Operation 149 'dmul' 'variance_I' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.17>
ST_24 : Operation 150 [57/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 150 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 151 [57/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 151 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.17>
ST_25 : Operation 152 [56/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 152 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 153 [56/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 153 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.17>
ST_26 : Operation 154 [55/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 154 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 155 [55/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 155 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.17>
ST_27 : Operation 156 [54/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 156 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 157 [54/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 157 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.17>
ST_28 : Operation 158 [53/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 158 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 159 [53/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 159 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.17>
ST_29 : Operation 160 [52/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 160 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 161 [52/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 161 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.17>
ST_30 : Operation 162 [51/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 162 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 163 [51/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 163 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.17>
ST_31 : Operation 164 [50/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 164 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 165 [50/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 165 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.17>
ST_32 : Operation 166 [49/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 166 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 167 [49/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 167 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.17>
ST_33 : Operation 168 [48/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 168 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 169 [48/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 169 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.17>
ST_34 : Operation 170 [47/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 170 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 171 [47/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 171 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.17>
ST_35 : Operation 172 [46/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 172 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 173 [46/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 173 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.17>
ST_36 : Operation 174 [45/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 174 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 175 [45/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 175 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.17>
ST_37 : Operation 176 [44/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 176 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 177 [44/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 177 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.17>
ST_38 : Operation 178 [43/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 178 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 179 [43/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 179 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.17>
ST_39 : Operation 180 [42/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 180 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 181 [42/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 181 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.17>
ST_40 : Operation 182 [41/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 182 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 183 [41/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 183 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.17>
ST_41 : Operation 184 [40/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 184 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 185 [40/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 185 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.17>
ST_42 : Operation 186 [39/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 186 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 187 [39/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 187 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.17>
ST_43 : Operation 188 [38/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 188 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 189 [38/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 189 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.17>
ST_44 : Operation 190 [37/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 190 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 191 [37/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 191 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.17>
ST_45 : Operation 192 [36/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 192 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 193 [36/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 193 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.17>
ST_46 : Operation 194 [35/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 194 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 195 [35/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 195 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.17>
ST_47 : Operation 196 [34/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 196 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 197 [34/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 197 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.17>
ST_48 : Operation 198 [33/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 198 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 199 [33/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 199 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.17>
ST_49 : Operation 200 [32/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 200 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 201 [32/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 201 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.17>
ST_50 : Operation 202 [31/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 202 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 203 [31/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 203 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.17>
ST_51 : Operation 204 [30/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 204 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 205 [30/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 205 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.17>
ST_52 : Operation 206 [29/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 206 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 207 [29/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 207 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.17>
ST_53 : Operation 208 [28/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 208 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 209 [28/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 209 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.17>
ST_54 : Operation 210 [27/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 210 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 211 [27/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 211 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.17>
ST_55 : Operation 212 [26/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 212 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 213 [26/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 213 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.17>
ST_56 : Operation 214 [25/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 214 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 215 [25/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 215 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.17>
ST_57 : Operation 216 [24/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 216 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 217 [24/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 217 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.17>
ST_58 : Operation 218 [23/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 218 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 219 [23/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 219 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.17>
ST_59 : Operation 220 [22/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 220 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 221 [22/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 221 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.17>
ST_60 : Operation 222 [21/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 222 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 223 [21/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 223 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.17>
ST_61 : Operation 224 [20/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 224 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 225 [20/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 225 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.17>
ST_62 : Operation 226 [19/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 226 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 227 [19/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 227 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.17>
ST_63 : Operation 228 [18/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 228 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 229 [18/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 229 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.17>
ST_64 : Operation 230 [17/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 230 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 231 [17/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 231 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.17>
ST_65 : Operation 232 [16/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 232 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 233 [16/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 233 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.17>
ST_66 : Operation 234 [15/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 234 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 235 [15/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 235 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.17>
ST_67 : Operation 236 [14/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 236 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 237 [14/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 237 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.17>
ST_68 : Operation 238 [13/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 238 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 239 [13/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 239 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.17>
ST_69 : Operation 240 [12/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 240 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 241 [12/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 241 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.17>
ST_70 : Operation 242 [11/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 242 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 243 [11/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 243 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.17>
ST_71 : Operation 244 [10/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 244 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 245 [10/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 245 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.17>
ST_72 : Operation 246 [9/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 246 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 247 [9/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 247 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.17>
ST_73 : Operation 248 [8/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 248 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 249 [8/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 249 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.17>
ST_74 : Operation 250 [7/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 250 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 251 [7/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 251 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.17>
ST_75 : Operation 252 [6/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 252 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 253 [6/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 253 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.17>
ST_76 : Operation 254 [5/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 254 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 255 [5/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 255 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.17>
ST_77 : Operation 256 [4/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 256 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 257 [4/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 257 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.17>
ST_78 : Operation 258 [3/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 258 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 259 [3/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 259 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.17>
ST_79 : Operation 260 [2/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 260 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 261 [2/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 261 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.17>
ST_80 : Operation 262 [1/57] (5.17ns)   --->   "%tmp_7_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_R" [../include/stdCpt.hpp:73]   --->   Operation 262 'dsqrt' 'tmp_7_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 263 [1/57] (5.17ns)   --->   "%tmp_8_i = dsqrt i64 @llvm.sqrt.f64, i64 %variance_I" [../include/stdCpt.hpp:74]   --->   Operation 263 'dsqrt' 'tmp_8_i' <Predicate = true> <Delay = 5.17> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 5.17> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.71>
ST_81 : Operation 264 [7/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 264 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 265 [7/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 265 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.71>
ST_82 : Operation 266 [6/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 266 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 267 [6/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 267 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.71>
ST_83 : Operation 268 [5/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 268 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 269 [5/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 269 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.71>
ST_84 : Operation 270 [4/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 270 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 271 [4/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 271 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.71>
ST_85 : Operation 272 [3/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 272 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 273 [3/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 273 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.71>
ST_86 : Operation 274 [2/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 274 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 275 [2/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 275 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.71>
ST_87 : Operation 276 [1/7] (6.71ns)   --->   "%mul_i = dmul i64 %tmp_7_i, i64 3" [../include/stdCpt.hpp:73]   --->   Operation 276 'dmul' 'mul_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 277 [1/7] (6.71ns)   --->   "%mul1_i = dmul i64 %tmp_8_i, i64 3" [../include/stdCpt.hpp:74]   --->   Operation 277 'dmul' 'mul1_i' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 278 [2/2] (3.25ns)   --->   "%call_ln73 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1, i64 %RRo, i64 %mul_i, i64 %RIo, i64 %mul1_i" [../include/stdCpt.hpp:73]   --->   Operation 278 'call' 'call_ln73' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 279 [1/2] (0.00ns)   --->   "%call_ln73 = call void @STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1, i64 %RRo, i64 %mul_i, i64 %RIo, i64 %mul1_i" [../include/stdCpt.hpp:73]   --->   Operation 279 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 280 [1/1] (0.00ns)   --->   "%empty_316 = wait i32 @_ssdm_op_Wait"   --->   Operation 280 'wait' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 281 [2/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_loop_3, i64 %RRo, i64 %RIo, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 281 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 0.00>
ST_91 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 298 [1/2] (0.00ns)   --->   "%call_ln0 = call void @STDCpt<2048, 3, double>_Pipeline_loop_3, i64 %RRo, i64 %RIo, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 298 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 299 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 299 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stream_STD_Computation_std_R_o_Brd_STD_R_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_STD_Computation_std_I_o_Brd_STD_I_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_6_loc         (alloca       ) [ 00111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
sum_4_loc         (alloca       ) [ 00111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
sum_2_loc         (alloca       ) [ 00111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc           (alloca       ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RRi               (alloca       ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
RRo               (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
RIi               (alloca       ) [ 00111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
RIo               (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
deviation_list_R  (alloca       ) [ 00111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
deviation_list_I  (alloca       ) [ 00111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_315         (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load      (load         ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_2_loc_load    (load         ) [ 00000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
average_R         (dmul         ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln25         (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
av_i              (dmul         ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln25         (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_4_loc_load    (load         ) [ 00000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000]
sum_6_loc_load    (load         ) [ 00000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000]
variance_R        (dmul         ) [ 00000000000000000000000011111111111111111111111111111111111111111111111111111111100000000000]
variance_I        (dmul         ) [ 00000000000000000000000011111111111111111111111111111111111111111111111111111111100000000000]
tmp_7_i           (dsqrt        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000]
tmp_8_i           (dsqrt        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000]
mul_i             (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
mul1_i            (dmul         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
call_ln73         (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_316         (wait         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_STD_Computation_std_R_o_Brd_STD_R_in">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_R_o_Brd_STD_R_in"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="stream_STD_Computation_std_I_o_Brd_STD_I_in">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_STD_Computation_std_I_o_Brd_STD_I_in"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STDCpt<2048, 3, double>_Pipeline_loop_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="sum_6_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_6_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_4_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_2_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sum_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="RRi_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RRi/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="RRo_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RRo/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="RIi_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RIi/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="RIo_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RIo/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="deviation_list_R_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deviation_list_R/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="deviation_list_I_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deviation_list_I/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="0" index="3" bw="64" slack="0"/>
<pin id="113" dir="0" index="4" bw="64" slack="0"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="64" slack="2"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="64" slack="2"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="6" slack="0"/>
<pin id="138" dir="0" index="5" bw="109" slack="0"/>
<pin id="139" dir="0" index="6" bw="105" slack="0"/>
<pin id="140" dir="0" index="7" bw="102" slack="0"/>
<pin id="141" dir="0" index="8" bw="97" slack="0"/>
<pin id="142" dir="0" index="9" bw="92" slack="0"/>
<pin id="143" dir="0" index="10" bw="87" slack="0"/>
<pin id="144" dir="0" index="11" bw="82" slack="0"/>
<pin id="145" dir="0" index="12" bw="77" slack="0"/>
<pin id="146" dir="0" index="13" bw="58" slack="0"/>
<pin id="147" dir="0" index="14" bw="26" slack="0"/>
<pin id="148" dir="0" index="15" bw="42" slack="0"/>
<pin id="149" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="64" slack="0"/>
<pin id="167" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="6" slack="0"/>
<pin id="169" dir="0" index="5" bw="109" slack="0"/>
<pin id="170" dir="0" index="6" bw="105" slack="0"/>
<pin id="171" dir="0" index="7" bw="102" slack="0"/>
<pin id="172" dir="0" index="8" bw="97" slack="0"/>
<pin id="173" dir="0" index="9" bw="92" slack="0"/>
<pin id="174" dir="0" index="10" bw="87" slack="0"/>
<pin id="175" dir="0" index="11" bw="82" slack="0"/>
<pin id="176" dir="0" index="12" bw="77" slack="0"/>
<pin id="177" dir="0" index="13" bw="58" slack="0"/>
<pin id="178" dir="0" index="14" bw="26" slack="0"/>
<pin id="179" dir="0" index="15" bw="42" slack="0"/>
<pin id="180" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="64" slack="12"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="64" slack="14"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="64" slack="1"/>
<pin id="210" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="64" slack="1"/>
<pin id="212" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/88 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="218" dir="0" index="3" bw="64" slack="0"/>
<pin id="219" dir="0" index="4" bw="64" slack="0"/>
<pin id="220" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/90 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="average_R/5 av_i/7 variance_R/17 mul_i/81 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="variance_I/17 mul1_i/81 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_7_i/24 tmp_4_i/91 tmp_6_i/91 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="1"/>
<pin id="246" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_8_i/24 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="average_R av_i variance_R mul_i "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="variance_I mul1_i "/>
</bind>
</comp>

<comp id="262" class="1004" name="sum_loc_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="4"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sum_2_loc_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="6"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sum_4_loc_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="16"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sum_6_loc_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="16"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_6_loc_load/17 "/>
</bind>
</comp>

<comp id="278" class="1005" name="sum_6_loc_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="14"/>
<pin id="280" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sum_6_loc "/>
</bind>
</comp>

<comp id="284" class="1005" name="sum_4_loc_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="12"/>
<pin id="286" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="290" class="1005" name="sum_2_loc_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="2"/>
<pin id="292" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="296" class="1005" name="sum_loc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2"/>
<pin id="298" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_7_i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_8_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="327" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sum_1/3 p_x_assign_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="331" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sum/3 p_x_assign/3 sum_2/3 sum_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_pow_generic_double_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="336" dir="0" index="3" bw="109" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="105" slack="2147483647"/>
<pin id="338" dir="0" index="5" bw="102" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="97" slack="2147483647"/>
<pin id="340" dir="0" index="7" bw="92" slack="2147483647"/>
<pin id="341" dir="0" index="8" bw="87" slack="2147483647"/>
<pin id="342" dir="0" index="9" bw="82" slack="2147483647"/>
<pin id="343" dir="0" index="10" bw="77" slack="2147483647"/>
<pin id="344" dir="0" index="11" bw="58" slack="2147483647"/>
<pin id="345" dir="0" index="12" bw="26" slack="2147483647"/>
<pin id="346" dir="0" index="13" bw="42" slack="2147483647"/>
<pin id="347" dir="1" index="14" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="84" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="92" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="132" pin=8"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="132" pin=11"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="132" pin=12"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="132" pin=13"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="132" pin=14"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="132" pin=15"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="163" pin=5"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="163" pin=6"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="163" pin=7"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="163" pin=8"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="163" pin=9"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="163" pin=10"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="163" pin=11"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="163" pin=12"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="163" pin=13"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="163" pin=14"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="163" pin=15"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="228"><net_src comp="224" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="224" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="259"><net_src comp="231" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="281"><net_src comp="68" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="287"><net_src comp="72" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="293"><net_src comp="76" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="299"><net_src comp="80" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="317"><net_src comp="238" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="322"><net_src comp="243" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i | {}
	Port: stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: stream_STD_Computation_std_R_o_Brd_STD_R_in | {90 91 }
	Port: stream_STD_Computation_std_I_o_Brd_STD_I_in | {90 91 }
 - Input state : 
	Port: STDCpt<2048, 3, double> : stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i | {1 2 }
	Port: STDCpt<2048, 3, double> : stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i | {1 2 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 13 14 }
	Port: STDCpt<2048, 3, double> : stream_STD_Computation_std_R_o_Brd_STD_R_in | {}
	Port: STDCpt<2048, 3, double> : stream_STD_Computation_std_I_o_Brd_STD_I_in | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		average_R : 1
	State 6
	State 7
		av_i : 1
	State 8
	State 9
	State 10
	State 11
		call_ln25 : 1
	State 12
	State 13
		call_ln25 : 1
	State 14
	State 15
	State 16
	State 17
		variance_R : 1
		variance_I : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |       grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108      |    0    |    0    |    24   |    24   |
|          |  grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120  |    3    |  3.176  |   910   |   1183  |
|          | grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126 |    3    |  3.176  |   910   |   1183  |
|          |  grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132  |    48   |  66.696 |  13287  |   8832  |
|   call   | grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163 |    48   |  66.696 |  13287  |   8832  |
|          |  grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194  |    3    |  3.176  |   910   |   1183  |
|          | grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200 |    3    |  3.176  |   910   |   1183  |
|          |  grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206  |    0    |    0    |    12   |    24   |
|          |       grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214      |    0    |  3.176  |    34   |    42   |
|          |               grp_pow_generic_double_s_fu_332              |    45   |  65.108 |  12249  |   7658  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                         grp_fu_324                         |    3    |    0    |   630   |   1141  |
|          |                         grp_fu_328                         |    3    |    0    |   630   |   1141  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                         grp_fu_224                         |    11   |    0    |   342   |   586   |
|          |                         grp_fu_231                         |    11   |    0    |   342   |   586   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                         grp_fu_238                         |    0    |    0    |    0    |    0    |
|          |                         grp_fu_243                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |   181   |  214.38 |  44477  |  33598  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|       RIi      |    8   |    0   |    0   |    0   |
|       RIo      |    8   |    0   |    0   |    0   |
|       RRi      |    8   |    0   |    0   |    0   |
|       RRo      |    8   |    0   |    0   |    0   |
|deviation_list_I|    8   |    0   |    0   |    0   |
|deviation_list_R|    8   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   48   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|     reg_248     |   64   |
|     reg_256     |   64   |
|sum_2_loc_reg_290|   64   |
|sum_4_loc_reg_284|   64   |
|sum_6_loc_reg_278|   64   |
| sum_loc_reg_296 |   64   |
| tmp_7_i_reg_314 |   64   |
| tmp_8_i_reg_319 |   64   |
+-----------------+--------+
|      Total      |   512  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|  grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132  |  p2  |   2  |  64  |   128  ||    9    |
| grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163 |  p2  |   2  |  64  |   128  ||    9    |
|                         grp_fu_224                         |  p0  |   4  |  64  |   256  ||    20   |
|                         grp_fu_224                         |  p1  |   2  |  64  |   128  |
|                         grp_fu_231                         |  p0  |   2  |  64  |   128  ||    9    |
|                         grp_fu_231                         |  p1  |   2  |  64  |   128  |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   896  ||  9.7666 ||    47   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   181  |   214  |  44477 |  33598 |    -   |
|   Memory  |   48   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   47   |    -   |
|  Register |    -   |    -   |    -   |   512  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |   181  |   224  |  44989 |  33645 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
