INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sources_1/ip/gate_0/sources_1/new/gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sources_1/ip/gate_0/sim/gate_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sources_1/new/booth_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86191/Desktop/project_3_5/experiment_add_mul/experiment_add_mul.srcs/sim_1/new/booth_IP_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_IP_sim
