{"vcs1":{"timestamp_begin":1739351373.779361443, "rt":0.27, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739351374.133480020, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739351374.443026705, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351373.551499194}
{"VCS_COMP_START_TIME": 1739351373.551499194}
{"VCS_COMP_END_TIME": 1739351374.662796428}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150352}}
